/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* Target Instruction Enum Values and Descriptors                             *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

#ifdef GET_INSTRINFO_ENUM
#undef GET_INSTRINFO_ENUM
namespace llvm {

namespace Hexagon {
  enum {
    PHI	= 0,
    INLINEASM	= 1,
    INLINEASM_BR	= 2,
    CFI_INSTRUCTION	= 3,
    EH_LABEL	= 4,
    GC_LABEL	= 5,
    ANNOTATION_LABEL	= 6,
    KILL	= 7,
    EXTRACT_SUBREG	= 8,
    INSERT_SUBREG	= 9,
    IMPLICIT_DEF	= 10,
    SUBREG_TO_REG	= 11,
    COPY_TO_REGCLASS	= 12,
    DBG_VALUE	= 13,
    DBG_VALUE_LIST	= 14,
    DBG_INSTR_REF	= 15,
    DBG_PHI	= 16,
    DBG_LABEL	= 17,
    REG_SEQUENCE	= 18,
    COPY	= 19,
    BUNDLE	= 20,
    LIFETIME_START	= 21,
    LIFETIME_END	= 22,
    PSEUDO_PROBE	= 23,
    ARITH_FENCE	= 24,
    STACKMAP	= 25,
    FENTRY_CALL	= 26,
    PATCHPOINT	= 27,
    LOAD_STACK_GUARD	= 28,
    PREALLOCATED_SETUP	= 29,
    PREALLOCATED_ARG	= 30,
    STATEPOINT	= 31,
    LOCAL_ESCAPE	= 32,
    FAULTING_OP	= 33,
    PATCHABLE_OP	= 34,
    PATCHABLE_FUNCTION_ENTER	= 35,
    PATCHABLE_RET	= 36,
    PATCHABLE_FUNCTION_EXIT	= 37,
    PATCHABLE_TAIL_CALL	= 38,
    PATCHABLE_EVENT_CALL	= 39,
    PATCHABLE_TYPED_EVENT_CALL	= 40,
    ICALL_BRANCH_FUNNEL	= 41,
    MEMBARRIER	= 42,
    G_ASSERT_SEXT	= 43,
    G_ASSERT_ZEXT	= 44,
    G_ASSERT_ALIGN	= 45,
    G_ADD	= 46,
    G_SUB	= 47,
    G_MUL	= 48,
    G_SDIV	= 49,
    G_UDIV	= 50,
    G_SREM	= 51,
    G_UREM	= 52,
    G_SDIVREM	= 53,
    G_UDIVREM	= 54,
    G_AND	= 55,
    G_OR	= 56,
    G_XOR	= 57,
    G_IMPLICIT_DEF	= 58,
    G_PHI	= 59,
    G_FRAME_INDEX	= 60,
    G_GLOBAL_VALUE	= 61,
    G_CONSTANT_POOL	= 62,
    G_EXTRACT	= 63,
    G_UNMERGE_VALUES	= 64,
    G_INSERT	= 65,
    G_MERGE_VALUES	= 66,
    G_BUILD_VECTOR	= 67,
    G_BUILD_VECTOR_TRUNC	= 68,
    G_CONCAT_VECTORS	= 69,
    G_PTRTOINT	= 70,
    G_INTTOPTR	= 71,
    G_BITCAST	= 72,
    G_FREEZE	= 73,
    G_INTRINSIC_FPTRUNC_ROUND	= 74,
    G_INTRINSIC_TRUNC	= 75,
    G_INTRINSIC_ROUND	= 76,
    G_INTRINSIC_LRINT	= 77,
    G_INTRINSIC_ROUNDEVEN	= 78,
    G_READCYCLECOUNTER	= 79,
    G_LOAD	= 80,
    G_SEXTLOAD	= 81,
    G_ZEXTLOAD	= 82,
    G_INDEXED_LOAD	= 83,
    G_INDEXED_SEXTLOAD	= 84,
    G_INDEXED_ZEXTLOAD	= 85,
    G_STORE	= 86,
    G_INDEXED_STORE	= 87,
    G_ATOMIC_CMPXCHG_WITH_SUCCESS	= 88,
    G_ATOMIC_CMPXCHG	= 89,
    G_ATOMICRMW_XCHG	= 90,
    G_ATOMICRMW_ADD	= 91,
    G_ATOMICRMW_SUB	= 92,
    G_ATOMICRMW_AND	= 93,
    G_ATOMICRMW_NAND	= 94,
    G_ATOMICRMW_OR	= 95,
    G_ATOMICRMW_XOR	= 96,
    G_ATOMICRMW_MAX	= 97,
    G_ATOMICRMW_MIN	= 98,
    G_ATOMICRMW_UMAX	= 99,
    G_ATOMICRMW_UMIN	= 100,
    G_ATOMICRMW_FADD	= 101,
    G_ATOMICRMW_FSUB	= 102,
    G_ATOMICRMW_FMAX	= 103,
    G_ATOMICRMW_FMIN	= 104,
    G_ATOMICRMW_UINC_WRAP	= 105,
    G_ATOMICRMW_UDEC_WRAP	= 106,
    G_FENCE	= 107,
    G_BRCOND	= 108,
    G_BRINDIRECT	= 109,
    G_INVOKE_REGION_START	= 110,
    G_INTRINSIC	= 111,
    G_INTRINSIC_W_SIDE_EFFECTS	= 112,
    G_ANYEXT	= 113,
    G_TRUNC	= 114,
    G_CONSTANT	= 115,
    G_FCONSTANT	= 116,
    G_VASTART	= 117,
    G_VAARG	= 118,
    G_SEXT	= 119,
    G_SEXT_INREG	= 120,
    G_ZEXT	= 121,
    G_SHL	= 122,
    G_LSHR	= 123,
    G_ASHR	= 124,
    G_FSHL	= 125,
    G_FSHR	= 126,
    G_ROTR	= 127,
    G_ROTL	= 128,
    G_ICMP	= 129,
    G_FCMP	= 130,
    G_SELECT	= 131,
    G_UADDO	= 132,
    G_UADDE	= 133,
    G_USUBO	= 134,
    G_USUBE	= 135,
    G_SADDO	= 136,
    G_SADDE	= 137,
    G_SSUBO	= 138,
    G_SSUBE	= 139,
    G_UMULO	= 140,
    G_SMULO	= 141,
    G_UMULH	= 142,
    G_SMULH	= 143,
    G_UADDSAT	= 144,
    G_SADDSAT	= 145,
    G_USUBSAT	= 146,
    G_SSUBSAT	= 147,
    G_USHLSAT	= 148,
    G_SSHLSAT	= 149,
    G_SMULFIX	= 150,
    G_UMULFIX	= 151,
    G_SMULFIXSAT	= 152,
    G_UMULFIXSAT	= 153,
    G_SDIVFIX	= 154,
    G_UDIVFIX	= 155,
    G_SDIVFIXSAT	= 156,
    G_UDIVFIXSAT	= 157,
    G_FADD	= 158,
    G_FSUB	= 159,
    G_FMUL	= 160,
    G_FMA	= 161,
    G_FMAD	= 162,
    G_FDIV	= 163,
    G_FREM	= 164,
    G_FPOW	= 165,
    G_FPOWI	= 166,
    G_FEXP	= 167,
    G_FEXP2	= 168,
    G_FLOG	= 169,
    G_FLOG2	= 170,
    G_FLOG10	= 171,
    G_FNEG	= 172,
    G_FPEXT	= 173,
    G_FPTRUNC	= 174,
    G_FPTOSI	= 175,
    G_FPTOUI	= 176,
    G_SITOFP	= 177,
    G_UITOFP	= 178,
    G_FABS	= 179,
    G_FCOPYSIGN	= 180,
    G_IS_FPCLASS	= 181,
    G_FCANONICALIZE	= 182,
    G_FMINNUM	= 183,
    G_FMAXNUM	= 184,
    G_FMINNUM_IEEE	= 185,
    G_FMAXNUM_IEEE	= 186,
    G_FMINIMUM	= 187,
    G_FMAXIMUM	= 188,
    G_PTR_ADD	= 189,
    G_PTRMASK	= 190,
    G_SMIN	= 191,
    G_SMAX	= 192,
    G_UMIN	= 193,
    G_UMAX	= 194,
    G_ABS	= 195,
    G_LROUND	= 196,
    G_LLROUND	= 197,
    G_BR	= 198,
    G_BRJT	= 199,
    G_INSERT_VECTOR_ELT	= 200,
    G_EXTRACT_VECTOR_ELT	= 201,
    G_SHUFFLE_VECTOR	= 202,
    G_CTTZ	= 203,
    G_CTTZ_ZERO_UNDEF	= 204,
    G_CTLZ	= 205,
    G_CTLZ_ZERO_UNDEF	= 206,
    G_CTPOP	= 207,
    G_BSWAP	= 208,
    G_BITREVERSE	= 209,
    G_FCEIL	= 210,
    G_FCOS	= 211,
    G_FSIN	= 212,
    G_FSQRT	= 213,
    G_FFLOOR	= 214,
    G_FRINT	= 215,
    G_FNEARBYINT	= 216,
    G_ADDRSPACE_CAST	= 217,
    G_BLOCK_ADDR	= 218,
    G_JUMP_TABLE	= 219,
    G_DYN_STACKALLOC	= 220,
    G_STRICT_FADD	= 221,
    G_STRICT_FSUB	= 222,
    G_STRICT_FMUL	= 223,
    G_STRICT_FDIV	= 224,
    G_STRICT_FREM	= 225,
    G_STRICT_FMA	= 226,
    G_STRICT_FSQRT	= 227,
    G_READ_REGISTER	= 228,
    G_WRITE_REGISTER	= 229,
    G_MEMCPY	= 230,
    G_MEMCPY_INLINE	= 231,
    G_MEMMOVE	= 232,
    G_MEMSET	= 233,
    G_BZERO	= 234,
    G_VECREDUCE_SEQ_FADD	= 235,
    G_VECREDUCE_SEQ_FMUL	= 236,
    G_VECREDUCE_FADD	= 237,
    G_VECREDUCE_FMUL	= 238,
    G_VECREDUCE_FMAX	= 239,
    G_VECREDUCE_FMIN	= 240,
    G_VECREDUCE_ADD	= 241,
    G_VECREDUCE_MUL	= 242,
    G_VECREDUCE_AND	= 243,
    G_VECREDUCE_OR	= 244,
    G_VECREDUCE_XOR	= 245,
    G_VECREDUCE_SMAX	= 246,
    G_VECREDUCE_SMIN	= 247,
    G_VECREDUCE_UMAX	= 248,
    G_VECREDUCE_UMIN	= 249,
    G_SBFX	= 250,
    G_UBFX	= 251,
    A2_addsp	= 252,
    A2_iconst	= 253,
    A2_neg	= 254,
    A2_not	= 255,
    A2_tfrf	= 256,
    A2_tfrfnew	= 257,
    A2_tfrp	= 258,
    A2_tfrpf	= 259,
    A2_tfrpfnew	= 260,
    A2_tfrpi	= 261,
    A2_tfrpt	= 262,
    A2_tfrptnew	= 263,
    A2_tfrt	= 264,
    A2_tfrtnew	= 265,
    A2_vaddb_map	= 266,
    A2_vsubb_map	= 267,
    A2_zxtb	= 268,
    A4_boundscheck	= 269,
    ADJCALLSTACKDOWN	= 270,
    ADJCALLSTACKUP	= 271,
    C2_cmpgei	= 272,
    C2_cmpgeui	= 273,
    C2_cmplt	= 274,
    C2_cmpltu	= 275,
    C2_pxfer_map	= 276,
    DUPLEX_Pseudo	= 277,
    ENDLOOP0	= 278,
    ENDLOOP01	= 279,
    ENDLOOP1	= 280,
    J2_endloop0	= 281,
    J2_endloop01	= 282,
    J2_endloop1	= 283,
    J2_jumpf_nopred_map	= 284,
    J2_jumprf_nopred_map	= 285,
    J2_jumprt_nopred_map	= 286,
    J2_jumpt_nopred_map	= 287,
    J2_trap1_noregmap	= 288,
    L2_loadalignb_zomap	= 289,
    L2_loadalignh_zomap	= 290,
    L2_loadbsw2_zomap	= 291,
    L2_loadbsw4_zomap	= 292,
    L2_loadbzw2_zomap	= 293,
    L2_loadbzw4_zomap	= 294,
    L2_loadrb_zomap	= 295,
    L2_loadrd_zomap	= 296,
    L2_loadrh_zomap	= 297,
    L2_loadri_zomap	= 298,
    L2_loadrub_zomap	= 299,
    L2_loadruh_zomap	= 300,
    L2_ploadrbf_zomap	= 301,
    L2_ploadrbfnew_zomap	= 302,
    L2_ploadrbt_zomap	= 303,
    L2_ploadrbtnew_zomap	= 304,
    L2_ploadrdf_zomap	= 305,
    L2_ploadrdfnew_zomap	= 306,
    L2_ploadrdt_zomap	= 307,
    L2_ploadrdtnew_zomap	= 308,
    L2_ploadrhf_zomap	= 309,
    L2_ploadrhfnew_zomap	= 310,
    L2_ploadrht_zomap	= 311,
    L2_ploadrhtnew_zomap	= 312,
    L2_ploadrif_zomap	= 313,
    L2_ploadrifnew_zomap	= 314,
    L2_ploadrit_zomap	= 315,
    L2_ploadritnew_zomap	= 316,
    L2_ploadrubf_zomap	= 317,
    L2_ploadrubfnew_zomap	= 318,
    L2_ploadrubt_zomap	= 319,
    L2_ploadrubtnew_zomap	= 320,
    L2_ploadruhf_zomap	= 321,
    L2_ploadruhfnew_zomap	= 322,
    L2_ploadruht_zomap	= 323,
    L2_ploadruhtnew_zomap	= 324,
    L4_add_memopb_zomap	= 325,
    L4_add_memoph_zomap	= 326,
    L4_add_memopw_zomap	= 327,
    L4_and_memopb_zomap	= 328,
    L4_and_memoph_zomap	= 329,
    L4_and_memopw_zomap	= 330,
    L4_iadd_memopb_zomap	= 331,
    L4_iadd_memoph_zomap	= 332,
    L4_iadd_memopw_zomap	= 333,
    L4_iand_memopb_zomap	= 334,
    L4_iand_memoph_zomap	= 335,
    L4_iand_memopw_zomap	= 336,
    L4_ior_memopb_zomap	= 337,
    L4_ior_memoph_zomap	= 338,
    L4_ior_memopw_zomap	= 339,
    L4_isub_memopb_zomap	= 340,
    L4_isub_memoph_zomap	= 341,
    L4_isub_memopw_zomap	= 342,
    L4_or_memopb_zomap	= 343,
    L4_or_memoph_zomap	= 344,
    L4_or_memopw_zomap	= 345,
    L4_return_map_to_raw_f	= 346,
    L4_return_map_to_raw_fnew_pnt	= 347,
    L4_return_map_to_raw_fnew_pt	= 348,
    L4_return_map_to_raw_t	= 349,
    L4_return_map_to_raw_tnew_pnt	= 350,
    L4_return_map_to_raw_tnew_pt	= 351,
    L4_sub_memopb_zomap	= 352,
    L4_sub_memoph_zomap	= 353,
    L4_sub_memopw_zomap	= 354,
    L6_deallocframe_map_to_raw	= 355,
    L6_return_map_to_raw	= 356,
    LDriw_ctr	= 357,
    LDriw_pred	= 358,
    M2_mpysmi	= 359,
    M2_mpyui	= 360,
    M2_vrcmpys_acc_s1	= 361,
    M2_vrcmpys_s1	= 362,
    M2_vrcmpys_s1rp	= 363,
    M7_vdmpy	= 364,
    M7_vdmpy_acc	= 365,
    PS_aligna	= 366,
    PS_alloca	= 367,
    PS_call_instrprof_custom	= 368,
    PS_call_nr	= 369,
    PS_crash	= 370,
    PS_false	= 371,
    PS_fi	= 372,
    PS_fia	= 373,
    PS_loadrb_pci	= 374,
    PS_loadrb_pcr	= 375,
    PS_loadrd_pci	= 376,
    PS_loadrd_pcr	= 377,
    PS_loadrh_pci	= 378,
    PS_loadrh_pcr	= 379,
    PS_loadri_pci	= 380,
    PS_loadri_pcr	= 381,
    PS_loadrub_pci	= 382,
    PS_loadrub_pcr	= 383,
    PS_loadruh_pci	= 384,
    PS_loadruh_pcr	= 385,
    PS_pselect	= 386,
    PS_qfalse	= 387,
    PS_qtrue	= 388,
    PS_storerb_pci	= 389,
    PS_storerb_pcr	= 390,
    PS_storerd_pci	= 391,
    PS_storerd_pcr	= 392,
    PS_storerf_pci	= 393,
    PS_storerf_pcr	= 394,
    PS_storerh_pci	= 395,
    PS_storerh_pcr	= 396,
    PS_storeri_pci	= 397,
    PS_storeri_pcr	= 398,
    PS_tailcall_i	= 399,
    PS_tailcall_r	= 400,
    PS_true	= 401,
    PS_vdd0	= 402,
    PS_vloadrq_ai	= 403,
    PS_vloadrv_ai	= 404,
    PS_vloadrv_nt_ai	= 405,
    PS_vloadrw_ai	= 406,
    PS_vloadrw_nt_ai	= 407,
    PS_vmulw	= 408,
    PS_vmulw_acc	= 409,
    PS_vselect	= 410,
    PS_vsplatib	= 411,
    PS_vsplatih	= 412,
    PS_vsplatiw	= 413,
    PS_vsplatrb	= 414,
    PS_vsplatrh	= 415,
    PS_vsplatrw	= 416,
    PS_vstorerq_ai	= 417,
    PS_vstorerv_ai	= 418,
    PS_vstorerv_nt_ai	= 419,
    PS_vstorerw_ai	= 420,
    PS_vstorerw_nt_ai	= 421,
    PS_wselect	= 422,
    S2_asr_i_p_rnd_goodsyntax	= 423,
    S2_asr_i_r_rnd_goodsyntax	= 424,
    S2_pstorerbf_zomap	= 425,
    S2_pstorerbnewf_zomap	= 426,
    S2_pstorerbnewt_zomap	= 427,
    S2_pstorerbt_zomap	= 428,
    S2_pstorerdf_zomap	= 429,
    S2_pstorerdt_zomap	= 430,
    S2_pstorerff_zomap	= 431,
    S2_pstorerft_zomap	= 432,
    S2_pstorerhf_zomap	= 433,
    S2_pstorerhnewf_zomap	= 434,
    S2_pstorerhnewt_zomap	= 435,
    S2_pstorerht_zomap	= 436,
    S2_pstorerif_zomap	= 437,
    S2_pstorerinewf_zomap	= 438,
    S2_pstorerinewt_zomap	= 439,
    S2_pstorerit_zomap	= 440,
    S2_storerb_zomap	= 441,
    S2_storerbnew_zomap	= 442,
    S2_storerd_zomap	= 443,
    S2_storerf_zomap	= 444,
    S2_storerh_zomap	= 445,
    S2_storerhnew_zomap	= 446,
    S2_storeri_zomap	= 447,
    S2_storerinew_zomap	= 448,
    S2_tableidxb_goodsyntax	= 449,
    S2_tableidxd_goodsyntax	= 450,
    S2_tableidxh_goodsyntax	= 451,
    S2_tableidxw_goodsyntax	= 452,
    S4_pstorerbfnew_zomap	= 453,
    S4_pstorerbnewfnew_zomap	= 454,
    S4_pstorerbnewtnew_zomap	= 455,
    S4_pstorerbtnew_zomap	= 456,
    S4_pstorerdfnew_zomap	= 457,
    S4_pstorerdtnew_zomap	= 458,
    S4_pstorerffnew_zomap	= 459,
    S4_pstorerftnew_zomap	= 460,
    S4_pstorerhfnew_zomap	= 461,
    S4_pstorerhnewfnew_zomap	= 462,
    S4_pstorerhnewtnew_zomap	= 463,
    S4_pstorerhtnew_zomap	= 464,
    S4_pstorerifnew_zomap	= 465,
    S4_pstorerinewfnew_zomap	= 466,
    S4_pstorerinewtnew_zomap	= 467,
    S4_pstoreritnew_zomap	= 468,
    S4_storeirb_zomap	= 469,
    S4_storeirbf_zomap	= 470,
    S4_storeirbfnew_zomap	= 471,
    S4_storeirbt_zomap	= 472,
    S4_storeirbtnew_zomap	= 473,
    S4_storeirh_zomap	= 474,
    S4_storeirhf_zomap	= 475,
    S4_storeirhfnew_zomap	= 476,
    S4_storeirht_zomap	= 477,
    S4_storeirhtnew_zomap	= 478,
    S4_storeiri_zomap	= 479,
    S4_storeirif_zomap	= 480,
    S4_storeirifnew_zomap	= 481,
    S4_storeirit_zomap	= 482,
    S4_storeiritnew_zomap	= 483,
    S5_asrhub_rnd_sat_goodsyntax	= 484,
    S5_vasrhrnd_goodsyntax	= 485,
    S6_allocframe_to_raw	= 486,
    STriw_ctr	= 487,
    STriw_pred	= 488,
    V6_MAP_equb	= 489,
    V6_MAP_equb_and	= 490,
    V6_MAP_equb_ior	= 491,
    V6_MAP_equb_xor	= 492,
    V6_MAP_equh	= 493,
    V6_MAP_equh_and	= 494,
    V6_MAP_equh_ior	= 495,
    V6_MAP_equh_xor	= 496,
    V6_MAP_equw	= 497,
    V6_MAP_equw_and	= 498,
    V6_MAP_equw_ior	= 499,
    V6_MAP_equw_xor	= 500,
    V6_dbl_ld0	= 501,
    V6_dbl_st0	= 502,
    V6_extractw_alt	= 503,
    V6_hi	= 504,
    V6_ld0	= 505,
    V6_ldcnp0	= 506,
    V6_ldcnpnt0	= 507,
    V6_ldcp0	= 508,
    V6_ldcpnt0	= 509,
    V6_ldnp0	= 510,
    V6_ldnpnt0	= 511,
    V6_ldnt0	= 512,
    V6_ldp0	= 513,
    V6_ldpnt0	= 514,
    V6_ldtnp0	= 515,
    V6_ldtnpnt0	= 516,
    V6_ldtp0	= 517,
    V6_ldtpnt0	= 518,
    V6_ldu0	= 519,
    V6_lo	= 520,
    V6_st0	= 521,
    V6_stn0	= 522,
    V6_stnnt0	= 523,
    V6_stnp0	= 524,
    V6_stnpnt0	= 525,
    V6_stnq0	= 526,
    V6_stnqnt0	= 527,
    V6_stnt0	= 528,
    V6_stp0	= 529,
    V6_stpnt0	= 530,
    V6_stq0	= 531,
    V6_stqnt0	= 532,
    V6_stu0	= 533,
    V6_stunp0	= 534,
    V6_stup0	= 535,
    V6_v10mpyubs10	= 536,
    V6_v10mpyubs10_vxx	= 537,
    V6_v6mpyhubs10_alt	= 538,
    V6_v6mpyvubs10_alt	= 539,
    V6_vabsb_alt	= 540,
    V6_vabsb_sat_alt	= 541,
    V6_vabsdiffh_alt	= 542,
    V6_vabsdiffub_alt	= 543,
    V6_vabsdiffuh_alt	= 544,
    V6_vabsdiffw_alt	= 545,
    V6_vabsh_alt	= 546,
    V6_vabsh_sat_alt	= 547,
    V6_vabsub_alt	= 548,
    V6_vabsuh_alt	= 549,
    V6_vabsuw_alt	= 550,
    V6_vabsw_alt	= 551,
    V6_vabsw_sat_alt	= 552,
    V6_vaddb_alt	= 553,
    V6_vaddb_dv_alt	= 554,
    V6_vaddbnq_alt	= 555,
    V6_vaddbq_alt	= 556,
    V6_vaddbsat_alt	= 557,
    V6_vaddbsat_dv_alt	= 558,
    V6_vaddh_alt	= 559,
    V6_vaddh_dv_alt	= 560,
    V6_vaddhnq_alt	= 561,
    V6_vaddhq_alt	= 562,
    V6_vaddhsat_alt	= 563,
    V6_vaddhsat_dv_alt	= 564,
    V6_vaddhw_acc_alt	= 565,
    V6_vaddhw_alt	= 566,
    V6_vaddubh_acc_alt	= 567,
    V6_vaddubh_alt	= 568,
    V6_vaddubsat_alt	= 569,
    V6_vaddubsat_dv_alt	= 570,
    V6_vadduhsat_alt	= 571,
    V6_vadduhsat_dv_alt	= 572,
    V6_vadduhw_acc_alt	= 573,
    V6_vadduhw_alt	= 574,
    V6_vadduwsat_alt	= 575,
    V6_vadduwsat_dv_alt	= 576,
    V6_vaddw_alt	= 577,
    V6_vaddw_dv_alt	= 578,
    V6_vaddwnq_alt	= 579,
    V6_vaddwq_alt	= 580,
    V6_vaddwsat_alt	= 581,
    V6_vaddwsat_dv_alt	= 582,
    V6_vandnqrt_acc_alt	= 583,
    V6_vandnqrt_alt	= 584,
    V6_vandqrt_acc_alt	= 585,
    V6_vandqrt_alt	= 586,
    V6_vandvrt_acc_alt	= 587,
    V6_vandvrt_alt	= 588,
    V6_vaslh_acc_alt	= 589,
    V6_vaslh_alt	= 590,
    V6_vaslhv_alt	= 591,
    V6_vaslw_acc_alt	= 592,
    V6_vaslw_alt	= 593,
    V6_vaslwv_alt	= 594,
    V6_vasr_into_alt	= 595,
    V6_vasrh_acc_alt	= 596,
    V6_vasrh_alt	= 597,
    V6_vasrhv_alt	= 598,
    V6_vasrw_acc_alt	= 599,
    V6_vasrw_alt	= 600,
    V6_vasrwv_alt	= 601,
    V6_vassignp	= 602,
    V6_vavgb_alt	= 603,
    V6_vavgbrnd_alt	= 604,
    V6_vavgh_alt	= 605,
    V6_vavghrnd_alt	= 606,
    V6_vavgub_alt	= 607,
    V6_vavgubrnd_alt	= 608,
    V6_vavguh_alt	= 609,
    V6_vavguhrnd_alt	= 610,
    V6_vavguw_alt	= 611,
    V6_vavguwrnd_alt	= 612,
    V6_vavgw_alt	= 613,
    V6_vavgwrnd_alt	= 614,
    V6_vcl0h_alt	= 615,
    V6_vcl0w_alt	= 616,
    V6_vd0	= 617,
    V6_vdd0	= 618,
    V6_vdealb4w_alt	= 619,
    V6_vdealb_alt	= 620,
    V6_vdealh_alt	= 621,
    V6_vdmpybus_acc_alt	= 622,
    V6_vdmpybus_alt	= 623,
    V6_vdmpybus_dv_acc_alt	= 624,
    V6_vdmpybus_dv_alt	= 625,
    V6_vdmpyhb_acc_alt	= 626,
    V6_vdmpyhb_alt	= 627,
    V6_vdmpyhb_dv_acc_alt	= 628,
    V6_vdmpyhb_dv_alt	= 629,
    V6_vdmpyhisat_acc_alt	= 630,
    V6_vdmpyhisat_alt	= 631,
    V6_vdmpyhsat_acc_alt	= 632,
    V6_vdmpyhsat_alt	= 633,
    V6_vdmpyhsuisat_acc_alt	= 634,
    V6_vdmpyhsuisat_alt	= 635,
    V6_vdmpyhsusat_acc_alt	= 636,
    V6_vdmpyhsusat_alt	= 637,
    V6_vdmpyhvsat_acc_alt	= 638,
    V6_vdmpyhvsat_alt	= 639,
    V6_vdsaduh_acc_alt	= 640,
    V6_vdsaduh_alt	= 641,
    V6_vgathermh_pseudo	= 642,
    V6_vgathermhq_pseudo	= 643,
    V6_vgathermhw_pseudo	= 644,
    V6_vgathermhwq_pseudo	= 645,
    V6_vgathermw_pseudo	= 646,
    V6_vgathermwq_pseudo	= 647,
    V6_vlsrh_alt	= 648,
    V6_vlsrhv_alt	= 649,
    V6_vlsrw_alt	= 650,
    V6_vlsrwv_alt	= 651,
    V6_vmaxb_alt	= 652,
    V6_vmaxh_alt	= 653,
    V6_vmaxub_alt	= 654,
    V6_vmaxuh_alt	= 655,
    V6_vmaxw_alt	= 656,
    V6_vminb_alt	= 657,
    V6_vminh_alt	= 658,
    V6_vminub_alt	= 659,
    V6_vminuh_alt	= 660,
    V6_vminw_alt	= 661,
    V6_vmpabus_acc_alt	= 662,
    V6_vmpabus_alt	= 663,
    V6_vmpabusv_alt	= 664,
    V6_vmpabuu_acc_alt	= 665,
    V6_vmpabuu_alt	= 666,
    V6_vmpabuuv_alt	= 667,
    V6_vmpahb_acc_alt	= 668,
    V6_vmpahb_alt	= 669,
    V6_vmpauhb_acc_alt	= 670,
    V6_vmpauhb_alt	= 671,
    V6_vmpybus_acc_alt	= 672,
    V6_vmpybus_alt	= 673,
    V6_vmpybusv_acc_alt	= 674,
    V6_vmpybusv_alt	= 675,
    V6_vmpybv_acc_alt	= 676,
    V6_vmpybv_alt	= 677,
    V6_vmpyewuh_alt	= 678,
    V6_vmpyh_acc_alt	= 679,
    V6_vmpyh_alt	= 680,
    V6_vmpyhsat_acc_alt	= 681,
    V6_vmpyhsrs_alt	= 682,
    V6_vmpyhss_alt	= 683,
    V6_vmpyhus_acc_alt	= 684,
    V6_vmpyhus_alt	= 685,
    V6_vmpyhv_acc_alt	= 686,
    V6_vmpyhv_alt	= 687,
    V6_vmpyhvsrs_alt	= 688,
    V6_vmpyiewh_acc_alt	= 689,
    V6_vmpyiewuh_acc_alt	= 690,
    V6_vmpyiewuh_alt	= 691,
    V6_vmpyih_acc_alt	= 692,
    V6_vmpyih_alt	= 693,
    V6_vmpyihb_acc_alt	= 694,
    V6_vmpyihb_alt	= 695,
    V6_vmpyiowh_alt	= 696,
    V6_vmpyiwb_acc_alt	= 697,
    V6_vmpyiwb_alt	= 698,
    V6_vmpyiwh_acc_alt	= 699,
    V6_vmpyiwh_alt	= 700,
    V6_vmpyiwub_acc_alt	= 701,
    V6_vmpyiwub_alt	= 702,
    V6_vmpyowh_alt	= 703,
    V6_vmpyowh_rnd_alt	= 704,
    V6_vmpyowh_rnd_sacc_alt	= 705,
    V6_vmpyowh_sacc_alt	= 706,
    V6_vmpyub_acc_alt	= 707,
    V6_vmpyub_alt	= 708,
    V6_vmpyubv_acc_alt	= 709,
    V6_vmpyubv_alt	= 710,
    V6_vmpyuh_acc_alt	= 711,
    V6_vmpyuh_alt	= 712,
    V6_vmpyuhv_acc_alt	= 713,
    V6_vmpyuhv_alt	= 714,
    V6_vnavgb_alt	= 715,
    V6_vnavgh_alt	= 716,
    V6_vnavgub_alt	= 717,
    V6_vnavgw_alt	= 718,
    V6_vnormamth_alt	= 719,
    V6_vnormamtw_alt	= 720,
    V6_vpackeb_alt	= 721,
    V6_vpackeh_alt	= 722,
    V6_vpackhb_sat_alt	= 723,
    V6_vpackhub_sat_alt	= 724,
    V6_vpackob_alt	= 725,
    V6_vpackoh_alt	= 726,
    V6_vpackwh_sat_alt	= 727,
    V6_vpackwuh_sat_alt	= 728,
    V6_vpopcounth_alt	= 729,
    V6_vrmpybub_rtt_acc_alt	= 730,
    V6_vrmpybub_rtt_alt	= 731,
    V6_vrmpybus_acc_alt	= 732,
    V6_vrmpybus_alt	= 733,
    V6_vrmpybusi_acc_alt	= 734,
    V6_vrmpybusi_alt	= 735,
    V6_vrmpybusv_acc_alt	= 736,
    V6_vrmpybusv_alt	= 737,
    V6_vrmpybv_acc_alt	= 738,
    V6_vrmpybv_alt	= 739,
    V6_vrmpyub_acc_alt	= 740,
    V6_vrmpyub_alt	= 741,
    V6_vrmpyub_rtt_acc_alt	= 742,
    V6_vrmpyub_rtt_alt	= 743,
    V6_vrmpyubi_acc_alt	= 744,
    V6_vrmpyubi_alt	= 745,
    V6_vrmpyubv_acc_alt	= 746,
    V6_vrmpyubv_alt	= 747,
    V6_vrotr_alt	= 748,
    V6_vroundhb_alt	= 749,
    V6_vroundhub_alt	= 750,
    V6_vrounduhub_alt	= 751,
    V6_vrounduwuh_alt	= 752,
    V6_vroundwh_alt	= 753,
    V6_vroundwuh_alt	= 754,
    V6_vrsadubi_acc_alt	= 755,
    V6_vrsadubi_alt	= 756,
    V6_vsathub_alt	= 757,
    V6_vsatuwuh_alt	= 758,
    V6_vsatwh_alt	= 759,
    V6_vsb_alt	= 760,
    V6_vscattermh_add_alt	= 761,
    V6_vscattermh_alt	= 762,
    V6_vscattermhq_alt	= 763,
    V6_vscattermw_add_alt	= 764,
    V6_vscattermw_alt	= 765,
    V6_vscattermwh_add_alt	= 766,
    V6_vscattermwh_alt	= 767,
    V6_vscattermwhq_alt	= 768,
    V6_vscattermwq_alt	= 769,
    V6_vsh_alt	= 770,
    V6_vshufeh_alt	= 771,
    V6_vshuffb_alt	= 772,
    V6_vshuffeb_alt	= 773,
    V6_vshuffh_alt	= 774,
    V6_vshuffob_alt	= 775,
    V6_vshufoeb_alt	= 776,
    V6_vshufoeh_alt	= 777,
    V6_vshufoh_alt	= 778,
    V6_vsubb_alt	= 779,
    V6_vsubb_dv_alt	= 780,
    V6_vsubbnq_alt	= 781,
    V6_vsubbq_alt	= 782,
    V6_vsubbsat_alt	= 783,
    V6_vsubbsat_dv_alt	= 784,
    V6_vsubh_alt	= 785,
    V6_vsubh_dv_alt	= 786,
    V6_vsubhnq_alt	= 787,
    V6_vsubhq_alt	= 788,
    V6_vsubhsat_alt	= 789,
    V6_vsubhsat_dv_alt	= 790,
    V6_vsubhw_alt	= 791,
    V6_vsububh_alt	= 792,
    V6_vsububsat_alt	= 793,
    V6_vsububsat_dv_alt	= 794,
    V6_vsubuhsat_alt	= 795,
    V6_vsubuhsat_dv_alt	= 796,
    V6_vsubuhw_alt	= 797,
    V6_vsubuwsat_alt	= 798,
    V6_vsubuwsat_dv_alt	= 799,
    V6_vsubw_alt	= 800,
    V6_vsubw_dv_alt	= 801,
    V6_vsubwnq_alt	= 802,
    V6_vsubwq_alt	= 803,
    V6_vsubwsat_alt	= 804,
    V6_vsubwsat_dv_alt	= 805,
    V6_vtmpyb_acc_alt	= 806,
    V6_vtmpyb_alt	= 807,
    V6_vtmpybus_acc_alt	= 808,
    V6_vtmpybus_alt	= 809,
    V6_vtmpyhb_acc_alt	= 810,
    V6_vtmpyhb_alt	= 811,
    V6_vtran2x2_map	= 812,
    V6_vunpackb_alt	= 813,
    V6_vunpackh_alt	= 814,
    V6_vunpackob_alt	= 815,
    V6_vunpackoh_alt	= 816,
    V6_vunpackub_alt	= 817,
    V6_vunpackuh_alt	= 818,
    V6_vzb_alt	= 819,
    V6_vzh_alt	= 820,
    V6_zld0	= 821,
    V6_zldp0	= 822,
    Y2_crswap_old	= 823,
    Y2_dcfetch	= 824,
    Y2_k1lock_map	= 825,
    Y2_k1unlock_map	= 826,
    dup_A2_add	= 827,
    dup_A2_addi	= 828,
    dup_A2_andir	= 829,
    dup_A2_combineii	= 830,
    dup_A2_sxtb	= 831,
    dup_A2_sxth	= 832,
    dup_A2_tfr	= 833,
    dup_A2_tfrsi	= 834,
    dup_A2_zxtb	= 835,
    dup_A2_zxth	= 836,
    dup_A4_combineii	= 837,
    dup_A4_combineir	= 838,
    dup_A4_combineri	= 839,
    dup_C2_cmoveif	= 840,
    dup_C2_cmoveit	= 841,
    dup_C2_cmovenewif	= 842,
    dup_C2_cmovenewit	= 843,
    dup_C2_cmpeqi	= 844,
    dup_L2_deallocframe	= 845,
    dup_L2_loadrb_io	= 846,
    dup_L2_loadrd_io	= 847,
    dup_L2_loadrh_io	= 848,
    dup_L2_loadri_io	= 849,
    dup_L2_loadrub_io	= 850,
    dup_L2_loadruh_io	= 851,
    dup_S2_allocframe	= 852,
    dup_S2_storerb_io	= 853,
    dup_S2_storerd_io	= 854,
    dup_S2_storerh_io	= 855,
    dup_S2_storeri_io	= 856,
    dup_S4_storeirb_io	= 857,
    dup_S4_storeiri_io	= 858,
    A2_abs	= 859,
    A2_absp	= 860,
    A2_abssat	= 861,
    A2_add	= 862,
    A2_addh_h16_hh	= 863,
    A2_addh_h16_hl	= 864,
    A2_addh_h16_lh	= 865,
    A2_addh_h16_ll	= 866,
    A2_addh_h16_sat_hh	= 867,
    A2_addh_h16_sat_hl	= 868,
    A2_addh_h16_sat_lh	= 869,
    A2_addh_h16_sat_ll	= 870,
    A2_addh_l16_hl	= 871,
    A2_addh_l16_ll	= 872,
    A2_addh_l16_sat_hl	= 873,
    A2_addh_l16_sat_ll	= 874,
    A2_addi	= 875,
    A2_addp	= 876,
    A2_addpsat	= 877,
    A2_addsat	= 878,
    A2_addsph	= 879,
    A2_addspl	= 880,
    A2_and	= 881,
    A2_andir	= 882,
    A2_andp	= 883,
    A2_aslh	= 884,
    A2_asrh	= 885,
    A2_combine_hh	= 886,
    A2_combine_hl	= 887,
    A2_combine_lh	= 888,
    A2_combine_ll	= 889,
    A2_combineii	= 890,
    A2_combinew	= 891,
    A2_max	= 892,
    A2_maxp	= 893,
    A2_maxu	= 894,
    A2_maxup	= 895,
    A2_min	= 896,
    A2_minp	= 897,
    A2_minu	= 898,
    A2_minup	= 899,
    A2_negp	= 900,
    A2_negsat	= 901,
    A2_nop	= 902,
    A2_notp	= 903,
    A2_or	= 904,
    A2_orir	= 905,
    A2_orp	= 906,
    A2_paddf	= 907,
    A2_paddfnew	= 908,
    A2_paddif	= 909,
    A2_paddifnew	= 910,
    A2_paddit	= 911,
    A2_padditnew	= 912,
    A2_paddt	= 913,
    A2_paddtnew	= 914,
    A2_pandf	= 915,
    A2_pandfnew	= 916,
    A2_pandt	= 917,
    A2_pandtnew	= 918,
    A2_porf	= 919,
    A2_porfnew	= 920,
    A2_port	= 921,
    A2_portnew	= 922,
    A2_psubf	= 923,
    A2_psubfnew	= 924,
    A2_psubt	= 925,
    A2_psubtnew	= 926,
    A2_pxorf	= 927,
    A2_pxorfnew	= 928,
    A2_pxort	= 929,
    A2_pxortnew	= 930,
    A2_roundsat	= 931,
    A2_sat	= 932,
    A2_satb	= 933,
    A2_sath	= 934,
    A2_satub	= 935,
    A2_satuh	= 936,
    A2_sub	= 937,
    A2_subh_h16_hh	= 938,
    A2_subh_h16_hl	= 939,
    A2_subh_h16_lh	= 940,
    A2_subh_h16_ll	= 941,
    A2_subh_h16_sat_hh	= 942,
    A2_subh_h16_sat_hl	= 943,
    A2_subh_h16_sat_lh	= 944,
    A2_subh_h16_sat_ll	= 945,
    A2_subh_l16_hl	= 946,
    A2_subh_l16_ll	= 947,
    A2_subh_l16_sat_hl	= 948,
    A2_subh_l16_sat_ll	= 949,
    A2_subp	= 950,
    A2_subri	= 951,
    A2_subsat	= 952,
    A2_svaddh	= 953,
    A2_svaddhs	= 954,
    A2_svadduhs	= 955,
    A2_svavgh	= 956,
    A2_svavghs	= 957,
    A2_svnavgh	= 958,
    A2_svsubh	= 959,
    A2_svsubhs	= 960,
    A2_svsubuhs	= 961,
    A2_swiz	= 962,
    A2_sxtb	= 963,
    A2_sxth	= 964,
    A2_sxtw	= 965,
    A2_tfr	= 966,
    A2_tfrcrr	= 967,
    A2_tfrih	= 968,
    A2_tfril	= 969,
    A2_tfrrcr	= 970,
    A2_tfrsi	= 971,
    A2_vabsh	= 972,
    A2_vabshsat	= 973,
    A2_vabsw	= 974,
    A2_vabswsat	= 975,
    A2_vaddh	= 976,
    A2_vaddhs	= 977,
    A2_vaddub	= 978,
    A2_vaddubs	= 979,
    A2_vadduhs	= 980,
    A2_vaddw	= 981,
    A2_vaddws	= 982,
    A2_vavgh	= 983,
    A2_vavghcr	= 984,
    A2_vavghr	= 985,
    A2_vavgub	= 986,
    A2_vavgubr	= 987,
    A2_vavguh	= 988,
    A2_vavguhr	= 989,
    A2_vavguw	= 990,
    A2_vavguwr	= 991,
    A2_vavgw	= 992,
    A2_vavgwcr	= 993,
    A2_vavgwr	= 994,
    A2_vcmpbeq	= 995,
    A2_vcmpbgtu	= 996,
    A2_vcmpheq	= 997,
    A2_vcmphgt	= 998,
    A2_vcmphgtu	= 999,
    A2_vcmpweq	= 1000,
    A2_vcmpwgt	= 1001,
    A2_vcmpwgtu	= 1002,
    A2_vconj	= 1003,
    A2_vmaxb	= 1004,
    A2_vmaxh	= 1005,
    A2_vmaxub	= 1006,
    A2_vmaxuh	= 1007,
    A2_vmaxuw	= 1008,
    A2_vmaxw	= 1009,
    A2_vminb	= 1010,
    A2_vminh	= 1011,
    A2_vminub	= 1012,
    A2_vminuh	= 1013,
    A2_vminuw	= 1014,
    A2_vminw	= 1015,
    A2_vnavgh	= 1016,
    A2_vnavghcr	= 1017,
    A2_vnavghr	= 1018,
    A2_vnavgw	= 1019,
    A2_vnavgwcr	= 1020,
    A2_vnavgwr	= 1021,
    A2_vraddub	= 1022,
    A2_vraddub_acc	= 1023,
    A2_vrsadub	= 1024,
    A2_vrsadub_acc	= 1025,
    A2_vsubh	= 1026,
    A2_vsubhs	= 1027,
    A2_vsubub	= 1028,
    A2_vsububs	= 1029,
    A2_vsubuhs	= 1030,
    A2_vsubw	= 1031,
    A2_vsubws	= 1032,
    A2_xor	= 1033,
    A2_xorp	= 1034,
    A2_zxth	= 1035,
    A4_addp_c	= 1036,
    A4_andn	= 1037,
    A4_andnp	= 1038,
    A4_bitsplit	= 1039,
    A4_bitspliti	= 1040,
    A4_boundscheck_hi	= 1041,
    A4_boundscheck_lo	= 1042,
    A4_cmpbeq	= 1043,
    A4_cmpbeqi	= 1044,
    A4_cmpbgt	= 1045,
    A4_cmpbgti	= 1046,
    A4_cmpbgtu	= 1047,
    A4_cmpbgtui	= 1048,
    A4_cmpheq	= 1049,
    A4_cmpheqi	= 1050,
    A4_cmphgt	= 1051,
    A4_cmphgti	= 1052,
    A4_cmphgtu	= 1053,
    A4_cmphgtui	= 1054,
    A4_combineii	= 1055,
    A4_combineir	= 1056,
    A4_combineri	= 1057,
    A4_cround_ri	= 1058,
    A4_cround_rr	= 1059,
    A4_ext	= 1060,
    A4_modwrapu	= 1061,
    A4_orn	= 1062,
    A4_ornp	= 1063,
    A4_paslhf	= 1064,
    A4_paslhfnew	= 1065,
    A4_paslht	= 1066,
    A4_paslhtnew	= 1067,
    A4_pasrhf	= 1068,
    A4_pasrhfnew	= 1069,
    A4_pasrht	= 1070,
    A4_pasrhtnew	= 1071,
    A4_psxtbf	= 1072,
    A4_psxtbfnew	= 1073,
    A4_psxtbt	= 1074,
    A4_psxtbtnew	= 1075,
    A4_psxthf	= 1076,
    A4_psxthfnew	= 1077,
    A4_psxtht	= 1078,
    A4_psxthtnew	= 1079,
    A4_pzxtbf	= 1080,
    A4_pzxtbfnew	= 1081,
    A4_pzxtbt	= 1082,
    A4_pzxtbtnew	= 1083,
    A4_pzxthf	= 1084,
    A4_pzxthfnew	= 1085,
    A4_pzxtht	= 1086,
    A4_pzxthtnew	= 1087,
    A4_rcmpeq	= 1088,
    A4_rcmpeqi	= 1089,
    A4_rcmpneq	= 1090,
    A4_rcmpneqi	= 1091,
    A4_round_ri	= 1092,
    A4_round_ri_sat	= 1093,
    A4_round_rr	= 1094,
    A4_round_rr_sat	= 1095,
    A4_subp_c	= 1096,
    A4_tfrcpp	= 1097,
    A4_tfrpcp	= 1098,
    A4_tlbmatch	= 1099,
    A4_vcmpbeq_any	= 1100,
    A4_vcmpbeqi	= 1101,
    A4_vcmpbgt	= 1102,
    A4_vcmpbgti	= 1103,
    A4_vcmpbgtui	= 1104,
    A4_vcmpheqi	= 1105,
    A4_vcmphgti	= 1106,
    A4_vcmphgtui	= 1107,
    A4_vcmpweqi	= 1108,
    A4_vcmpwgti	= 1109,
    A4_vcmpwgtui	= 1110,
    A4_vrmaxh	= 1111,
    A4_vrmaxuh	= 1112,
    A4_vrmaxuw	= 1113,
    A4_vrmaxw	= 1114,
    A4_vrminh	= 1115,
    A4_vrminuh	= 1116,
    A4_vrminuw	= 1117,
    A4_vrminw	= 1118,
    A5_ACS	= 1119,
    A5_vaddhubs	= 1120,
    A6_vcmpbeq_notany	= 1121,
    A6_vminub_RdP	= 1122,
    A7_clip	= 1123,
    A7_croundd_ri	= 1124,
    A7_croundd_rr	= 1125,
    A7_vclip	= 1126,
    C2_all8	= 1127,
    C2_and	= 1128,
    C2_andn	= 1129,
    C2_any8	= 1130,
    C2_bitsclr	= 1131,
    C2_bitsclri	= 1132,
    C2_bitsset	= 1133,
    C2_ccombinewf	= 1134,
    C2_ccombinewnewf	= 1135,
    C2_ccombinewnewt	= 1136,
    C2_ccombinewt	= 1137,
    C2_cmoveif	= 1138,
    C2_cmoveit	= 1139,
    C2_cmovenewif	= 1140,
    C2_cmovenewit	= 1141,
    C2_cmpeq	= 1142,
    C2_cmpeqi	= 1143,
    C2_cmpeqp	= 1144,
    C2_cmpgt	= 1145,
    C2_cmpgti	= 1146,
    C2_cmpgtp	= 1147,
    C2_cmpgtu	= 1148,
    C2_cmpgtui	= 1149,
    C2_cmpgtup	= 1150,
    C2_mask	= 1151,
    C2_mux	= 1152,
    C2_muxii	= 1153,
    C2_muxir	= 1154,
    C2_muxri	= 1155,
    C2_not	= 1156,
    C2_or	= 1157,
    C2_orn	= 1158,
    C2_tfrpr	= 1159,
    C2_tfrrp	= 1160,
    C2_vitpack	= 1161,
    C2_vmux	= 1162,
    C2_xor	= 1163,
    C4_addipc	= 1164,
    C4_and_and	= 1165,
    C4_and_andn	= 1166,
    C4_and_or	= 1167,
    C4_and_orn	= 1168,
    C4_cmplte	= 1169,
    C4_cmpltei	= 1170,
    C4_cmplteu	= 1171,
    C4_cmplteui	= 1172,
    C4_cmpneq	= 1173,
    C4_cmpneqi	= 1174,
    C4_fastcorner9	= 1175,
    C4_fastcorner9_not	= 1176,
    C4_nbitsclr	= 1177,
    C4_nbitsclri	= 1178,
    C4_nbitsset	= 1179,
    C4_or_and	= 1180,
    C4_or_andn	= 1181,
    C4_or_or	= 1182,
    C4_or_orn	= 1183,
    CALLProfile	= 1184,
    CONST32	= 1185,
    CONST64	= 1186,
    DuplexIClass0	= 1187,
    DuplexIClass1	= 1188,
    DuplexIClass2	= 1189,
    DuplexIClass3	= 1190,
    DuplexIClass4	= 1191,
    DuplexIClass5	= 1192,
    DuplexIClass6	= 1193,
    DuplexIClass7	= 1194,
    DuplexIClass8	= 1195,
    DuplexIClass9	= 1196,
    DuplexIClassA	= 1197,
    DuplexIClassB	= 1198,
    DuplexIClassC	= 1199,
    DuplexIClassD	= 1200,
    DuplexIClassE	= 1201,
    DuplexIClassF	= 1202,
    EH_RETURN_JMPR	= 1203,
    F2_conv_d2df	= 1204,
    F2_conv_d2sf	= 1205,
    F2_conv_df2d	= 1206,
    F2_conv_df2d_chop	= 1207,
    F2_conv_df2sf	= 1208,
    F2_conv_df2ud	= 1209,
    F2_conv_df2ud_chop	= 1210,
    F2_conv_df2uw	= 1211,
    F2_conv_df2uw_chop	= 1212,
    F2_conv_df2w	= 1213,
    F2_conv_df2w_chop	= 1214,
    F2_conv_sf2d	= 1215,
    F2_conv_sf2d_chop	= 1216,
    F2_conv_sf2df	= 1217,
    F2_conv_sf2ud	= 1218,
    F2_conv_sf2ud_chop	= 1219,
    F2_conv_sf2uw	= 1220,
    F2_conv_sf2uw_chop	= 1221,
    F2_conv_sf2w	= 1222,
    F2_conv_sf2w_chop	= 1223,
    F2_conv_ud2df	= 1224,
    F2_conv_ud2sf	= 1225,
    F2_conv_uw2df	= 1226,
    F2_conv_uw2sf	= 1227,
    F2_conv_w2df	= 1228,
    F2_conv_w2sf	= 1229,
    F2_dfadd	= 1230,
    F2_dfclass	= 1231,
    F2_dfcmpeq	= 1232,
    F2_dfcmpge	= 1233,
    F2_dfcmpgt	= 1234,
    F2_dfcmpuo	= 1235,
    F2_dfimm_n	= 1236,
    F2_dfimm_p	= 1237,
    F2_dfmax	= 1238,
    F2_dfmin	= 1239,
    F2_dfmpyfix	= 1240,
    F2_dfmpyhh	= 1241,
    F2_dfmpylh	= 1242,
    F2_dfmpyll	= 1243,
    F2_dfsub	= 1244,
    F2_sfadd	= 1245,
    F2_sfclass	= 1246,
    F2_sfcmpeq	= 1247,
    F2_sfcmpge	= 1248,
    F2_sfcmpgt	= 1249,
    F2_sfcmpuo	= 1250,
    F2_sffixupd	= 1251,
    F2_sffixupn	= 1252,
    F2_sffixupr	= 1253,
    F2_sffma	= 1254,
    F2_sffma_lib	= 1255,
    F2_sffma_sc	= 1256,
    F2_sffms	= 1257,
    F2_sffms_lib	= 1258,
    F2_sfimm_n	= 1259,
    F2_sfimm_p	= 1260,
    F2_sfinvsqrta	= 1261,
    F2_sfmax	= 1262,
    F2_sfmin	= 1263,
    F2_sfmpy	= 1264,
    F2_sfrecipa	= 1265,
    F2_sfsub	= 1266,
    G4_tfrgcpp	= 1267,
    G4_tfrgcrr	= 1268,
    G4_tfrgpcp	= 1269,
    G4_tfrgrcr	= 1270,
    HI	= 1271,
    J2_call	= 1272,
    J2_callf	= 1273,
    J2_callr	= 1274,
    J2_callrf	= 1275,
    J2_callrh	= 1276,
    J2_callrt	= 1277,
    J2_callt	= 1278,
    J2_jump	= 1279,
    J2_jumpf	= 1280,
    J2_jumpfnew	= 1281,
    J2_jumpfnewpt	= 1282,
    J2_jumpfpt	= 1283,
    J2_jumpr	= 1284,
    J2_jumprf	= 1285,
    J2_jumprfnew	= 1286,
    J2_jumprfnewpt	= 1287,
    J2_jumprfpt	= 1288,
    J2_jumprgtez	= 1289,
    J2_jumprgtezpt	= 1290,
    J2_jumprh	= 1291,
    J2_jumprltez	= 1292,
    J2_jumprltezpt	= 1293,
    J2_jumprnz	= 1294,
    J2_jumprnzpt	= 1295,
    J2_jumprt	= 1296,
    J2_jumprtnew	= 1297,
    J2_jumprtnewpt	= 1298,
    J2_jumprtpt	= 1299,
    J2_jumprz	= 1300,
    J2_jumprzpt	= 1301,
    J2_jumpt	= 1302,
    J2_jumptnew	= 1303,
    J2_jumptnewpt	= 1304,
    J2_jumptpt	= 1305,
    J2_loop0i	= 1306,
    J2_loop0iext	= 1307,
    J2_loop0r	= 1308,
    J2_loop0rext	= 1309,
    J2_loop1i	= 1310,
    J2_loop1iext	= 1311,
    J2_loop1r	= 1312,
    J2_loop1rext	= 1313,
    J2_pause	= 1314,
    J2_ploop1si	= 1315,
    J2_ploop1sr	= 1316,
    J2_ploop2si	= 1317,
    J2_ploop2sr	= 1318,
    J2_ploop3si	= 1319,
    J2_ploop3sr	= 1320,
    J2_trap0	= 1321,
    J2_trap1	= 1322,
    J2_unpause	= 1323,
    J4_cmpeq_f_jumpnv_nt	= 1324,
    J4_cmpeq_f_jumpnv_t	= 1325,
    J4_cmpeq_fp0_jump_nt	= 1326,
    J4_cmpeq_fp0_jump_t	= 1327,
    J4_cmpeq_fp1_jump_nt	= 1328,
    J4_cmpeq_fp1_jump_t	= 1329,
    J4_cmpeq_t_jumpnv_nt	= 1330,
    J4_cmpeq_t_jumpnv_t	= 1331,
    J4_cmpeq_tp0_jump_nt	= 1332,
    J4_cmpeq_tp0_jump_t	= 1333,
    J4_cmpeq_tp1_jump_nt	= 1334,
    J4_cmpeq_tp1_jump_t	= 1335,
    J4_cmpeqi_f_jumpnv_nt	= 1336,
    J4_cmpeqi_f_jumpnv_t	= 1337,
    J4_cmpeqi_fp0_jump_nt	= 1338,
    J4_cmpeqi_fp0_jump_t	= 1339,
    J4_cmpeqi_fp1_jump_nt	= 1340,
    J4_cmpeqi_fp1_jump_t	= 1341,
    J4_cmpeqi_t_jumpnv_nt	= 1342,
    J4_cmpeqi_t_jumpnv_t	= 1343,
    J4_cmpeqi_tp0_jump_nt	= 1344,
    J4_cmpeqi_tp0_jump_t	= 1345,
    J4_cmpeqi_tp1_jump_nt	= 1346,
    J4_cmpeqi_tp1_jump_t	= 1347,
    J4_cmpeqn1_f_jumpnv_nt	= 1348,
    J4_cmpeqn1_f_jumpnv_t	= 1349,
    J4_cmpeqn1_fp0_jump_nt	= 1350,
    J4_cmpeqn1_fp0_jump_t	= 1351,
    J4_cmpeqn1_fp1_jump_nt	= 1352,
    J4_cmpeqn1_fp1_jump_t	= 1353,
    J4_cmpeqn1_t_jumpnv_nt	= 1354,
    J4_cmpeqn1_t_jumpnv_t	= 1355,
    J4_cmpeqn1_tp0_jump_nt	= 1356,
    J4_cmpeqn1_tp0_jump_t	= 1357,
    J4_cmpeqn1_tp1_jump_nt	= 1358,
    J4_cmpeqn1_tp1_jump_t	= 1359,
    J4_cmpgt_f_jumpnv_nt	= 1360,
    J4_cmpgt_f_jumpnv_t	= 1361,
    J4_cmpgt_fp0_jump_nt	= 1362,
    J4_cmpgt_fp0_jump_t	= 1363,
    J4_cmpgt_fp1_jump_nt	= 1364,
    J4_cmpgt_fp1_jump_t	= 1365,
    J4_cmpgt_t_jumpnv_nt	= 1366,
    J4_cmpgt_t_jumpnv_t	= 1367,
    J4_cmpgt_tp0_jump_nt	= 1368,
    J4_cmpgt_tp0_jump_t	= 1369,
    J4_cmpgt_tp1_jump_nt	= 1370,
    J4_cmpgt_tp1_jump_t	= 1371,
    J4_cmpgti_f_jumpnv_nt	= 1372,
    J4_cmpgti_f_jumpnv_t	= 1373,
    J4_cmpgti_fp0_jump_nt	= 1374,
    J4_cmpgti_fp0_jump_t	= 1375,
    J4_cmpgti_fp1_jump_nt	= 1376,
    J4_cmpgti_fp1_jump_t	= 1377,
    J4_cmpgti_t_jumpnv_nt	= 1378,
    J4_cmpgti_t_jumpnv_t	= 1379,
    J4_cmpgti_tp0_jump_nt	= 1380,
    J4_cmpgti_tp0_jump_t	= 1381,
    J4_cmpgti_tp1_jump_nt	= 1382,
    J4_cmpgti_tp1_jump_t	= 1383,
    J4_cmpgtn1_f_jumpnv_nt	= 1384,
    J4_cmpgtn1_f_jumpnv_t	= 1385,
    J4_cmpgtn1_fp0_jump_nt	= 1386,
    J4_cmpgtn1_fp0_jump_t	= 1387,
    J4_cmpgtn1_fp1_jump_nt	= 1388,
    J4_cmpgtn1_fp1_jump_t	= 1389,
    J4_cmpgtn1_t_jumpnv_nt	= 1390,
    J4_cmpgtn1_t_jumpnv_t	= 1391,
    J4_cmpgtn1_tp0_jump_nt	= 1392,
    J4_cmpgtn1_tp0_jump_t	= 1393,
    J4_cmpgtn1_tp1_jump_nt	= 1394,
    J4_cmpgtn1_tp1_jump_t	= 1395,
    J4_cmpgtu_f_jumpnv_nt	= 1396,
    J4_cmpgtu_f_jumpnv_t	= 1397,
    J4_cmpgtu_fp0_jump_nt	= 1398,
    J4_cmpgtu_fp0_jump_t	= 1399,
    J4_cmpgtu_fp1_jump_nt	= 1400,
    J4_cmpgtu_fp1_jump_t	= 1401,
    J4_cmpgtu_t_jumpnv_nt	= 1402,
    J4_cmpgtu_t_jumpnv_t	= 1403,
    J4_cmpgtu_tp0_jump_nt	= 1404,
    J4_cmpgtu_tp0_jump_t	= 1405,
    J4_cmpgtu_tp1_jump_nt	= 1406,
    J4_cmpgtu_tp1_jump_t	= 1407,
    J4_cmpgtui_f_jumpnv_nt	= 1408,
    J4_cmpgtui_f_jumpnv_t	= 1409,
    J4_cmpgtui_fp0_jump_nt	= 1410,
    J4_cmpgtui_fp0_jump_t	= 1411,
    J4_cmpgtui_fp1_jump_nt	= 1412,
    J4_cmpgtui_fp1_jump_t	= 1413,
    J4_cmpgtui_t_jumpnv_nt	= 1414,
    J4_cmpgtui_t_jumpnv_t	= 1415,
    J4_cmpgtui_tp0_jump_nt	= 1416,
    J4_cmpgtui_tp0_jump_t	= 1417,
    J4_cmpgtui_tp1_jump_nt	= 1418,
    J4_cmpgtui_tp1_jump_t	= 1419,
    J4_cmplt_f_jumpnv_nt	= 1420,
    J4_cmplt_f_jumpnv_t	= 1421,
    J4_cmplt_t_jumpnv_nt	= 1422,
    J4_cmplt_t_jumpnv_t	= 1423,
    J4_cmpltu_f_jumpnv_nt	= 1424,
    J4_cmpltu_f_jumpnv_t	= 1425,
    J4_cmpltu_t_jumpnv_nt	= 1426,
    J4_cmpltu_t_jumpnv_t	= 1427,
    J4_hintjumpr	= 1428,
    J4_jumpseti	= 1429,
    J4_jumpsetr	= 1430,
    J4_tstbit0_f_jumpnv_nt	= 1431,
    J4_tstbit0_f_jumpnv_t	= 1432,
    J4_tstbit0_fp0_jump_nt	= 1433,
    J4_tstbit0_fp0_jump_t	= 1434,
    J4_tstbit0_fp1_jump_nt	= 1435,
    J4_tstbit0_fp1_jump_t	= 1436,
    J4_tstbit0_t_jumpnv_nt	= 1437,
    J4_tstbit0_t_jumpnv_t	= 1438,
    J4_tstbit0_tp0_jump_nt	= 1439,
    J4_tstbit0_tp0_jump_t	= 1440,
    J4_tstbit0_tp1_jump_nt	= 1441,
    J4_tstbit0_tp1_jump_t	= 1442,
    L2_deallocframe	= 1443,
    L2_loadalignb_io	= 1444,
    L2_loadalignb_pbr	= 1445,
    L2_loadalignb_pci	= 1446,
    L2_loadalignb_pcr	= 1447,
    L2_loadalignb_pi	= 1448,
    L2_loadalignb_pr	= 1449,
    L2_loadalignh_io	= 1450,
    L2_loadalignh_pbr	= 1451,
    L2_loadalignh_pci	= 1452,
    L2_loadalignh_pcr	= 1453,
    L2_loadalignh_pi	= 1454,
    L2_loadalignh_pr	= 1455,
    L2_loadbsw2_io	= 1456,
    L2_loadbsw2_pbr	= 1457,
    L2_loadbsw2_pci	= 1458,
    L2_loadbsw2_pcr	= 1459,
    L2_loadbsw2_pi	= 1460,
    L2_loadbsw2_pr	= 1461,
    L2_loadbsw4_io	= 1462,
    L2_loadbsw4_pbr	= 1463,
    L2_loadbsw4_pci	= 1464,
    L2_loadbsw4_pcr	= 1465,
    L2_loadbsw4_pi	= 1466,
    L2_loadbsw4_pr	= 1467,
    L2_loadbzw2_io	= 1468,
    L2_loadbzw2_pbr	= 1469,
    L2_loadbzw2_pci	= 1470,
    L2_loadbzw2_pcr	= 1471,
    L2_loadbzw2_pi	= 1472,
    L2_loadbzw2_pr	= 1473,
    L2_loadbzw4_io	= 1474,
    L2_loadbzw4_pbr	= 1475,
    L2_loadbzw4_pci	= 1476,
    L2_loadbzw4_pcr	= 1477,
    L2_loadbzw4_pi	= 1478,
    L2_loadbzw4_pr	= 1479,
    L2_loadrb_io	= 1480,
    L2_loadrb_pbr	= 1481,
    L2_loadrb_pci	= 1482,
    L2_loadrb_pcr	= 1483,
    L2_loadrb_pi	= 1484,
    L2_loadrb_pr	= 1485,
    L2_loadrbgp	= 1486,
    L2_loadrd_io	= 1487,
    L2_loadrd_pbr	= 1488,
    L2_loadrd_pci	= 1489,
    L2_loadrd_pcr	= 1490,
    L2_loadrd_pi	= 1491,
    L2_loadrd_pr	= 1492,
    L2_loadrdgp	= 1493,
    L2_loadrh_io	= 1494,
    L2_loadrh_pbr	= 1495,
    L2_loadrh_pci	= 1496,
    L2_loadrh_pcr	= 1497,
    L2_loadrh_pi	= 1498,
    L2_loadrh_pr	= 1499,
    L2_loadrhgp	= 1500,
    L2_loadri_io	= 1501,
    L2_loadri_pbr	= 1502,
    L2_loadri_pci	= 1503,
    L2_loadri_pcr	= 1504,
    L2_loadri_pi	= 1505,
    L2_loadri_pr	= 1506,
    L2_loadrigp	= 1507,
    L2_loadrub_io	= 1508,
    L2_loadrub_pbr	= 1509,
    L2_loadrub_pci	= 1510,
    L2_loadrub_pcr	= 1511,
    L2_loadrub_pi	= 1512,
    L2_loadrub_pr	= 1513,
    L2_loadrubgp	= 1514,
    L2_loadruh_io	= 1515,
    L2_loadruh_pbr	= 1516,
    L2_loadruh_pci	= 1517,
    L2_loadruh_pcr	= 1518,
    L2_loadruh_pi	= 1519,
    L2_loadruh_pr	= 1520,
    L2_loadruhgp	= 1521,
    L2_loadw_aq	= 1522,
    L2_loadw_locked	= 1523,
    L2_ploadrbf_io	= 1524,
    L2_ploadrbf_pi	= 1525,
    L2_ploadrbfnew_io	= 1526,
    L2_ploadrbfnew_pi	= 1527,
    L2_ploadrbt_io	= 1528,
    L2_ploadrbt_pi	= 1529,
    L2_ploadrbtnew_io	= 1530,
    L2_ploadrbtnew_pi	= 1531,
    L2_ploadrdf_io	= 1532,
    L2_ploadrdf_pi	= 1533,
    L2_ploadrdfnew_io	= 1534,
    L2_ploadrdfnew_pi	= 1535,
    L2_ploadrdt_io	= 1536,
    L2_ploadrdt_pi	= 1537,
    L2_ploadrdtnew_io	= 1538,
    L2_ploadrdtnew_pi	= 1539,
    L2_ploadrhf_io	= 1540,
    L2_ploadrhf_pi	= 1541,
    L2_ploadrhfnew_io	= 1542,
    L2_ploadrhfnew_pi	= 1543,
    L2_ploadrht_io	= 1544,
    L2_ploadrht_pi	= 1545,
    L2_ploadrhtnew_io	= 1546,
    L2_ploadrhtnew_pi	= 1547,
    L2_ploadrif_io	= 1548,
    L2_ploadrif_pi	= 1549,
    L2_ploadrifnew_io	= 1550,
    L2_ploadrifnew_pi	= 1551,
    L2_ploadrit_io	= 1552,
    L2_ploadrit_pi	= 1553,
    L2_ploadritnew_io	= 1554,
    L2_ploadritnew_pi	= 1555,
    L2_ploadrubf_io	= 1556,
    L2_ploadrubf_pi	= 1557,
    L2_ploadrubfnew_io	= 1558,
    L2_ploadrubfnew_pi	= 1559,
    L2_ploadrubt_io	= 1560,
    L2_ploadrubt_pi	= 1561,
    L2_ploadrubtnew_io	= 1562,
    L2_ploadrubtnew_pi	= 1563,
    L2_ploadruhf_io	= 1564,
    L2_ploadruhf_pi	= 1565,
    L2_ploadruhfnew_io	= 1566,
    L2_ploadruhfnew_pi	= 1567,
    L2_ploadruht_io	= 1568,
    L2_ploadruht_pi	= 1569,
    L2_ploadruhtnew_io	= 1570,
    L2_ploadruhtnew_pi	= 1571,
    L4_add_memopb_io	= 1572,
    L4_add_memoph_io	= 1573,
    L4_add_memopw_io	= 1574,
    L4_and_memopb_io	= 1575,
    L4_and_memoph_io	= 1576,
    L4_and_memopw_io	= 1577,
    L4_iadd_memopb_io	= 1578,
    L4_iadd_memoph_io	= 1579,
    L4_iadd_memopw_io	= 1580,
    L4_iand_memopb_io	= 1581,
    L4_iand_memoph_io	= 1582,
    L4_iand_memopw_io	= 1583,
    L4_ior_memopb_io	= 1584,
    L4_ior_memoph_io	= 1585,
    L4_ior_memopw_io	= 1586,
    L4_isub_memopb_io	= 1587,
    L4_isub_memoph_io	= 1588,
    L4_isub_memopw_io	= 1589,
    L4_loadalignb_ap	= 1590,
    L4_loadalignb_ur	= 1591,
    L4_loadalignh_ap	= 1592,
    L4_loadalignh_ur	= 1593,
    L4_loadbsw2_ap	= 1594,
    L4_loadbsw2_ur	= 1595,
    L4_loadbsw4_ap	= 1596,
    L4_loadbsw4_ur	= 1597,
    L4_loadbzw2_ap	= 1598,
    L4_loadbzw2_ur	= 1599,
    L4_loadbzw4_ap	= 1600,
    L4_loadbzw4_ur	= 1601,
    L4_loadd_aq	= 1602,
    L4_loadd_locked	= 1603,
    L4_loadrb_ap	= 1604,
    L4_loadrb_rr	= 1605,
    L4_loadrb_ur	= 1606,
    L4_loadrd_ap	= 1607,
    L4_loadrd_rr	= 1608,
    L4_loadrd_ur	= 1609,
    L4_loadrh_ap	= 1610,
    L4_loadrh_rr	= 1611,
    L4_loadrh_ur	= 1612,
    L4_loadri_ap	= 1613,
    L4_loadri_rr	= 1614,
    L4_loadri_ur	= 1615,
    L4_loadrub_ap	= 1616,
    L4_loadrub_rr	= 1617,
    L4_loadrub_ur	= 1618,
    L4_loadruh_ap	= 1619,
    L4_loadruh_rr	= 1620,
    L4_loadruh_ur	= 1621,
    L4_or_memopb_io	= 1622,
    L4_or_memoph_io	= 1623,
    L4_or_memopw_io	= 1624,
    L4_ploadrbf_abs	= 1625,
    L4_ploadrbf_rr	= 1626,
    L4_ploadrbfnew_abs	= 1627,
    L4_ploadrbfnew_rr	= 1628,
    L4_ploadrbt_abs	= 1629,
    L4_ploadrbt_rr	= 1630,
    L4_ploadrbtnew_abs	= 1631,
    L4_ploadrbtnew_rr	= 1632,
    L4_ploadrdf_abs	= 1633,
    L4_ploadrdf_rr	= 1634,
    L4_ploadrdfnew_abs	= 1635,
    L4_ploadrdfnew_rr	= 1636,
    L4_ploadrdt_abs	= 1637,
    L4_ploadrdt_rr	= 1638,
    L4_ploadrdtnew_abs	= 1639,
    L4_ploadrdtnew_rr	= 1640,
    L4_ploadrhf_abs	= 1641,
    L4_ploadrhf_rr	= 1642,
    L4_ploadrhfnew_abs	= 1643,
    L4_ploadrhfnew_rr	= 1644,
    L4_ploadrht_abs	= 1645,
    L4_ploadrht_rr	= 1646,
    L4_ploadrhtnew_abs	= 1647,
    L4_ploadrhtnew_rr	= 1648,
    L4_ploadrif_abs	= 1649,
    L4_ploadrif_rr	= 1650,
    L4_ploadrifnew_abs	= 1651,
    L4_ploadrifnew_rr	= 1652,
    L4_ploadrit_abs	= 1653,
    L4_ploadrit_rr	= 1654,
    L4_ploadritnew_abs	= 1655,
    L4_ploadritnew_rr	= 1656,
    L4_ploadrubf_abs	= 1657,
    L4_ploadrubf_rr	= 1658,
    L4_ploadrubfnew_abs	= 1659,
    L4_ploadrubfnew_rr	= 1660,
    L4_ploadrubt_abs	= 1661,
    L4_ploadrubt_rr	= 1662,
    L4_ploadrubtnew_abs	= 1663,
    L4_ploadrubtnew_rr	= 1664,
    L4_ploadruhf_abs	= 1665,
    L4_ploadruhf_rr	= 1666,
    L4_ploadruhfnew_abs	= 1667,
    L4_ploadruhfnew_rr	= 1668,
    L4_ploadruht_abs	= 1669,
    L4_ploadruht_rr	= 1670,
    L4_ploadruhtnew_abs	= 1671,
    L4_ploadruhtnew_rr	= 1672,
    L4_return	= 1673,
    L4_return_f	= 1674,
    L4_return_fnew_pnt	= 1675,
    L4_return_fnew_pt	= 1676,
    L4_return_t	= 1677,
    L4_return_tnew_pnt	= 1678,
    L4_return_tnew_pt	= 1679,
    L4_sub_memopb_io	= 1680,
    L4_sub_memoph_io	= 1681,
    L4_sub_memopw_io	= 1682,
    L6_memcpy	= 1683,
    LO	= 1684,
    M2_acci	= 1685,
    M2_accii	= 1686,
    M2_cmaci_s0	= 1687,
    M2_cmacr_s0	= 1688,
    M2_cmacs_s0	= 1689,
    M2_cmacs_s1	= 1690,
    M2_cmacsc_s0	= 1691,
    M2_cmacsc_s1	= 1692,
    M2_cmpyi_s0	= 1693,
    M2_cmpyr_s0	= 1694,
    M2_cmpyrs_s0	= 1695,
    M2_cmpyrs_s1	= 1696,
    M2_cmpyrsc_s0	= 1697,
    M2_cmpyrsc_s1	= 1698,
    M2_cmpys_s0	= 1699,
    M2_cmpys_s1	= 1700,
    M2_cmpysc_s0	= 1701,
    M2_cmpysc_s1	= 1702,
    M2_cnacs_s0	= 1703,
    M2_cnacs_s1	= 1704,
    M2_cnacsc_s0	= 1705,
    M2_cnacsc_s1	= 1706,
    M2_dpmpyss_acc_s0	= 1707,
    M2_dpmpyss_nac_s0	= 1708,
    M2_dpmpyss_rnd_s0	= 1709,
    M2_dpmpyss_s0	= 1710,
    M2_dpmpyuu_acc_s0	= 1711,
    M2_dpmpyuu_nac_s0	= 1712,
    M2_dpmpyuu_s0	= 1713,
    M2_hmmpyh_rs1	= 1714,
    M2_hmmpyh_s1	= 1715,
    M2_hmmpyl_rs1	= 1716,
    M2_hmmpyl_s1	= 1717,
    M2_maci	= 1718,
    M2_macsin	= 1719,
    M2_macsip	= 1720,
    M2_mmachs_rs0	= 1721,
    M2_mmachs_rs1	= 1722,
    M2_mmachs_s0	= 1723,
    M2_mmachs_s1	= 1724,
    M2_mmacls_rs0	= 1725,
    M2_mmacls_rs1	= 1726,
    M2_mmacls_s0	= 1727,
    M2_mmacls_s1	= 1728,
    M2_mmacuhs_rs0	= 1729,
    M2_mmacuhs_rs1	= 1730,
    M2_mmacuhs_s0	= 1731,
    M2_mmacuhs_s1	= 1732,
    M2_mmaculs_rs0	= 1733,
    M2_mmaculs_rs1	= 1734,
    M2_mmaculs_s0	= 1735,
    M2_mmaculs_s1	= 1736,
    M2_mmpyh_rs0	= 1737,
    M2_mmpyh_rs1	= 1738,
    M2_mmpyh_s0	= 1739,
    M2_mmpyh_s1	= 1740,
    M2_mmpyl_rs0	= 1741,
    M2_mmpyl_rs1	= 1742,
    M2_mmpyl_s0	= 1743,
    M2_mmpyl_s1	= 1744,
    M2_mmpyuh_rs0	= 1745,
    M2_mmpyuh_rs1	= 1746,
    M2_mmpyuh_s0	= 1747,
    M2_mmpyuh_s1	= 1748,
    M2_mmpyul_rs0	= 1749,
    M2_mmpyul_rs1	= 1750,
    M2_mmpyul_s0	= 1751,
    M2_mmpyul_s1	= 1752,
    M2_mnaci	= 1753,
    M2_mpy_acc_hh_s0	= 1754,
    M2_mpy_acc_hh_s1	= 1755,
    M2_mpy_acc_hl_s0	= 1756,
    M2_mpy_acc_hl_s1	= 1757,
    M2_mpy_acc_lh_s0	= 1758,
    M2_mpy_acc_lh_s1	= 1759,
    M2_mpy_acc_ll_s0	= 1760,
    M2_mpy_acc_ll_s1	= 1761,
    M2_mpy_acc_sat_hh_s0	= 1762,
    M2_mpy_acc_sat_hh_s1	= 1763,
    M2_mpy_acc_sat_hl_s0	= 1764,
    M2_mpy_acc_sat_hl_s1	= 1765,
    M2_mpy_acc_sat_lh_s0	= 1766,
    M2_mpy_acc_sat_lh_s1	= 1767,
    M2_mpy_acc_sat_ll_s0	= 1768,
    M2_mpy_acc_sat_ll_s1	= 1769,
    M2_mpy_hh_s0	= 1770,
    M2_mpy_hh_s1	= 1771,
    M2_mpy_hl_s0	= 1772,
    M2_mpy_hl_s1	= 1773,
    M2_mpy_lh_s0	= 1774,
    M2_mpy_lh_s1	= 1775,
    M2_mpy_ll_s0	= 1776,
    M2_mpy_ll_s1	= 1777,
    M2_mpy_nac_hh_s0	= 1778,
    M2_mpy_nac_hh_s1	= 1779,
    M2_mpy_nac_hl_s0	= 1780,
    M2_mpy_nac_hl_s1	= 1781,
    M2_mpy_nac_lh_s0	= 1782,
    M2_mpy_nac_lh_s1	= 1783,
    M2_mpy_nac_ll_s0	= 1784,
    M2_mpy_nac_ll_s1	= 1785,
    M2_mpy_nac_sat_hh_s0	= 1786,
    M2_mpy_nac_sat_hh_s1	= 1787,
    M2_mpy_nac_sat_hl_s0	= 1788,
    M2_mpy_nac_sat_hl_s1	= 1789,
    M2_mpy_nac_sat_lh_s0	= 1790,
    M2_mpy_nac_sat_lh_s1	= 1791,
    M2_mpy_nac_sat_ll_s0	= 1792,
    M2_mpy_nac_sat_ll_s1	= 1793,
    M2_mpy_rnd_hh_s0	= 1794,
    M2_mpy_rnd_hh_s1	= 1795,
    M2_mpy_rnd_hl_s0	= 1796,
    M2_mpy_rnd_hl_s1	= 1797,
    M2_mpy_rnd_lh_s0	= 1798,
    M2_mpy_rnd_lh_s1	= 1799,
    M2_mpy_rnd_ll_s0	= 1800,
    M2_mpy_rnd_ll_s1	= 1801,
    M2_mpy_sat_hh_s0	= 1802,
    M2_mpy_sat_hh_s1	= 1803,
    M2_mpy_sat_hl_s0	= 1804,
    M2_mpy_sat_hl_s1	= 1805,
    M2_mpy_sat_lh_s0	= 1806,
    M2_mpy_sat_lh_s1	= 1807,
    M2_mpy_sat_ll_s0	= 1808,
    M2_mpy_sat_ll_s1	= 1809,
    M2_mpy_sat_rnd_hh_s0	= 1810,
    M2_mpy_sat_rnd_hh_s1	= 1811,
    M2_mpy_sat_rnd_hl_s0	= 1812,
    M2_mpy_sat_rnd_hl_s1	= 1813,
    M2_mpy_sat_rnd_lh_s0	= 1814,
    M2_mpy_sat_rnd_lh_s1	= 1815,
    M2_mpy_sat_rnd_ll_s0	= 1816,
    M2_mpy_sat_rnd_ll_s1	= 1817,
    M2_mpy_up	= 1818,
    M2_mpy_up_s1	= 1819,
    M2_mpy_up_s1_sat	= 1820,
    M2_mpyd_acc_hh_s0	= 1821,
    M2_mpyd_acc_hh_s1	= 1822,
    M2_mpyd_acc_hl_s0	= 1823,
    M2_mpyd_acc_hl_s1	= 1824,
    M2_mpyd_acc_lh_s0	= 1825,
    M2_mpyd_acc_lh_s1	= 1826,
    M2_mpyd_acc_ll_s0	= 1827,
    M2_mpyd_acc_ll_s1	= 1828,
    M2_mpyd_hh_s0	= 1829,
    M2_mpyd_hh_s1	= 1830,
    M2_mpyd_hl_s0	= 1831,
    M2_mpyd_hl_s1	= 1832,
    M2_mpyd_lh_s0	= 1833,
    M2_mpyd_lh_s1	= 1834,
    M2_mpyd_ll_s0	= 1835,
    M2_mpyd_ll_s1	= 1836,
    M2_mpyd_nac_hh_s0	= 1837,
    M2_mpyd_nac_hh_s1	= 1838,
    M2_mpyd_nac_hl_s0	= 1839,
    M2_mpyd_nac_hl_s1	= 1840,
    M2_mpyd_nac_lh_s0	= 1841,
    M2_mpyd_nac_lh_s1	= 1842,
    M2_mpyd_nac_ll_s0	= 1843,
    M2_mpyd_nac_ll_s1	= 1844,
    M2_mpyd_rnd_hh_s0	= 1845,
    M2_mpyd_rnd_hh_s1	= 1846,
    M2_mpyd_rnd_hl_s0	= 1847,
    M2_mpyd_rnd_hl_s1	= 1848,
    M2_mpyd_rnd_lh_s0	= 1849,
    M2_mpyd_rnd_lh_s1	= 1850,
    M2_mpyd_rnd_ll_s0	= 1851,
    M2_mpyd_rnd_ll_s1	= 1852,
    M2_mpyi	= 1853,
    M2_mpysin	= 1854,
    M2_mpysip	= 1855,
    M2_mpysu_up	= 1856,
    M2_mpyu_acc_hh_s0	= 1857,
    M2_mpyu_acc_hh_s1	= 1858,
    M2_mpyu_acc_hl_s0	= 1859,
    M2_mpyu_acc_hl_s1	= 1860,
    M2_mpyu_acc_lh_s0	= 1861,
    M2_mpyu_acc_lh_s1	= 1862,
    M2_mpyu_acc_ll_s0	= 1863,
    M2_mpyu_acc_ll_s1	= 1864,
    M2_mpyu_hh_s0	= 1865,
    M2_mpyu_hh_s1	= 1866,
    M2_mpyu_hl_s0	= 1867,
    M2_mpyu_hl_s1	= 1868,
    M2_mpyu_lh_s0	= 1869,
    M2_mpyu_lh_s1	= 1870,
    M2_mpyu_ll_s0	= 1871,
    M2_mpyu_ll_s1	= 1872,
    M2_mpyu_nac_hh_s0	= 1873,
    M2_mpyu_nac_hh_s1	= 1874,
    M2_mpyu_nac_hl_s0	= 1875,
    M2_mpyu_nac_hl_s1	= 1876,
    M2_mpyu_nac_lh_s0	= 1877,
    M2_mpyu_nac_lh_s1	= 1878,
    M2_mpyu_nac_ll_s0	= 1879,
    M2_mpyu_nac_ll_s1	= 1880,
    M2_mpyu_up	= 1881,
    M2_mpyud_acc_hh_s0	= 1882,
    M2_mpyud_acc_hh_s1	= 1883,
    M2_mpyud_acc_hl_s0	= 1884,
    M2_mpyud_acc_hl_s1	= 1885,
    M2_mpyud_acc_lh_s0	= 1886,
    M2_mpyud_acc_lh_s1	= 1887,
    M2_mpyud_acc_ll_s0	= 1888,
    M2_mpyud_acc_ll_s1	= 1889,
    M2_mpyud_hh_s0	= 1890,
    M2_mpyud_hh_s1	= 1891,
    M2_mpyud_hl_s0	= 1892,
    M2_mpyud_hl_s1	= 1893,
    M2_mpyud_lh_s0	= 1894,
    M2_mpyud_lh_s1	= 1895,
    M2_mpyud_ll_s0	= 1896,
    M2_mpyud_ll_s1	= 1897,
    M2_mpyud_nac_hh_s0	= 1898,
    M2_mpyud_nac_hh_s1	= 1899,
    M2_mpyud_nac_hl_s0	= 1900,
    M2_mpyud_nac_hl_s1	= 1901,
    M2_mpyud_nac_lh_s0	= 1902,
    M2_mpyud_nac_lh_s1	= 1903,
    M2_mpyud_nac_ll_s0	= 1904,
    M2_mpyud_nac_ll_s1	= 1905,
    M2_nacci	= 1906,
    M2_naccii	= 1907,
    M2_subacc	= 1908,
    M2_vabsdiffh	= 1909,
    M2_vabsdiffw	= 1910,
    M2_vcmac_s0_sat_i	= 1911,
    M2_vcmac_s0_sat_r	= 1912,
    M2_vcmpy_s0_sat_i	= 1913,
    M2_vcmpy_s0_sat_r	= 1914,
    M2_vcmpy_s1_sat_i	= 1915,
    M2_vcmpy_s1_sat_r	= 1916,
    M2_vdmacs_s0	= 1917,
    M2_vdmacs_s1	= 1918,
    M2_vdmpyrs_s0	= 1919,
    M2_vdmpyrs_s1	= 1920,
    M2_vdmpys_s0	= 1921,
    M2_vdmpys_s1	= 1922,
    M2_vmac2	= 1923,
    M2_vmac2es	= 1924,
    M2_vmac2es_s0	= 1925,
    M2_vmac2es_s1	= 1926,
    M2_vmac2s_s0	= 1927,
    M2_vmac2s_s1	= 1928,
    M2_vmac2su_s0	= 1929,
    M2_vmac2su_s1	= 1930,
    M2_vmpy2es_s0	= 1931,
    M2_vmpy2es_s1	= 1932,
    M2_vmpy2s_s0	= 1933,
    M2_vmpy2s_s0pack	= 1934,
    M2_vmpy2s_s1	= 1935,
    M2_vmpy2s_s1pack	= 1936,
    M2_vmpy2su_s0	= 1937,
    M2_vmpy2su_s1	= 1938,
    M2_vraddh	= 1939,
    M2_vradduh	= 1940,
    M2_vrcmaci_s0	= 1941,
    M2_vrcmaci_s0c	= 1942,
    M2_vrcmacr_s0	= 1943,
    M2_vrcmacr_s0c	= 1944,
    M2_vrcmpyi_s0	= 1945,
    M2_vrcmpyi_s0c	= 1946,
    M2_vrcmpyr_s0	= 1947,
    M2_vrcmpyr_s0c	= 1948,
    M2_vrcmpys_acc_s1_h	= 1949,
    M2_vrcmpys_acc_s1_l	= 1950,
    M2_vrcmpys_s1_h	= 1951,
    M2_vrcmpys_s1_l	= 1952,
    M2_vrcmpys_s1rp_h	= 1953,
    M2_vrcmpys_s1rp_l	= 1954,
    M2_vrmac_s0	= 1955,
    M2_vrmpy_s0	= 1956,
    M2_xor_xacc	= 1957,
    M4_and_and	= 1958,
    M4_and_andn	= 1959,
    M4_and_or	= 1960,
    M4_and_xor	= 1961,
    M4_cmpyi_wh	= 1962,
    M4_cmpyi_whc	= 1963,
    M4_cmpyr_wh	= 1964,
    M4_cmpyr_whc	= 1965,
    M4_mac_up_s1_sat	= 1966,
    M4_mpyri_addi	= 1967,
    M4_mpyri_addr	= 1968,
    M4_mpyri_addr_u2	= 1969,
    M4_mpyrr_addi	= 1970,
    M4_mpyrr_addr	= 1971,
    M4_nac_up_s1_sat	= 1972,
    M4_or_and	= 1973,
    M4_or_andn	= 1974,
    M4_or_or	= 1975,
    M4_or_xor	= 1976,
    M4_pmpyw	= 1977,
    M4_pmpyw_acc	= 1978,
    M4_vpmpyh	= 1979,
    M4_vpmpyh_acc	= 1980,
    M4_vrmpyeh_acc_s0	= 1981,
    M4_vrmpyeh_acc_s1	= 1982,
    M4_vrmpyeh_s0	= 1983,
    M4_vrmpyeh_s1	= 1984,
    M4_vrmpyoh_acc_s0	= 1985,
    M4_vrmpyoh_acc_s1	= 1986,
    M4_vrmpyoh_s0	= 1987,
    M4_vrmpyoh_s1	= 1988,
    M4_xor_and	= 1989,
    M4_xor_andn	= 1990,
    M4_xor_or	= 1991,
    M4_xor_xacc	= 1992,
    M5_vdmacbsu	= 1993,
    M5_vdmpybsu	= 1994,
    M5_vmacbsu	= 1995,
    M5_vmacbuu	= 1996,
    M5_vmpybsu	= 1997,
    M5_vmpybuu	= 1998,
    M5_vrmacbsu	= 1999,
    M5_vrmacbuu	= 2000,
    M5_vrmpybsu	= 2001,
    M5_vrmpybuu	= 2002,
    M6_vabsdiffb	= 2003,
    M6_vabsdiffub	= 2004,
    M7_dcmpyiw	= 2005,
    M7_dcmpyiw_acc	= 2006,
    M7_dcmpyiwc	= 2007,
    M7_dcmpyiwc_acc	= 2008,
    M7_dcmpyrw	= 2009,
    M7_dcmpyrw_acc	= 2010,
    M7_dcmpyrwc	= 2011,
    M7_dcmpyrwc_acc	= 2012,
    M7_wcmpyiw	= 2013,
    M7_wcmpyiw_rnd	= 2014,
    M7_wcmpyiwc	= 2015,
    M7_wcmpyiwc_rnd	= 2016,
    M7_wcmpyrw	= 2017,
    M7_wcmpyrw_rnd	= 2018,
    M7_wcmpyrwc	= 2019,
    M7_wcmpyrwc_rnd	= 2020,
    PS_call_stk	= 2021,
    PS_callr_nr	= 2022,
    PS_jmpret	= 2023,
    PS_jmpretf	= 2024,
    PS_jmpretfnew	= 2025,
    PS_jmpretfnewpt	= 2026,
    PS_jmprett	= 2027,
    PS_jmprettnew	= 2028,
    PS_jmprettnewpt	= 2029,
    PS_loadrbabs	= 2030,
    PS_loadrdabs	= 2031,
    PS_loadrhabs	= 2032,
    PS_loadriabs	= 2033,
    PS_loadrubabs	= 2034,
    PS_loadruhabs	= 2035,
    PS_storerbabs	= 2036,
    PS_storerbnewabs	= 2037,
    PS_storerdabs	= 2038,
    PS_storerfabs	= 2039,
    PS_storerhabs	= 2040,
    PS_storerhnewabs	= 2041,
    PS_storeriabs	= 2042,
    PS_storerinewabs	= 2043,
    PS_trap1	= 2044,
    R6_release_at_vi	= 2045,
    R6_release_st_vi	= 2046,
    RESTORE_DEALLOC_BEFORE_TAILCALL_V4	= 2047,
    RESTORE_DEALLOC_BEFORE_TAILCALL_V4_EXT	= 2048,
    RESTORE_DEALLOC_BEFORE_TAILCALL_V4_EXT_PIC	= 2049,
    RESTORE_DEALLOC_BEFORE_TAILCALL_V4_PIC	= 2050,
    RESTORE_DEALLOC_RET_JMP_V4	= 2051,
    RESTORE_DEALLOC_RET_JMP_V4_EXT	= 2052,
    RESTORE_DEALLOC_RET_JMP_V4_EXT_PIC	= 2053,
    RESTORE_DEALLOC_RET_JMP_V4_PIC	= 2054,
    S2_addasl_rrri	= 2055,
    S2_allocframe	= 2056,
    S2_asl_i_p	= 2057,
    S2_asl_i_p_acc	= 2058,
    S2_asl_i_p_and	= 2059,
    S2_asl_i_p_nac	= 2060,
    S2_asl_i_p_or	= 2061,
    S2_asl_i_p_xacc	= 2062,
    S2_asl_i_r	= 2063,
    S2_asl_i_r_acc	= 2064,
    S2_asl_i_r_and	= 2065,
    S2_asl_i_r_nac	= 2066,
    S2_asl_i_r_or	= 2067,
    S2_asl_i_r_sat	= 2068,
    S2_asl_i_r_xacc	= 2069,
    S2_asl_i_vh	= 2070,
    S2_asl_i_vw	= 2071,
    S2_asl_r_p	= 2072,
    S2_asl_r_p_acc	= 2073,
    S2_asl_r_p_and	= 2074,
    S2_asl_r_p_nac	= 2075,
    S2_asl_r_p_or	= 2076,
    S2_asl_r_p_xor	= 2077,
    S2_asl_r_r	= 2078,
    S2_asl_r_r_acc	= 2079,
    S2_asl_r_r_and	= 2080,
    S2_asl_r_r_nac	= 2081,
    S2_asl_r_r_or	= 2082,
    S2_asl_r_r_sat	= 2083,
    S2_asl_r_vh	= 2084,
    S2_asl_r_vw	= 2085,
    S2_asr_i_p	= 2086,
    S2_asr_i_p_acc	= 2087,
    S2_asr_i_p_and	= 2088,
    S2_asr_i_p_nac	= 2089,
    S2_asr_i_p_or	= 2090,
    S2_asr_i_p_rnd	= 2091,
    S2_asr_i_r	= 2092,
    S2_asr_i_r_acc	= 2093,
    S2_asr_i_r_and	= 2094,
    S2_asr_i_r_nac	= 2095,
    S2_asr_i_r_or	= 2096,
    S2_asr_i_r_rnd	= 2097,
    S2_asr_i_svw_trun	= 2098,
    S2_asr_i_vh	= 2099,
    S2_asr_i_vw	= 2100,
    S2_asr_r_p	= 2101,
    S2_asr_r_p_acc	= 2102,
    S2_asr_r_p_and	= 2103,
    S2_asr_r_p_nac	= 2104,
    S2_asr_r_p_or	= 2105,
    S2_asr_r_p_xor	= 2106,
    S2_asr_r_r	= 2107,
    S2_asr_r_r_acc	= 2108,
    S2_asr_r_r_and	= 2109,
    S2_asr_r_r_nac	= 2110,
    S2_asr_r_r_or	= 2111,
    S2_asr_r_r_sat	= 2112,
    S2_asr_r_svw_trun	= 2113,
    S2_asr_r_vh	= 2114,
    S2_asr_r_vw	= 2115,
    S2_brev	= 2116,
    S2_brevp	= 2117,
    S2_cabacdecbin	= 2118,
    S2_cl0	= 2119,
    S2_cl0p	= 2120,
    S2_cl1	= 2121,
    S2_cl1p	= 2122,
    S2_clb	= 2123,
    S2_clbnorm	= 2124,
    S2_clbp	= 2125,
    S2_clrbit_i	= 2126,
    S2_clrbit_r	= 2127,
    S2_ct0	= 2128,
    S2_ct0p	= 2129,
    S2_ct1	= 2130,
    S2_ct1p	= 2131,
    S2_deinterleave	= 2132,
    S2_extractu	= 2133,
    S2_extractu_rp	= 2134,
    S2_extractup	= 2135,
    S2_extractup_rp	= 2136,
    S2_insert	= 2137,
    S2_insert_rp	= 2138,
    S2_insertp	= 2139,
    S2_insertp_rp	= 2140,
    S2_interleave	= 2141,
    S2_lfsp	= 2142,
    S2_lsl_r_p	= 2143,
    S2_lsl_r_p_acc	= 2144,
    S2_lsl_r_p_and	= 2145,
    S2_lsl_r_p_nac	= 2146,
    S2_lsl_r_p_or	= 2147,
    S2_lsl_r_p_xor	= 2148,
    S2_lsl_r_r	= 2149,
    S2_lsl_r_r_acc	= 2150,
    S2_lsl_r_r_and	= 2151,
    S2_lsl_r_r_nac	= 2152,
    S2_lsl_r_r_or	= 2153,
    S2_lsl_r_vh	= 2154,
    S2_lsl_r_vw	= 2155,
    S2_lsr_i_p	= 2156,
    S2_lsr_i_p_acc	= 2157,
    S2_lsr_i_p_and	= 2158,
    S2_lsr_i_p_nac	= 2159,
    S2_lsr_i_p_or	= 2160,
    S2_lsr_i_p_xacc	= 2161,
    S2_lsr_i_r	= 2162,
    S2_lsr_i_r_acc	= 2163,
    S2_lsr_i_r_and	= 2164,
    S2_lsr_i_r_nac	= 2165,
    S2_lsr_i_r_or	= 2166,
    S2_lsr_i_r_xacc	= 2167,
    S2_lsr_i_vh	= 2168,
    S2_lsr_i_vw	= 2169,
    S2_lsr_r_p	= 2170,
    S2_lsr_r_p_acc	= 2171,
    S2_lsr_r_p_and	= 2172,
    S2_lsr_r_p_nac	= 2173,
    S2_lsr_r_p_or	= 2174,
    S2_lsr_r_p_xor	= 2175,
    S2_lsr_r_r	= 2176,
    S2_lsr_r_r_acc	= 2177,
    S2_lsr_r_r_and	= 2178,
    S2_lsr_r_r_nac	= 2179,
    S2_lsr_r_r_or	= 2180,
    S2_lsr_r_vh	= 2181,
    S2_lsr_r_vw	= 2182,
    S2_mask	= 2183,
    S2_packhl	= 2184,
    S2_parityp	= 2185,
    S2_pstorerbf_io	= 2186,
    S2_pstorerbf_pi	= 2187,
    S2_pstorerbfnew_pi	= 2188,
    S2_pstorerbnewf_io	= 2189,
    S2_pstorerbnewf_pi	= 2190,
    S2_pstorerbnewfnew_pi	= 2191,
    S2_pstorerbnewt_io	= 2192,
    S2_pstorerbnewt_pi	= 2193,
    S2_pstorerbnewtnew_pi	= 2194,
    S2_pstorerbt_io	= 2195,
    S2_pstorerbt_pi	= 2196,
    S2_pstorerbtnew_pi	= 2197,
    S2_pstorerdf_io	= 2198,
    S2_pstorerdf_pi	= 2199,
    S2_pstorerdfnew_pi	= 2200,
    S2_pstorerdt_io	= 2201,
    S2_pstorerdt_pi	= 2202,
    S2_pstorerdtnew_pi	= 2203,
    S2_pstorerff_io	= 2204,
    S2_pstorerff_pi	= 2205,
    S2_pstorerffnew_pi	= 2206,
    S2_pstorerft_io	= 2207,
    S2_pstorerft_pi	= 2208,
    S2_pstorerftnew_pi	= 2209,
    S2_pstorerhf_io	= 2210,
    S2_pstorerhf_pi	= 2211,
    S2_pstorerhfnew_pi	= 2212,
    S2_pstorerhnewf_io	= 2213,
    S2_pstorerhnewf_pi	= 2214,
    S2_pstorerhnewfnew_pi	= 2215,
    S2_pstorerhnewt_io	= 2216,
    S2_pstorerhnewt_pi	= 2217,
    S2_pstorerhnewtnew_pi	= 2218,
    S2_pstorerht_io	= 2219,
    S2_pstorerht_pi	= 2220,
    S2_pstorerhtnew_pi	= 2221,
    S2_pstorerif_io	= 2222,
    S2_pstorerif_pi	= 2223,
    S2_pstorerifnew_pi	= 2224,
    S2_pstorerinewf_io	= 2225,
    S2_pstorerinewf_pi	= 2226,
    S2_pstorerinewfnew_pi	= 2227,
    S2_pstorerinewt_io	= 2228,
    S2_pstorerinewt_pi	= 2229,
    S2_pstorerinewtnew_pi	= 2230,
    S2_pstorerit_io	= 2231,
    S2_pstorerit_pi	= 2232,
    S2_pstoreritnew_pi	= 2233,
    S2_setbit_i	= 2234,
    S2_setbit_r	= 2235,
    S2_shuffeb	= 2236,
    S2_shuffeh	= 2237,
    S2_shuffob	= 2238,
    S2_shuffoh	= 2239,
    S2_storerb_io	= 2240,
    S2_storerb_pbr	= 2241,
    S2_storerb_pci	= 2242,
    S2_storerb_pcr	= 2243,
    S2_storerb_pi	= 2244,
    S2_storerb_pr	= 2245,
    S2_storerbgp	= 2246,
    S2_storerbnew_io	= 2247,
    S2_storerbnew_pbr	= 2248,
    S2_storerbnew_pci	= 2249,
    S2_storerbnew_pcr	= 2250,
    S2_storerbnew_pi	= 2251,
    S2_storerbnew_pr	= 2252,
    S2_storerbnewgp	= 2253,
    S2_storerd_io	= 2254,
    S2_storerd_pbr	= 2255,
    S2_storerd_pci	= 2256,
    S2_storerd_pcr	= 2257,
    S2_storerd_pi	= 2258,
    S2_storerd_pr	= 2259,
    S2_storerdgp	= 2260,
    S2_storerf_io	= 2261,
    S2_storerf_pbr	= 2262,
    S2_storerf_pci	= 2263,
    S2_storerf_pcr	= 2264,
    S2_storerf_pi	= 2265,
    S2_storerf_pr	= 2266,
    S2_storerfgp	= 2267,
    S2_storerh_io	= 2268,
    S2_storerh_pbr	= 2269,
    S2_storerh_pci	= 2270,
    S2_storerh_pcr	= 2271,
    S2_storerh_pi	= 2272,
    S2_storerh_pr	= 2273,
    S2_storerhgp	= 2274,
    S2_storerhnew_io	= 2275,
    S2_storerhnew_pbr	= 2276,
    S2_storerhnew_pci	= 2277,
    S2_storerhnew_pcr	= 2278,
    S2_storerhnew_pi	= 2279,
    S2_storerhnew_pr	= 2280,
    S2_storerhnewgp	= 2281,
    S2_storeri_io	= 2282,
    S2_storeri_pbr	= 2283,
    S2_storeri_pci	= 2284,
    S2_storeri_pcr	= 2285,
    S2_storeri_pi	= 2286,
    S2_storeri_pr	= 2287,
    S2_storerigp	= 2288,
    S2_storerinew_io	= 2289,
    S2_storerinew_pbr	= 2290,
    S2_storerinew_pci	= 2291,
    S2_storerinew_pcr	= 2292,
    S2_storerinew_pi	= 2293,
    S2_storerinew_pr	= 2294,
    S2_storerinewgp	= 2295,
    S2_storew_locked	= 2296,
    S2_storew_rl_at_vi	= 2297,
    S2_storew_rl_st_vi	= 2298,
    S2_svsathb	= 2299,
    S2_svsathub	= 2300,
    S2_tableidxb	= 2301,
    S2_tableidxd	= 2302,
    S2_tableidxh	= 2303,
    S2_tableidxw	= 2304,
    S2_togglebit_i	= 2305,
    S2_togglebit_r	= 2306,
    S2_tstbit_i	= 2307,
    S2_tstbit_r	= 2308,
    S2_valignib	= 2309,
    S2_valignrb	= 2310,
    S2_vcnegh	= 2311,
    S2_vcrotate	= 2312,
    S2_vrcnegh	= 2313,
    S2_vrndpackwh	= 2314,
    S2_vrndpackwhs	= 2315,
    S2_vsathb	= 2316,
    S2_vsathb_nopack	= 2317,
    S2_vsathub	= 2318,
    S2_vsathub_nopack	= 2319,
    S2_vsatwh	= 2320,
    S2_vsatwh_nopack	= 2321,
    S2_vsatwuh	= 2322,
    S2_vsatwuh_nopack	= 2323,
    S2_vsplatrb	= 2324,
    S2_vsplatrh	= 2325,
    S2_vspliceib	= 2326,
    S2_vsplicerb	= 2327,
    S2_vsxtbh	= 2328,
    S2_vsxthw	= 2329,
    S2_vtrunehb	= 2330,
    S2_vtrunewh	= 2331,
    S2_vtrunohb	= 2332,
    S2_vtrunowh	= 2333,
    S2_vzxtbh	= 2334,
    S2_vzxthw	= 2335,
    S4_addaddi	= 2336,
    S4_addi_asl_ri	= 2337,
    S4_addi_lsr_ri	= 2338,
    S4_andi_asl_ri	= 2339,
    S4_andi_lsr_ri	= 2340,
    S4_clbaddi	= 2341,
    S4_clbpaddi	= 2342,
    S4_clbpnorm	= 2343,
    S4_extract	= 2344,
    S4_extract_rp	= 2345,
    S4_extractp	= 2346,
    S4_extractp_rp	= 2347,
    S4_lsli	= 2348,
    S4_ntstbit_i	= 2349,
    S4_ntstbit_r	= 2350,
    S4_or_andi	= 2351,
    S4_or_andix	= 2352,
    S4_or_ori	= 2353,
    S4_ori_asl_ri	= 2354,
    S4_ori_lsr_ri	= 2355,
    S4_parity	= 2356,
    S4_pstorerbf_abs	= 2357,
    S4_pstorerbf_rr	= 2358,
    S4_pstorerbfnew_abs	= 2359,
    S4_pstorerbfnew_io	= 2360,
    S4_pstorerbfnew_rr	= 2361,
    S4_pstorerbnewf_abs	= 2362,
    S4_pstorerbnewf_rr	= 2363,
    S4_pstorerbnewfnew_abs	= 2364,
    S4_pstorerbnewfnew_io	= 2365,
    S4_pstorerbnewfnew_rr	= 2366,
    S4_pstorerbnewt_abs	= 2367,
    S4_pstorerbnewt_rr	= 2368,
    S4_pstorerbnewtnew_abs	= 2369,
    S4_pstorerbnewtnew_io	= 2370,
    S4_pstorerbnewtnew_rr	= 2371,
    S4_pstorerbt_abs	= 2372,
    S4_pstorerbt_rr	= 2373,
    S4_pstorerbtnew_abs	= 2374,
    S4_pstorerbtnew_io	= 2375,
    S4_pstorerbtnew_rr	= 2376,
    S4_pstorerdf_abs	= 2377,
    S4_pstorerdf_rr	= 2378,
    S4_pstorerdfnew_abs	= 2379,
    S4_pstorerdfnew_io	= 2380,
    S4_pstorerdfnew_rr	= 2381,
    S4_pstorerdt_abs	= 2382,
    S4_pstorerdt_rr	= 2383,
    S4_pstorerdtnew_abs	= 2384,
    S4_pstorerdtnew_io	= 2385,
    S4_pstorerdtnew_rr	= 2386,
    S4_pstorerff_abs	= 2387,
    S4_pstorerff_rr	= 2388,
    S4_pstorerffnew_abs	= 2389,
    S4_pstorerffnew_io	= 2390,
    S4_pstorerffnew_rr	= 2391,
    S4_pstorerft_abs	= 2392,
    S4_pstorerft_rr	= 2393,
    S4_pstorerftnew_abs	= 2394,
    S4_pstorerftnew_io	= 2395,
    S4_pstorerftnew_rr	= 2396,
    S4_pstorerhf_abs	= 2397,
    S4_pstorerhf_rr	= 2398,
    S4_pstorerhfnew_abs	= 2399,
    S4_pstorerhfnew_io	= 2400,
    S4_pstorerhfnew_rr	= 2401,
    S4_pstorerhnewf_abs	= 2402,
    S4_pstorerhnewf_rr	= 2403,
    S4_pstorerhnewfnew_abs	= 2404,
    S4_pstorerhnewfnew_io	= 2405,
    S4_pstorerhnewfnew_rr	= 2406,
    S4_pstorerhnewt_abs	= 2407,
    S4_pstorerhnewt_rr	= 2408,
    S4_pstorerhnewtnew_abs	= 2409,
    S4_pstorerhnewtnew_io	= 2410,
    S4_pstorerhnewtnew_rr	= 2411,
    S4_pstorerht_abs	= 2412,
    S4_pstorerht_rr	= 2413,
    S4_pstorerhtnew_abs	= 2414,
    S4_pstorerhtnew_io	= 2415,
    S4_pstorerhtnew_rr	= 2416,
    S4_pstorerif_abs	= 2417,
    S4_pstorerif_rr	= 2418,
    S4_pstorerifnew_abs	= 2419,
    S4_pstorerifnew_io	= 2420,
    S4_pstorerifnew_rr	= 2421,
    S4_pstorerinewf_abs	= 2422,
    S4_pstorerinewf_rr	= 2423,
    S4_pstorerinewfnew_abs	= 2424,
    S4_pstorerinewfnew_io	= 2425,
    S4_pstorerinewfnew_rr	= 2426,
    S4_pstorerinewt_abs	= 2427,
    S4_pstorerinewt_rr	= 2428,
    S4_pstorerinewtnew_abs	= 2429,
    S4_pstorerinewtnew_io	= 2430,
    S4_pstorerinewtnew_rr	= 2431,
    S4_pstorerit_abs	= 2432,
    S4_pstorerit_rr	= 2433,
    S4_pstoreritnew_abs	= 2434,
    S4_pstoreritnew_io	= 2435,
    S4_pstoreritnew_rr	= 2436,
    S4_stored_locked	= 2437,
    S4_stored_rl_at_vi	= 2438,
    S4_stored_rl_st_vi	= 2439,
    S4_storeirb_io	= 2440,
    S4_storeirbf_io	= 2441,
    S4_storeirbfnew_io	= 2442,
    S4_storeirbt_io	= 2443,
    S4_storeirbtnew_io	= 2444,
    S4_storeirh_io	= 2445,
    S4_storeirhf_io	= 2446,
    S4_storeirhfnew_io	= 2447,
    S4_storeirht_io	= 2448,
    S4_storeirhtnew_io	= 2449,
    S4_storeiri_io	= 2450,
    S4_storeirif_io	= 2451,
    S4_storeirifnew_io	= 2452,
    S4_storeirit_io	= 2453,
    S4_storeiritnew_io	= 2454,
    S4_storerb_ap	= 2455,
    S4_storerb_rr	= 2456,
    S4_storerb_ur	= 2457,
    S4_storerbnew_ap	= 2458,
    S4_storerbnew_rr	= 2459,
    S4_storerbnew_ur	= 2460,
    S4_storerd_ap	= 2461,
    S4_storerd_rr	= 2462,
    S4_storerd_ur	= 2463,
    S4_storerf_ap	= 2464,
    S4_storerf_rr	= 2465,
    S4_storerf_ur	= 2466,
    S4_storerh_ap	= 2467,
    S4_storerh_rr	= 2468,
    S4_storerh_ur	= 2469,
    S4_storerhnew_ap	= 2470,
    S4_storerhnew_rr	= 2471,
    S4_storerhnew_ur	= 2472,
    S4_storeri_ap	= 2473,
    S4_storeri_rr	= 2474,
    S4_storeri_ur	= 2475,
    S4_storerinew_ap	= 2476,
    S4_storerinew_rr	= 2477,
    S4_storerinew_ur	= 2478,
    S4_subaddi	= 2479,
    S4_subi_asl_ri	= 2480,
    S4_subi_lsr_ri	= 2481,
    S4_vrcrotate	= 2482,
    S4_vrcrotate_acc	= 2483,
    S4_vxaddsubh	= 2484,
    S4_vxaddsubhr	= 2485,
    S4_vxaddsubw	= 2486,
    S4_vxsubaddh	= 2487,
    S4_vxsubaddhr	= 2488,
    S4_vxsubaddw	= 2489,
    S5_asrhub_rnd_sat	= 2490,
    S5_asrhub_sat	= 2491,
    S5_popcountp	= 2492,
    S5_vasrhrnd	= 2493,
    S6_rol_i_p	= 2494,
    S6_rol_i_p_acc	= 2495,
    S6_rol_i_p_and	= 2496,
    S6_rol_i_p_nac	= 2497,
    S6_rol_i_p_or	= 2498,
    S6_rol_i_p_xacc	= 2499,
    S6_rol_i_r	= 2500,
    S6_rol_i_r_acc	= 2501,
    S6_rol_i_r_and	= 2502,
    S6_rol_i_r_nac	= 2503,
    S6_rol_i_r_or	= 2504,
    S6_rol_i_r_xacc	= 2505,
    S6_vsplatrbp	= 2506,
    S6_vtrunehb_ppp	= 2507,
    S6_vtrunohb_ppp	= 2508,
    SA1_addi	= 2509,
    SA1_addrx	= 2510,
    SA1_addsp	= 2511,
    SA1_and1	= 2512,
    SA1_clrf	= 2513,
    SA1_clrfnew	= 2514,
    SA1_clrt	= 2515,
    SA1_clrtnew	= 2516,
    SA1_cmpeqi	= 2517,
    SA1_combine0i	= 2518,
    SA1_combine1i	= 2519,
    SA1_combine2i	= 2520,
    SA1_combine3i	= 2521,
    SA1_combinerz	= 2522,
    SA1_combinezr	= 2523,
    SA1_dec	= 2524,
    SA1_inc	= 2525,
    SA1_seti	= 2526,
    SA1_setin1	= 2527,
    SA1_sxtb	= 2528,
    SA1_sxth	= 2529,
    SA1_tfr	= 2530,
    SA1_zxtb	= 2531,
    SA1_zxth	= 2532,
    SAVE_REGISTERS_CALL_V4	= 2533,
    SAVE_REGISTERS_CALL_V4STK	= 2534,
    SAVE_REGISTERS_CALL_V4STK_EXT	= 2535,
    SAVE_REGISTERS_CALL_V4STK_EXT_PIC	= 2536,
    SAVE_REGISTERS_CALL_V4STK_PIC	= 2537,
    SAVE_REGISTERS_CALL_V4_EXT	= 2538,
    SAVE_REGISTERS_CALL_V4_EXT_PIC	= 2539,
    SAVE_REGISTERS_CALL_V4_PIC	= 2540,
    SL1_loadri_io	= 2541,
    SL1_loadrub_io	= 2542,
    SL2_deallocframe	= 2543,
    SL2_jumpr31	= 2544,
    SL2_jumpr31_f	= 2545,
    SL2_jumpr31_fnew	= 2546,
    SL2_jumpr31_t	= 2547,
    SL2_jumpr31_tnew	= 2548,
    SL2_loadrb_io	= 2549,
    SL2_loadrd_sp	= 2550,
    SL2_loadrh_io	= 2551,
    SL2_loadri_sp	= 2552,
    SL2_loadruh_io	= 2553,
    SL2_return	= 2554,
    SL2_return_f	= 2555,
    SL2_return_fnew	= 2556,
    SL2_return_t	= 2557,
    SL2_return_tnew	= 2558,
    SS1_storeb_io	= 2559,
    SS1_storew_io	= 2560,
    SS2_allocframe	= 2561,
    SS2_storebi0	= 2562,
    SS2_storebi1	= 2563,
    SS2_stored_sp	= 2564,
    SS2_storeh_io	= 2565,
    SS2_storew_sp	= 2566,
    SS2_storewi0	= 2567,
    SS2_storewi1	= 2568,
    TFRI64_V2_ext	= 2569,
    TFRI64_V4	= 2570,
    V6_extractw	= 2571,
    V6_lvsplatb	= 2572,
    V6_lvsplath	= 2573,
    V6_lvsplatw	= 2574,
    V6_pred_and	= 2575,
    V6_pred_and_n	= 2576,
    V6_pred_not	= 2577,
    V6_pred_or	= 2578,
    V6_pred_or_n	= 2579,
    V6_pred_scalar2	= 2580,
    V6_pred_scalar2v2	= 2581,
    V6_pred_xor	= 2582,
    V6_shuffeqh	= 2583,
    V6_shuffeqw	= 2584,
    V6_v6mpyhubs10	= 2585,
    V6_v6mpyhubs10_vxx	= 2586,
    V6_v6mpyvubs10	= 2587,
    V6_v6mpyvubs10_vxx	= 2588,
    V6_vL32Ub_ai	= 2589,
    V6_vL32Ub_pi	= 2590,
    V6_vL32Ub_ppu	= 2591,
    V6_vL32b_ai	= 2592,
    V6_vL32b_cur_ai	= 2593,
    V6_vL32b_cur_npred_ai	= 2594,
    V6_vL32b_cur_npred_pi	= 2595,
    V6_vL32b_cur_npred_ppu	= 2596,
    V6_vL32b_cur_pi	= 2597,
    V6_vL32b_cur_ppu	= 2598,
    V6_vL32b_cur_pred_ai	= 2599,
    V6_vL32b_cur_pred_pi	= 2600,
    V6_vL32b_cur_pred_ppu	= 2601,
    V6_vL32b_npred_ai	= 2602,
    V6_vL32b_npred_pi	= 2603,
    V6_vL32b_npred_ppu	= 2604,
    V6_vL32b_nt_ai	= 2605,
    V6_vL32b_nt_cur_ai	= 2606,
    V6_vL32b_nt_cur_npred_ai	= 2607,
    V6_vL32b_nt_cur_npred_pi	= 2608,
    V6_vL32b_nt_cur_npred_ppu	= 2609,
    V6_vL32b_nt_cur_pi	= 2610,
    V6_vL32b_nt_cur_ppu	= 2611,
    V6_vL32b_nt_cur_pred_ai	= 2612,
    V6_vL32b_nt_cur_pred_pi	= 2613,
    V6_vL32b_nt_cur_pred_ppu	= 2614,
    V6_vL32b_nt_npred_ai	= 2615,
    V6_vL32b_nt_npred_pi	= 2616,
    V6_vL32b_nt_npred_ppu	= 2617,
    V6_vL32b_nt_pi	= 2618,
    V6_vL32b_nt_ppu	= 2619,
    V6_vL32b_nt_pred_ai	= 2620,
    V6_vL32b_nt_pred_pi	= 2621,
    V6_vL32b_nt_pred_ppu	= 2622,
    V6_vL32b_nt_tmp_ai	= 2623,
    V6_vL32b_nt_tmp_npred_ai	= 2624,
    V6_vL32b_nt_tmp_npred_pi	= 2625,
    V6_vL32b_nt_tmp_npred_ppu	= 2626,
    V6_vL32b_nt_tmp_pi	= 2627,
    V6_vL32b_nt_tmp_ppu	= 2628,
    V6_vL32b_nt_tmp_pred_ai	= 2629,
    V6_vL32b_nt_tmp_pred_pi	= 2630,
    V6_vL32b_nt_tmp_pred_ppu	= 2631,
    V6_vL32b_pi	= 2632,
    V6_vL32b_ppu	= 2633,
    V6_vL32b_pred_ai	= 2634,
    V6_vL32b_pred_pi	= 2635,
    V6_vL32b_pred_ppu	= 2636,
    V6_vL32b_tmp_ai	= 2637,
    V6_vL32b_tmp_npred_ai	= 2638,
    V6_vL32b_tmp_npred_pi	= 2639,
    V6_vL32b_tmp_npred_ppu	= 2640,
    V6_vL32b_tmp_pi	= 2641,
    V6_vL32b_tmp_ppu	= 2642,
    V6_vL32b_tmp_pred_ai	= 2643,
    V6_vL32b_tmp_pred_pi	= 2644,
    V6_vL32b_tmp_pred_ppu	= 2645,
    V6_vS32Ub_ai	= 2646,
    V6_vS32Ub_npred_ai	= 2647,
    V6_vS32Ub_npred_pi	= 2648,
    V6_vS32Ub_npred_ppu	= 2649,
    V6_vS32Ub_pi	= 2650,
    V6_vS32Ub_ppu	= 2651,
    V6_vS32Ub_pred_ai	= 2652,
    V6_vS32Ub_pred_pi	= 2653,
    V6_vS32Ub_pred_ppu	= 2654,
    V6_vS32b_ai	= 2655,
    V6_vS32b_new_ai	= 2656,
    V6_vS32b_new_npred_ai	= 2657,
    V6_vS32b_new_npred_pi	= 2658,
    V6_vS32b_new_npred_ppu	= 2659,
    V6_vS32b_new_pi	= 2660,
    V6_vS32b_new_ppu	= 2661,
    V6_vS32b_new_pred_ai	= 2662,
    V6_vS32b_new_pred_pi	= 2663,
    V6_vS32b_new_pred_ppu	= 2664,
    V6_vS32b_npred_ai	= 2665,
    V6_vS32b_npred_pi	= 2666,
    V6_vS32b_npred_ppu	= 2667,
    V6_vS32b_nqpred_ai	= 2668,
    V6_vS32b_nqpred_pi	= 2669,
    V6_vS32b_nqpred_ppu	= 2670,
    V6_vS32b_nt_ai	= 2671,
    V6_vS32b_nt_new_ai	= 2672,
    V6_vS32b_nt_new_npred_ai	= 2673,
    V6_vS32b_nt_new_npred_pi	= 2674,
    V6_vS32b_nt_new_npred_ppu	= 2675,
    V6_vS32b_nt_new_pi	= 2676,
    V6_vS32b_nt_new_ppu	= 2677,
    V6_vS32b_nt_new_pred_ai	= 2678,
    V6_vS32b_nt_new_pred_pi	= 2679,
    V6_vS32b_nt_new_pred_ppu	= 2680,
    V6_vS32b_nt_npred_ai	= 2681,
    V6_vS32b_nt_npred_pi	= 2682,
    V6_vS32b_nt_npred_ppu	= 2683,
    V6_vS32b_nt_nqpred_ai	= 2684,
    V6_vS32b_nt_nqpred_pi	= 2685,
    V6_vS32b_nt_nqpred_ppu	= 2686,
    V6_vS32b_nt_pi	= 2687,
    V6_vS32b_nt_ppu	= 2688,
    V6_vS32b_nt_pred_ai	= 2689,
    V6_vS32b_nt_pred_pi	= 2690,
    V6_vS32b_nt_pred_ppu	= 2691,
    V6_vS32b_nt_qpred_ai	= 2692,
    V6_vS32b_nt_qpred_pi	= 2693,
    V6_vS32b_nt_qpred_ppu	= 2694,
    V6_vS32b_pi	= 2695,
    V6_vS32b_ppu	= 2696,
    V6_vS32b_pred_ai	= 2697,
    V6_vS32b_pred_pi	= 2698,
    V6_vS32b_pred_ppu	= 2699,
    V6_vS32b_qpred_ai	= 2700,
    V6_vS32b_qpred_pi	= 2701,
    V6_vS32b_qpred_ppu	= 2702,
    V6_vS32b_srls_ai	= 2703,
    V6_vS32b_srls_pi	= 2704,
    V6_vS32b_srls_ppu	= 2705,
    V6_vabs_hf	= 2706,
    V6_vabs_sf	= 2707,
    V6_vabsb	= 2708,
    V6_vabsb_sat	= 2709,
    V6_vabsdiffh	= 2710,
    V6_vabsdiffub	= 2711,
    V6_vabsdiffuh	= 2712,
    V6_vabsdiffw	= 2713,
    V6_vabsh	= 2714,
    V6_vabsh_sat	= 2715,
    V6_vabsw	= 2716,
    V6_vabsw_sat	= 2717,
    V6_vadd_hf	= 2718,
    V6_vadd_hf_hf	= 2719,
    V6_vadd_qf16	= 2720,
    V6_vadd_qf16_mix	= 2721,
    V6_vadd_qf32	= 2722,
    V6_vadd_qf32_mix	= 2723,
    V6_vadd_sf	= 2724,
    V6_vadd_sf_bf	= 2725,
    V6_vadd_sf_hf	= 2726,
    V6_vadd_sf_sf	= 2727,
    V6_vaddb	= 2728,
    V6_vaddb_dv	= 2729,
    V6_vaddbnq	= 2730,
    V6_vaddbq	= 2731,
    V6_vaddbsat	= 2732,
    V6_vaddbsat_dv	= 2733,
    V6_vaddcarry	= 2734,
    V6_vaddcarryo	= 2735,
    V6_vaddcarrysat	= 2736,
    V6_vaddclbh	= 2737,
    V6_vaddclbw	= 2738,
    V6_vaddh	= 2739,
    V6_vaddh_dv	= 2740,
    V6_vaddhnq	= 2741,
    V6_vaddhq	= 2742,
    V6_vaddhsat	= 2743,
    V6_vaddhsat_dv	= 2744,
    V6_vaddhw	= 2745,
    V6_vaddhw_acc	= 2746,
    V6_vaddubh	= 2747,
    V6_vaddubh_acc	= 2748,
    V6_vaddubsat	= 2749,
    V6_vaddubsat_dv	= 2750,
    V6_vaddububb_sat	= 2751,
    V6_vadduhsat	= 2752,
    V6_vadduhsat_dv	= 2753,
    V6_vadduhw	= 2754,
    V6_vadduhw_acc	= 2755,
    V6_vadduwsat	= 2756,
    V6_vadduwsat_dv	= 2757,
    V6_vaddw	= 2758,
    V6_vaddw_dv	= 2759,
    V6_vaddwnq	= 2760,
    V6_vaddwq	= 2761,
    V6_vaddwsat	= 2762,
    V6_vaddwsat_dv	= 2763,
    V6_valignb	= 2764,
    V6_valignbi	= 2765,
    V6_vand	= 2766,
    V6_vandnqrt	= 2767,
    V6_vandnqrt_acc	= 2768,
    V6_vandqrt	= 2769,
    V6_vandqrt_acc	= 2770,
    V6_vandvnqv	= 2771,
    V6_vandvqv	= 2772,
    V6_vandvrt	= 2773,
    V6_vandvrt_acc	= 2774,
    V6_vaslh	= 2775,
    V6_vaslh_acc	= 2776,
    V6_vaslhv	= 2777,
    V6_vaslw	= 2778,
    V6_vaslw_acc	= 2779,
    V6_vaslwv	= 2780,
    V6_vasr_into	= 2781,
    V6_vasrh	= 2782,
    V6_vasrh_acc	= 2783,
    V6_vasrhbrndsat	= 2784,
    V6_vasrhbsat	= 2785,
    V6_vasrhubrndsat	= 2786,
    V6_vasrhubsat	= 2787,
    V6_vasrhv	= 2788,
    V6_vasruhubrndsat	= 2789,
    V6_vasruhubsat	= 2790,
    V6_vasruwuhrndsat	= 2791,
    V6_vasruwuhsat	= 2792,
    V6_vasrvuhubrndsat	= 2793,
    V6_vasrvuhubsat	= 2794,
    V6_vasrvwuhrndsat	= 2795,
    V6_vasrvwuhsat	= 2796,
    V6_vasrw	= 2797,
    V6_vasrw_acc	= 2798,
    V6_vasrwh	= 2799,
    V6_vasrwhrndsat	= 2800,
    V6_vasrwhsat	= 2801,
    V6_vasrwuhrndsat	= 2802,
    V6_vasrwuhsat	= 2803,
    V6_vasrwv	= 2804,
    V6_vassign	= 2805,
    V6_vassign_fp	= 2806,
    V6_vassign_tmp	= 2807,
    V6_vavgb	= 2808,
    V6_vavgbrnd	= 2809,
    V6_vavgh	= 2810,
    V6_vavghrnd	= 2811,
    V6_vavgub	= 2812,
    V6_vavgubrnd	= 2813,
    V6_vavguh	= 2814,
    V6_vavguhrnd	= 2815,
    V6_vavguw	= 2816,
    V6_vavguwrnd	= 2817,
    V6_vavgw	= 2818,
    V6_vavgwrnd	= 2819,
    V6_vccombine	= 2820,
    V6_vcl0h	= 2821,
    V6_vcl0w	= 2822,
    V6_vcmov	= 2823,
    V6_vcombine	= 2824,
    V6_vcombine_tmp	= 2825,
    V6_vconv_h_hf	= 2826,
    V6_vconv_hf_h	= 2827,
    V6_vconv_hf_qf16	= 2828,
    V6_vconv_hf_qf32	= 2829,
    V6_vconv_sf_qf32	= 2830,
    V6_vconv_sf_w	= 2831,
    V6_vconv_w_sf	= 2832,
    V6_vcvt_b_hf	= 2833,
    V6_vcvt_bf_sf	= 2834,
    V6_vcvt_h_hf	= 2835,
    V6_vcvt_hf_b	= 2836,
    V6_vcvt_hf_h	= 2837,
    V6_vcvt_hf_sf	= 2838,
    V6_vcvt_hf_ub	= 2839,
    V6_vcvt_hf_uh	= 2840,
    V6_vcvt_sf_hf	= 2841,
    V6_vcvt_ub_hf	= 2842,
    V6_vcvt_uh_hf	= 2843,
    V6_vdeal	= 2844,
    V6_vdealb	= 2845,
    V6_vdealb4w	= 2846,
    V6_vdealh	= 2847,
    V6_vdealvdd	= 2848,
    V6_vdelta	= 2849,
    V6_vdmpy_sf_hf	= 2850,
    V6_vdmpy_sf_hf_acc	= 2851,
    V6_vdmpybus	= 2852,
    V6_vdmpybus_acc	= 2853,
    V6_vdmpybus_dv	= 2854,
    V6_vdmpybus_dv_acc	= 2855,
    V6_vdmpyhb	= 2856,
    V6_vdmpyhb_acc	= 2857,
    V6_vdmpyhb_dv	= 2858,
    V6_vdmpyhb_dv_acc	= 2859,
    V6_vdmpyhisat	= 2860,
    V6_vdmpyhisat_acc	= 2861,
    V6_vdmpyhsat	= 2862,
    V6_vdmpyhsat_acc	= 2863,
    V6_vdmpyhsuisat	= 2864,
    V6_vdmpyhsuisat_acc	= 2865,
    V6_vdmpyhsusat	= 2866,
    V6_vdmpyhsusat_acc	= 2867,
    V6_vdmpyhvsat	= 2868,
    V6_vdmpyhvsat_acc	= 2869,
    V6_vdsaduh	= 2870,
    V6_vdsaduh_acc	= 2871,
    V6_veqb	= 2872,
    V6_veqb_and	= 2873,
    V6_veqb_or	= 2874,
    V6_veqb_xor	= 2875,
    V6_veqh	= 2876,
    V6_veqh_and	= 2877,
    V6_veqh_or	= 2878,
    V6_veqh_xor	= 2879,
    V6_veqw	= 2880,
    V6_veqw_and	= 2881,
    V6_veqw_or	= 2882,
    V6_veqw_xor	= 2883,
    V6_vfmax_hf	= 2884,
    V6_vfmax_sf	= 2885,
    V6_vfmin_hf	= 2886,
    V6_vfmin_sf	= 2887,
    V6_vfneg_hf	= 2888,
    V6_vfneg_sf	= 2889,
    V6_vgathermh	= 2890,
    V6_vgathermhq	= 2891,
    V6_vgathermhw	= 2892,
    V6_vgathermhwq	= 2893,
    V6_vgathermw	= 2894,
    V6_vgathermwq	= 2895,
    V6_vgtb	= 2896,
    V6_vgtb_and	= 2897,
    V6_vgtb_or	= 2898,
    V6_vgtb_xor	= 2899,
    V6_vgtbf	= 2900,
    V6_vgtbf_and	= 2901,
    V6_vgtbf_or	= 2902,
    V6_vgtbf_xor	= 2903,
    V6_vgth	= 2904,
    V6_vgth_and	= 2905,
    V6_vgth_or	= 2906,
    V6_vgth_xor	= 2907,
    V6_vgthf	= 2908,
    V6_vgthf_and	= 2909,
    V6_vgthf_or	= 2910,
    V6_vgthf_xor	= 2911,
    V6_vgtsf	= 2912,
    V6_vgtsf_and	= 2913,
    V6_vgtsf_or	= 2914,
    V6_vgtsf_xor	= 2915,
    V6_vgtub	= 2916,
    V6_vgtub_and	= 2917,
    V6_vgtub_or	= 2918,
    V6_vgtub_xor	= 2919,
    V6_vgtuh	= 2920,
    V6_vgtuh_and	= 2921,
    V6_vgtuh_or	= 2922,
    V6_vgtuh_xor	= 2923,
    V6_vgtuw	= 2924,
    V6_vgtuw_and	= 2925,
    V6_vgtuw_or	= 2926,
    V6_vgtuw_xor	= 2927,
    V6_vgtw	= 2928,
    V6_vgtw_and	= 2929,
    V6_vgtw_or	= 2930,
    V6_vgtw_xor	= 2931,
    V6_vhist	= 2932,
    V6_vhistq	= 2933,
    V6_vinsertwr	= 2934,
    V6_vlalignb	= 2935,
    V6_vlalignbi	= 2936,
    V6_vlsrb	= 2937,
    V6_vlsrh	= 2938,
    V6_vlsrhv	= 2939,
    V6_vlsrw	= 2940,
    V6_vlsrwv	= 2941,
    V6_vlut4	= 2942,
    V6_vlutvvb	= 2943,
    V6_vlutvvb_nm	= 2944,
    V6_vlutvvb_oracc	= 2945,
    V6_vlutvvb_oracci	= 2946,
    V6_vlutvvbi	= 2947,
    V6_vlutvwh	= 2948,
    V6_vlutvwh_nm	= 2949,
    V6_vlutvwh_oracc	= 2950,
    V6_vlutvwh_oracci	= 2951,
    V6_vlutvwhi	= 2952,
    V6_vmax_bf	= 2953,
    V6_vmax_hf	= 2954,
    V6_vmax_sf	= 2955,
    V6_vmaxb	= 2956,
    V6_vmaxh	= 2957,
    V6_vmaxub	= 2958,
    V6_vmaxuh	= 2959,
    V6_vmaxw	= 2960,
    V6_vmin_bf	= 2961,
    V6_vmin_hf	= 2962,
    V6_vmin_sf	= 2963,
    V6_vminb	= 2964,
    V6_vminh	= 2965,
    V6_vminub	= 2966,
    V6_vminuh	= 2967,
    V6_vminw	= 2968,
    V6_vmpabus	= 2969,
    V6_vmpabus_acc	= 2970,
    V6_vmpabusv	= 2971,
    V6_vmpabuu	= 2972,
    V6_vmpabuu_acc	= 2973,
    V6_vmpabuuv	= 2974,
    V6_vmpahb	= 2975,
    V6_vmpahb_acc	= 2976,
    V6_vmpahhsat	= 2977,
    V6_vmpauhb	= 2978,
    V6_vmpauhb_acc	= 2979,
    V6_vmpauhuhsat	= 2980,
    V6_vmpsuhuhsat	= 2981,
    V6_vmpy_hf_hf	= 2982,
    V6_vmpy_hf_hf_acc	= 2983,
    V6_vmpy_qf16	= 2984,
    V6_vmpy_qf16_hf	= 2985,
    V6_vmpy_qf16_mix_hf	= 2986,
    V6_vmpy_qf32	= 2987,
    V6_vmpy_qf32_hf	= 2988,
    V6_vmpy_qf32_mix_hf	= 2989,
    V6_vmpy_qf32_qf16	= 2990,
    V6_vmpy_qf32_sf	= 2991,
    V6_vmpy_sf_bf	= 2992,
    V6_vmpy_sf_bf_acc	= 2993,
    V6_vmpy_sf_hf	= 2994,
    V6_vmpy_sf_hf_acc	= 2995,
    V6_vmpy_sf_sf	= 2996,
    V6_vmpybus	= 2997,
    V6_vmpybus_acc	= 2998,
    V6_vmpybusv	= 2999,
    V6_vmpybusv_acc	= 3000,
    V6_vmpybv	= 3001,
    V6_vmpybv_acc	= 3002,
    V6_vmpyewuh	= 3003,
    V6_vmpyewuh_64	= 3004,
    V6_vmpyh	= 3005,
    V6_vmpyh_acc	= 3006,
    V6_vmpyhsat_acc	= 3007,
    V6_vmpyhsrs	= 3008,
    V6_vmpyhss	= 3009,
    V6_vmpyhus	= 3010,
    V6_vmpyhus_acc	= 3011,
    V6_vmpyhv	= 3012,
    V6_vmpyhv_acc	= 3013,
    V6_vmpyhvsrs	= 3014,
    V6_vmpyieoh	= 3015,
    V6_vmpyiewh_acc	= 3016,
    V6_vmpyiewuh	= 3017,
    V6_vmpyiewuh_acc	= 3018,
    V6_vmpyih	= 3019,
    V6_vmpyih_acc	= 3020,
    V6_vmpyihb	= 3021,
    V6_vmpyihb_acc	= 3022,
    V6_vmpyiowh	= 3023,
    V6_vmpyiwb	= 3024,
    V6_vmpyiwb_acc	= 3025,
    V6_vmpyiwh	= 3026,
    V6_vmpyiwh_acc	= 3027,
    V6_vmpyiwub	= 3028,
    V6_vmpyiwub_acc	= 3029,
    V6_vmpyowh	= 3030,
    V6_vmpyowh_64_acc	= 3031,
    V6_vmpyowh_rnd	= 3032,
    V6_vmpyowh_rnd_sacc	= 3033,
    V6_vmpyowh_sacc	= 3034,
    V6_vmpyub	= 3035,
    V6_vmpyub_acc	= 3036,
    V6_vmpyubv	= 3037,
    V6_vmpyubv_acc	= 3038,
    V6_vmpyuh	= 3039,
    V6_vmpyuh_acc	= 3040,
    V6_vmpyuhe	= 3041,
    V6_vmpyuhe_acc	= 3042,
    V6_vmpyuhv	= 3043,
    V6_vmpyuhv_acc	= 3044,
    V6_vmpyuhvs	= 3045,
    V6_vmux	= 3046,
    V6_vnavgb	= 3047,
    V6_vnavgh	= 3048,
    V6_vnavgub	= 3049,
    V6_vnavgw	= 3050,
    V6_vnccombine	= 3051,
    V6_vncmov	= 3052,
    V6_vnormamth	= 3053,
    V6_vnormamtw	= 3054,
    V6_vnot	= 3055,
    V6_vor	= 3056,
    V6_vpackeb	= 3057,
    V6_vpackeh	= 3058,
    V6_vpackhb_sat	= 3059,
    V6_vpackhub_sat	= 3060,
    V6_vpackob	= 3061,
    V6_vpackoh	= 3062,
    V6_vpackwh_sat	= 3063,
    V6_vpackwuh_sat	= 3064,
    V6_vpopcounth	= 3065,
    V6_vprefixqb	= 3066,
    V6_vprefixqh	= 3067,
    V6_vprefixqw	= 3068,
    V6_vrdelta	= 3069,
    V6_vrmpybub_rtt	= 3070,
    V6_vrmpybub_rtt_acc	= 3071,
    V6_vrmpybus	= 3072,
    V6_vrmpybus_acc	= 3073,
    V6_vrmpybusi	= 3074,
    V6_vrmpybusi_acc	= 3075,
    V6_vrmpybusv	= 3076,
    V6_vrmpybusv_acc	= 3077,
    V6_vrmpybv	= 3078,
    V6_vrmpybv_acc	= 3079,
    V6_vrmpyub	= 3080,
    V6_vrmpyub_acc	= 3081,
    V6_vrmpyub_rtt	= 3082,
    V6_vrmpyub_rtt_acc	= 3083,
    V6_vrmpyubi	= 3084,
    V6_vrmpyubi_acc	= 3085,
    V6_vrmpyubv	= 3086,
    V6_vrmpyubv_acc	= 3087,
    V6_vrmpyzbb_rt	= 3088,
    V6_vrmpyzbb_rt_acc	= 3089,
    V6_vrmpyzbb_rx	= 3090,
    V6_vrmpyzbb_rx_acc	= 3091,
    V6_vrmpyzbub_rt	= 3092,
    V6_vrmpyzbub_rt_acc	= 3093,
    V6_vrmpyzbub_rx	= 3094,
    V6_vrmpyzbub_rx_acc	= 3095,
    V6_vrmpyzcb_rt	= 3096,
    V6_vrmpyzcb_rt_acc	= 3097,
    V6_vrmpyzcb_rx	= 3098,
    V6_vrmpyzcb_rx_acc	= 3099,
    V6_vrmpyzcbs_rt	= 3100,
    V6_vrmpyzcbs_rt_acc	= 3101,
    V6_vrmpyzcbs_rx	= 3102,
    V6_vrmpyzcbs_rx_acc	= 3103,
    V6_vrmpyznb_rt	= 3104,
    V6_vrmpyznb_rt_acc	= 3105,
    V6_vrmpyznb_rx	= 3106,
    V6_vrmpyznb_rx_acc	= 3107,
    V6_vror	= 3108,
    V6_vrotr	= 3109,
    V6_vroundhb	= 3110,
    V6_vroundhub	= 3111,
    V6_vrounduhub	= 3112,
    V6_vrounduwuh	= 3113,
    V6_vroundwh	= 3114,
    V6_vroundwuh	= 3115,
    V6_vrsadubi	= 3116,
    V6_vrsadubi_acc	= 3117,
    V6_vsatdw	= 3118,
    V6_vsathub	= 3119,
    V6_vsatuwuh	= 3120,
    V6_vsatwh	= 3121,
    V6_vsb	= 3122,
    V6_vscattermh	= 3123,
    V6_vscattermh_add	= 3124,
    V6_vscattermhq	= 3125,
    V6_vscattermhw	= 3126,
    V6_vscattermhw_add	= 3127,
    V6_vscattermhwq	= 3128,
    V6_vscattermw	= 3129,
    V6_vscattermw_add	= 3130,
    V6_vscattermwq	= 3131,
    V6_vsh	= 3132,
    V6_vshufeh	= 3133,
    V6_vshuff	= 3134,
    V6_vshuffb	= 3135,
    V6_vshuffeb	= 3136,
    V6_vshuffh	= 3137,
    V6_vshuffob	= 3138,
    V6_vshuffvdd	= 3139,
    V6_vshufoeb	= 3140,
    V6_vshufoeh	= 3141,
    V6_vshufoh	= 3142,
    V6_vsub_hf	= 3143,
    V6_vsub_hf_hf	= 3144,
    V6_vsub_qf16	= 3145,
    V6_vsub_qf16_mix	= 3146,
    V6_vsub_qf32	= 3147,
    V6_vsub_qf32_mix	= 3148,
    V6_vsub_sf	= 3149,
    V6_vsub_sf_bf	= 3150,
    V6_vsub_sf_hf	= 3151,
    V6_vsub_sf_sf	= 3152,
    V6_vsubb	= 3153,
    V6_vsubb_dv	= 3154,
    V6_vsubbnq	= 3155,
    V6_vsubbq	= 3156,
    V6_vsubbsat	= 3157,
    V6_vsubbsat_dv	= 3158,
    V6_vsubcarry	= 3159,
    V6_vsubcarryo	= 3160,
    V6_vsubh	= 3161,
    V6_vsubh_dv	= 3162,
    V6_vsubhnq	= 3163,
    V6_vsubhq	= 3164,
    V6_vsubhsat	= 3165,
    V6_vsubhsat_dv	= 3166,
    V6_vsubhw	= 3167,
    V6_vsububh	= 3168,
    V6_vsububsat	= 3169,
    V6_vsububsat_dv	= 3170,
    V6_vsubububb_sat	= 3171,
    V6_vsubuhsat	= 3172,
    V6_vsubuhsat_dv	= 3173,
    V6_vsubuhw	= 3174,
    V6_vsubuwsat	= 3175,
    V6_vsubuwsat_dv	= 3176,
    V6_vsubw	= 3177,
    V6_vsubw_dv	= 3178,
    V6_vsubwnq	= 3179,
    V6_vsubwq	= 3180,
    V6_vsubwsat	= 3181,
    V6_vsubwsat_dv	= 3182,
    V6_vswap	= 3183,
    V6_vtmpyb	= 3184,
    V6_vtmpyb_acc	= 3185,
    V6_vtmpybus	= 3186,
    V6_vtmpybus_acc	= 3187,
    V6_vtmpyhb	= 3188,
    V6_vtmpyhb_acc	= 3189,
    V6_vunpackb	= 3190,
    V6_vunpackh	= 3191,
    V6_vunpackob	= 3192,
    V6_vunpackoh	= 3193,
    V6_vunpackub	= 3194,
    V6_vunpackuh	= 3195,
    V6_vwhist128	= 3196,
    V6_vwhist128m	= 3197,
    V6_vwhist128q	= 3198,
    V6_vwhist128qm	= 3199,
    V6_vwhist256	= 3200,
    V6_vwhist256_sat	= 3201,
    V6_vwhist256q	= 3202,
    V6_vwhist256q_sat	= 3203,
    V6_vxor	= 3204,
    V6_vzb	= 3205,
    V6_vzh	= 3206,
    V6_zLd_ai	= 3207,
    V6_zLd_pi	= 3208,
    V6_zLd_ppu	= 3209,
    V6_zLd_pred_ai	= 3210,
    V6_zLd_pred_pi	= 3211,
    V6_zLd_pred_ppu	= 3212,
    V6_zextract	= 3213,
    Y2_barrier	= 3214,
    Y2_break	= 3215,
    Y2_crswap0	= 3216,
    Y2_dccleana	= 3217,
    Y2_dccleaninva	= 3218,
    Y2_dcfetchbo	= 3219,
    Y2_dcinva	= 3220,
    Y2_dczeroa	= 3221,
    Y2_icinva	= 3222,
    Y2_isync	= 3223,
    Y2_syncht	= 3224,
    Y2_tfrscrr	= 3225,
    Y2_tfrsrcr	= 3226,
    Y2_wait	= 3227,
    Y4_crswap1	= 3228,
    Y4_crswap10	= 3229,
    Y4_l2fetch	= 3230,
    Y4_tfrscpp	= 3231,
    Y4_tfrspcp	= 3232,
    Y4_trace	= 3233,
    Y5_l2fetch	= 3234,
    Y6_diag	= 3235,
    Y6_diag0	= 3236,
    Y6_diag1	= 3237,
    Y6_dmlink	= 3238,
    Y6_dmpause	= 3239,
    Y6_dmpoll	= 3240,
    Y6_dmresume	= 3241,
    Y6_dmstart	= 3242,
    Y6_dmwait	= 3243,
    dep_A2_addsat	= 3244,
    dep_A2_subsat	= 3245,
    dep_S2_packhl	= 3246,
    invalid_decode	= 3247,
    INSTRUCTION_LIST_END = 3248
  };

} // end namespace Hexagon
} // end namespace llvm
#endif // GET_INSTRINFO_ENUM

#ifdef GET_INSTRINFO_SCHED_ENUM
#undef GET_INSTRINFO_SCHED_ENUM
namespace llvm {

namespace Hexagon {
namespace Sched {
  enum {
    NoInstrModel	= 0,
    tc_01d44cb2	= 1,
    PSEUDO	= 2,
    tc_c57d9f39	= 3,
    tc_1c2c7a4a	= 4,
    tc_442395f3	= 5,
    tc_713b66bf	= 6,
    tc_86173609	= 7,
    tc_5da50c4b	= 8,
    tc_4a55d03c	= 9,
    tc_d33e5eee	= 10,
    tc_651cbe02	= 11,
    DUPLEX	= 12,
    tc_ENDLOOP	= 13,
    tc_23708a21	= 14,
    tc_56a124a7	= 15,
    tc_2f573607	= 16,
    tc_53c851ab	= 17,
    tc_fedb7e19	= 18,
    tc_4222e6bf	= 19,
    tc_075c8dd8	= 20,
    tc_9bcfb2ee	= 21,
    tc_158aa3f7	= 22,
    tc_df5d53f9	= 23,
    tc_14ab4f41	= 24,
    tc_f38f92e1	= 25,
    tc_1981450d	= 26,
    tc_e9170fb7	= 27,
    tc_40d64c94	= 28,
    LD_tc_ld_SLOT01	= 29,
    tc_38382228	= 30,
    tc_c21d7447	= 31,
    tc_7f8ae742	= 32,
    tc_5a4b5e58	= 33,
    tc_197dce51	= 34,
    tc_44fffc58	= 35,
    tc_5ceb2f9e	= 36,
    tc_56c4f9fe	= 37,
    tc_b4dc7630	= 38,
    tc_a2b365d2	= 39,
    tc_60e324ff	= 40,
    tc_db5555f3	= 41,
    tc_c0749f3c	= 42,
    PSEUDOM	= 43,
    tc_3aacf4a8	= 44,
    tc_c4edf264	= 45,
    tc_c5dba46e	= 46,
    tc_af25efd9	= 47,
    tc_0dfac0a7	= 48,
    tc_8035e91f	= 49,
    tc_011e0e9d	= 50,
    tc_ae5babd7	= 51,
    tc_5deb5e47	= 52,
    tc_bb831a7c	= 53,
    tc_92240447	= 54,
    tc_7c31e19a	= 55,
    tc_d03278fd	= 56,
    tc_65cbd974	= 57,
    tc_934753bb	= 58,
    ST_tc_st_SLOT01	= 59,
    CVI_VA	= 60,
    tc_f175e046	= 61,
    tc_4942646a	= 62,
    tc_0ec46cf9	= 63,
    tc_718b5c53	= 64,
    CVI_GATHER_PSEUDO	= 65,
    tc_7dc63b5c	= 66,
    tc_d45ba9cd	= 67,
    tc_388f9897	= 68,
    tc_9124c04f	= 69,
    tc_4ac61d92	= 70,
    tc_aee6250c	= 71,
    tc_eed07714	= 72,
    tc_74a42bda	= 73,
    tc_a9edeffa	= 74,
    tc_838c4d7a	= 75,
    tc_d61dfdc3	= 76,
    tc_8a825db2	= 77,
    tc_f34c1c21	= 78,
    tc_95a33176	= 79,
    tc_9f6cd987	= 80,
    tc_b837298f	= 81,
    tc_8b5bd4f5	= 82,
    tc_84a7500d	= 83,
    tc_7476d766	= 84,
    tc_49fdfd4b	= 85,
    tc_f098b237	= 86,
    tc_20131976	= 87,
    tc_1d41f8b7	= 88,
    tc_a1297125	= 89,
    tc_112d30d6	= 90,
    tc_d68dca5c	= 91,
    tc_788b1d09	= 92,
    tc_38e0bae9	= 93,
    tc_407e96f9	= 94,
    tc_7401744f	= 95,
    tc_9b3c0462	= 96,
    tc_151bf368	= 97,
    tc_9c52f549	= 98,
    tc_55b33fda	= 99,
    tc_6fc5dbea	= 100,
    tc_3edca78f	= 101,
    tc_a7a13fac	= 102,
    tc_9783714b	= 103,
    tc_f0e8e832	= 104,
    tc_65279839	= 105,
    tc_0a195f2c	= 106,
    tc_01e1be3b	= 107,
    tc_556f6577	= 108,
    tc_02fe1c65	= 109,
    tc_9e72dc89	= 110,
    tc_9edb7c77	= 111,
    tc_7f7f45f5	= 112,
    tc_c20701f0	= 113,
    tc_f7569068	= 114,
    tc_fae9dfa5	= 115,
    tc_6ae3426b	= 116,
    tc_69bfb303	= 117,
    tc_362b0be2	= 118,
    tc_dc51281d	= 119,
    tc_95f43c5e	= 120,
    tc_decdde8a	= 121,
    tc_eeda4109	= 122,
    tc_711c805f	= 123,
    tc_ed03645c	= 124,
    tc_42ff66ba	= 125,
    tc_57a55b54	= 126,
    tc_f97707c1	= 127,
    tc_1248597c	= 128,
    tc_9406230a	= 129,
    tc_d57d649c	= 130,
    tc_4abdbdc6	= 131,
    tc_6d861a95	= 132,
    tc_45f9d1be	= 133,
    tc_33e7e673	= 134,
    tc_24e109c7	= 135,
    tc_9e27f2f9	= 136,
    tc_f6e2aff9	= 137,
    tc_24f426ab	= 138,
    tc_975a4e54	= 139,
    tc_e60def48	= 140,
    tc_5502c366	= 141,
    tc_7b9187d3	= 142,
    tc_f999c66e	= 143,
    tc_1c7522a8	= 144,
    tc_76bb5435	= 145,
    tc_8a6d0d94	= 146,
    tc_2471c1c8	= 147,
    tc_64b00d8a	= 148,
    tc_5f2afaf7	= 149,
    tc_ac65613f	= 150,
    tc_a32e03e7	= 151,
    tc_822c3c68	= 152,
    tc_abfd9a6d	= 153,
    tc_bf2ffc0f	= 154,
    tc_7c6d32e4	= 155,
    tc_45791fb8	= 156,
    tc_b7c4062a	= 157,
    tc_5944960d	= 158,
    tc_2c13e7f5	= 159,
    tc_a154b476	= 160,
    tc_a4e22bbd	= 161,
    tc_503ce0f3	= 162,
    tc_0655b949	= 163,
    tc_6e20402a	= 164,
    tc_db96aa6b	= 165,
    tc_a7bdb22c	= 166,
    tc_db596beb	= 167,
    tc_a08b630b	= 168,
    tc_1fcb8495	= 169,
    tc_9edefe01	= 170,
    tc_449acf79	= 171,
    tc_ce59038e	= 172,
    tc_f529831b	= 173,
    tc_addc37a8	= 174,
    tc_6f42bc60	= 175,
    tc_7af3a37e	= 176,
    tc_e3d699e3	= 177,
    tc_ba9255a6	= 178,
    tc_1fe4ab69	= 179,
    tc_bb07f2c5	= 180,
    tc_8e82e8ca	= 181,
    tc_cfa0e29b	= 182,
    tc_0a6c20ae	= 183,
    tc_0fac1eb8	= 184,
    tc_829d8a86	= 185,
    tc_280f7fe1	= 186,
    tc_887d1bb7	= 187,
    tc_96ef76ef	= 188,
    tc_55a9a350	= 189,
    tc_f0cdeccf	= 190,
    tc_a38c45dc	= 191,
    tc_d3632d88	= 192,
    tc_5e4cf0e8	= 193,
    tc_ef921005	= 194,
    tc_5b347363	= 195,
    tc_3d14a17b	= 196,
    tc_3fbf1042	= 197,
    tc_63567288	= 198,
    tc_59a7822c	= 199,
    tc_937dd41c	= 200,
    tc_a4ee89db	= 201,
    tc_c818ff7f	= 202,
    tc_1242dc2a	= 203,
    tc_44d5a428	= 204,
    tc_540c3da3	= 205,
    tc_5bf8afbb	= 206,
    tc_2b4c548e	= 207,
    tc_bb599486	= 208,
    tc_a7e6707d	= 209,
    tc_3c56e5ce	= 210,
    tc_abe8c3b2	= 211,
    tc_453fe68d	= 212,
    tc_1ba8a0cd	= 213,
    tc_52447ecc	= 214,
    tc_3904b926	= 215,
    tc_b9db8205	= 216,
    tc_663c80a7	= 217,
    tc_f21e8abb	= 218,
    tc_131f1c81	= 219,
    tc_c7039829	= 220,
    tc_e2d2e9e5	= 221,
    tc_ab23f776	= 222,
    tc_7177e272	= 223,
    tc_e99d4c2e	= 224,
    tc_6942b6e0	= 225,
    tc_a02a10a8	= 226,
    tc_54a0dc47	= 227,
    tc_447d9895	= 228,
    tc_191381c1	= 229,
    tc_3e2aaafc	= 230,
    tc_3ce09744	= 231,
    tc_20a4bbec	= 232,
    tc_5cdf8c84	= 233,
    tc_c127de3a	= 234,
    tc_05ca8cfd	= 235,
    tc_d8287c14	= 236,
    tc_257f6f7c	= 237,
    tc_7e6a3e89	= 238,
    tc_e35c1e93	= 239,
    tc_08a4f1b6	= 240,
    tc_56e64202	= 241,
    tc_ac4046bc	= 242,
    tc_2e8f5f6e	= 243,
    tc_7417e785	= 244,
    tc_309dbb4f	= 245,
    tc_df80eeb0	= 246,
    tc_16ff9ef8	= 247,
    tc_e2fdd6e6	= 248,
    tc_51d0ecc3	= 249,
    tc_531b383c	= 250,
    tc_3c8c15d0	= 251,
    tc_0afc8be9	= 252,
    tc_561aaa58	= 253,
    tc_946013d8	= 254,
    tc_46d6c3e0	= 255,
    tc_87adc037	= 256,
    tc_a19b9305	= 257,
    tc_649072c2	= 258,
    tc_b091f1c6	= 259,
    tc_0b04c6c7	= 260,
    tc_660769f1	= 261,
    tc_dcca380f	= 262,
    tc_72e2b393	= 263,
    tc_73efe966	= 264,
    tc_cda936da	= 265,
    tc_a28f32b5	= 266,
    tc_7d68d5c2	= 267,
    tc_7095ecba	= 268,
    tc_a69eeee1	= 269,
    tc_1381a97c	= 270,
    tc_e3f68a46	= 271,
    tc_f1de44ef	= 272,
    tc_9d1dc972	= 273,
    tc_90bcc1db	= 274,
    tc_cd94bfe0	= 275,
    tc_15fdf750	= 276,
    tc_1ad8a370	= 277,
    tc_e675c45a	= 278,
    tc_37820f4c	= 279,
    tc_61bf7c03	= 280,
    tc_933f2b39	= 281,
    tc_26a377fe	= 282,
    tc_2d4051cd	= 283,
    tc_6e7fa133	= 284,
    tc_8772086c	= 285,
    tc_b4416217	= 286,
    tc_9f363d21	= 287,
    tc_8e420e4d	= 288,
    tc_7273323b	= 289,
    tc_58d21193	= 290,
    tc_71646d06	= 291,
    tc_04da405a	= 292,
    tc_2c745bb8	= 293,
    tc_b28e51aa	= 294,
    tc_767c4e9d	= 295,
    tc_e699ae41	= 296,
    tc_a0dbea28	= 297,
    tc_dd5b0695	= 298,
    tc_3ad719fb	= 299,
    tc_77f94a5e	= 300,
    tc_55255f2b	= 301,
    tc_b1ae5f67	= 302,
    tc_2237d952	= 303,
    tc_0ba0d5da	= 304,
    tc_9b34f5e0	= 305,
    tc_2c3e17fc	= 306,
    tc_27106296	= 307,
    tc_a3070909	= 308,
    tc_d7718fbe	= 309,
    tc_28e55c6f	= 310,
    tc_4bf903b0	= 311,
    tc_invalid	= 312,
    SCHED_LIST_END = 313
  };
} // end namespace Sched
} // end namespace Hexagon
} // end namespace llvm
#endif // GET_INSTRINFO_SCHED_ENUM

#ifdef GET_INSTRINFO_MC_DESC
#undef GET_INSTRINFO_MC_DESC
namespace llvm {

static const MCPhysReg ImplicitList1[] = { Hexagon::R31, Hexagon::R30, Hexagon::R29, Hexagon::R29, Hexagon::R30 };
static const MCPhysReg ImplicitList2[] = { Hexagon::R29, Hexagon::R29, Hexagon::R30, Hexagon::R31 };
static const MCPhysReg ImplicitList3[] = { Hexagon::SA0, Hexagon::LC0, Hexagon::PC, Hexagon::LC0 };
static const MCPhysReg ImplicitList4[] = { Hexagon::SA0, Hexagon::SA1, Hexagon::LC0, Hexagon::LC1, Hexagon::PC, Hexagon::LC0, Hexagon::LC1 };
static const MCPhysReg ImplicitList5[] = { Hexagon::SA1, Hexagon::LC1, Hexagon::PC, Hexagon::LC1 };
static const MCPhysReg ImplicitList6[] = { Hexagon::LC0, Hexagon::SA0, Hexagon::LC0, Hexagon::P3, Hexagon::PC, Hexagon::USR };
static const MCPhysReg ImplicitList7[] = { Hexagon::LC0, Hexagon::LC1, Hexagon::SA0, Hexagon::SA1, Hexagon::LC0, Hexagon::LC1, Hexagon::P3, Hexagon::PC, Hexagon::USR };
static const MCPhysReg ImplicitList8[] = { Hexagon::LC1, Hexagon::SA1, Hexagon::LC1, Hexagon::PC };
static const MCPhysReg ImplicitList9[] = { Hexagon::R30 };
static const MCPhysReg ImplicitList10[] = { Hexagon::R29 };
static const MCPhysReg ImplicitList11[] = { Hexagon::R0, Hexagon::R14, Hexagon::R15, Hexagon::R28, Hexagon::R29, Hexagon::R30, Hexagon::R31, Hexagon::PC };
static const MCPhysReg ImplicitList12[] = { Hexagon::CS, Hexagon::CS };
static const MCPhysReg ImplicitList13[] = { Hexagon::PC };
static const MCPhysReg ImplicitList14[] = { Hexagon::FRAMEKEY, Hexagon::R29 };
static const MCPhysReg ImplicitList15[] = { Hexagon::FRAMEKEY, Hexagon::FRAMELIMIT, Hexagon::R30, Hexagon::R31, Hexagon::R30 };
static const MCPhysReg ImplicitList16[] = { Hexagon::USR_OVF };
static const MCPhysReg ImplicitList17[] = { Hexagon::R16 };
static const MCPhysReg ImplicitList18[] = { Hexagon::R28, Hexagon::PC };
static const MCPhysReg ImplicitList19[] = { Hexagon::USR };
static const MCPhysReg ImplicitList20[] = { Hexagon::R29, Hexagon::PC, Hexagon::R31 };
static const MCPhysReg ImplicitList21[] = { Hexagon::PC, Hexagon::R31 };
static const MCPhysReg ImplicitList22[] = { Hexagon::LC0, Hexagon::SA0, Hexagon::USR };
static const MCPhysReg ImplicitList23[] = { Hexagon::SA0, Hexagon::LC0, Hexagon::USR };
static const MCPhysReg ImplicitList24[] = { Hexagon::SA1, Hexagon::LC1 };
static const MCPhysReg ImplicitList25[] = { Hexagon::LC1, Hexagon::SA1 };
static const MCPhysReg ImplicitList26[] = { Hexagon::LC0, Hexagon::P3, Hexagon::SA0, Hexagon::USR };
static const MCPhysReg ImplicitList27[] = { Hexagon::CCR, Hexagon::GOSP, Hexagon::CCR, Hexagon::GOSP, Hexagon::PC };
static const MCPhysReg ImplicitList28[] = { Hexagon::P0, Hexagon::P0, Hexagon::PC };
static const MCPhysReg ImplicitList29[] = { Hexagon::P1, Hexagon::P1, Hexagon::PC };
static const MCPhysReg ImplicitList30[] = { Hexagon::CS };
static const MCPhysReg ImplicitList31[] = { Hexagon::GP };
static const MCPhysReg ImplicitList32[] = { Hexagon::FRAMEKEY, Hexagon::PC, Hexagon::R29 };
static const MCPhysReg ImplicitList33[] = { Hexagon::PC, Hexagon::R31, Hexagon::R6, Hexagon::R7, Hexagon::P0 };
static const MCPhysReg ImplicitList34[] = { Hexagon::R29, Hexagon::R30, Hexagon::R31, Hexagon::PC };
static const MCPhysReg ImplicitList35[] = { Hexagon::R14, Hexagon::R15, Hexagon::R28, Hexagon::R29, Hexagon::R30, Hexagon::R31, Hexagon::PC };
static const MCPhysReg ImplicitList36[] = { Hexagon::P0 };
static const MCPhysReg ImplicitList37[] = { Hexagon::R29, Hexagon::R31 };
static const MCPhysReg ImplicitList38[] = { Hexagon::R29, Hexagon::R31, Hexagon::P0 };
static const MCPhysReg ImplicitList39[] = { Hexagon::R29, Hexagon::R31, Hexagon::R14, Hexagon::R15, Hexagon::R28, Hexagon::P0 };
static const MCPhysReg ImplicitList40[] = { Hexagon::R29, Hexagon::R31, Hexagon::R14, Hexagon::R15, Hexagon::R28 };
static const MCPhysReg ImplicitList41[] = { Hexagon::FRAMEKEY, Hexagon::R30, Hexagon::R29, Hexagon::R30, Hexagon::R31 };
static const MCPhysReg ImplicitList42[] = { Hexagon::R31, Hexagon::PC };
static const MCPhysReg ImplicitList43[] = { Hexagon::P0, Hexagon::R31, Hexagon::PC };
static const MCPhysReg ImplicitList44[] = { Hexagon::FRAMEKEY, Hexagon::R30, Hexagon::PC, Hexagon::R29, Hexagon::R30, Hexagon::R31 };
static const MCPhysReg ImplicitList45[] = { Hexagon::FRAMEKEY, Hexagon::P0, Hexagon::R30, Hexagon::PC, Hexagon::R29, Hexagon::R30, Hexagon::R31 };
static const MCPhysReg ImplicitList46[] = { Hexagon::FRAMEKEY, Hexagon::FRAMELIMIT, Hexagon::R29, Hexagon::R30, Hexagon::R31, Hexagon::R29, Hexagon::R30 };
static const MCPhysReg ImplicitList47[] = { Hexagon::VTMP };
static const MCPhysReg ImplicitList48[] = { Hexagon::SGP0, Hexagon::SGP0 };
static const MCPhysReg ImplicitList49[] = { Hexagon::SGP1, Hexagon::SGP1 };
static const MCPhysReg ImplicitList50[] = { Hexagon::SGP0, Hexagon::SGP1, Hexagon::SGP0, Hexagon::SGP1 };

static const MCOperandInfo OperandInfo2[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo3[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo4[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo5[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo6[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo7[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo8[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo9[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, MCOI_TIED_TO(0) }, };
static const MCOperandInfo OperandInfo10[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo11[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo12[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo13[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo14[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo15[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo16[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo17[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_IMM_0, 0 }, };
static const MCOperandInfo OperandInfo18[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
static const MCOperandInfo OperandInfo19[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
static const MCOperandInfo OperandInfo20[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
static const MCOperandInfo OperandInfo21[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo22[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_IMM_0, 0 }, };
static const MCOperandInfo OperandInfo23[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, };
static const MCOperandInfo OperandInfo24[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_IMM_0, 0 }, };
static const MCOperandInfo OperandInfo25[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
static const MCOperandInfo OperandInfo26[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo27[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo28[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo29[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
static const MCOperandInfo OperandInfo30[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
static const MCOperandInfo OperandInfo31[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
static const MCOperandInfo OperandInfo32[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo33[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, };
static const MCOperandInfo OperandInfo34[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, };
static const MCOperandInfo OperandInfo35[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, };
static const MCOperandInfo OperandInfo36[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, };
static const MCOperandInfo OperandInfo37[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_IMM_0, 0 }, };
static const MCOperandInfo OperandInfo38[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, };
static const MCOperandInfo OperandInfo39[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, };
static const MCOperandInfo OperandInfo40[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, };
static const MCOperandInfo OperandInfo41[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo42[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
static const MCOperandInfo OperandInfo43[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_IMM_0, 0 }, };
static const MCOperandInfo OperandInfo44[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, };
static const MCOperandInfo OperandInfo45[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo46[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo47[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo48[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo49[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo50[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo51[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo52[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo53[] = { { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo54[] = { { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo55[] = { { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo56[] = { { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo57[] = { { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo58[] = { { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo59[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo60[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo61[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo62[] = { { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo63[] = { { Hexagon::CtrRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo64[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo65[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo66[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo67[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo68[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo69[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo70[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo71[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(1) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo72[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(1) }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo73[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(1) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo74[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(1) }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo75[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo76[] = { { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo77[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo78[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo79[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo80[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo81[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo82[] = { { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo83[] = { { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo84[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo85[] = { { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo86[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo87[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo88[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo89[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo90[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo91[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo92[] = { { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo93[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo94[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo95[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo96[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo97[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::CtrRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo98[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo99[] = { { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo100[] = { { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo101[] = { { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo102[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo103[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo104[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo105[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo106[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo107[] = { { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo108[] = { { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo109[] = { { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo110[] = { { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo111[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo112[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo113[] = { { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo114[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo115[] = { { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo116[] = { { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo117[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo118[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo119[] = { { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo120[] = { { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo121[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo122[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo123[] = { { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo124[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo125[] = { { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo126[] = { { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo127[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo128[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo129[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo130[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo131[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo132[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo133[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo134[] = { { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo135[] = { { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo136[] = { { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo137[] = { { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo138[] = { { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo139[] = { { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo140[] = { { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo141[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo142[] = { { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo143[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo144[] = { { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo145[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(1) }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo146[] = { { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo147[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, };
static const MCOperandInfo OperandInfo148[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo149[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo150[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo151[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo152[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo153[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo154[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo155[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo156[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo157[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo158[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo159[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::CtrRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo160[] = { { Hexagon::CtrRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo161[] = { { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo162[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(1) }, };
static const MCOperandInfo OperandInfo163[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::CtrRegs64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo164[] = { { Hexagon::CtrRegs64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo165[] = { { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo166[] = { { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo167[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo168[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo169[] = { { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo170[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo171[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo172[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo173[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo174[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo175[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo176[] = { { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo177[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo178[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo179[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo180[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo181[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::GuestRegs64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo182[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::GuestRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo183[] = { { Hexagon::GuestRegs64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo184[] = { { Hexagon::GuestRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo185[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo186[] = { { Hexagon::GeneralSubRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::GeneralSubRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo187[] = { { Hexagon::GeneralSubRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo188[] = { { Hexagon::GeneralSubRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo189[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo190[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(1) }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo191[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(1) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo192[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(1) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo193[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(1) }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo194[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(1) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo195[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(1) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo196[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(1) }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo197[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(1) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo198[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(1) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo199[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(1) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo200[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo201[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(1) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo202[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo203[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo204[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo205[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo206[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo207[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo208[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo209[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo210[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo211[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo212[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo213[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo214[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo215[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo216[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo217[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo218[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo219[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo220[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo221[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo222[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo223[] = { { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo224[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo225[] = { { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo226[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo227[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo228[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo229[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo230[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo231[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo232[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo233[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo234[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo235[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo236[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo237[] = { { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo238[] = { { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo239[] = { { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo240[] = { { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo241[] = { { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo242[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo243[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo244[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo245[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo246[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo247[] = { { Hexagon::GeneralSubRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::GeneralSubRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo248[] = { { Hexagon::GeneralSubRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::GeneralSubRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::GeneralSubRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo249[] = { { Hexagon::GeneralSubRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::GeneralSubRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo250[] = { { Hexagon::GeneralSubRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo251[] = { { Hexagon::GeneralDoubleLow8RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo252[] = { { Hexagon::GeneralDoubleLow8RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::GeneralSubRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo253[] = { { Hexagon::GeneralSubRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::GeneralSubRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo254[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::GeneralDoubleLow8RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo255[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::GeneralSubRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo256[] = { { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo257[] = { { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo258[] = { { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo259[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(1) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo260[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(1) }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo261[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo262[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(1) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo263[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(1) }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo264[] = { { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo265[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo266[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo267[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo268[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo269[] = { { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo270[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo271[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo272[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo273[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(1) }, };
static const MCOperandInfo OperandInfo274[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo275[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo276[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsLow8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo277[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo278[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo279[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo280[] = { { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo281[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo282[] = { { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsLow8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo283[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo284[] = { { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo285[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo286[] = { { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo287[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo288[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo289[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsLow8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo290[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo291[] = { { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsLow8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo292[] = { { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo293[] = { { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo294[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo295[] = { { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo296[] = { { Hexagon::HvxVQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsLow8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo297[] = { { Hexagon::HvxVQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVQRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsLow8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo298[] = { { Hexagon::HvxVQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsLow8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsLow8RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(1) }, };
static const MCOperandInfo OperandInfo299[] = { { Hexagon::HvxVQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsLow8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVQRRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsLow8RegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(1) }, };
static const MCOperandInfo OperandInfo300[] = { { Hexagon::HvxWRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::HvxVRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo301[] = { { Hexagon::HvxQRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo302[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo303[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::PredRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { Hexagon::ModRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo304[] = { { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::SysRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo305[] = { { Hexagon::SysRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo306[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(0) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo307[] = { { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::SysRegs64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo308[] = { { Hexagon::SysRegs64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Hexagon::DoubleRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };

extern const MCInstrDesc HexagonInsts[] = {
  { 3247,	0,	0,	4,	312,	0,	0,	0, 0x0ULL, nullptr, nullptr },  // Inst #3247 = invalid_decode
  { 3246,	3,	1,	4,	8,	0,	0,	0, 0x3ULL, nullptr, OperandInfo156 },  // Inst #3246 = dep_S2_packhl
  { 3245,	3,	1,	4,	77,	0,	1,	0, 0x80000000008003ULL, ImplicitList16, OperandInfo65 },  // Inst #3245 = dep_A2_subsat
  { 3244,	3,	1,	4,	77,	0,	1,	0, 0x80000000008003ULL, ImplicitList16, OperandInfo65 },  // Inst #3244 = dep_A2_addsat
  { 3243,	1,	1,	4,	311,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x80a9ULL, nullptr, OperandInfo81 },  // Inst #3243 = Y6_dmwait
  { 3242,	1,	0,	4,	165,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0xa9ULL, nullptr, OperandInfo81 },  // Inst #3242 = Y6_dmstart
  { 3241,	1,	0,	4,	165,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0xa9ULL, nullptr, OperandInfo81 },  // Inst #3241 = Y6_dmresume
  { 3240,	1,	1,	4,	311,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x80a9ULL, nullptr, OperandInfo81 },  // Inst #3240 = Y6_dmpoll
  { 3239,	1,	1,	4,	311,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x80a9ULL, nullptr, OperandInfo81 },  // Inst #3239 = Y6_dmpause
  { 3238,	2,	0,	4,	176,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0xa9ULL, nullptr, OperandInfo47 },  // Inst #3238 = Y6_dmlink
  { 3237,	2,	0,	4,	310,	0,	0,	0, 0x5ULL, nullptr, OperandInfo49 },  // Inst #3237 = Y6_diag1
  { 3236,	2,	0,	4,	310,	0,	0,	0, 0x5ULL, nullptr, OperandInfo49 },  // Inst #3236 = Y6_diag0
  { 3235,	1,	0,	4,	306,	0,	0,	0, 0x5ULL, nullptr, OperandInfo81 },  // Inst #3235 = Y6_diag
  { 3234,	2,	0,	4,	308,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x129ULL, nullptr, OperandInfo94 },  // Inst #3234 = Y5_l2fetch
  { 3233,	1,	0,	4,	309,	0,	0,	0, 0x105ULL, nullptr, OperandInfo81 },  // Inst #3233 = Y4_trace
  { 3232,	2,	1,	4,	116,	0,	0,	0, 0x8005ULL, nullptr, OperandInfo308 },  // Inst #3232 = Y4_tfrspcp
  { 3231,	2,	1,	4,	115,	0,	0,	0, 0x5ULL, nullptr, OperandInfo307 },  // Inst #3231 = Y4_tfrscpp
  { 3230,	2,	0,	4,	308,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x129ULL, nullptr, OperandInfo47 },  // Inst #3230 = Y4_l2fetch
  { 3229,	3,	1,	4,	307,	2,	2,	0, 0x5ULL, ImplicitList50, OperandInfo306 },  // Inst #3229 = Y4_crswap10
  { 3228,	2,	1,	4,	66,	1,	1,	0, 0x8005ULL, ImplicitList49, OperandInfo147 },  // Inst #3228 = Y4_crswap1
  { 3227,	1,	0,	4,	306,	0,	0,	0, 0x85ULL, nullptr, OperandInfo81 },  // Inst #3227 = Y2_wait
  { 3226,	2,	1,	4,	116,	0,	0,	0, 0x8005ULL, nullptr, OperandInfo305 },  // Inst #3226 = Y2_tfrsrcr
  { 3225,	2,	1,	4,	115,	0,	0,	0, 0x8005ULL, nullptr, OperandInfo304 },  // Inst #3225 = Y2_tfrscrr
  { 3224,	0,	0,	4,	300,	0,	0,	0, 0xa9ULL, nullptr, nullptr },  // Inst #3224 = Y2_syncht
  { 3223,	0,	0,	4,	305,	0,	0,	0, 0xa3ULL, nullptr, nullptr },  // Inst #3223 = Y2_isync
  { 3222,	1,	0,	4,	304,	0,	0,	0, 0xa3ULL, nullptr, OperandInfo81 },  // Inst #3222 = Y2_icinva
  { 3221,	1,	0,	4,	302,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x229ULL, nullptr, OperandInfo81 },  // Inst #3221 = Y2_dczeroa
  { 3220,	1,	0,	4,	302,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x229ULL, nullptr, OperandInfo81 },  // Inst #3220 = Y2_dcinva
  { 3219,	2,	0,	4,	303,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x38000000024ULL, nullptr, OperandInfo46 },  // Inst #3219 = Y2_dcfetchbo
  { 3218,	1,	0,	4,	302,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x229ULL, nullptr, OperandInfo81 },  // Inst #3218 = Y2_dccleaninva
  { 3217,	1,	0,	4,	302,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x229ULL, nullptr, OperandInfo81 },  // Inst #3217 = Y2_dccleana
  { 3216,	2,	1,	4,	66,	1,	1,	0, 0x8005ULL, ImplicitList48, OperandInfo147 },  // Inst #3216 = Y2_crswap0
  { 3215,	0,	0,	4,	301,	0,	0,	0, 0x85ULL, nullptr, nullptr },  // Inst #3215 = Y2_break
  { 3214,	0,	0,	4,	300,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x129ULL, nullptr, nullptr },  // Inst #3214 = Y2_barrier
  { 3213,	2,	1,	4,	206,	0,	0,	0, 0x800000000008018ULL, nullptr, OperandInfo88 },  // Inst #3213 = V6_zextract
  { 3212,	4,	1,	4,	299,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x80006800000041fULL, nullptr, OperandInfo303 },  // Inst #3212 = V6_zLd_pred_ppu
  { 3211,	4,	1,	4,	299,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x80006800000041fULL, nullptr, OperandInfo302 },  // Inst #3211 = V6_zLd_pred_pi
  { 3210,	3,	0,	4,	298,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x80003800000041fULL, nullptr, OperandInfo54 },  // Inst #3210 = V6_zLd_pred_ai
  { 3209,	3,	1,	4,	297,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x80006800000001fULL, nullptr, OperandInfo272 },  // Inst #3209 = V6_zLd_ppu
  { 3208,	3,	1,	4,	297,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x80006800000001fULL, nullptr, OperandInfo152 },  // Inst #3208 = V6_zLd_pi
  { 3207,	2,	0,	4,	296,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x80003800000001fULL, nullptr, OperandInfo46 },  // Inst #3207 = V6_zLd_ai
  { 3206,	2,	1,	4,	286,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo140 },  // Inst #3206 = V6_vzh
  { 3205,	2,	1,	4,	286,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo140 },  // Inst #3205 = V6_vzb
  { 3204,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #3204 = V6_vxor
  { 3203,	1,	0,	4,	271,	0,	0,	0, 0x80000000000000aULL, nullptr, OperandInfo76 },  // Inst #3203 = V6_vwhist256q_sat
  { 3202,	1,	0,	4,	271,	0,	0,	0, 0x80000000000000aULL, nullptr, OperandInfo76 },  // Inst #3202 = V6_vwhist256q
  { 3201,	0,	0,	4,	270,	0,	0,	0, 0x80000000000000aULL, nullptr, nullptr },  // Inst #3201 = V6_vwhist256_sat
  { 3200,	0,	0,	4,	270,	0,	0,	0, 0x80000000000000aULL, nullptr, nullptr },  // Inst #3200 = V6_vwhist256
  { 3199,	2,	0,	4,	295,	0,	0,	0, 0x80000000000000aULL, nullptr, OperandInfo301 },  // Inst #3199 = V6_vwhist128qm
  { 3198,	1,	0,	4,	271,	0,	0,	0, 0x80000000000000aULL, nullptr, OperandInfo76 },  // Inst #3198 = V6_vwhist128q
  { 3197,	1,	0,	4,	294,	0,	0,	0, 0x80000000000000aULL, nullptr, OperandInfo2 },  // Inst #3197 = V6_vwhist128m
  { 3196,	0,	0,	4,	270,	0,	0,	0, 0x80000000000000aULL, nullptr, nullptr },  // Inst #3196 = V6_vwhist128
  { 3195,	2,	1,	4,	292,	0,	0,	0, 0x800000000008019ULL, nullptr, OperandInfo140 },  // Inst #3195 = V6_vunpackuh
  { 3194,	2,	1,	4,	292,	0,	0,	0, 0x800000000008019ULL, nullptr, OperandInfo140 },  // Inst #3194 = V6_vunpackub
  { 3193,	3,	1,	4,	293,	0,	0,	0, 0x840000000008019ULL, nullptr, OperandInfo146 },  // Inst #3193 = V6_vunpackoh
  { 3192,	3,	1,	4,	293,	0,	0,	0, 0x840000000008019ULL, nullptr, OperandInfo146 },  // Inst #3192 = V6_vunpackob
  { 3191,	2,	1,	4,	292,	0,	0,	0, 0x800000000008019ULL, nullptr, OperandInfo140 },  // Inst #3191 = V6_vunpackh
  { 3190,	2,	1,	4,	292,	0,	0,	0, 0x800000000008019ULL, nullptr, OperandInfo140 },  // Inst #3190 = V6_vunpackb
  { 3189,	4,	1,	4,	261,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo125 },  // Inst #3189 = V6_vtmpyhb_acc
  { 3188,	3,	1,	4,	260,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo126 },  // Inst #3188 = V6_vtmpyhb
  { 3187,	4,	1,	4,	261,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo125 },  // Inst #3187 = V6_vtmpybus_acc
  { 3186,	3,	1,	4,	260,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo126 },  // Inst #3186 = V6_vtmpybus
  { 3185,	4,	1,	4,	261,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo125 },  // Inst #3185 = V6_vtmpyb_acc
  { 3184,	3,	1,	4,	260,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo126 },  // Inst #3184 = V6_vtmpyb
  { 3183,	4,	1,	4,	291,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo300 },  // Inst #3183 = V6_vswap
  { 3182,	3,	1,	4,	41,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo113 },  // Inst #3182 = V6_vsubwsat_dv
  { 3181,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #3181 = V6_vsubwsat
  { 3180,	4,	1,	4,	237,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo114 },  // Inst #3180 = V6_vsubwq
  { 3179,	4,	1,	4,	237,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo114 },  // Inst #3179 = V6_vsubwnq
  { 3178,	3,	1,	4,	41,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo113 },  // Inst #3178 = V6_vsubw_dv
  { 3177,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #3177 = V6_vsubw
  { 3176,	3,	1,	4,	41,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo113 },  // Inst #3176 = V6_vsubuwsat_dv
  { 3175,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #3175 = V6_vsubuwsat
  { 3174,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo116 },  // Inst #3174 = V6_vsubuhw
  { 3173,	3,	1,	4,	41,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo113 },  // Inst #3173 = V6_vsubuhsat_dv
  { 3172,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #3172 = V6_vsubuhsat
  { 3171,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #3171 = V6_vsubububb_sat
  { 3170,	3,	1,	4,	41,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo113 },  // Inst #3170 = V6_vsububsat_dv
  { 3169,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #3169 = V6_vsububsat
  { 3168,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo116 },  // Inst #3168 = V6_vsububh
  { 3167,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo116 },  // Inst #3167 = V6_vsubhw
  { 3166,	3,	1,	4,	41,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo113 },  // Inst #3166 = V6_vsubhsat_dv
  { 3165,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #3165 = V6_vsubhsat
  { 3164,	4,	1,	4,	237,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo114 },  // Inst #3164 = V6_vsubhq
  { 3163,	4,	1,	4,	237,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo114 },  // Inst #3163 = V6_vsubhnq
  { 3162,	3,	1,	4,	41,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo113 },  // Inst #3162 = V6_vsubh_dv
  { 3161,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #3161 = V6_vsubh
  { 3160,	4,	2,	4,	239,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo274 },  // Inst #3160 = V6_vsubcarryo
  { 3159,	5,	2,	4,	238,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo273 },  // Inst #3159 = V6_vsubcarry
  { 3158,	3,	1,	4,	41,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo113 },  // Inst #3158 = V6_vsubbsat_dv
  { 3157,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #3157 = V6_vsubbsat
  { 3156,	4,	1,	4,	237,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo114 },  // Inst #3156 = V6_vsubbq
  { 3155,	4,	1,	4,	237,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo114 },  // Inst #3155 = V6_vsubbnq
  { 3154,	3,	1,	4,	41,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo113 },  // Inst #3154 = V6_vsubb_dv
  { 3153,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #3153 = V6_vsubb
  { 3152,	3,	1,	4,	234,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo112 },  // Inst #3152 = V6_vsub_sf_sf
  { 3151,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo116 },  // Inst #3151 = V6_vsub_sf_hf
  { 3150,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo116 },  // Inst #3150 = V6_vsub_sf_bf
  { 3149,	3,	1,	4,	235,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo112 },  // Inst #3149 = V6_vsub_sf
  { 3148,	3,	1,	4,	235,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo112 },  // Inst #3148 = V6_vsub_qf32_mix
  { 3147,	3,	1,	4,	235,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo112 },  // Inst #3147 = V6_vsub_qf32
  { 3146,	3,	1,	4,	235,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo112 },  // Inst #3146 = V6_vsub_qf16_mix
  { 3145,	3,	1,	4,	235,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo112 },  // Inst #3145 = V6_vsub_qf16
  { 3144,	3,	1,	4,	234,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo112 },  // Inst #3144 = V6_vsub_hf_hf
  { 3143,	3,	1,	4,	235,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo112 },  // Inst #3143 = V6_vsub_hf
  { 3142,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #3142 = V6_vshufoh
  { 3141,	3,	1,	4,	41,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo116 },  // Inst #3141 = V6_vshufoeh
  { 3140,	3,	1,	4,	41,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo116 },  // Inst #3140 = V6_vshufoeb
  { 3139,	4,	1,	4,	256,	0,	0,	0, 0x800000000008019ULL, nullptr, OperandInfo282 },  // Inst #3139 = V6_vshuffvdd
  { 3138,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #3138 = V6_vshuffob
  { 3137,	2,	1,	4,	254,	0,	0,	0, 0x800000000008018ULL, nullptr, OperandInfo111 },  // Inst #3137 = V6_vshuffh
  { 3136,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #3136 = V6_vshuffeb
  { 3135,	2,	1,	4,	254,	0,	0,	0, 0x800000000008018ULL, nullptr, OperandInfo111 },  // Inst #3135 = V6_vshuffb
  { 3134,	5,	2,	4,	253,	0,	0,	0, 0x80c000000008019ULL, nullptr, OperandInfo145 },  // Inst #3134 = V6_vshuff
  { 3133,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #3133 = V6_vshufeh
  { 3132,	2,	1,	4,	286,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo140 },  // Inst #3132 = V6_vsh
  { 3131,	5,	0,	4,	288,	0,	0,	0|(1ULL<<MCID::MayStore), 0x380018000000000bULL, nullptr, OperandInfo142 },  // Inst #3131 = V6_vscattermwq
  { 3130,	4,	0,	4,	287,	0,	0,	0|(1ULL<<MCID::MayStore), 0x384018000000000bULL, nullptr, OperandInfo141 },  // Inst #3130 = V6_vscattermw_add
  { 3129,	4,	0,	4,	287,	0,	0,	0|(1ULL<<MCID::MayStore), 0x380018000000000bULL, nullptr, OperandInfo141 },  // Inst #3129 = V6_vscattermw
  { 3128,	5,	0,	4,	290,	0,	0,	0|(1ULL<<MCID::MayStore), 0x80010000000000cULL, nullptr, OperandInfo144 },  // Inst #3128 = V6_vscattermhwq
  { 3127,	4,	0,	4,	289,	0,	0,	0|(1ULL<<MCID::MayStore), 0x84010000000000cULL, nullptr, OperandInfo143 },  // Inst #3127 = V6_vscattermhw_add
  { 3126,	4,	0,	4,	289,	0,	0,	0|(1ULL<<MCID::MayStore), 0x80010000000000cULL, nullptr, OperandInfo143 },  // Inst #3126 = V6_vscattermhw
  { 3125,	5,	0,	4,	288,	0,	0,	0|(1ULL<<MCID::MayStore), 0x380010000000000bULL, nullptr, OperandInfo142 },  // Inst #3125 = V6_vscattermhq
  { 3124,	4,	0,	4,	287,	0,	0,	0|(1ULL<<MCID::MayStore), 0x384010000000000bULL, nullptr, OperandInfo141 },  // Inst #3124 = V6_vscattermh_add
  { 3123,	4,	0,	4,	287,	0,	0,	0|(1ULL<<MCID::MayStore), 0x380010000000000bULL, nullptr, OperandInfo141 },  // Inst #3123 = V6_vscattermh
  { 3122,	2,	1,	4,	286,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo140 },  // Inst #3122 = V6_vsb
  { 3121,	3,	1,	4,	285,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #3121 = V6_vsatwh
  { 3120,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #3120 = V6_vsatuwuh
  { 3119,	3,	1,	4,	285,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #3119 = V6_vsathub
  { 3118,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #3118 = V6_vsatdw
  { 3117,	5,	1,	4,	278,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo138 },  // Inst #3117 = V6_vrsadubi_acc
  { 3116,	4,	1,	4,	277,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo139 },  // Inst #3116 = V6_vrsadubi
  { 3115,	3,	1,	4,	235,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo112 },  // Inst #3115 = V6_vroundwuh
  { 3114,	3,	1,	4,	235,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo112 },  // Inst #3114 = V6_vroundwh
  { 3113,	3,	1,	4,	235,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo112 },  // Inst #3113 = V6_vrounduwuh
  { 3112,	3,	1,	4,	235,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo112 },  // Inst #3112 = V6_vrounduhub
  { 3111,	3,	1,	4,	235,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo112 },  // Inst #3111 = V6_vroundhub
  { 3110,	3,	1,	4,	235,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo112 },  // Inst #3110 = V6_vroundhb
  { 3109,	3,	1,	4,	235,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo112 },  // Inst #3109 = V6_vrotr
  { 3108,	3,	1,	4,	284,	0,	0,	0, 0x800000000008018ULL, nullptr, OperandInfo122 },  // Inst #3108 = V6_vror
  { 3107,	5,	2,	4,	283,	0,	0,	0, 0x840000000008006ULL, nullptr, OperandInfo299 },  // Inst #3107 = V6_vrmpyznb_rx_acc
  { 3106,	4,	2,	4,	282,	0,	0,	0, 0x800000000008006ULL, nullptr, OperandInfo298 },  // Inst #3106 = V6_vrmpyznb_rx
  { 3105,	4,	1,	4,	281,	0,	0,	0, 0x840000000008006ULL, nullptr, OperandInfo297 },  // Inst #3105 = V6_vrmpyznb_rt_acc
  { 3104,	3,	1,	4,	280,	0,	0,	0, 0x800000000008006ULL, nullptr, OperandInfo296 },  // Inst #3104 = V6_vrmpyznb_rt
  { 3103,	5,	2,	4,	283,	0,	0,	0, 0x840000000008006ULL, nullptr, OperandInfo299 },  // Inst #3103 = V6_vrmpyzcbs_rx_acc
  { 3102,	4,	2,	4,	282,	0,	0,	0, 0x800000000008006ULL, nullptr, OperandInfo298 },  // Inst #3102 = V6_vrmpyzcbs_rx
  { 3101,	4,	1,	4,	281,	0,	0,	0, 0x840000000008006ULL, nullptr, OperandInfo297 },  // Inst #3101 = V6_vrmpyzcbs_rt_acc
  { 3100,	3,	1,	4,	280,	0,	0,	0, 0x800000000008006ULL, nullptr, OperandInfo296 },  // Inst #3100 = V6_vrmpyzcbs_rt
  { 3099,	5,	2,	4,	283,	0,	0,	0, 0x840000000008006ULL, nullptr, OperandInfo299 },  // Inst #3099 = V6_vrmpyzcb_rx_acc
  { 3098,	4,	2,	4,	282,	0,	0,	0, 0x800000000008006ULL, nullptr, OperandInfo298 },  // Inst #3098 = V6_vrmpyzcb_rx
  { 3097,	4,	1,	4,	281,	0,	0,	0, 0x840000000008006ULL, nullptr, OperandInfo297 },  // Inst #3097 = V6_vrmpyzcb_rt_acc
  { 3096,	3,	1,	4,	280,	0,	0,	0, 0x800000000008006ULL, nullptr, OperandInfo296 },  // Inst #3096 = V6_vrmpyzcb_rt
  { 3095,	5,	2,	4,	283,	0,	0,	0, 0x840000000008006ULL, nullptr, OperandInfo299 },  // Inst #3095 = V6_vrmpyzbub_rx_acc
  { 3094,	4,	2,	4,	282,	0,	0,	0, 0x800000000008006ULL, nullptr, OperandInfo298 },  // Inst #3094 = V6_vrmpyzbub_rx
  { 3093,	4,	1,	4,	281,	0,	0,	0, 0x840000000008006ULL, nullptr, OperandInfo297 },  // Inst #3093 = V6_vrmpyzbub_rt_acc
  { 3092,	3,	1,	4,	280,	0,	0,	0, 0x800000000008006ULL, nullptr, OperandInfo296 },  // Inst #3092 = V6_vrmpyzbub_rt
  { 3091,	5,	2,	4,	283,	0,	0,	0, 0x840000000008006ULL, nullptr, OperandInfo299 },  // Inst #3091 = V6_vrmpyzbb_rx_acc
  { 3090,	4,	2,	4,	282,	0,	0,	0, 0x800000000008006ULL, nullptr, OperandInfo298 },  // Inst #3090 = V6_vrmpyzbb_rx
  { 3089,	4,	1,	4,	281,	0,	0,	0, 0x840000000008006ULL, nullptr, OperandInfo297 },  // Inst #3089 = V6_vrmpyzbb_rt_acc
  { 3088,	3,	1,	4,	280,	0,	0,	0, 0x800000000008006ULL, nullptr, OperandInfo296 },  // Inst #3088 = V6_vrmpyzbb_rt
  { 3087,	4,	1,	4,	279,	0,	0,	0, 0x84000000000801cULL, nullptr, OperandInfo129 },  // Inst #3087 = V6_vrmpyubv_acc
  { 3086,	3,	1,	4,	234,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo112 },  // Inst #3086 = V6_vrmpyubv
  { 3085,	5,	1,	4,	278,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo138 },  // Inst #3085 = V6_vrmpyubi_acc
  { 3084,	4,	1,	4,	277,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo139 },  // Inst #3084 = V6_vrmpyubi
  { 3083,	4,	1,	4,	276,	0,	0,	0, 0x84000000000801bULL, nullptr, OperandInfo136 },  // Inst #3083 = V6_vrmpyub_rtt_acc
  { 3082,	3,	1,	4,	275,	0,	0,	0, 0x80000000000801bULL, nullptr, OperandInfo137 },  // Inst #3082 = V6_vrmpyub_rtt
  { 3081,	4,	1,	4,	259,	0,	0,	0, 0x84000000000801cULL, nullptr, OperandInfo121 },  // Inst #3081 = V6_vrmpyub_acc
  { 3080,	3,	1,	4,	258,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo122 },  // Inst #3080 = V6_vrmpyub
  { 3079,	4,	1,	4,	279,	0,	0,	0, 0x84000000000801cULL, nullptr, OperandInfo129 },  // Inst #3079 = V6_vrmpybv_acc
  { 3078,	3,	1,	4,	234,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo112 },  // Inst #3078 = V6_vrmpybv
  { 3077,	4,	1,	4,	279,	0,	0,	0, 0x84000000000801cULL, nullptr, OperandInfo129 },  // Inst #3077 = V6_vrmpybusv_acc
  { 3076,	3,	1,	4,	234,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo112 },  // Inst #3076 = V6_vrmpybusv
  { 3075,	5,	1,	4,	278,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo138 },  // Inst #3075 = V6_vrmpybusi_acc
  { 3074,	4,	1,	4,	277,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo139 },  // Inst #3074 = V6_vrmpybusi
  { 3073,	4,	1,	4,	259,	0,	0,	0, 0x84000000000801cULL, nullptr, OperandInfo121 },  // Inst #3073 = V6_vrmpybus_acc
  { 3072,	3,	1,	4,	258,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo122 },  // Inst #3072 = V6_vrmpybus
  { 3071,	4,	1,	4,	276,	0,	0,	0, 0x84000000000801bULL, nullptr, OperandInfo136 },  // Inst #3071 = V6_vrmpybub_rtt_acc
  { 3070,	3,	1,	4,	275,	0,	0,	0, 0x80000000000801bULL, nullptr, OperandInfo137 },  // Inst #3070 = V6_vrmpybub_rtt
  { 3069,	3,	1,	4,	255,	0,	0,	0, 0x800000000008018ULL, nullptr, OperandInfo112 },  // Inst #3069 = V6_vrdelta
  { 3068,	2,	1,	4,	249,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo295 },  // Inst #3068 = V6_vprefixqw
  { 3067,	2,	1,	4,	249,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo295 },  // Inst #3067 = V6_vprefixqh
  { 3066,	2,	1,	4,	249,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo295 },  // Inst #3066 = V6_vprefixqb
  { 3065,	2,	1,	4,	249,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo111 },  // Inst #3065 = V6_vpopcounth
  { 3064,	3,	1,	4,	255,	0,	0,	0, 0x800000000008018ULL, nullptr, OperandInfo112 },  // Inst #3064 = V6_vpackwuh_sat
  { 3063,	3,	1,	4,	255,	0,	0,	0, 0x800000000008018ULL, nullptr, OperandInfo112 },  // Inst #3063 = V6_vpackwh_sat
  { 3062,	3,	1,	4,	255,	0,	0,	0, 0x800000000008018ULL, nullptr, OperandInfo112 },  // Inst #3062 = V6_vpackoh
  { 3061,	3,	1,	4,	255,	0,	0,	0, 0x800000000008018ULL, nullptr, OperandInfo112 },  // Inst #3061 = V6_vpackob
  { 3060,	3,	1,	4,	255,	0,	0,	0, 0x800000000008018ULL, nullptr, OperandInfo112 },  // Inst #3060 = V6_vpackhub_sat
  { 3059,	3,	1,	4,	255,	0,	0,	0, 0x800000000008018ULL, nullptr, OperandInfo112 },  // Inst #3059 = V6_vpackhb_sat
  { 3058,	3,	1,	4,	255,	0,	0,	0, 0x800000000008018ULL, nullptr, OperandInfo112 },  // Inst #3058 = V6_vpackeh
  { 3057,	3,	1,	4,	255,	0,	0,	0, 0x800000000008018ULL, nullptr, OperandInfo112 },  // Inst #3057 = V6_vpackeb
  { 3056,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #3056 = V6_vor
  { 3055,	2,	1,	4,	63,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo111 },  // Inst #3055 = V6_vnot
  { 3054,	2,	1,	4,	249,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo111 },  // Inst #3054 = V6_vnormamtw
  { 3053,	2,	1,	4,	249,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo111 },  // Inst #3053 = V6_vnormamth
  { 3052,	3,	1,	4,	44,	0,	0,	0, 0x1800000000008c10ULL, nullptr, OperandInfo281 },  // Inst #3052 = V6_vncmov
  { 3051,	4,	1,	4,	47,	0,	0,	0, 0x800000000008c11ULL, nullptr, OperandInfo280 },  // Inst #3051 = V6_vnccombine
  { 3050,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #3050 = V6_vnavgw
  { 3049,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #3049 = V6_vnavgub
  { 3048,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #3048 = V6_vnavgh
  { 3047,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #3047 = V6_vnavgb
  { 3046,	4,	1,	4,	237,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo274 },  // Inst #3046 = V6_vmux
  { 3045,	3,	1,	4,	234,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo112 },  // Inst #3045 = V6_vmpyuhvs
  { 3044,	4,	1,	4,	240,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo115 },  // Inst #3044 = V6_vmpyuhv_acc
  { 3043,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo116 },  // Inst #3043 = V6_vmpyuhv
  { 3042,	4,	1,	4,	259,	0,	0,	0, 0x84000000000801cULL, nullptr, OperandInfo121 },  // Inst #3042 = V6_vmpyuhe_acc
  { 3041,	3,	1,	4,	258,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo122 },  // Inst #3041 = V6_vmpyuhe
  { 3040,	4,	1,	4,	261,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo134 },  // Inst #3040 = V6_vmpyuh_acc
  { 3039,	3,	1,	4,	260,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo135 },  // Inst #3039 = V6_vmpyuh
  { 3038,	4,	1,	4,	240,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo115 },  // Inst #3038 = V6_vmpyubv_acc
  { 3037,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo116 },  // Inst #3037 = V6_vmpyubv
  { 3036,	4,	1,	4,	261,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo134 },  // Inst #3036 = V6_vmpyub_acc
  { 3035,	3,	1,	4,	260,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo135 },  // Inst #3035 = V6_vmpyub
  { 3034,	4,	1,	4,	240,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo129 },  // Inst #3034 = V6_vmpyowh_sacc
  { 3033,	4,	1,	4,	240,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo129 },  // Inst #3033 = V6_vmpyowh_rnd_sacc
  { 3032,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo112 },  // Inst #3032 = V6_vmpyowh_rnd
  { 3031,	4,	1,	4,	240,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo115 },  // Inst #3031 = V6_vmpyowh_64_acc
  { 3030,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo112 },  // Inst #3030 = V6_vmpyowh
  { 3029,	4,	1,	4,	259,	0,	0,	0, 0x84000000000801cULL, nullptr, OperandInfo121 },  // Inst #3029 = V6_vmpyiwub_acc
  { 3028,	3,	1,	4,	258,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo122 },  // Inst #3028 = V6_vmpyiwub
  { 3027,	4,	1,	4,	261,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo121 },  // Inst #3027 = V6_vmpyiwh_acc
  { 3026,	3,	1,	4,	260,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo122 },  // Inst #3026 = V6_vmpyiwh
  { 3025,	4,	1,	4,	259,	0,	0,	0, 0x84000000000801cULL, nullptr, OperandInfo121 },  // Inst #3025 = V6_vmpyiwb_acc
  { 3024,	3,	1,	4,	258,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo122 },  // Inst #3024 = V6_vmpyiwb
  { 3023,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo112 },  // Inst #3023 = V6_vmpyiowh
  { 3022,	4,	1,	4,	259,	0,	0,	0, 0x84000000000801cULL, nullptr, OperandInfo121 },  // Inst #3022 = V6_vmpyihb_acc
  { 3021,	3,	1,	4,	258,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo122 },  // Inst #3021 = V6_vmpyihb
  { 3020,	4,	1,	4,	240,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo129 },  // Inst #3020 = V6_vmpyih_acc
  { 3019,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo112 },  // Inst #3019 = V6_vmpyih
  { 3018,	4,	1,	4,	240,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo129 },  // Inst #3018 = V6_vmpyiewuh_acc
  { 3017,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo112 },  // Inst #3017 = V6_vmpyiewuh
  { 3016,	4,	1,	4,	240,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo129 },  // Inst #3016 = V6_vmpyiewh_acc
  { 3015,	3,	1,	4,	234,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo112 },  // Inst #3015 = V6_vmpyieoh
  { 3014,	3,	1,	4,	264,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo112 },  // Inst #3014 = V6_vmpyhvsrs
  { 3013,	4,	1,	4,	240,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo115 },  // Inst #3013 = V6_vmpyhv_acc
  { 3012,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo116 },  // Inst #3012 = V6_vmpyhv
  { 3011,	4,	1,	4,	240,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo115 },  // Inst #3011 = V6_vmpyhus_acc
  { 3010,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo116 },  // Inst #3010 = V6_vmpyhus
  { 3009,	3,	1,	4,	262,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo122 },  // Inst #3009 = V6_vmpyhss
  { 3008,	3,	1,	4,	262,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo122 },  // Inst #3008 = V6_vmpyhsrs
  { 3007,	4,	1,	4,	261,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo134 },  // Inst #3007 = V6_vmpyhsat_acc
  { 3006,	4,	1,	4,	261,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo134 },  // Inst #3006 = V6_vmpyh_acc
  { 3005,	3,	1,	4,	260,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo135 },  // Inst #3005 = V6_vmpyh
  { 3004,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo116 },  // Inst #3004 = V6_vmpyewuh_64
  { 3003,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo112 },  // Inst #3003 = V6_vmpyewuh
  { 3002,	4,	1,	4,	240,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo115 },  // Inst #3002 = V6_vmpybv_acc
  { 3001,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo116 },  // Inst #3001 = V6_vmpybv
  { 3000,	4,	1,	4,	240,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo115 },  // Inst #3000 = V6_vmpybusv_acc
  { 2999,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo116 },  // Inst #2999 = V6_vmpybusv
  { 2998,	4,	1,	4,	261,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo134 },  // Inst #2998 = V6_vmpybus_acc
  { 2997,	3,	1,	4,	260,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo135 },  // Inst #2997 = V6_vmpybus
  { 2996,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo112 },  // Inst #2996 = V6_vmpy_sf_sf
  { 2995,	4,	1,	4,	240,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo115 },  // Inst #2995 = V6_vmpy_sf_hf_acc
  { 2994,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo116 },  // Inst #2994 = V6_vmpy_sf_hf
  { 2993,	4,	1,	4,	240,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo115 },  // Inst #2993 = V6_vmpy_sf_bf_acc
  { 2992,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo116 },  // Inst #2992 = V6_vmpy_sf_bf
  { 2991,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo112 },  // Inst #2991 = V6_vmpy_qf32_sf
  { 2990,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo116 },  // Inst #2990 = V6_vmpy_qf32_qf16
  { 2989,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo116 },  // Inst #2989 = V6_vmpy_qf32_mix_hf
  { 2988,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo116 },  // Inst #2988 = V6_vmpy_qf32_hf
  { 2987,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo112 },  // Inst #2987 = V6_vmpy_qf32
  { 2986,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo112 },  // Inst #2986 = V6_vmpy_qf16_mix_hf
  { 2985,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo112 },  // Inst #2985 = V6_vmpy_qf16_hf
  { 2984,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo112 },  // Inst #2984 = V6_vmpy_qf16
  { 2983,	4,	1,	4,	257,	0,	0,	0, 0x84000000000801cULL, nullptr, OperandInfo129 },  // Inst #2983 = V6_vmpy_hf_hf_acc
  { 2982,	3,	1,	4,	234,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo112 },  // Inst #2982 = V6_vmpy_hf_hf
  { 2981,	4,	1,	4,	274,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo294 },  // Inst #2981 = V6_vmpsuhuhsat
  { 2980,	4,	1,	4,	274,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo294 },  // Inst #2980 = V6_vmpauhuhsat
  { 2979,	4,	1,	4,	261,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo125 },  // Inst #2979 = V6_vmpauhb_acc
  { 2978,	3,	1,	4,	260,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo126 },  // Inst #2978 = V6_vmpauhb
  { 2977,	4,	1,	4,	274,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo294 },  // Inst #2977 = V6_vmpahhsat
  { 2976,	4,	1,	4,	261,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo125 },  // Inst #2976 = V6_vmpahb_acc
  { 2975,	3,	1,	4,	260,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo126 },  // Inst #2975 = V6_vmpahb
  { 2974,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo113 },  // Inst #2974 = V6_vmpabuuv
  { 2973,	4,	1,	4,	261,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo125 },  // Inst #2973 = V6_vmpabuu_acc
  { 2972,	3,	1,	4,	260,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo126 },  // Inst #2972 = V6_vmpabuu
  { 2971,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo113 },  // Inst #2971 = V6_vmpabusv
  { 2970,	4,	1,	4,	261,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo125 },  // Inst #2970 = V6_vmpabus_acc
  { 2969,	3,	1,	4,	260,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo126 },  // Inst #2969 = V6_vmpabus
  { 2968,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2968 = V6_vminw
  { 2967,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2967 = V6_vminuh
  { 2966,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2966 = V6_vminub
  { 2965,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2965 = V6_vminh
  { 2964,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2964 = V6_vminb
  { 2963,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2963 = V6_vmin_sf
  { 2962,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2962 = V6_vmin_hf
  { 2961,	3,	1,	4,	265,	0,	0,	0, 0x80000000000801eULL, nullptr, OperandInfo112 },  // Inst #2961 = V6_vmin_bf
  { 2960,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2960 = V6_vmaxw
  { 2959,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2959 = V6_vmaxuh
  { 2958,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2958 = V6_vmaxub
  { 2957,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2957 = V6_vmaxh
  { 2956,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2956 = V6_vmaxb
  { 2955,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2955 = V6_vmax_sf
  { 2954,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2954 = V6_vmax_hf
  { 2953,	3,	1,	4,	265,	0,	0,	0, 0x80000000000801eULL, nullptr, OperandInfo112 },  // Inst #2953 = V6_vmax_bf
  { 2952,	4,	1,	4,	256,	0,	0,	0, 0x800000000008019ULL, nullptr, OperandInfo293 },  // Inst #2952 = V6_vlutvwhi
  { 2951,	5,	1,	4,	273,	0,	0,	0, 0x840000000008019ULL, nullptr, OperandInfo292 },  // Inst #2951 = V6_vlutvwh_oracci
  { 2950,	5,	1,	4,	273,	0,	0,	0, 0x840000000008019ULL, nullptr, OperandInfo291 },  // Inst #2950 = V6_vlutvwh_oracc
  { 2949,	4,	1,	4,	256,	0,	0,	0, 0x800000000008019ULL, nullptr, OperandInfo282 },  // Inst #2949 = V6_vlutvwh_nm
  { 2948,	4,	1,	4,	256,	0,	0,	0, 0x800000000008019ULL, nullptr, OperandInfo282 },  // Inst #2948 = V6_vlutvwh
  { 2947,	4,	1,	4,	241,	0,	0,	0, 0x800000000008018ULL, nullptr, OperandInfo277 },  // Inst #2947 = V6_vlutvvbi
  { 2946,	5,	1,	4,	273,	0,	0,	0, 0x840000000008019ULL, nullptr, OperandInfo290 },  // Inst #2946 = V6_vlutvvb_oracci
  { 2945,	5,	1,	4,	273,	0,	0,	0, 0x840000000008019ULL, nullptr, OperandInfo289 },  // Inst #2945 = V6_vlutvvb_oracc
  { 2944,	4,	1,	4,	241,	0,	0,	0, 0x800000000008018ULL, nullptr, OperandInfo276 },  // Inst #2944 = V6_vlutvvb_nm
  { 2943,	4,	1,	4,	241,	0,	0,	0, 0x800000000008018ULL, nullptr, OperandInfo276 },  // Inst #2943 = V6_vlutvvb
  { 2942,	3,	1,	4,	272,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo288 },  // Inst #2942 = V6_vlut4
  { 2941,	3,	1,	4,	235,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo112 },  // Inst #2941 = V6_vlsrwv
  { 2940,	3,	1,	4,	244,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo122 },  // Inst #2940 = V6_vlsrw
  { 2939,	3,	1,	4,	235,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo112 },  // Inst #2939 = V6_vlsrhv
  { 2938,	3,	1,	4,	244,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo122 },  // Inst #2938 = V6_vlsrh
  { 2937,	3,	1,	4,	244,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo122 },  // Inst #2937 = V6_vlsrb
  { 2936,	4,	1,	4,	241,	0,	0,	0, 0x800000000008018ULL, nullptr, OperandInfo277 },  // Inst #2936 = V6_vlalignbi
  { 2935,	4,	1,	4,	241,	0,	0,	0, 0x800000000008018ULL, nullptr, OperandInfo276 },  // Inst #2935 = V6_vlalignb
  { 2934,	3,	1,	4,	242,	0,	0,	0, 0x80000000000801eULL, nullptr, OperandInfo287 },  // Inst #2934 = V6_vinsertwr
  { 2933,	1,	0,	4,	271,	0,	0,	0, 0x80000000000000aULL, nullptr, OperandInfo76 },  // Inst #2933 = V6_vhistq
  { 2932,	0,	0,	4,	270,	0,	0,	0, 0x80000000000000aULL, nullptr, nullptr },  // Inst #2932 = V6_vhist
  { 2931,	4,	1,	4,	237,	0,	0,	0, 0x3800000000000010ULL, nullptr, OperandInfo100 },  // Inst #2931 = V6_vgtw_xor
  { 2930,	4,	1,	4,	237,	0,	0,	0, 0x3840000000000010ULL, nullptr, OperandInfo100 },  // Inst #2930 = V6_vgtw_or
  { 2929,	4,	1,	4,	237,	0,	0,	0, 0x3800000000000010ULL, nullptr, OperandInfo100 },  // Inst #2929 = V6_vgtw_and
  { 2928,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo99 },  // Inst #2928 = V6_vgtw
  { 2927,	4,	1,	4,	237,	0,	0,	0, 0x3800000000000010ULL, nullptr, OperandInfo100 },  // Inst #2927 = V6_vgtuw_xor
  { 2926,	4,	1,	4,	237,	0,	0,	0, 0x3840000000000010ULL, nullptr, OperandInfo100 },  // Inst #2926 = V6_vgtuw_or
  { 2925,	4,	1,	4,	237,	0,	0,	0, 0x3800000000000010ULL, nullptr, OperandInfo100 },  // Inst #2925 = V6_vgtuw_and
  { 2924,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo99 },  // Inst #2924 = V6_vgtuw
  { 2923,	4,	1,	4,	237,	0,	0,	0, 0x3800000000000010ULL, nullptr, OperandInfo100 },  // Inst #2923 = V6_vgtuh_xor
  { 2922,	4,	1,	4,	237,	0,	0,	0, 0x3840000000000010ULL, nullptr, OperandInfo100 },  // Inst #2922 = V6_vgtuh_or
  { 2921,	4,	1,	4,	237,	0,	0,	0, 0x3800000000000010ULL, nullptr, OperandInfo100 },  // Inst #2921 = V6_vgtuh_and
  { 2920,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo99 },  // Inst #2920 = V6_vgtuh
  { 2919,	4,	1,	4,	237,	0,	0,	0, 0x3800000000000010ULL, nullptr, OperandInfo100 },  // Inst #2919 = V6_vgtub_xor
  { 2918,	4,	1,	4,	237,	0,	0,	0, 0x3840000000000010ULL, nullptr, OperandInfo100 },  // Inst #2918 = V6_vgtub_or
  { 2917,	4,	1,	4,	237,	0,	0,	0, 0x3800000000000010ULL, nullptr, OperandInfo100 },  // Inst #2917 = V6_vgtub_and
  { 2916,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo99 },  // Inst #2916 = V6_vgtub
  { 2915,	4,	1,	4,	237,	0,	0,	0, 0x3800000000000010ULL, nullptr, OperandInfo100 },  // Inst #2915 = V6_vgtsf_xor
  { 2914,	4,	1,	4,	237,	0,	0,	0, 0x3840000000000010ULL, nullptr, OperandInfo100 },  // Inst #2914 = V6_vgtsf_or
  { 2913,	4,	1,	4,	237,	0,	0,	0, 0x3800000000000010ULL, nullptr, OperandInfo100 },  // Inst #2913 = V6_vgtsf_and
  { 2912,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo99 },  // Inst #2912 = V6_vgtsf
  { 2911,	4,	1,	4,	237,	0,	0,	0, 0x3800000000000010ULL, nullptr, OperandInfo100 },  // Inst #2911 = V6_vgthf_xor
  { 2910,	4,	1,	4,	237,	0,	0,	0, 0x3840000000000010ULL, nullptr, OperandInfo100 },  // Inst #2910 = V6_vgthf_or
  { 2909,	4,	1,	4,	237,	0,	0,	0, 0x3800000000000010ULL, nullptr, OperandInfo100 },  // Inst #2909 = V6_vgthf_and
  { 2908,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo99 },  // Inst #2908 = V6_vgthf
  { 2907,	4,	1,	4,	237,	0,	0,	0, 0x3800000000000010ULL, nullptr, OperandInfo100 },  // Inst #2907 = V6_vgth_xor
  { 2906,	4,	1,	4,	237,	0,	0,	0, 0x3840000000000010ULL, nullptr, OperandInfo100 },  // Inst #2906 = V6_vgth_or
  { 2905,	4,	1,	4,	237,	0,	0,	0, 0x3800000000000010ULL, nullptr, OperandInfo100 },  // Inst #2905 = V6_vgth_and
  { 2904,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo99 },  // Inst #2904 = V6_vgth
  { 2903,	4,	1,	4,	237,	0,	0,	0, 0x3800000000000010ULL, nullptr, OperandInfo100 },  // Inst #2903 = V6_vgtbf_xor
  { 2902,	4,	1,	4,	237,	0,	0,	0, 0x3840000000000010ULL, nullptr, OperandInfo100 },  // Inst #2902 = V6_vgtbf_or
  { 2901,	4,	1,	4,	237,	0,	0,	0, 0x3800000000000010ULL, nullptr, OperandInfo100 },  // Inst #2901 = V6_vgtbf_and
  { 2900,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo99 },  // Inst #2900 = V6_vgtbf
  { 2899,	4,	1,	4,	237,	0,	0,	0, 0x3800000000000010ULL, nullptr, OperandInfo100 },  // Inst #2899 = V6_vgtb_xor
  { 2898,	4,	1,	4,	237,	0,	0,	0, 0x3840000000000010ULL, nullptr, OperandInfo100 },  // Inst #2898 = V6_vgtb_or
  { 2897,	4,	1,	4,	237,	0,	0,	0, 0x3800000000000010ULL, nullptr, OperandInfo100 },  // Inst #2897 = V6_vgtb_and
  { 2896,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo99 },  // Inst #2896 = V6_vgtb
  { 2895,	4,	0,	4,	267,	0,	1,	0|(1ULL<<MCID::MayLoad), 0x1800180000408007ULL, ImplicitList47, OperandInfo284 },  // Inst #2895 = V6_vgathermwq
  { 2894,	3,	0,	4,	266,	0,	1,	0|(1ULL<<MCID::MayLoad), 0x1800180000408007ULL, ImplicitList47, OperandInfo283 },  // Inst #2894 = V6_vgathermw
  { 2893,	4,	0,	4,	269,	0,	1,	0|(1ULL<<MCID::MayLoad), 0x800100000408008ULL, ImplicitList47, OperandInfo286 },  // Inst #2893 = V6_vgathermhwq
  { 2892,	3,	0,	4,	268,	0,	1,	0|(1ULL<<MCID::MayLoad), 0x800100000408008ULL, ImplicitList47, OperandInfo285 },  // Inst #2892 = V6_vgathermhw
  { 2891,	4,	0,	4,	267,	0,	1,	0|(1ULL<<MCID::MayLoad), 0x1800100000408007ULL, ImplicitList47, OperandInfo284 },  // Inst #2891 = V6_vgathermhq
  { 2890,	3,	0,	4,	266,	0,	1,	0|(1ULL<<MCID::MayLoad), 0x1800100000408007ULL, ImplicitList47, OperandInfo283 },  // Inst #2890 = V6_vgathermh
  { 2889,	2,	1,	4,	233,	0,	0,	0, 0x80000000000801eULL, nullptr, OperandInfo111 },  // Inst #2889 = V6_vfneg_sf
  { 2888,	2,	1,	4,	233,	0,	0,	0, 0x80000000000801eULL, nullptr, OperandInfo111 },  // Inst #2888 = V6_vfneg_hf
  { 2887,	3,	1,	4,	265,	0,	0,	0, 0x80000000000801eULL, nullptr, OperandInfo112 },  // Inst #2887 = V6_vfmin_sf
  { 2886,	3,	1,	4,	265,	0,	0,	0, 0x80000000000801eULL, nullptr, OperandInfo112 },  // Inst #2886 = V6_vfmin_hf
  { 2885,	3,	1,	4,	265,	0,	0,	0, 0x80000000000801eULL, nullptr, OperandInfo112 },  // Inst #2885 = V6_vfmax_sf
  { 2884,	3,	1,	4,	265,	0,	0,	0, 0x80000000000801eULL, nullptr, OperandInfo112 },  // Inst #2884 = V6_vfmax_hf
  { 2883,	4,	1,	4,	237,	0,	0,	0, 0x3800000000000010ULL, nullptr, OperandInfo100 },  // Inst #2883 = V6_veqw_xor
  { 2882,	4,	1,	4,	237,	0,	0,	0, 0x3840000000000010ULL, nullptr, OperandInfo100 },  // Inst #2882 = V6_veqw_or
  { 2881,	4,	1,	4,	237,	0,	0,	0, 0x3800000000000010ULL, nullptr, OperandInfo100 },  // Inst #2881 = V6_veqw_and
  { 2880,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo99 },  // Inst #2880 = V6_veqw
  { 2879,	4,	1,	4,	237,	0,	0,	0, 0x3800000000000010ULL, nullptr, OperandInfo100 },  // Inst #2879 = V6_veqh_xor
  { 2878,	4,	1,	4,	237,	0,	0,	0, 0x3840000000000010ULL, nullptr, OperandInfo100 },  // Inst #2878 = V6_veqh_or
  { 2877,	4,	1,	4,	237,	0,	0,	0, 0x3800000000000010ULL, nullptr, OperandInfo100 },  // Inst #2877 = V6_veqh_and
  { 2876,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo99 },  // Inst #2876 = V6_veqh
  { 2875,	4,	1,	4,	237,	0,	0,	0, 0x3800000000000010ULL, nullptr, OperandInfo100 },  // Inst #2875 = V6_veqb_xor
  { 2874,	4,	1,	4,	237,	0,	0,	0, 0x3840000000000010ULL, nullptr, OperandInfo100 },  // Inst #2874 = V6_veqb_or
  { 2873,	4,	1,	4,	237,	0,	0,	0, 0x3800000000000010ULL, nullptr, OperandInfo100 },  // Inst #2873 = V6_veqb_and
  { 2872,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo99 },  // Inst #2872 = V6_veqb
  { 2871,	4,	1,	4,	261,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo125 },  // Inst #2871 = V6_vdsaduh_acc
  { 2870,	3,	1,	4,	260,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo126 },  // Inst #2870 = V6_vdsaduh
  { 2869,	4,	1,	4,	240,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo129 },  // Inst #2869 = V6_vdmpyhvsat_acc
  { 2868,	3,	1,	4,	264,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo112 },  // Inst #2868 = V6_vdmpyhvsat
  { 2867,	4,	1,	4,	263,	0,	0,	0, 0x84000000000801cULL, nullptr, OperandInfo121 },  // Inst #2867 = V6_vdmpyhsusat_acc
  { 2866,	3,	1,	4,	262,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo122 },  // Inst #2866 = V6_vdmpyhsusat
  { 2865,	4,	1,	4,	261,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo127 },  // Inst #2865 = V6_vdmpyhsuisat_acc
  { 2864,	3,	1,	4,	260,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo128 },  // Inst #2864 = V6_vdmpyhsuisat
  { 2863,	4,	1,	4,	263,	0,	0,	0, 0x84000000000801cULL, nullptr, OperandInfo121 },  // Inst #2863 = V6_vdmpyhsat_acc
  { 2862,	3,	1,	4,	262,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo122 },  // Inst #2862 = V6_vdmpyhsat
  { 2861,	4,	1,	4,	261,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo127 },  // Inst #2861 = V6_vdmpyhisat_acc
  { 2860,	3,	1,	4,	260,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo128 },  // Inst #2860 = V6_vdmpyhisat
  { 2859,	4,	1,	4,	261,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo125 },  // Inst #2859 = V6_vdmpyhb_dv_acc
  { 2858,	3,	1,	4,	260,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo126 },  // Inst #2858 = V6_vdmpyhb_dv
  { 2857,	4,	1,	4,	259,	0,	0,	0, 0x84000000000801cULL, nullptr, OperandInfo121 },  // Inst #2857 = V6_vdmpyhb_acc
  { 2856,	3,	1,	4,	258,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo122 },  // Inst #2856 = V6_vdmpyhb
  { 2855,	4,	1,	4,	261,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo125 },  // Inst #2855 = V6_vdmpybus_dv_acc
  { 2854,	3,	1,	4,	260,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo126 },  // Inst #2854 = V6_vdmpybus_dv
  { 2853,	4,	1,	4,	259,	0,	0,	0, 0x84000000000801cULL, nullptr, OperandInfo121 },  // Inst #2853 = V6_vdmpybus_acc
  { 2852,	3,	1,	4,	258,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo122 },  // Inst #2852 = V6_vdmpybus
  { 2851,	4,	1,	4,	257,	0,	0,	0, 0x84000000000801cULL, nullptr, OperandInfo129 },  // Inst #2851 = V6_vdmpy_sf_hf_acc
  { 2850,	3,	1,	4,	234,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo112 },  // Inst #2850 = V6_vdmpy_sf_hf
  { 2849,	3,	1,	4,	255,	0,	0,	0, 0x800000000008018ULL, nullptr, OperandInfo112 },  // Inst #2849 = V6_vdelta
  { 2848,	4,	1,	4,	256,	0,	0,	0, 0x800000000008019ULL, nullptr, OperandInfo282 },  // Inst #2848 = V6_vdealvdd
  { 2847,	2,	1,	4,	254,	0,	0,	0, 0x800000000008018ULL, nullptr, OperandInfo111 },  // Inst #2847 = V6_vdealh
  { 2846,	3,	1,	4,	255,	0,	0,	0, 0x800000000008018ULL, nullptr, OperandInfo112 },  // Inst #2846 = V6_vdealb4w
  { 2845,	2,	1,	4,	254,	0,	0,	0, 0x800000000008018ULL, nullptr, OperandInfo111 },  // Inst #2845 = V6_vdealb
  { 2844,	5,	2,	4,	253,	0,	0,	0, 0x80c000000008019ULL, nullptr, OperandInfo145 },  // Inst #2844 = V6_vdeal
  { 2843,	2,	1,	4,	251,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo111 },  // Inst #2843 = V6_vcvt_uh_hf
  { 2842,	3,	1,	4,	234,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo112 },  // Inst #2842 = V6_vcvt_ub_hf
  { 2841,	2,	1,	4,	252,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo140 },  // Inst #2841 = V6_vcvt_sf_hf
  { 2840,	2,	1,	4,	251,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo111 },  // Inst #2840 = V6_vcvt_hf_uh
  { 2839,	2,	1,	4,	252,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo140 },  // Inst #2839 = V6_vcvt_hf_ub
  { 2838,	3,	1,	4,	234,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo112 },  // Inst #2838 = V6_vcvt_hf_sf
  { 2837,	2,	1,	4,	251,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo111 },  // Inst #2837 = V6_vcvt_hf_h
  { 2836,	2,	1,	4,	252,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo140 },  // Inst #2836 = V6_vcvt_hf_b
  { 2835,	2,	1,	4,	251,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo111 },  // Inst #2835 = V6_vcvt_h_hf
  { 2834,	3,	1,	4,	234,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo112 },  // Inst #2834 = V6_vcvt_bf_sf
  { 2833,	3,	1,	4,	234,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo112 },  // Inst #2833 = V6_vcvt_b_hf
  { 2832,	2,	1,	4,	249,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo111 },  // Inst #2832 = V6_vconv_w_sf
  { 2831,	2,	1,	4,	249,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo111 },  // Inst #2831 = V6_vconv_sf_w
  { 2830,	2,	1,	4,	249,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo111 },  // Inst #2830 = V6_vconv_sf_qf32
  { 2829,	2,	1,	4,	249,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo104 },  // Inst #2829 = V6_vconv_hf_qf32
  { 2828,	2,	1,	4,	249,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo111 },  // Inst #2828 = V6_vconv_hf_qf16
  { 2827,	2,	1,	4,	249,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo111 },  // Inst #2827 = V6_vconv_hf_h
  { 2826,	2,	1,	4,	249,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo111 },  // Inst #2826 = V6_vconv_h_hf
  { 2825,	3,	1,	4,	250,	0,	0,	0, 0x90000000000801cULL, nullptr, OperandInfo116 },  // Inst #2825 = V6_vcombine_tmp
  { 2824,	3,	1,	4,	41,	0,	0,	0|(1ULL<<MCID::RegSequence), 0x800000000008011ULL, nullptr, OperandInfo116 },  // Inst #2824 = V6_vcombine
  { 2823,	3,	1,	4,	44,	0,	0,	0, 0x1800000000008410ULL, nullptr, OperandInfo281 },  // Inst #2823 = V6_vcmov
  { 2822,	2,	1,	4,	249,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo111 },  // Inst #2822 = V6_vcl0w
  { 2821,	2,	1,	4,	249,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo111 },  // Inst #2821 = V6_vcl0h
  { 2820,	4,	1,	4,	47,	0,	0,	0, 0x800000000008411ULL, nullptr, OperandInfo280 },  // Inst #2820 = V6_vccombine
  { 2819,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2819 = V6_vavgwrnd
  { 2818,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2818 = V6_vavgw
  { 2817,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2817 = V6_vavguwrnd
  { 2816,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2816 = V6_vavguw
  { 2815,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2815 = V6_vavguhrnd
  { 2814,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2814 = V6_vavguh
  { 2813,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2813 = V6_vavgubrnd
  { 2812,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2812 = V6_vavgub
  { 2811,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2811 = V6_vavghrnd
  { 2810,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2810 = V6_vavgh
  { 2809,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2809 = V6_vavgbrnd
  { 2808,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2808 = V6_vavgb
  { 2807,	2,	1,	4,	248,	0,	0,	0, 0x90000000000801cULL, nullptr, OperandInfo111 },  // Inst #2807 = V6_vassign_tmp
  { 2806,	2,	1,	4,	233,	0,	0,	0, 0x80000000000801eULL, nullptr, OperandInfo111 },  // Inst #2806 = V6_vassign_fp
  { 2805,	2,	1,	4,	63,	0,	0,	0, 0x1800000000008010ULL, nullptr, OperandInfo111 },  // Inst #2805 = V6_vassign
  { 2804,	3,	1,	4,	235,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo112 },  // Inst #2804 = V6_vasrwv
  { 2803,	4,	1,	4,	247,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo276 },  // Inst #2803 = V6_vasrwuhsat
  { 2802,	4,	1,	4,	247,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo276 },  // Inst #2802 = V6_vasrwuhrndsat
  { 2801,	4,	1,	4,	247,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo276 },  // Inst #2801 = V6_vasrwhsat
  { 2800,	4,	1,	4,	247,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo276 },  // Inst #2800 = V6_vasrwhrndsat
  { 2799,	4,	1,	4,	247,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo276 },  // Inst #2799 = V6_vasrwh
  { 2798,	4,	1,	4,	245,	0,	0,	0, 0x84000000000801aULL, nullptr, OperandInfo121 },  // Inst #2798 = V6_vasrw_acc
  { 2797,	3,	1,	4,	244,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo122 },  // Inst #2797 = V6_vasrw
  { 2796,	3,	1,	4,	235,	0,	0,	0, 0x480000000000801aULL, nullptr, OperandInfo279 },  // Inst #2796 = V6_vasrvwuhsat
  { 2795,	3,	1,	4,	235,	0,	0,	0, 0x480000000000801aULL, nullptr, OperandInfo279 },  // Inst #2795 = V6_vasrvwuhrndsat
  { 2794,	3,	1,	4,	235,	0,	0,	0, 0x480000000000801aULL, nullptr, OperandInfo279 },  // Inst #2794 = V6_vasrvuhubsat
  { 2793,	3,	1,	4,	235,	0,	0,	0, 0x480000000000801aULL, nullptr, OperandInfo279 },  // Inst #2793 = V6_vasrvuhubrndsat
  { 2792,	4,	1,	4,	247,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo276 },  // Inst #2792 = V6_vasruwuhsat
  { 2791,	4,	1,	4,	247,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo276 },  // Inst #2791 = V6_vasruwuhrndsat
  { 2790,	4,	1,	4,	247,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo276 },  // Inst #2790 = V6_vasruhubsat
  { 2789,	4,	1,	4,	247,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo276 },  // Inst #2789 = V6_vasruhubrndsat
  { 2788,	3,	1,	4,	235,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo112 },  // Inst #2788 = V6_vasrhv
  { 2787,	4,	1,	4,	247,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo276 },  // Inst #2787 = V6_vasrhubsat
  { 2786,	4,	1,	4,	247,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo276 },  // Inst #2786 = V6_vasrhubrndsat
  { 2785,	4,	1,	4,	247,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo276 },  // Inst #2785 = V6_vasrhbsat
  { 2784,	4,	1,	4,	247,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo276 },  // Inst #2784 = V6_vasrhbrndsat
  { 2783,	4,	1,	4,	245,	0,	0,	0, 0x84000000000801aULL, nullptr, OperandInfo121 },  // Inst #2783 = V6_vasrh_acc
  { 2782,	3,	1,	4,	244,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo122 },  // Inst #2782 = V6_vasrh
  { 2781,	4,	1,	4,	246,	0,	0,	0, 0x800000000008019ULL, nullptr, OperandInfo115 },  // Inst #2781 = V6_vasr_into
  { 2780,	3,	1,	4,	235,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo112 },  // Inst #2780 = V6_vaslwv
  { 2779,	4,	1,	4,	245,	0,	0,	0, 0x84000000000801aULL, nullptr, OperandInfo121 },  // Inst #2779 = V6_vaslw_acc
  { 2778,	3,	1,	4,	244,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo122 },  // Inst #2778 = V6_vaslw
  { 2777,	3,	1,	4,	235,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo112 },  // Inst #2777 = V6_vaslhv
  { 2776,	4,	1,	4,	245,	0,	0,	0, 0x84000000000801aULL, nullptr, OperandInfo121 },  // Inst #2776 = V6_vaslh_acc
  { 2775,	3,	1,	4,	244,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo122 },  // Inst #2775 = V6_vaslh
  { 2774,	4,	1,	4,	243,	0,	0,	0, 0x84000000000001eULL, nullptr, OperandInfo119 },  // Inst #2774 = V6_vandvrt_acc
  { 2773,	3,	1,	4,	242,	0,	0,	0, 0x80000000000801eULL, nullptr, OperandInfo120 },  // Inst #2773 = V6_vandvrt
  { 2772,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo278 },  // Inst #2772 = V6_vandvqv
  { 2771,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo278 },  // Inst #2771 = V6_vandvnqv
  { 2770,	4,	1,	4,	243,	0,	0,	0, 0x84000000000801eULL, nullptr, OperandInfo117 },  // Inst #2770 = V6_vandqrt_acc
  { 2769,	3,	1,	4,	242,	0,	0,	0, 0x80000000000801eULL, nullptr, OperandInfo118 },  // Inst #2769 = V6_vandqrt
  { 2768,	4,	1,	4,	243,	0,	0,	0, 0x84000000000801eULL, nullptr, OperandInfo117 },  // Inst #2768 = V6_vandnqrt_acc
  { 2767,	3,	1,	4,	242,	0,	0,	0, 0x80000000000801eULL, nullptr, OperandInfo118 },  // Inst #2767 = V6_vandnqrt
  { 2766,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2766 = V6_vand
  { 2765,	4,	1,	4,	241,	0,	0,	0, 0x800000000008018ULL, nullptr, OperandInfo277 },  // Inst #2765 = V6_valignbi
  { 2764,	4,	1,	4,	241,	0,	0,	0, 0x800000000008018ULL, nullptr, OperandInfo276 },  // Inst #2764 = V6_valignb
  { 2763,	3,	1,	4,	41,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo113 },  // Inst #2763 = V6_vaddwsat_dv
  { 2762,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2762 = V6_vaddwsat
  { 2761,	4,	1,	4,	237,	0,	0,	0, 0x3840000000008010ULL, nullptr, OperandInfo114 },  // Inst #2761 = V6_vaddwq
  { 2760,	4,	1,	4,	237,	0,	0,	0, 0x3840000000008010ULL, nullptr, OperandInfo114 },  // Inst #2760 = V6_vaddwnq
  { 2759,	3,	1,	4,	41,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo113 },  // Inst #2759 = V6_vaddw_dv
  { 2758,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2758 = V6_vaddw
  { 2757,	3,	1,	4,	41,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo113 },  // Inst #2757 = V6_vadduwsat_dv
  { 2756,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2756 = V6_vadduwsat
  { 2755,	4,	1,	4,	240,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo115 },  // Inst #2755 = V6_vadduhw_acc
  { 2754,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo116 },  // Inst #2754 = V6_vadduhw
  { 2753,	3,	1,	4,	41,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo113 },  // Inst #2753 = V6_vadduhsat_dv
  { 2752,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2752 = V6_vadduhsat
  { 2751,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2751 = V6_vaddububb_sat
  { 2750,	3,	1,	4,	41,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo113 },  // Inst #2750 = V6_vaddubsat_dv
  { 2749,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2749 = V6_vaddubsat
  { 2748,	4,	1,	4,	240,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo115 },  // Inst #2748 = V6_vaddubh_acc
  { 2747,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo116 },  // Inst #2747 = V6_vaddubh
  { 2746,	4,	1,	4,	240,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo115 },  // Inst #2746 = V6_vaddhw_acc
  { 2745,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo116 },  // Inst #2745 = V6_vaddhw
  { 2744,	3,	1,	4,	41,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo113 },  // Inst #2744 = V6_vaddhsat_dv
  { 2743,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2743 = V6_vaddhsat
  { 2742,	4,	1,	4,	237,	0,	0,	0, 0x3840000000008010ULL, nullptr, OperandInfo114 },  // Inst #2742 = V6_vaddhq
  { 2741,	4,	1,	4,	237,	0,	0,	0, 0x3840000000008010ULL, nullptr, OperandInfo114 },  // Inst #2741 = V6_vaddhnq
  { 2740,	3,	1,	4,	41,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo113 },  // Inst #2740 = V6_vaddh_dv
  { 2739,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2739 = V6_vaddh
  { 2738,	3,	1,	4,	235,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo112 },  // Inst #2738 = V6_vaddclbw
  { 2737,	3,	1,	4,	235,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo112 },  // Inst #2737 = V6_vaddclbh
  { 2736,	4,	1,	4,	237,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo275 },  // Inst #2736 = V6_vaddcarrysat
  { 2735,	4,	2,	4,	239,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo274 },  // Inst #2735 = V6_vaddcarryo
  { 2734,	5,	2,	4,	238,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo273 },  // Inst #2734 = V6_vaddcarry
  { 2733,	3,	1,	4,	41,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo113 },  // Inst #2733 = V6_vaddbsat_dv
  { 2732,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2732 = V6_vaddbsat
  { 2731,	4,	1,	4,	237,	0,	0,	0, 0x3840000000008010ULL, nullptr, OperandInfo114 },  // Inst #2731 = V6_vaddbq
  { 2730,	4,	1,	4,	237,	0,	0,	0, 0x3840000000008010ULL, nullptr, OperandInfo114 },  // Inst #2730 = V6_vaddbnq
  { 2729,	3,	1,	4,	41,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo113 },  // Inst #2729 = V6_vaddb_dv
  { 2728,	3,	1,	4,	37,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo112 },  // Inst #2728 = V6_vaddb
  { 2727,	3,	1,	4,	234,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo112 },  // Inst #2727 = V6_vadd_sf_sf
  { 2726,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo116 },  // Inst #2726 = V6_vadd_sf_hf
  { 2725,	3,	1,	4,	236,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo116 },  // Inst #2725 = V6_vadd_sf_bf
  { 2724,	3,	1,	4,	235,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo112 },  // Inst #2724 = V6_vadd_sf
  { 2723,	3,	1,	4,	235,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo112 },  // Inst #2723 = V6_vadd_qf32_mix
  { 2722,	3,	1,	4,	235,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo112 },  // Inst #2722 = V6_vadd_qf32
  { 2721,	3,	1,	4,	235,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo112 },  // Inst #2721 = V6_vadd_qf16_mix
  { 2720,	3,	1,	4,	235,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo112 },  // Inst #2720 = V6_vadd_qf16
  { 2719,	3,	1,	4,	234,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo112 },  // Inst #2719 = V6_vadd_hf_hf
  { 2718,	3,	1,	4,	235,	0,	0,	0, 0x80000000000801aULL, nullptr, OperandInfo112 },  // Inst #2718 = V6_vadd_hf
  { 2717,	2,	1,	4,	63,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo111 },  // Inst #2717 = V6_vabsw_sat
  { 2716,	2,	1,	4,	63,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo111 },  // Inst #2716 = V6_vabsw
  { 2715,	2,	1,	4,	63,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo111 },  // Inst #2715 = V6_vabsh_sat
  { 2714,	2,	1,	4,	63,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo111 },  // Inst #2714 = V6_vabsh
  { 2713,	3,	1,	4,	234,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo112 },  // Inst #2713 = V6_vabsdiffw
  { 2712,	3,	1,	4,	234,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo112 },  // Inst #2712 = V6_vabsdiffuh
  { 2711,	3,	1,	4,	234,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo112 },  // Inst #2711 = V6_vabsdiffub
  { 2710,	3,	1,	4,	234,	0,	0,	0, 0x80000000000801cULL, nullptr, OperandInfo112 },  // Inst #2710 = V6_vabsdiffh
  { 2709,	2,	1,	4,	63,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo111 },  // Inst #2709 = V6_vabsb_sat
  { 2708,	2,	1,	4,	63,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo111 },  // Inst #2708 = V6_vabsb
  { 2707,	2,	1,	4,	233,	0,	0,	0, 0x80000000000801eULL, nullptr, OperandInfo111 },  // Inst #2707 = V6_vabs_sf
  { 2706,	2,	1,	4,	233,	0,	0,	0, 0x80000000000801eULL, nullptr, OperandInfo111 },  // Inst #2706 = V6_vabs_hf
  { 2705,	3,	1,	4,	232,	0,	0,	0|(1ULL<<MCID::MayStore), 0xc002e000000000dULL, nullptr, OperandInfo272 },  // Inst #2705 = V6_vS32b_srls_ppu
  { 2704,	3,	1,	4,	232,	0,	0,	0|(1ULL<<MCID::MayStore), 0xc002e000000000dULL, nullptr, OperandInfo152 },  // Inst #2704 = V6_vS32b_srls_pi
  { 2703,	2,	0,	4,	231,	0,	0,	0|(1ULL<<MCID::MayStore), 0xc002b000000000dULL, nullptr, OperandInfo46 },  // Inst #2703 = V6_vS32b_srls_ai
  { 2702,	5,	1,	4,	229,	0,	0,	0|(1ULL<<MCID::MayStore), 0x18002e0000000014ULL, nullptr, OperandInfo271 },  // Inst #2702 = V6_vS32b_qpred_ppu
  { 2701,	5,	1,	4,	229,	0,	0,	0|(1ULL<<MCID::MayStore), 0x18002e0000000014ULL, nullptr, OperandInfo270 },  // Inst #2701 = V6_vS32b_qpred_pi
  { 2700,	4,	0,	4,	228,	0,	0,	0|(1ULL<<MCID::MayStore), 0x18002b0000000014ULL, nullptr, OperandInfo269 },  // Inst #2700 = V6_vS32b_qpred_ai
  { 2699,	5,	1,	4,	227,	0,	0,	0|(1ULL<<MCID::MayStore), 0x18002e0000080414ULL, nullptr, OperandInfo266 },  // Inst #2699 = V6_vS32b_pred_ppu
  { 2698,	5,	1,	4,	227,	0,	0,	0|(1ULL<<MCID::MayStore), 0x18002e0000080414ULL, nullptr, OperandInfo265 },  // Inst #2698 = V6_vS32b_pred_pi
  { 2697,	4,	0,	4,	226,	0,	0,	0|(1ULL<<MCID::MayStore), 0x18002b0000080414ULL, nullptr, OperandInfo264 },  // Inst #2697 = V6_vS32b_pred_ai
  { 2696,	4,	1,	4,	230,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x18002e0000080014ULL, nullptr, OperandInfo268 },  // Inst #2696 = V6_vS32b_ppu
  { 2695,	4,	1,	4,	230,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x18002e0000080014ULL, nullptr, OperandInfo267 },  // Inst #2695 = V6_vS32b_pi
  { 2694,	5,	1,	4,	229,	0,	0,	0|(1ULL<<MCID::MayStore), 0x18002e0000000014ULL, nullptr, OperandInfo271 },  // Inst #2694 = V6_vS32b_nt_qpred_ppu
  { 2693,	5,	1,	4,	229,	0,	0,	0|(1ULL<<MCID::MayStore), 0x18002e0000000014ULL, nullptr, OperandInfo270 },  // Inst #2693 = V6_vS32b_nt_qpred_pi
  { 2692,	4,	0,	4,	228,	0,	0,	0|(1ULL<<MCID::MayStore), 0x18002b0000000014ULL, nullptr, OperandInfo269 },  // Inst #2692 = V6_vS32b_nt_qpred_ai
  { 2691,	5,	1,	4,	227,	0,	0,	0|(1ULL<<MCID::MayStore), 0x18002e0000080414ULL, nullptr, OperandInfo266 },  // Inst #2691 = V6_vS32b_nt_pred_ppu
  { 2690,	5,	1,	4,	227,	0,	0,	0|(1ULL<<MCID::MayStore), 0x18002e0000080414ULL, nullptr, OperandInfo265 },  // Inst #2690 = V6_vS32b_nt_pred_pi
  { 2689,	4,	0,	4,	226,	0,	0,	0|(1ULL<<MCID::MayStore), 0x18002b0000080414ULL, nullptr, OperandInfo264 },  // Inst #2689 = V6_vS32b_nt_pred_ai
  { 2688,	4,	1,	4,	230,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x18002e0000080014ULL, nullptr, OperandInfo268 },  // Inst #2688 = V6_vS32b_nt_ppu
  { 2687,	4,	1,	4,	230,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x18002e0000080014ULL, nullptr, OperandInfo267 },  // Inst #2687 = V6_vS32b_nt_pi
  { 2686,	5,	1,	4,	229,	0,	0,	0|(1ULL<<MCID::MayStore), 0x18002e0000000014ULL, nullptr, OperandInfo271 },  // Inst #2686 = V6_vS32b_nt_nqpred_ppu
  { 2685,	5,	1,	4,	229,	0,	0,	0|(1ULL<<MCID::MayStore), 0x18002e0000000014ULL, nullptr, OperandInfo270 },  // Inst #2685 = V6_vS32b_nt_nqpred_pi
  { 2684,	4,	0,	4,	228,	0,	0,	0|(1ULL<<MCID::MayStore), 0x18002b0000000014ULL, nullptr, OperandInfo269 },  // Inst #2684 = V6_vS32b_nt_nqpred_ai
  { 2683,	5,	1,	4,	227,	0,	0,	0|(1ULL<<MCID::MayStore), 0x18002e0000080c14ULL, nullptr, OperandInfo266 },  // Inst #2683 = V6_vS32b_nt_npred_ppu
  { 2682,	5,	1,	4,	227,	0,	0,	0|(1ULL<<MCID::MayStore), 0x18002e0000080c14ULL, nullptr, OperandInfo265 },  // Inst #2682 = V6_vS32b_nt_npred_pi
  { 2681,	4,	0,	4,	226,	0,	0,	0|(1ULL<<MCID::MayStore), 0x18002b0000080c14ULL, nullptr, OperandInfo264 },  // Inst #2681 = V6_vS32b_nt_npred_ai
  { 2680,	5,	1,	4,	224,	0,	0,	0|(1ULL<<MCID::MayStore), 0xc002e0000144413ULL, nullptr, OperandInfo266 },  // Inst #2680 = V6_vS32b_nt_new_pred_ppu
  { 2679,	5,	1,	4,	224,	0,	0,	0|(1ULL<<MCID::MayStore), 0xc002e0000144413ULL, nullptr, OperandInfo265 },  // Inst #2679 = V6_vS32b_nt_new_pred_pi
  { 2678,	4,	0,	4,	223,	0,	0,	0|(1ULL<<MCID::MayStore), 0xc002b0000134413ULL, nullptr, OperandInfo264 },  // Inst #2678 = V6_vS32b_nt_new_pred_ai
  { 2677,	4,	1,	4,	225,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0xc002e0000134013ULL, nullptr, OperandInfo268 },  // Inst #2677 = V6_vS32b_nt_new_ppu
  { 2676,	4,	1,	4,	225,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0xc002e0000134013ULL, nullptr, OperandInfo267 },  // Inst #2676 = V6_vS32b_nt_new_pi
  { 2675,	5,	1,	4,	224,	0,	0,	0|(1ULL<<MCID::MayStore), 0xc002e0000144c13ULL, nullptr, OperandInfo266 },  // Inst #2675 = V6_vS32b_nt_new_npred_ppu
  { 2674,	5,	1,	4,	224,	0,	0,	0|(1ULL<<MCID::MayStore), 0xc002e0000144c13ULL, nullptr, OperandInfo265 },  // Inst #2674 = V6_vS32b_nt_new_npred_pi
  { 2673,	4,	0,	4,	223,	0,	0,	0|(1ULL<<MCID::MayStore), 0xc002b0000134c13ULL, nullptr, OperandInfo264 },  // Inst #2673 = V6_vS32b_nt_new_npred_ai
  { 2672,	3,	0,	4,	222,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0xc002b0000124013ULL, nullptr, OperandInfo90 },  // Inst #2672 = V6_vS32b_nt_new_ai
  { 2671,	3,	0,	4,	46,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x18002b0000080014ULL, nullptr, OperandInfo90 },  // Inst #2671 = V6_vS32b_nt_ai
  { 2670,	5,	1,	4,	229,	0,	0,	0|(1ULL<<MCID::MayStore), 0x18002e0000000014ULL, nullptr, OperandInfo271 },  // Inst #2670 = V6_vS32b_nqpred_ppu
  { 2669,	5,	1,	4,	229,	0,	0,	0|(1ULL<<MCID::MayStore), 0x18002e0000000014ULL, nullptr, OperandInfo270 },  // Inst #2669 = V6_vS32b_nqpred_pi
  { 2668,	4,	0,	4,	228,	0,	0,	0|(1ULL<<MCID::MayStore), 0x18002b0000000014ULL, nullptr, OperandInfo269 },  // Inst #2668 = V6_vS32b_nqpred_ai
  { 2667,	5,	1,	4,	227,	0,	0,	0|(1ULL<<MCID::MayStore), 0x18002e0000080c14ULL, nullptr, OperandInfo266 },  // Inst #2667 = V6_vS32b_npred_ppu
  { 2666,	5,	1,	4,	227,	0,	0,	0|(1ULL<<MCID::MayStore), 0x18002e0000080c14ULL, nullptr, OperandInfo265 },  // Inst #2666 = V6_vS32b_npred_pi
  { 2665,	4,	0,	4,	226,	0,	0,	0|(1ULL<<MCID::MayStore), 0x18002b0000080c14ULL, nullptr, OperandInfo264 },  // Inst #2665 = V6_vS32b_npred_ai
  { 2664,	5,	1,	4,	224,	0,	0,	0|(1ULL<<MCID::MayStore), 0xc002e0000144413ULL, nullptr, OperandInfo266 },  // Inst #2664 = V6_vS32b_new_pred_ppu
  { 2663,	5,	1,	4,	224,	0,	0,	0|(1ULL<<MCID::MayStore), 0xc002e0000144413ULL, nullptr, OperandInfo265 },  // Inst #2663 = V6_vS32b_new_pred_pi
  { 2662,	4,	0,	4,	223,	0,	0,	0|(1ULL<<MCID::MayStore), 0xc002b0000134413ULL, nullptr, OperandInfo264 },  // Inst #2662 = V6_vS32b_new_pred_ai
  { 2661,	4,	1,	4,	225,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0xc002e0000134013ULL, nullptr, OperandInfo268 },  // Inst #2661 = V6_vS32b_new_ppu
  { 2660,	4,	1,	4,	225,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0xc002e0000134013ULL, nullptr, OperandInfo267 },  // Inst #2660 = V6_vS32b_new_pi
  { 2659,	5,	1,	4,	224,	0,	0,	0|(1ULL<<MCID::MayStore), 0xc002e0000144c13ULL, nullptr, OperandInfo266 },  // Inst #2659 = V6_vS32b_new_npred_ppu
  { 2658,	5,	1,	4,	224,	0,	0,	0|(1ULL<<MCID::MayStore), 0xc002e0000144c13ULL, nullptr, OperandInfo265 },  // Inst #2658 = V6_vS32b_new_npred_pi
  { 2657,	4,	0,	4,	223,	0,	0,	0|(1ULL<<MCID::MayStore), 0xc002b0000134c13ULL, nullptr, OperandInfo264 },  // Inst #2657 = V6_vS32b_new_npred_ai
  { 2656,	3,	0,	4,	222,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0xc002b0000124013ULL, nullptr, OperandInfo90 },  // Inst #2656 = V6_vS32b_new_ai
  { 2655,	3,	0,	4,	46,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x18002b0000080014ULL, nullptr, OperandInfo90 },  // Inst #2655 = V6_vS32b_ai
  { 2654,	5,	1,	4,	220,	0,	0,	0|(1ULL<<MCID::MayStore), 0x8002e0000000415ULL, nullptr, OperandInfo266 },  // Inst #2654 = V6_vS32Ub_pred_ppu
  { 2653,	5,	1,	4,	220,	0,	0,	0|(1ULL<<MCID::MayStore), 0x8002e0000000415ULL, nullptr, OperandInfo265 },  // Inst #2653 = V6_vS32Ub_pred_pi
  { 2652,	4,	0,	4,	219,	0,	0,	0|(1ULL<<MCID::MayStore), 0x8002b0000000415ULL, nullptr, OperandInfo264 },  // Inst #2652 = V6_vS32Ub_pred_ai
  { 2651,	4,	1,	4,	221,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x8002e0000000015ULL, nullptr, OperandInfo268 },  // Inst #2651 = V6_vS32Ub_ppu
  { 2650,	4,	1,	4,	221,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x8002e0000000015ULL, nullptr, OperandInfo267 },  // Inst #2650 = V6_vS32Ub_pi
  { 2649,	5,	1,	4,	220,	0,	0,	0|(1ULL<<MCID::MayStore), 0x8002e0000000c15ULL, nullptr, OperandInfo266 },  // Inst #2649 = V6_vS32Ub_npred_ppu
  { 2648,	5,	1,	4,	220,	0,	0,	0|(1ULL<<MCID::MayStore), 0x8002e0000000c15ULL, nullptr, OperandInfo265 },  // Inst #2648 = V6_vS32Ub_npred_pi
  { 2647,	4,	0,	4,	219,	0,	0,	0|(1ULL<<MCID::MayStore), 0x8002b0000000c15ULL, nullptr, OperandInfo264 },  // Inst #2647 = V6_vS32Ub_npred_ai
  { 2646,	3,	0,	4,	218,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x8002b0000000015ULL, nullptr, OperandInfo90 },  // Inst #2646 = V6_vS32Ub_ai
  { 2645,	5,	2,	4,	216,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x9002e8000408416ULL, nullptr, OperandInfo263 },  // Inst #2645 = V6_vL32b_tmp_pred_ppu
  { 2644,	5,	2,	4,	216,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x9002e8000408416ULL, nullptr, OperandInfo262 },  // Inst #2644 = V6_vL32b_tmp_pred_pi
  { 2643,	4,	1,	4,	215,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x9002b8000408416ULL, nullptr, OperandInfo261 },  // Inst #2643 = V6_vL32b_tmp_pred_ai
  { 2642,	4,	2,	4,	217,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x9002e8000408016ULL, nullptr, OperandInfo260 },  // Inst #2642 = V6_vL32b_tmp_ppu
  { 2641,	4,	2,	4,	217,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x9002e8000408016ULL, nullptr, OperandInfo259 },  // Inst #2641 = V6_vL32b_tmp_pi
  { 2640,	5,	2,	4,	216,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x9002e8000408c16ULL, nullptr, OperandInfo263 },  // Inst #2640 = V6_vL32b_tmp_npred_ppu
  { 2639,	5,	2,	4,	216,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x9002e8000408c16ULL, nullptr, OperandInfo262 },  // Inst #2639 = V6_vL32b_tmp_npred_pi
  { 2638,	4,	1,	4,	215,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x9002b8000408c16ULL, nullptr, OperandInfo261 },  // Inst #2638 = V6_vL32b_tmp_npred_ai
  { 2637,	3,	1,	4,	214,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x9002b8000408016ULL, nullptr, OperandInfo84 },  // Inst #2637 = V6_vL32b_tmp_ai
  { 2636,	5,	2,	4,	212,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x18002e8000408412ULL, nullptr, OperandInfo263 },  // Inst #2636 = V6_vL32b_pred_ppu
  { 2635,	5,	2,	4,	212,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x18002e8000408412ULL, nullptr, OperandInfo262 },  // Inst #2635 = V6_vL32b_pred_pi
  { 2634,	4,	1,	4,	211,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x18002b8000408412ULL, nullptr, OperandInfo261 },  // Inst #2634 = V6_vL32b_pred_ai
  { 2633,	4,	2,	4,	213,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x18002e8000608012ULL, nullptr, OperandInfo260 },  // Inst #2633 = V6_vL32b_ppu
  { 2632,	4,	2,	4,	213,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x18002e8000608012ULL, nullptr, OperandInfo259 },  // Inst #2632 = V6_vL32b_pi
  { 2631,	5,	2,	4,	216,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x9002e8000408416ULL, nullptr, OperandInfo263 },  // Inst #2631 = V6_vL32b_nt_tmp_pred_ppu
  { 2630,	5,	2,	4,	216,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x9002e8000408416ULL, nullptr, OperandInfo262 },  // Inst #2630 = V6_vL32b_nt_tmp_pred_pi
  { 2629,	4,	1,	4,	215,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x9002b8000408416ULL, nullptr, OperandInfo261 },  // Inst #2629 = V6_vL32b_nt_tmp_pred_ai
  { 2628,	4,	2,	4,	217,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x9002e8000408016ULL, nullptr, OperandInfo260 },  // Inst #2628 = V6_vL32b_nt_tmp_ppu
  { 2627,	4,	2,	4,	217,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x9002e8000408016ULL, nullptr, OperandInfo259 },  // Inst #2627 = V6_vL32b_nt_tmp_pi
  { 2626,	5,	2,	4,	216,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x9002e8000408c16ULL, nullptr, OperandInfo263 },  // Inst #2626 = V6_vL32b_nt_tmp_npred_ppu
  { 2625,	5,	2,	4,	216,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x9002e8000408c16ULL, nullptr, OperandInfo262 },  // Inst #2625 = V6_vL32b_nt_tmp_npred_pi
  { 2624,	4,	1,	4,	215,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x9002b8000408c16ULL, nullptr, OperandInfo261 },  // Inst #2624 = V6_vL32b_nt_tmp_npred_ai
  { 2623,	3,	1,	4,	214,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x9002b8000408016ULL, nullptr, OperandInfo84 },  // Inst #2623 = V6_vL32b_nt_tmp_ai
  { 2622,	5,	2,	4,	212,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x18002e8000408412ULL, nullptr, OperandInfo263 },  // Inst #2622 = V6_vL32b_nt_pred_ppu
  { 2621,	5,	2,	4,	212,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x18002e8000408412ULL, nullptr, OperandInfo262 },  // Inst #2621 = V6_vL32b_nt_pred_pi
  { 2620,	4,	1,	4,	211,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x18002b8000408412ULL, nullptr, OperandInfo261 },  // Inst #2620 = V6_vL32b_nt_pred_ai
  { 2619,	4,	2,	4,	213,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x18002e8000608012ULL, nullptr, OperandInfo260 },  // Inst #2619 = V6_vL32b_nt_ppu
  { 2618,	4,	2,	4,	213,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x18002e8000608012ULL, nullptr, OperandInfo259 },  // Inst #2618 = V6_vL32b_nt_pi
  { 2617,	5,	2,	4,	212,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x18002e8000408c12ULL, nullptr, OperandInfo263 },  // Inst #2617 = V6_vL32b_nt_npred_ppu
  { 2616,	5,	2,	4,	212,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x18002e8000408c12ULL, nullptr, OperandInfo262 },  // Inst #2616 = V6_vL32b_nt_npred_pi
  { 2615,	4,	1,	4,	211,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x18002b8000408c12ULL, nullptr, OperandInfo261 },  // Inst #2615 = V6_vL32b_nt_npred_ai
  { 2614,	5,	2,	4,	212,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1c002e8000408412ULL, nullptr, OperandInfo263 },  // Inst #2614 = V6_vL32b_nt_cur_pred_ppu
  { 2613,	5,	2,	4,	212,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1c002e8000408412ULL, nullptr, OperandInfo262 },  // Inst #2613 = V6_vL32b_nt_cur_pred_pi
  { 2612,	4,	1,	4,	211,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1c002b8000408412ULL, nullptr, OperandInfo261 },  // Inst #2612 = V6_vL32b_nt_cur_pred_ai
  { 2611,	4,	2,	4,	213,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x1c002e8000408012ULL, nullptr, OperandInfo260 },  // Inst #2611 = V6_vL32b_nt_cur_ppu
  { 2610,	4,	2,	4,	213,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x1c002e8000408012ULL, nullptr, OperandInfo259 },  // Inst #2610 = V6_vL32b_nt_cur_pi
  { 2609,	5,	2,	4,	212,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1c002e8000408c12ULL, nullptr, OperandInfo263 },  // Inst #2609 = V6_vL32b_nt_cur_npred_ppu
  { 2608,	5,	2,	4,	212,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1c002e8000408c12ULL, nullptr, OperandInfo262 },  // Inst #2608 = V6_vL32b_nt_cur_npred_pi
  { 2607,	4,	1,	4,	211,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1c002b8000408c12ULL, nullptr, OperandInfo261 },  // Inst #2607 = V6_vL32b_nt_cur_npred_ai
  { 2606,	3,	1,	4,	42,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x1c002b8000408012ULL, nullptr, OperandInfo84 },  // Inst #2606 = V6_vL32b_nt_cur_ai
  { 2605,	3,	1,	4,	42,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x18002b8000608012ULL, nullptr, OperandInfo84 },  // Inst #2605 = V6_vL32b_nt_ai
  { 2604,	5,	2,	4,	212,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x18002e8000408c12ULL, nullptr, OperandInfo263 },  // Inst #2604 = V6_vL32b_npred_ppu
  { 2603,	5,	2,	4,	212,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x18002e8000408c12ULL, nullptr, OperandInfo262 },  // Inst #2603 = V6_vL32b_npred_pi
  { 2602,	4,	1,	4,	211,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x18002b8000408c12ULL, nullptr, OperandInfo261 },  // Inst #2602 = V6_vL32b_npred_ai
  { 2601,	5,	2,	4,	212,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1c002e8000408412ULL, nullptr, OperandInfo263 },  // Inst #2601 = V6_vL32b_cur_pred_ppu
  { 2600,	5,	2,	4,	212,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1c002e8000408412ULL, nullptr, OperandInfo262 },  // Inst #2600 = V6_vL32b_cur_pred_pi
  { 2599,	4,	1,	4,	211,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1c002b8000408412ULL, nullptr, OperandInfo261 },  // Inst #2599 = V6_vL32b_cur_pred_ai
  { 2598,	4,	2,	4,	213,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x1c002e8000408012ULL, nullptr, OperandInfo260 },  // Inst #2598 = V6_vL32b_cur_ppu
  { 2597,	4,	2,	4,	213,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x1c002e8000408012ULL, nullptr, OperandInfo259 },  // Inst #2597 = V6_vL32b_cur_pi
  { 2596,	5,	2,	4,	212,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1c002e8000408c12ULL, nullptr, OperandInfo263 },  // Inst #2596 = V6_vL32b_cur_npred_ppu
  { 2595,	5,	2,	4,	212,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1c002e8000408c12ULL, nullptr, OperandInfo262 },  // Inst #2595 = V6_vL32b_cur_npred_pi
  { 2594,	4,	1,	4,	211,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1c002b8000408c12ULL, nullptr, OperandInfo261 },  // Inst #2594 = V6_vL32b_cur_npred_ai
  { 2593,	3,	1,	4,	42,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x1c002b8000408012ULL, nullptr, OperandInfo84 },  // Inst #2593 = V6_vL32b_cur_ai
  { 2592,	3,	1,	4,	42,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x18002b8000608012ULL, nullptr, OperandInfo84 },  // Inst #2592 = V6_vL32b_ai
  { 2591,	4,	2,	4,	210,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x8002e8000408017ULL, nullptr, OperandInfo260 },  // Inst #2591 = V6_vL32Ub_ppu
  { 2590,	4,	2,	4,	210,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x8002e8000408017ULL, nullptr, OperandInfo259 },  // Inst #2590 = V6_vL32Ub_pi
  { 2589,	3,	1,	4,	209,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x8002b8000408017ULL, nullptr, OperandInfo84 },  // Inst #2589 = V6_vL32Ub_ai
  { 2588,	5,	1,	4,	208,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo110 },  // Inst #2588 = V6_v6mpyvubs10_vxx
  { 2587,	4,	1,	4,	207,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo109 },  // Inst #2587 = V6_v6mpyvubs10
  { 2586,	5,	1,	4,	208,	0,	0,	0, 0x84000000000801dULL, nullptr, OperandInfo110 },  // Inst #2586 = V6_v6mpyhubs10_vxx
  { 2585,	4,	1,	4,	207,	0,	0,	0, 0x80000000000801dULL, nullptr, OperandInfo109 },  // Inst #2585 = V6_v6mpyhubs10
  { 2584,	3,	1,	4,	41,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo256 },  // Inst #2584 = V6_shuffeqw
  { 2583,	3,	1,	4,	41,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo256 },  // Inst #2583 = V6_shuffeqh
  { 2582,	3,	1,	4,	41,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo256 },  // Inst #2582 = V6_pred_xor
  { 2581,	2,	1,	4,	206,	0,	0,	0, 0x800000000008018ULL, nullptr, OperandInfo258 },  // Inst #2581 = V6_pred_scalar2v2
  { 2580,	2,	1,	4,	206,	0,	0,	0, 0x800000000008018ULL, nullptr, OperandInfo258 },  // Inst #2580 = V6_pred_scalar2
  { 2579,	3,	1,	4,	41,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo256 },  // Inst #2579 = V6_pred_or_n
  { 2578,	3,	1,	4,	41,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo256 },  // Inst #2578 = V6_pred_or
  { 2577,	2,	1,	4,	63,	0,	0,	0, 0x3800000000008010ULL, nullptr, OperandInfo257 },  // Inst #2577 = V6_pred_not
  { 2576,	3,	1,	4,	41,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo256 },  // Inst #2576 = V6_pred_and_n
  { 2575,	3,	1,	4,	41,	0,	0,	0, 0x800000000008011ULL, nullptr, OperandInfo256 },  // Inst #2575 = V6_pred_and
  { 2574,	2,	1,	4,	45,	0,	0,	0, 0x80000000000801eULL, nullptr, OperandInfo88 },  // Inst #2574 = V6_lvsplatw
  { 2573,	2,	1,	4,	45,	0,	0,	0, 0x80000000000801eULL, nullptr, OperandInfo88 },  // Inst #2573 = V6_lvsplath
  { 2572,	2,	1,	4,	45,	0,	0,	0, 0x80000000000801eULL, nullptr, OperandInfo88 },  // Inst #2572 = V6_lvsplatb
  { 2571,	3,	1,	4,	205,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x38000000000080a4ULL, nullptr, OperandInfo103 },  // Inst #2571 = V6_extractw
  { 2570,	2,	1,	4,	6,	0,	0,	0, 0xc2800000ULL, nullptr, OperandInfo51 },  // Inst #2570 = TFRI64_V4
  { 2569,	3,	1,	4,	6,	0,	0,	0, 0xc2800000ULL, nullptr, OperandInfo148 },  // Inst #2569 = TFRI64_V2_ext
  { 2568,	2,	0,	4,	204,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1b000000002aULL, nullptr, OperandInfo188 },  // Inst #2568 = SS2_storewi1
  { 2567,	2,	0,	4,	204,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1b000000002aULL, nullptr, OperandInfo188 },  // Inst #2567 = SS2_storewi0
  { 2566,	2,	0,	4,	163,	1,	0,	0|(1ULL<<MCID::MayStore), 0x1b000000002aULL, ImplicitList10, OperandInfo255 },  // Inst #2566 = SS2_storew_sp
  { 2565,	3,	0,	4,	51,	0,	0,	0|(1ULL<<MCID::MayStore), 0x13000000002aULL, nullptr, OperandInfo253 },  // Inst #2565 = SS2_storeh_io
  { 2564,	2,	0,	4,	163,	1,	0,	0|(1ULL<<MCID::MayStore), 0x23000000002aULL, ImplicitList10, OperandInfo254 },  // Inst #2564 = SS2_stored_sp
  { 2563,	2,	0,	4,	204,	0,	0,	0|(1ULL<<MCID::MayStore), 0xb000000002aULL, nullptr, OperandInfo188 },  // Inst #2563 = SS2_storebi1
  { 2562,	2,	0,	4,	204,	0,	0,	0|(1ULL<<MCID::MayStore), 0xb000000002aULL, nullptr, OperandInfo188 },  // Inst #2562 = SS2_storebi0
  { 2561,	1,	0,	4,	203,	5,	2,	0|(1ULL<<MCID::MayStore), 0x23000000002aULL, ImplicitList46, OperandInfo2 },  // Inst #2561 = SS2_allocframe
  { 2560,	3,	0,	4,	51,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1b000000002aULL, nullptr, OperandInfo253 },  // Inst #2560 = SS1_storew_io
  { 2559,	3,	0,	4,	51,	0,	0,	0|(1ULL<<MCID::MayStore), 0xb000000002aULL, nullptr, OperandInfo253 },  // Inst #2559 = SS1_storeb_io
  { 2558,	0,	0,	4,	202,	3,	4,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Terminator), 0x20900000142aULL, ImplicitList45, nullptr },  // Inst #2558 = SL2_return_tnew
  { 2557,	0,	0,	4,	202,	3,	4,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Terminator), 0x20900000042aULL, ImplicitList45, nullptr },  // Inst #2557 = SL2_return_t
  { 2556,	0,	0,	4,	202,	3,	4,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Terminator), 0x209000001c2aULL, ImplicitList45, nullptr },  // Inst #2556 = SL2_return_fnew
  { 2555,	0,	0,	4,	202,	3,	4,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Terminator), 0x209000000c2aULL, ImplicitList45, nullptr },  // Inst #2555 = SL2_return_f
  { 2554,	0,	0,	4,	202,	2,	4,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Terminator), 0x20900000002aULL, ImplicitList44, nullptr },  // Inst #2554 = SL2_return
  { 2553,	3,	1,	4,	19,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x13000000802aULL, nullptr, OperandInfo186 },  // Inst #2553 = SL2_loadruh_io
  { 2552,	2,	1,	4,	146,	1,	0,	0|(1ULL<<MCID::MayLoad), 0x1b000000802aULL, ImplicitList10, OperandInfo188 },  // Inst #2552 = SL2_loadri_sp
  { 2551,	3,	1,	4,	19,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x13000000802aULL, nullptr, OperandInfo186 },  // Inst #2551 = SL2_loadrh_io
  { 2550,	2,	1,	4,	146,	1,	0,	0|(1ULL<<MCID::MayLoad), 0x23000000802aULL, ImplicitList10, OperandInfo251 },  // Inst #2550 = SL2_loadrd_sp
  { 2549,	3,	1,	4,	19,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xb000000802aULL, nullptr, OperandInfo186 },  // Inst #2549 = SL2_loadrb_io
  { 2548,	0,	0,	4,	201,	2,	1,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Terminator), 0x100000142aULL, ImplicitList43, nullptr },  // Inst #2548 = SL2_jumpr31_tnew
  { 2547,	0,	0,	4,	201,	2,	1,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Terminator), 0x100000042aULL, ImplicitList43, nullptr },  // Inst #2547 = SL2_jumpr31_t
  { 2546,	0,	0,	4,	201,	2,	1,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Terminator), 0x1000001c2aULL, ImplicitList43, nullptr },  // Inst #2546 = SL2_jumpr31_fnew
  { 2545,	0,	0,	4,	201,	2,	1,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Terminator), 0x1000000c2aULL, ImplicitList43, nullptr },  // Inst #2545 = SL2_jumpr31_f
  { 2544,	0,	0,	4,	201,	1,	1,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Terminator), 0x100000002aULL, ImplicitList42, nullptr },  // Inst #2544 = SL2_jumpr31
  { 2543,	0,	0,	4,	200,	2,	3,	0|(1ULL<<MCID::MayLoad), 0x20000000002aULL, ImplicitList41, nullptr },  // Inst #2543 = SL2_deallocframe
  { 2542,	3,	1,	4,	19,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xb000000802aULL, nullptr, OperandInfo186 },  // Inst #2542 = SL1_loadrub_io
  { 2541,	3,	1,	4,	19,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1b000000802aULL, nullptr, OperandInfo186 },  // Inst #2541 = SL1_loadri_io
  { 2540,	1,	0,	4,	35,	2,	3,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0xb10800023ULL, ImplicitList40, OperandInfo2 },  // Inst #2540 = SAVE_REGISTERS_CALL_V4_PIC
  { 2539,	1,	0,	4,	35,	2,	3,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0xb11800023ULL, ImplicitList40, OperandInfo2 },  // Inst #2539 = SAVE_REGISTERS_CALL_V4_EXT_PIC
  { 2538,	1,	0,	4,	35,	2,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0xb11800023ULL, ImplicitList37, OperandInfo2 },  // Inst #2538 = SAVE_REGISTERS_CALL_V4_EXT
  { 2537,	1,	0,	4,	35,	2,	4,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0xb10800023ULL, ImplicitList39, OperandInfo2 },  // Inst #2537 = SAVE_REGISTERS_CALL_V4STK_PIC
  { 2536,	1,	0,	4,	35,	2,	4,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0xb11800023ULL, ImplicitList39, OperandInfo2 },  // Inst #2536 = SAVE_REGISTERS_CALL_V4STK_EXT_PIC
  { 2535,	1,	0,	4,	35,	2,	1,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0xb11800023ULL, ImplicitList38, OperandInfo2 },  // Inst #2535 = SAVE_REGISTERS_CALL_V4STK_EXT
  { 2534,	1,	0,	4,	35,	2,	1,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0xb10800023ULL, ImplicitList38, OperandInfo2 },  // Inst #2534 = SAVE_REGISTERS_CALL_V4STK
  { 2533,	1,	0,	4,	35,	2,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0xb10800023ULL, ImplicitList37, OperandInfo2 },  // Inst #2533 = SAVE_REGISTERS_CALL_V4
  { 2532,	2,	1,	4,	196,	0,	0,	0, 0x802aULL, nullptr, OperandInfo249 },  // Inst #2532 = SA1_zxth
  { 2531,	2,	1,	4,	196,	0,	0,	0, 0x802aULL, nullptr, OperandInfo249 },  // Inst #2531 = SA1_zxtb
  { 2530,	2,	1,	4,	196,	0,	0,	0, 0x802aULL, nullptr, OperandInfo249 },  // Inst #2530 = SA1_tfr
  { 2529,	2,	1,	4,	196,	0,	0,	0, 0x802aULL, nullptr, OperandInfo249 },  // Inst #2529 = SA1_sxth
  { 2528,	2,	1,	4,	196,	0,	0,	0, 0x802aULL, nullptr, OperandInfo249 },  // Inst #2528 = SA1_sxtb
  { 2527,	2,	1,	4,	196,	0,	0,	0, 0x802aULL, nullptr, OperandInfo188 },  // Inst #2527 = SA1_setin1
  { 2526,	2,	1,	4,	196,	0,	0,	0, 0xc280802aULL, nullptr, OperandInfo188 },  // Inst #2526 = SA1_seti
  { 2525,	2,	1,	4,	196,	0,	0,	0, 0x802aULL, nullptr, OperandInfo249 },  // Inst #2525 = SA1_inc
  { 2524,	3,	1,	4,	195,	0,	0,	0, 0x802aULL, nullptr, OperandInfo186 },  // Inst #2524 = SA1_dec
  { 2523,	2,	1,	4,	196,	0,	0,	0, 0x802aULL, nullptr, OperandInfo252 },  // Inst #2523 = SA1_combinezr
  { 2522,	2,	1,	4,	196,	0,	0,	0, 0x802aULL, nullptr, OperandInfo252 },  // Inst #2522 = SA1_combinerz
  { 2521,	2,	1,	4,	196,	0,	0,	0, 0x802aULL, nullptr, OperandInfo251 },  // Inst #2521 = SA1_combine3i
  { 2520,	2,	1,	4,	196,	0,	0,	0, 0x802aULL, nullptr, OperandInfo251 },  // Inst #2520 = SA1_combine2i
  { 2519,	2,	1,	4,	196,	0,	0,	0, 0x802aULL, nullptr, OperandInfo251 },  // Inst #2519 = SA1_combine1i
  { 2518,	2,	1,	4,	196,	0,	0,	0, 0x802aULL, nullptr, OperandInfo251 },  // Inst #2518 = SA1_combine0i
  { 2517,	2,	0,	4,	199,	0,	1,	0, 0x2aULL, ImplicitList36, OperandInfo188 },  // Inst #2517 = SA1_cmpeqi
  { 2516,	1,	1,	4,	198,	1,	0,	0, 0x942aULL, ImplicitList36, OperandInfo250 },  // Inst #2516 = SA1_clrtnew
  { 2515,	1,	1,	4,	197,	1,	0,	0, 0x842aULL, ImplicitList36, OperandInfo250 },  // Inst #2515 = SA1_clrt
  { 2514,	1,	1,	4,	198,	1,	0,	0, 0x9c2aULL, ImplicitList36, OperandInfo250 },  // Inst #2514 = SA1_clrfnew
  { 2513,	1,	1,	4,	197,	1,	0,	0, 0x8c2aULL, ImplicitList36, OperandInfo250 },  // Inst #2513 = SA1_clrf
  { 2512,	2,	1,	4,	196,	0,	0,	0, 0x802aULL, nullptr, OperandInfo249 },  // Inst #2512 = SA1_and1
  { 2511,	2,	1,	4,	196,	1,	0,	0, 0x802aULL, ImplicitList10, OperandInfo188 },  // Inst #2511 = SA1_addsp
  { 2510,	3,	1,	4,	195,	0,	0,	0, 0x802aULL, nullptr, OperandInfo248 },  // Inst #2510 = SA1_addrx
  { 2509,	3,	1,	4,	195,	0,	0,	0, 0xf480802aULL, nullptr, OperandInfo247 },  // Inst #2509 = SA1_addi
  { 2508,	3,	1,	4,	94,	0,	0,	0, 0x2cULL, nullptr, OperandInfo52 },  // Inst #2508 = S6_vtrunohb_ppp
  { 2507,	3,	1,	4,	94,	0,	0,	0, 0x2cULL, nullptr, OperandInfo52 },  // Inst #2507 = S6_vtrunehb_ppp
  { 2506,	2,	1,	4,	194,	0,	0,	0, 0x2bULL, nullptr, OperandInfo60 },  // Inst #2506 = S6_vsplatrbp
  { 2505,	4,	1,	4,	193,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo211 },  // Inst #2505 = S6_rol_i_r_xacc
  { 2504,	4,	1,	4,	193,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo211 },  // Inst #2504 = S6_rol_i_r_or
  { 2503,	4,	1,	4,	193,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo211 },  // Inst #2503 = S6_rol_i_r_nac
  { 2502,	4,	1,	4,	193,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo211 },  // Inst #2502 = S6_rol_i_r_and
  { 2501,	4,	1,	4,	193,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo211 },  // Inst #2501 = S6_rol_i_r_acc
  { 2500,	3,	1,	4,	94,	0,	0,	0, 0x802bULL, nullptr, OperandInfo64 },  // Inst #2500 = S6_rol_i_r
  { 2499,	4,	1,	4,	193,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo218 },  // Inst #2499 = S6_rol_i_p_xacc
  { 2498,	4,	1,	4,	193,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo218 },  // Inst #2498 = S6_rol_i_p_or
  { 2497,	4,	1,	4,	193,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo218 },  // Inst #2497 = S6_rol_i_p_nac
  { 2496,	4,	1,	4,	193,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo218 },  // Inst #2496 = S6_rol_i_p_and
  { 2495,	4,	1,	4,	193,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo218 },  // Inst #2495 = S6_rol_i_p_acc
  { 2494,	3,	1,	4,	94,	0,	0,	0, 0x2bULL, nullptr, OperandInfo93 },  // Inst #2494 = S6_rol_i_p
  { 2493,	3,	1,	4,	48,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo93 },  // Inst #2493 = S5_vasrhrnd
  { 2492,	2,	1,	4,	192,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo94 },  // Inst #2492 = S5_popcountp
  { 2491,	3,	1,	4,	48,	0,	1,	0, 0x8000000000802bULL, ImplicitList16, OperandInfo96 },  // Inst #2491 = S5_asrhub_sat
  { 2490,	3,	1,	4,	48,	0,	1,	0, 0x8000000000802bULL, ImplicitList16, OperandInfo96 },  // Inst #2490 = S5_asrhub_rnd_sat
  { 2489,	3,	1,	4,	77,	0,	1,	0, 0x8000000000002cULL, ImplicitList16, OperandInfo52 },  // Inst #2489 = S4_vxsubaddw
  { 2488,	3,	1,	4,	48,	0,	1,	0, 0x8000000000002cULL, ImplicitList16, OperandInfo52 },  // Inst #2488 = S4_vxsubaddhr
  { 2487,	3,	1,	4,	77,	0,	1,	0, 0x8000000000002cULL, ImplicitList16, OperandInfo52 },  // Inst #2487 = S4_vxsubaddh
  { 2486,	3,	1,	4,	77,	0,	1,	0, 0x8000000000002cULL, ImplicitList16, OperandInfo52 },  // Inst #2486 = S4_vxaddsubw
  { 2485,	3,	1,	4,	48,	0,	1,	0, 0x8000000000002cULL, ImplicitList16, OperandInfo52 },  // Inst #2485 = S4_vxaddsubhr
  { 2484,	3,	1,	4,	77,	0,	1,	0, 0x8000000000002cULL, ImplicitList16, OperandInfo52 },  // Inst #2484 = S4_vxaddsubh
  { 2483,	5,	1,	4,	191,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo246 },  // Inst #2483 = S4_vrcrotate_acc
  { 2482,	4,	1,	4,	190,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo245 },  // Inst #2482 = S4_vrcrotate
  { 2481,	4,	1,	4,	159,	0,	0,	0, 0x80000102808003ULL, nullptr, OperandInfo235 },  // Inst #2481 = S4_subi_lsr_ri
  { 2480,	4,	1,	4,	159,	0,	0,	0, 0x80000102808003ULL, nullptr, OperandInfo235 },  // Inst #2480 = S4_subi_asl_ri
  { 2479,	4,	1,	4,	159,	0,	0,	0, 0x800000d4808003ULL, nullptr, OperandInfo214 },  // Inst #2479 = S4_subaddi
  { 2478,	4,	0,	4,	189,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1c80c5934029ULL, nullptr, OperandInfo242 },  // Inst #2478 = S4_storerinew_ur
  { 2477,	4,	0,	4,	188,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x1d8000134029ULL, nullptr, OperandInfo214 },  // Inst #2477 = S4_storerinew_rr
  { 2476,	3,	1,	4,	184,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1a80c3924029ULL, nullptr, OperandInfo153 },  // Inst #2476 = S4_storerinew_ap
  { 2475,	4,	0,	4,	187,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1c00c5880029ULL, nullptr, OperandInfo242 },  // Inst #2475 = S4_storeri_ur
  { 2474,	4,	0,	4,	186,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x1d0000080029ULL, nullptr, OperandInfo214 },  // Inst #2474 = S4_storeri_rr
  { 2473,	3,	1,	4,	180,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1a00c3880029ULL, nullptr, OperandInfo153 },  // Inst #2473 = S4_storeri_ap
  { 2472,	4,	0,	4,	189,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1480c5934029ULL, nullptr, OperandInfo242 },  // Inst #2472 = S4_storerhnew_ur
  { 2471,	4,	0,	4,	188,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x158000134029ULL, nullptr, OperandInfo214 },  // Inst #2471 = S4_storerhnew_rr
  { 2470,	3,	1,	4,	184,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1280c3924029ULL, nullptr, OperandInfo153 },  // Inst #2470 = S4_storerhnew_ap
  { 2469,	4,	0,	4,	187,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1400c5880029ULL, nullptr, OperandInfo242 },  // Inst #2469 = S4_storerh_ur
  { 2468,	4,	0,	4,	186,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x150000080029ULL, nullptr, OperandInfo214 },  // Inst #2468 = S4_storerh_rr
  { 2467,	3,	1,	4,	180,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1200c3880029ULL, nullptr, OperandInfo153 },  // Inst #2467 = S4_storerh_ap
  { 2466,	4,	0,	4,	187,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1400c5800029ULL, nullptr, OperandInfo242 },  // Inst #2466 = S4_storerf_ur
  { 2465,	4,	0,	4,	186,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x150000000029ULL, nullptr, OperandInfo214 },  // Inst #2465 = S4_storerf_rr
  { 2464,	3,	1,	4,	180,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1200c3800029ULL, nullptr, OperandInfo153 },  // Inst #2464 = S4_storerf_ap
  { 2463,	4,	0,	4,	187,	0,	0,	0|(1ULL<<MCID::MayStore), 0x2400c5800029ULL, nullptr, OperandInfo244 },  // Inst #2463 = S4_storerd_ur
  { 2462,	4,	0,	4,	186,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x250000000029ULL, nullptr, OperandInfo243 },  // Inst #2462 = S4_storerd_rr
  { 2461,	3,	1,	4,	180,	0,	0,	0|(1ULL<<MCID::MayStore), 0x2200c3800029ULL, nullptr, OperandInfo154 },  // Inst #2461 = S4_storerd_ap
  { 2460,	4,	0,	4,	189,	0,	0,	0|(1ULL<<MCID::MayStore), 0xc80c5934029ULL, nullptr, OperandInfo242 },  // Inst #2460 = S4_storerbnew_ur
  { 2459,	4,	0,	4,	188,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0xd8000134029ULL, nullptr, OperandInfo214 },  // Inst #2459 = S4_storerbnew_rr
  { 2458,	3,	1,	4,	184,	0,	0,	0|(1ULL<<MCID::MayStore), 0xa80c3924029ULL, nullptr, OperandInfo153 },  // Inst #2458 = S4_storerbnew_ap
  { 2457,	4,	0,	4,	187,	0,	0,	0|(1ULL<<MCID::MayStore), 0xc00c5880029ULL, nullptr, OperandInfo242 },  // Inst #2457 = S4_storerb_ur
  { 2456,	4,	0,	4,	186,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0xd0000080029ULL, nullptr, OperandInfo214 },  // Inst #2456 = S4_storerb_rr
  { 2455,	3,	1,	4,	180,	0,	0,	0|(1ULL<<MCID::MayStore), 0xa00c3880029ULL, nullptr, OperandInfo153 },  // Inst #2455 = S4_storerb_ap
  { 2454,	4,	0,	4,	57,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1b00d6801429ULL, nullptr, OperandInfo241 },  // Inst #2454 = S4_storeiritnew_io
  { 2453,	4,	0,	4,	56,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1b00d6800429ULL, nullptr, OperandInfo241 },  // Inst #2453 = S4_storeirit_io
  { 2452,	4,	0,	4,	57,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1b00d6801c29ULL, nullptr, OperandInfo241 },  // Inst #2452 = S4_storeirifnew_io
  { 2451,	4,	0,	4,	56,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1b00d6800c29ULL, nullptr, OperandInfo241 },  // Inst #2451 = S4_storeirif_io
  { 2450,	3,	0,	4,	55,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x1b0114800029ULL, nullptr, OperandInfo155 },  // Inst #2450 = S4_storeiri_io
  { 2449,	4,	0,	4,	57,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1300d6801429ULL, nullptr, OperandInfo241 },  // Inst #2449 = S4_storeirhtnew_io
  { 2448,	4,	0,	4,	56,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1300d6800429ULL, nullptr, OperandInfo241 },  // Inst #2448 = S4_storeirht_io
  { 2447,	4,	0,	4,	57,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1300d6801c29ULL, nullptr, OperandInfo241 },  // Inst #2447 = S4_storeirhfnew_io
  { 2446,	4,	0,	4,	56,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1300d6800c29ULL, nullptr, OperandInfo241 },  // Inst #2446 = S4_storeirhf_io
  { 2445,	3,	0,	4,	55,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x130114800029ULL, nullptr, OperandInfo155 },  // Inst #2445 = S4_storeirh_io
  { 2444,	4,	0,	4,	57,	0,	0,	0|(1ULL<<MCID::MayStore), 0xb00d6801429ULL, nullptr, OperandInfo241 },  // Inst #2444 = S4_storeirbtnew_io
  { 2443,	4,	0,	4,	56,	0,	0,	0|(1ULL<<MCID::MayStore), 0xb00d6800429ULL, nullptr, OperandInfo241 },  // Inst #2443 = S4_storeirbt_io
  { 2442,	4,	0,	4,	57,	0,	0,	0|(1ULL<<MCID::MayStore), 0xb00d6801c29ULL, nullptr, OperandInfo241 },  // Inst #2442 = S4_storeirbfnew_io
  { 2441,	4,	0,	4,	56,	0,	0,	0|(1ULL<<MCID::MayStore), 0xb00d6800c29ULL, nullptr, OperandInfo241 },  // Inst #2441 = S4_storeirbf_io
  { 2440,	3,	0,	4,	55,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0xb0114800029ULL, nullptr, OperandInfo155 },  // Inst #2440 = S4_storeirb_io
  { 2439,	2,	0,	4,	176,	0,	0,	0|(1ULL<<MCID::MayStore), 0x2000000000a9ULL, nullptr, OperandInfo94 },  // Inst #2439 = S4_stored_rl_st_vi
  { 2438,	2,	0,	4,	176,	0,	0,	0|(1ULL<<MCID::MayStore), 0x2000000000a9ULL, nullptr, OperandInfo94 },  // Inst #2438 = S4_stored_rl_at_vi
  { 2437,	3,	1,	4,	175,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x200000002129ULL, nullptr, OperandInfo53 },  // Inst #2437 = S4_stored_locked
  { 2436,	5,	0,	4,	181,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1d0000081429ULL, nullptr, OperandInfo238 },  // Inst #2436 = S4_pstoreritnew_rr
  { 2435,	4,	0,	4,	39,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1b090488142fULL, nullptr, OperandInfo223 },  // Inst #2435 = S4_pstoreritnew_io
  { 2434,	3,	0,	4,	180,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1900c3881429ULL, nullptr, OperandInfo237 },  // Inst #2434 = S4_pstoreritnew_abs
  { 2433,	5,	0,	4,	179,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1d0000080429ULL, nullptr, OperandInfo238 },  // Inst #2433 = S4_pstorerit_rr
  { 2432,	3,	0,	4,	178,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1900c3880429ULL, nullptr, OperandInfo237 },  // Inst #2432 = S4_pstorerit_abs
  { 2431,	5,	0,	4,	185,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1d8000145429ULL, nullptr, OperandInfo238 },  // Inst #2431 = S4_pstorerinewtnew_rr
  { 2430,	4,	0,	4,	54,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1b890493542fULL, nullptr, OperandInfo223 },  // Inst #2430 = S4_pstorerinewtnew_io
  { 2429,	3,	0,	4,	184,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1980c3925429ULL, nullptr, OperandInfo237 },  // Inst #2429 = S4_pstorerinewtnew_abs
  { 2428,	5,	0,	4,	183,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1d8000144429ULL, nullptr, OperandInfo238 },  // Inst #2428 = S4_pstorerinewt_rr
  { 2427,	3,	0,	4,	182,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1980c3924429ULL, nullptr, OperandInfo237 },  // Inst #2427 = S4_pstorerinewt_abs
  { 2426,	5,	0,	4,	185,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1d8000145c29ULL, nullptr, OperandInfo238 },  // Inst #2426 = S4_pstorerinewfnew_rr
  { 2425,	4,	0,	4,	54,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1b8904935c2fULL, nullptr, OperandInfo223 },  // Inst #2425 = S4_pstorerinewfnew_io
  { 2424,	3,	0,	4,	184,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1980c3925c29ULL, nullptr, OperandInfo237 },  // Inst #2424 = S4_pstorerinewfnew_abs
  { 2423,	5,	0,	4,	183,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1d8000144c29ULL, nullptr, OperandInfo238 },  // Inst #2423 = S4_pstorerinewf_rr
  { 2422,	3,	0,	4,	182,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1980c3924c29ULL, nullptr, OperandInfo237 },  // Inst #2422 = S4_pstorerinewf_abs
  { 2421,	5,	0,	4,	181,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1d0000081c29ULL, nullptr, OperandInfo238 },  // Inst #2421 = S4_pstorerifnew_rr
  { 2420,	4,	0,	4,	39,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1b0904881c2fULL, nullptr, OperandInfo223 },  // Inst #2420 = S4_pstorerifnew_io
  { 2419,	3,	0,	4,	180,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1900c3881c29ULL, nullptr, OperandInfo237 },  // Inst #2419 = S4_pstorerifnew_abs
  { 2418,	5,	0,	4,	179,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1d0000080c29ULL, nullptr, OperandInfo238 },  // Inst #2418 = S4_pstorerif_rr
  { 2417,	3,	0,	4,	178,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1900c3880c29ULL, nullptr, OperandInfo237 },  // Inst #2417 = S4_pstorerif_abs
  { 2416,	5,	0,	4,	181,	0,	0,	0|(1ULL<<MCID::MayStore), 0x150000081429ULL, nullptr, OperandInfo238 },  // Inst #2416 = S4_pstorerhtnew_rr
  { 2415,	4,	0,	4,	39,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1304e488142fULL, nullptr, OperandInfo223 },  // Inst #2415 = S4_pstorerhtnew_io
  { 2414,	3,	0,	4,	180,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1100c3881429ULL, nullptr, OperandInfo237 },  // Inst #2414 = S4_pstorerhtnew_abs
  { 2413,	5,	0,	4,	179,	0,	0,	0|(1ULL<<MCID::MayStore), 0x150000080429ULL, nullptr, OperandInfo238 },  // Inst #2413 = S4_pstorerht_rr
  { 2412,	3,	0,	4,	178,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1100c3880429ULL, nullptr, OperandInfo237 },  // Inst #2412 = S4_pstorerht_abs
  { 2411,	5,	0,	4,	185,	0,	0,	0|(1ULL<<MCID::MayStore), 0x158000145429ULL, nullptr, OperandInfo238 },  // Inst #2411 = S4_pstorerhnewtnew_rr
  { 2410,	4,	0,	4,	54,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1384e493542fULL, nullptr, OperandInfo223 },  // Inst #2410 = S4_pstorerhnewtnew_io
  { 2409,	3,	0,	4,	184,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1180c3925429ULL, nullptr, OperandInfo237 },  // Inst #2409 = S4_pstorerhnewtnew_abs
  { 2408,	5,	0,	4,	183,	0,	0,	0|(1ULL<<MCID::MayStore), 0x158000144429ULL, nullptr, OperandInfo238 },  // Inst #2408 = S4_pstorerhnewt_rr
  { 2407,	3,	0,	4,	182,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1180c3924429ULL, nullptr, OperandInfo237 },  // Inst #2407 = S4_pstorerhnewt_abs
  { 2406,	5,	0,	4,	185,	0,	0,	0|(1ULL<<MCID::MayStore), 0x158000145c29ULL, nullptr, OperandInfo238 },  // Inst #2406 = S4_pstorerhnewfnew_rr
  { 2405,	4,	0,	4,	54,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1384e4935c2fULL, nullptr, OperandInfo223 },  // Inst #2405 = S4_pstorerhnewfnew_io
  { 2404,	3,	0,	4,	184,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1180c3925c29ULL, nullptr, OperandInfo237 },  // Inst #2404 = S4_pstorerhnewfnew_abs
  { 2403,	5,	0,	4,	183,	0,	0,	0|(1ULL<<MCID::MayStore), 0x158000144c29ULL, nullptr, OperandInfo238 },  // Inst #2403 = S4_pstorerhnewf_rr
  { 2402,	3,	0,	4,	182,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1180c3924c29ULL, nullptr, OperandInfo237 },  // Inst #2402 = S4_pstorerhnewf_abs
  { 2401,	5,	0,	4,	181,	0,	0,	0|(1ULL<<MCID::MayStore), 0x150000081c29ULL, nullptr, OperandInfo238 },  // Inst #2401 = S4_pstorerhfnew_rr
  { 2400,	4,	0,	4,	39,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1304e4881c2fULL, nullptr, OperandInfo223 },  // Inst #2400 = S4_pstorerhfnew_io
  { 2399,	3,	0,	4,	180,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1100c3881c29ULL, nullptr, OperandInfo237 },  // Inst #2399 = S4_pstorerhfnew_abs
  { 2398,	5,	0,	4,	179,	0,	0,	0|(1ULL<<MCID::MayStore), 0x150000080c29ULL, nullptr, OperandInfo238 },  // Inst #2398 = S4_pstorerhf_rr
  { 2397,	3,	0,	4,	178,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1100c3880c29ULL, nullptr, OperandInfo237 },  // Inst #2397 = S4_pstorerhf_abs
  { 2396,	5,	0,	4,	181,	0,	0,	0|(1ULL<<MCID::MayStore), 0x150000001429ULL, nullptr, OperandInfo238 },  // Inst #2396 = S4_pstorerftnew_rr
  { 2395,	4,	0,	4,	39,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1304e480142fULL, nullptr, OperandInfo223 },  // Inst #2395 = S4_pstorerftnew_io
  { 2394,	3,	0,	4,	180,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1100c3801429ULL, nullptr, OperandInfo237 },  // Inst #2394 = S4_pstorerftnew_abs
  { 2393,	5,	0,	4,	179,	0,	0,	0|(1ULL<<MCID::MayStore), 0x150000000429ULL, nullptr, OperandInfo238 },  // Inst #2393 = S4_pstorerft_rr
  { 2392,	3,	0,	4,	178,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1100c3800429ULL, nullptr, OperandInfo237 },  // Inst #2392 = S4_pstorerft_abs
  { 2391,	5,	0,	4,	181,	0,	0,	0|(1ULL<<MCID::MayStore), 0x150000001c29ULL, nullptr, OperandInfo238 },  // Inst #2391 = S4_pstorerffnew_rr
  { 2390,	4,	0,	4,	39,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1304e4801c2fULL, nullptr, OperandInfo223 },  // Inst #2390 = S4_pstorerffnew_io
  { 2389,	3,	0,	4,	180,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1100c3801c29ULL, nullptr, OperandInfo237 },  // Inst #2389 = S4_pstorerffnew_abs
  { 2388,	5,	0,	4,	179,	0,	0,	0|(1ULL<<MCID::MayStore), 0x150000000c29ULL, nullptr, OperandInfo238 },  // Inst #2388 = S4_pstorerff_rr
  { 2387,	3,	0,	4,	178,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1100c3800c29ULL, nullptr, OperandInfo237 },  // Inst #2387 = S4_pstorerff_abs
  { 2386,	5,	0,	4,	181,	0,	0,	0|(1ULL<<MCID::MayStore), 0x250000001429ULL, nullptr, OperandInfo240 },  // Inst #2386 = S4_pstorerdtnew_rr
  { 2385,	4,	0,	4,	39,	0,	0,	0|(1ULL<<MCID::MayStore), 0x230d2480142fULL, nullptr, OperandInfo225 },  // Inst #2385 = S4_pstorerdtnew_io
  { 2384,	3,	0,	4,	180,	0,	0,	0|(1ULL<<MCID::MayStore), 0x2100c3801429ULL, nullptr, OperandInfo239 },  // Inst #2384 = S4_pstorerdtnew_abs
  { 2383,	5,	0,	4,	179,	0,	0,	0|(1ULL<<MCID::MayStore), 0x250000000429ULL, nullptr, OperandInfo240 },  // Inst #2383 = S4_pstorerdt_rr
  { 2382,	3,	0,	4,	178,	0,	0,	0|(1ULL<<MCID::MayStore), 0x2100c3800429ULL, nullptr, OperandInfo239 },  // Inst #2382 = S4_pstorerdt_abs
  { 2381,	5,	0,	4,	181,	0,	0,	0|(1ULL<<MCID::MayStore), 0x250000001c29ULL, nullptr, OperandInfo240 },  // Inst #2381 = S4_pstorerdfnew_rr
  { 2380,	4,	0,	4,	39,	0,	0,	0|(1ULL<<MCID::MayStore), 0x230d24801c2fULL, nullptr, OperandInfo225 },  // Inst #2380 = S4_pstorerdfnew_io
  { 2379,	3,	0,	4,	180,	0,	0,	0|(1ULL<<MCID::MayStore), 0x2100c3801c29ULL, nullptr, OperandInfo239 },  // Inst #2379 = S4_pstorerdfnew_abs
  { 2378,	5,	0,	4,	179,	0,	0,	0|(1ULL<<MCID::MayStore), 0x250000000c29ULL, nullptr, OperandInfo240 },  // Inst #2378 = S4_pstorerdf_rr
  { 2377,	3,	0,	4,	178,	0,	0,	0|(1ULL<<MCID::MayStore), 0x2100c3800c29ULL, nullptr, OperandInfo239 },  // Inst #2377 = S4_pstorerdf_abs
  { 2376,	5,	0,	4,	181,	0,	0,	0|(1ULL<<MCID::MayStore), 0xd0000081429ULL, nullptr, OperandInfo238 },  // Inst #2376 = S4_pstorerbtnew_rr
  { 2375,	4,	0,	4,	39,	0,	0,	0|(1ULL<<MCID::MayStore), 0xb00c488142fULL, nullptr, OperandInfo223 },  // Inst #2375 = S4_pstorerbtnew_io
  { 2374,	3,	0,	4,	180,	0,	0,	0|(1ULL<<MCID::MayStore), 0x900c3881429ULL, nullptr, OperandInfo237 },  // Inst #2374 = S4_pstorerbtnew_abs
  { 2373,	5,	0,	4,	179,	0,	0,	0|(1ULL<<MCID::MayStore), 0xd0000080429ULL, nullptr, OperandInfo238 },  // Inst #2373 = S4_pstorerbt_rr
  { 2372,	3,	0,	4,	178,	0,	0,	0|(1ULL<<MCID::MayStore), 0x900c3880429ULL, nullptr, OperandInfo237 },  // Inst #2372 = S4_pstorerbt_abs
  { 2371,	5,	0,	4,	185,	0,	0,	0|(1ULL<<MCID::MayStore), 0xd8000145429ULL, nullptr, OperandInfo238 },  // Inst #2371 = S4_pstorerbnewtnew_rr
  { 2370,	4,	0,	4,	54,	0,	0,	0|(1ULL<<MCID::MayStore), 0xb80c493542fULL, nullptr, OperandInfo223 },  // Inst #2370 = S4_pstorerbnewtnew_io
  { 2369,	3,	0,	4,	184,	0,	0,	0|(1ULL<<MCID::MayStore), 0x980c3925429ULL, nullptr, OperandInfo237 },  // Inst #2369 = S4_pstorerbnewtnew_abs
  { 2368,	5,	0,	4,	183,	0,	0,	0|(1ULL<<MCID::MayStore), 0xd8000144429ULL, nullptr, OperandInfo238 },  // Inst #2368 = S4_pstorerbnewt_rr
  { 2367,	3,	0,	4,	182,	0,	0,	0|(1ULL<<MCID::MayStore), 0x980c3924429ULL, nullptr, OperandInfo237 },  // Inst #2367 = S4_pstorerbnewt_abs
  { 2366,	5,	0,	4,	185,	0,	0,	0|(1ULL<<MCID::MayStore), 0xd8000145c29ULL, nullptr, OperandInfo238 },  // Inst #2366 = S4_pstorerbnewfnew_rr
  { 2365,	4,	0,	4,	54,	0,	0,	0|(1ULL<<MCID::MayStore), 0xb80c4935c2fULL, nullptr, OperandInfo223 },  // Inst #2365 = S4_pstorerbnewfnew_io
  { 2364,	3,	0,	4,	184,	0,	0,	0|(1ULL<<MCID::MayStore), 0x980c3925c29ULL, nullptr, OperandInfo237 },  // Inst #2364 = S4_pstorerbnewfnew_abs
  { 2363,	5,	0,	4,	183,	0,	0,	0|(1ULL<<MCID::MayStore), 0xd8000144c29ULL, nullptr, OperandInfo238 },  // Inst #2363 = S4_pstorerbnewf_rr
  { 2362,	3,	0,	4,	182,	0,	0,	0|(1ULL<<MCID::MayStore), 0x980c3924c29ULL, nullptr, OperandInfo237 },  // Inst #2362 = S4_pstorerbnewf_abs
  { 2361,	5,	0,	4,	181,	0,	0,	0|(1ULL<<MCID::MayStore), 0xd0000081c29ULL, nullptr, OperandInfo238 },  // Inst #2361 = S4_pstorerbfnew_rr
  { 2360,	4,	0,	4,	39,	0,	0,	0|(1ULL<<MCID::MayStore), 0xb00c4881c2fULL, nullptr, OperandInfo223 },  // Inst #2360 = S4_pstorerbfnew_io
  { 2359,	3,	0,	4,	180,	0,	0,	0|(1ULL<<MCID::MayStore), 0x900c3881c29ULL, nullptr, OperandInfo237 },  // Inst #2359 = S4_pstorerbfnew_abs
  { 2358,	5,	0,	4,	179,	0,	0,	0|(1ULL<<MCID::MayStore), 0xd0000080c29ULL, nullptr, OperandInfo238 },  // Inst #2358 = S4_pstorerbf_rr
  { 2357,	3,	0,	4,	178,	0,	0,	0|(1ULL<<MCID::MayStore), 0x900c3880c29ULL, nullptr, OperandInfo237 },  // Inst #2357 = S4_pstorerbf_abs
  { 2356,	3,	1,	4,	168,	0,	0,	0, 0x80000000008003ULL, nullptr, OperandInfo65 },  // Inst #2356 = S4_parity
  { 2355,	4,	1,	4,	161,	0,	0,	0, 0x80000102808003ULL, nullptr, OperandInfo235 },  // Inst #2355 = S4_ori_lsr_ri
  { 2354,	4,	1,	4,	161,	0,	0,	0, 0x80000102808003ULL, nullptr, OperandInfo235 },  // Inst #2354 = S4_ori_asl_ri
  { 2353,	4,	1,	4,	161,	0,	0,	0, 0x80000156808003ULL, nullptr, OperandInfo211 },  // Inst #2353 = S4_or_ori
  { 2352,	4,	1,	4,	161,	0,	0,	0, 0x80000156808003ULL, nullptr, OperandInfo236 },  // Inst #2352 = S4_or_andix
  { 2351,	4,	1,	4,	161,	0,	0,	0, 0x80000156808003ULL, nullptr, OperandInfo211 },  // Inst #2351 = S4_or_andi
  { 2350,	3,	1,	4,	9,	0,	0,	0, 0x2cULL, nullptr, OperandInfo55 },  // Inst #2350 = S4_ntstbit_r
  { 2349,	3,	1,	4,	89,	0,	0,	0, 0x2bULL, nullptr, OperandInfo54 },  // Inst #2349 = S4_ntstbit_i
  { 2348,	3,	1,	4,	8,	0,	0,	0, 0x802cULL, nullptr, OperandInfo153 },  // Inst #2348 = S4_lsli
  { 2347,	3,	1,	4,	168,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo52 },  // Inst #2347 = S4_extractp_rp
  { 2346,	4,	1,	4,	159,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo220 },  // Inst #2346 = S4_extractp
  { 2345,	3,	1,	4,	168,	0,	0,	0, 0x8000000000802cULL, nullptr, OperandInfo219 },  // Inst #2345 = S4_extract_rp
  { 2344,	4,	1,	4,	159,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo204 },  // Inst #2344 = S4_extract
  { 2343,	2,	1,	4,	166,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo94 },  // Inst #2343 = S4_clbpnorm
  { 2342,	3,	1,	4,	168,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo96 },  // Inst #2342 = S4_clbpaddi
  { 2341,	3,	1,	4,	168,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo64 },  // Inst #2341 = S4_clbaddi
  { 2340,	4,	1,	4,	161,	0,	0,	0, 0x80000102808003ULL, nullptr, OperandInfo235 },  // Inst #2340 = S4_andi_lsr_ri
  { 2339,	4,	1,	4,	161,	0,	0,	0, 0x80000102808003ULL, nullptr, OperandInfo235 },  // Inst #2339 = S4_andi_asl_ri
  { 2338,	4,	1,	4,	159,	0,	0,	0, 0x80000102808003ULL, nullptr, OperandInfo235 },  // Inst #2338 = S4_addi_lsr_ri
  { 2337,	4,	1,	4,	159,	0,	0,	0, 0x80000102808003ULL, nullptr, OperandInfo235 },  // Inst #2337 = S4_addi_asl_ri
  { 2336,	4,	1,	4,	159,	0,	0,	0, 0x800000d6808003ULL, nullptr, OperandInfo70 },  // Inst #2336 = S4_addaddi
  { 2335,	2,	1,	4,	80,	0,	0,	0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x2bULL, nullptr, OperandInfo60 },  // Inst #2335 = S2_vzxthw
  { 2334,	2,	1,	4,	80,	0,	0,	0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x2bULL, nullptr, OperandInfo60 },  // Inst #2334 = S2_vzxtbh
  { 2333,	3,	1,	4,	8,	0,	0,	0, 0x2cULL, nullptr, OperandInfo52 },  // Inst #2333 = S2_vtrunowh
  { 2332,	2,	1,	4,	80,	0,	0,	0, 0x802bULL, nullptr, OperandInfo94 },  // Inst #2332 = S2_vtrunohb
  { 2331,	3,	1,	4,	8,	0,	0,	0, 0x2cULL, nullptr, OperandInfo52 },  // Inst #2331 = S2_vtrunewh
  { 2330,	2,	1,	4,	80,	0,	0,	0, 0x802bULL, nullptr, OperandInfo94 },  // Inst #2330 = S2_vtrunehb
  { 2329,	2,	1,	4,	80,	0,	0,	0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x2bULL, nullptr, OperandInfo60 },  // Inst #2329 = S2_vsxthw
  { 2328,	2,	1,	4,	80,	0,	0,	0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x2bULL, nullptr, OperandInfo60 },  // Inst #2328 = S2_vsxtbh
  { 2327,	4,	1,	4,	100,	0,	0,	0, 0x2cULL, nullptr, OperandInfo234 },  // Inst #2327 = S2_vsplicerb
  { 2326,	4,	1,	4,	100,	0,	0,	0, 0x2cULL, nullptr, OperandInfo233 },  // Inst #2326 = S2_vspliceib
  { 2325,	2,	1,	4,	80,	0,	0,	0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x2bULL, nullptr, OperandInfo60 },  // Inst #2325 = S2_vsplatrh
  { 2324,	2,	1,	4,	80,	0,	0,	0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x802bULL, nullptr, OperandInfo47 },  // Inst #2324 = S2_vsplatrb
  { 2323,	2,	1,	4,	80,	0,	1,	0, 0x2bULL, ImplicitList16, OperandInfo49 },  // Inst #2323 = S2_vsatwuh_nopack
  { 2322,	2,	1,	4,	80,	0,	1,	0, 0x802bULL, ImplicitList16, OperandInfo94 },  // Inst #2322 = S2_vsatwuh
  { 2321,	2,	1,	4,	80,	0,	1,	0, 0x2bULL, ImplicitList16, OperandInfo49 },  // Inst #2321 = S2_vsatwh_nopack
  { 2320,	2,	1,	4,	80,	0,	1,	0, 0x802bULL, ImplicitList16, OperandInfo94 },  // Inst #2320 = S2_vsatwh
  { 2319,	2,	1,	4,	80,	0,	1,	0, 0x2bULL, ImplicitList16, OperandInfo49 },  // Inst #2319 = S2_vsathub_nopack
  { 2318,	2,	1,	4,	80,	0,	1,	0, 0x802bULL, ImplicitList16, OperandInfo94 },  // Inst #2318 = S2_vsathub
  { 2317,	2,	1,	4,	80,	0,	1,	0, 0x2bULL, ImplicitList16, OperandInfo49 },  // Inst #2317 = S2_vsathb_nopack
  { 2316,	2,	1,	4,	80,	0,	1,	0, 0x802bULL, ImplicitList16, OperandInfo94 },  // Inst #2316 = S2_vsathb
  { 2315,	2,	1,	4,	76,	0,	1,	0, 0x8000000000802bULL, ImplicitList16, OperandInfo94 },  // Inst #2315 = S2_vrndpackwhs
  { 2314,	2,	1,	4,	177,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo94 },  // Inst #2314 = S2_vrndpackwh
  { 2313,	4,	1,	4,	32,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #2313 = S2_vrcnegh
  { 2312,	3,	1,	4,	48,	0,	1,	0, 0x8000000000002cULL, ImplicitList16, OperandInfo67 },  // Inst #2312 = S2_vcrotate
  { 2311,	3,	1,	4,	77,	0,	1,	0, 0x8000000000002cULL, ImplicitList16, OperandInfo67 },  // Inst #2311 = S2_vcnegh
  { 2310,	4,	1,	4,	100,	0,	0,	0, 0x2cULL, nullptr, OperandInfo234 },  // Inst #2310 = S2_valignrb
  { 2309,	4,	1,	4,	100,	0,	0,	0, 0x2cULL, nullptr, OperandInfo233 },  // Inst #2309 = S2_valignib
  { 2308,	3,	1,	4,	9,	0,	0,	0, 0x2cULL, nullptr, OperandInfo55 },  // Inst #2308 = S2_tstbit_r
  { 2307,	3,	1,	4,	89,	0,	0,	0, 0x2bULL, nullptr, OperandInfo54 },  // Inst #2307 = S2_tstbit_i
  { 2306,	3,	1,	4,	8,	0,	0,	0, 0x802cULL, nullptr, OperandInfo65 },  // Inst #2306 = S2_togglebit_r
  { 2305,	3,	1,	4,	8,	0,	0,	0, 0x802bULL, nullptr, OperandInfo64 },  // Inst #2305 = S2_togglebit_i
  { 2304,	5,	1,	4,	53,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo95 },  // Inst #2304 = S2_tableidxw
  { 2303,	5,	1,	4,	53,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo95 },  // Inst #2303 = S2_tableidxh
  { 2302,	5,	1,	4,	53,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo95 },  // Inst #2302 = S2_tableidxd
  { 2301,	5,	1,	4,	53,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo95 },  // Inst #2301 = S2_tableidxb
  { 2300,	2,	1,	4,	80,	0,	1,	0, 0x802bULL, ImplicitList16, OperandInfo47 },  // Inst #2300 = S2_svsathub
  { 2299,	2,	1,	4,	80,	0,	1,	0, 0x802bULL, ImplicitList16, OperandInfo47 },  // Inst #2299 = S2_svsathb
  { 2298,	2,	0,	4,	176,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1800000000a9ULL, nullptr, OperandInfo47 },  // Inst #2298 = S2_storew_rl_st_vi
  { 2297,	2,	0,	4,	176,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1800000000a9ULL, nullptr, OperandInfo47 },  // Inst #2297 = S2_storew_rl_at_vi
  { 2296,	3,	1,	4,	175,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x180000002129ULL, nullptr, OperandInfo55 },  // Inst #2296 = S2_storew_locked
  { 2295,	2,	0,	4,	164,	1,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x188a4011402fULL, ImplicitList31, OperandInfo185 },  // Inst #2295 = S2_storerinewgp
  { 2294,	4,	1,	4,	54,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1e8000134029ULL, nullptr, OperandInfo227 },  // Inst #2294 = S2_storerinew_pr
  { 2293,	4,	1,	4,	54,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x1e8000134029ULL, nullptr, OperandInfo229 },  // Inst #2293 = S2_storerinew_pi
  { 2292,	4,	1,	4,	54,	1,	0,	0|(1ULL<<MCID::MayStore), 0x1e8000134029ULL, ImplicitList30, OperandInfo227 },  // Inst #2292 = S2_storerinew_pcr
  { 2291,	5,	1,	4,	174,	1,	0,	0|(1ULL<<MCID::MayStore), 0x1e8000144029ULL, ImplicitList30, OperandInfo228 },  // Inst #2291 = S2_storerinew_pci
  { 2290,	4,	1,	4,	54,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1e8000134029ULL, nullptr, OperandInfo227 },  // Inst #2290 = S2_storerinew_pbr
  { 2289,	3,	0,	4,	52,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x1b89b2924029ULL, nullptr, OperandInfo153 },  // Inst #2289 = S2_storerinew_io
  { 2288,	2,	0,	4,	163,	1,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x180a4008002fULL, ImplicitList31, OperandInfo185 },  // Inst #2288 = S2_storerigp
  { 2287,	4,	1,	4,	39,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1e0000080029ULL, nullptr, OperandInfo227 },  // Inst #2287 = S2_storeri_pr
  { 2286,	4,	1,	4,	39,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x1e0000080029ULL, nullptr, OperandInfo229 },  // Inst #2286 = S2_storeri_pi
  { 2285,	4,	1,	4,	39,	1,	0,	0|(1ULL<<MCID::MayStore), 0x1e0000080029ULL, ImplicitList30, OperandInfo227 },  // Inst #2285 = S2_storeri_pcr
  { 2284,	5,	1,	4,	38,	1,	0,	0|(1ULL<<MCID::MayStore), 0x1e0000080029ULL, ImplicitList30, OperandInfo228 },  // Inst #2284 = S2_storeri_pci
  { 2283,	4,	1,	4,	39,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1e0000080029ULL, nullptr, OperandInfo227 },  // Inst #2283 = S2_storeri_pbr
  { 2282,	3,	0,	4,	51,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x1b09b2880029ULL, nullptr, OperandInfo153 },  // Inst #2282 = S2_storeri_io
  { 2281,	2,	0,	4,	164,	1,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x10862011402fULL, ImplicitList31, OperandInfo185 },  // Inst #2281 = S2_storerhnewgp
  { 2280,	4,	1,	4,	54,	0,	0,	0|(1ULL<<MCID::MayStore), 0x168000134029ULL, nullptr, OperandInfo227 },  // Inst #2280 = S2_storerhnew_pr
  { 2279,	4,	1,	4,	54,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x1680001b4029ULL, nullptr, OperandInfo229 },  // Inst #2279 = S2_storerhnew_pi
  { 2278,	4,	1,	4,	54,	1,	0,	0|(1ULL<<MCID::MayStore), 0x168000134029ULL, ImplicitList30, OperandInfo227 },  // Inst #2278 = S2_storerhnew_pcr
  { 2277,	5,	1,	4,	174,	1,	0,	0|(1ULL<<MCID::MayStore), 0x168000144029ULL, ImplicitList30, OperandInfo228 },  // Inst #2277 = S2_storerhnew_pci
  { 2276,	4,	1,	4,	54,	0,	0,	0|(1ULL<<MCID::MayStore), 0x168000134029ULL, nullptr, OperandInfo227 },  // Inst #2276 = S2_storerhnew_pbr
  { 2275,	3,	0,	4,	52,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x138592924029ULL, nullptr, OperandInfo153 },  // Inst #2275 = S2_storerhnew_io
  { 2274,	2,	0,	4,	163,	1,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x10062008002fULL, ImplicitList31, OperandInfo185 },  // Inst #2274 = S2_storerhgp
  { 2273,	4,	1,	4,	39,	0,	0,	0|(1ULL<<MCID::MayStore), 0x160000080029ULL, nullptr, OperandInfo227 },  // Inst #2273 = S2_storerh_pr
  { 2272,	4,	1,	4,	39,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x160000080029ULL, nullptr, OperandInfo229 },  // Inst #2272 = S2_storerh_pi
  { 2271,	4,	1,	4,	39,	1,	0,	0|(1ULL<<MCID::MayStore), 0x160000080029ULL, ImplicitList30, OperandInfo227 },  // Inst #2271 = S2_storerh_pcr
  { 2270,	5,	1,	4,	38,	1,	0,	0|(1ULL<<MCID::MayStore), 0x160000080029ULL, ImplicitList30, OperandInfo228 },  // Inst #2270 = S2_storerh_pci
  { 2269,	4,	1,	4,	39,	0,	0,	0|(1ULL<<MCID::MayStore), 0x160000080029ULL, nullptr, OperandInfo227 },  // Inst #2269 = S2_storerh_pbr
  { 2268,	3,	0,	4,	51,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x130592880029ULL, nullptr, OperandInfo153 },  // Inst #2268 = S2_storerh_io
  { 2267,	2,	0,	4,	163,	1,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x10062000002fULL, ImplicitList31, OperandInfo185 },  // Inst #2267 = S2_storerfgp
  { 2266,	4,	1,	4,	39,	0,	0,	0|(1ULL<<MCID::MayStore), 0x160000000029ULL, nullptr, OperandInfo227 },  // Inst #2266 = S2_storerf_pr
  { 2265,	4,	1,	4,	39,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x160000000029ULL, nullptr, OperandInfo229 },  // Inst #2265 = S2_storerf_pi
  { 2264,	4,	1,	4,	39,	1,	0,	0|(1ULL<<MCID::MayStore), 0x160000000029ULL, ImplicitList30, OperandInfo227 },  // Inst #2264 = S2_storerf_pcr
  { 2263,	5,	1,	4,	38,	1,	0,	0|(1ULL<<MCID::MayStore), 0x160000000029ULL, ImplicitList30, OperandInfo228 },  // Inst #2263 = S2_storerf_pci
  { 2262,	4,	1,	4,	39,	0,	0,	0|(1ULL<<MCID::MayStore), 0x160000000029ULL, nullptr, OperandInfo227 },  // Inst #2262 = S2_storerf_pbr
  { 2261,	3,	0,	4,	51,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x130592800029ULL, nullptr, OperandInfo153 },  // Inst #2261 = S2_storerf_io
  { 2260,	2,	0,	4,	163,	1,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x200e6000002fULL, ImplicitList31, OperandInfo217 },  // Inst #2260 = S2_storerdgp
  { 2259,	4,	1,	4,	39,	0,	0,	0|(1ULL<<MCID::MayStore), 0x260000000029ULL, nullptr, OperandInfo230 },  // Inst #2259 = S2_storerd_pr
  { 2258,	4,	1,	4,	39,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x260000000029ULL, nullptr, OperandInfo232 },  // Inst #2258 = S2_storerd_pi
  { 2257,	4,	1,	4,	39,	1,	0,	0|(1ULL<<MCID::MayStore), 0x260000000029ULL, ImplicitList30, OperandInfo230 },  // Inst #2257 = S2_storerd_pcr
  { 2256,	5,	1,	4,	38,	1,	0,	0|(1ULL<<MCID::MayStore), 0x260000000029ULL, ImplicitList30, OperandInfo231 },  // Inst #2256 = S2_storerd_pci
  { 2255,	4,	1,	4,	39,	0,	0,	0|(1ULL<<MCID::MayStore), 0x260000000029ULL, nullptr, OperandInfo230 },  // Inst #2255 = S2_storerd_pbr
  { 2254,	3,	0,	4,	51,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x230dd2800029ULL, nullptr, OperandInfo154 },  // Inst #2254 = S2_storerd_io
  { 2253,	2,	0,	4,	164,	1,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x8820011402fULL, ImplicitList31, OperandInfo185 },  // Inst #2253 = S2_storerbnewgp
  { 2252,	4,	1,	4,	54,	0,	0,	0|(1ULL<<MCID::MayStore), 0xe8000134029ULL, nullptr, OperandInfo227 },  // Inst #2252 = S2_storerbnew_pr
  { 2251,	4,	1,	4,	54,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0xe80001b4029ULL, nullptr, OperandInfo229 },  // Inst #2251 = S2_storerbnew_pi
  { 2250,	4,	1,	4,	54,	1,	0,	0|(1ULL<<MCID::MayStore), 0xe8000134029ULL, ImplicitList30, OperandInfo227 },  // Inst #2250 = S2_storerbnew_pcr
  { 2249,	5,	1,	4,	174,	1,	0,	0|(1ULL<<MCID::MayStore), 0xe8000144029ULL, ImplicitList30, OperandInfo228 },  // Inst #2249 = S2_storerbnew_pci
  { 2248,	4,	1,	4,	54,	0,	0,	0|(1ULL<<MCID::MayStore), 0xe8000134029ULL, nullptr, OperandInfo227 },  // Inst #2248 = S2_storerbnew_pbr
  { 2247,	3,	0,	4,	52,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0xb8172924029ULL, nullptr, OperandInfo153 },  // Inst #2247 = S2_storerbnew_io
  { 2246,	2,	0,	4,	163,	1,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x8020008002fULL, ImplicitList31, OperandInfo185 },  // Inst #2246 = S2_storerbgp
  { 2245,	4,	1,	4,	39,	0,	0,	0|(1ULL<<MCID::MayStore), 0xe0000080029ULL, nullptr, OperandInfo227 },  // Inst #2245 = S2_storerb_pr
  { 2244,	4,	1,	4,	39,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0xe0000080029ULL, nullptr, OperandInfo229 },  // Inst #2244 = S2_storerb_pi
  { 2243,	4,	1,	4,	39,	1,	0,	0|(1ULL<<MCID::MayStore), 0xe0000080029ULL, ImplicitList30, OperandInfo227 },  // Inst #2243 = S2_storerb_pcr
  { 2242,	5,	1,	4,	38,	1,	0,	0|(1ULL<<MCID::MayStore), 0xe0000080029ULL, ImplicitList30, OperandInfo228 },  // Inst #2242 = S2_storerb_pci
  { 2241,	4,	1,	4,	39,	0,	0,	0|(1ULL<<MCID::MayStore), 0xe0000080029ULL, nullptr, OperandInfo227 },  // Inst #2241 = S2_storerb_pbr
  { 2240,	3,	0,	4,	51,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0xb0172880029ULL, nullptr, OperandInfo153 },  // Inst #2240 = S2_storerb_io
  { 2239,	3,	1,	4,	8,	0,	0,	0, 0x2cULL, nullptr, OperandInfo52 },  // Inst #2239 = S2_shuffoh
  { 2238,	3,	1,	4,	8,	0,	0,	0, 0x2cULL, nullptr, OperandInfo52 },  // Inst #2238 = S2_shuffob
  { 2237,	3,	1,	4,	8,	0,	0,	0, 0x2cULL, nullptr, OperandInfo52 },  // Inst #2237 = S2_shuffeh
  { 2236,	3,	1,	4,	8,	0,	0,	0, 0x2cULL, nullptr, OperandInfo52 },  // Inst #2236 = S2_shuffeb
  { 2235,	3,	1,	4,	8,	0,	0,	0, 0x802cULL, nullptr, OperandInfo65 },  // Inst #2235 = S2_setbit_r
  { 2234,	3,	1,	4,	8,	0,	0,	0, 0x802bULL, nullptr, OperandInfo64 },  // Inst #2234 = S2_setbit_i
  { 2233,	5,	1,	4,	171,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1e0000081429ULL, nullptr, OperandInfo224 },  // Inst #2233 = S2_pstoreritnew_pi
  { 2232,	5,	1,	4,	170,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1e0000080429ULL, nullptr, OperandInfo224 },  // Inst #2232 = S2_pstorerit_pi
  { 2231,	4,	0,	4,	49,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1b090488042fULL, nullptr, OperandInfo223 },  // Inst #2231 = S2_pstorerit_io
  { 2230,	5,	1,	4,	173,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1e8000145429ULL, nullptr, OperandInfo224 },  // Inst #2230 = S2_pstorerinewtnew_pi
  { 2229,	5,	1,	4,	172,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1e8000144429ULL, nullptr, OperandInfo224 },  // Inst #2229 = S2_pstorerinewt_pi
  { 2228,	4,	0,	4,	50,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1b890493442fULL, nullptr, OperandInfo223 },  // Inst #2228 = S2_pstorerinewt_io
  { 2227,	5,	1,	4,	173,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1e8000145c29ULL, nullptr, OperandInfo224 },  // Inst #2227 = S2_pstorerinewfnew_pi
  { 2226,	5,	1,	4,	172,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1e8000144c29ULL, nullptr, OperandInfo224 },  // Inst #2226 = S2_pstorerinewf_pi
  { 2225,	4,	0,	4,	50,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1b8904934c2fULL, nullptr, OperandInfo223 },  // Inst #2225 = S2_pstorerinewf_io
  { 2224,	5,	1,	4,	171,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1e0000081c29ULL, nullptr, OperandInfo224 },  // Inst #2224 = S2_pstorerifnew_pi
  { 2223,	5,	1,	4,	170,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1e0000080c29ULL, nullptr, OperandInfo224 },  // Inst #2223 = S2_pstorerif_pi
  { 2222,	4,	0,	4,	49,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1b0904880c2fULL, nullptr, OperandInfo223 },  // Inst #2222 = S2_pstorerif_io
  { 2221,	5,	1,	4,	171,	0,	0,	0|(1ULL<<MCID::MayStore), 0x160000081429ULL, nullptr, OperandInfo224 },  // Inst #2221 = S2_pstorerhtnew_pi
  { 2220,	5,	1,	4,	170,	0,	0,	0|(1ULL<<MCID::MayStore), 0x160000080429ULL, nullptr, OperandInfo224 },  // Inst #2220 = S2_pstorerht_pi
  { 2219,	4,	0,	4,	49,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1304e488042fULL, nullptr, OperandInfo223 },  // Inst #2219 = S2_pstorerht_io
  { 2218,	5,	1,	4,	173,	0,	0,	0|(1ULL<<MCID::MayStore), 0x168000145429ULL, nullptr, OperandInfo224 },  // Inst #2218 = S2_pstorerhnewtnew_pi
  { 2217,	5,	1,	4,	172,	0,	0,	0|(1ULL<<MCID::MayStore), 0x168000144429ULL, nullptr, OperandInfo224 },  // Inst #2217 = S2_pstorerhnewt_pi
  { 2216,	4,	0,	4,	50,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1384e493442fULL, nullptr, OperandInfo223 },  // Inst #2216 = S2_pstorerhnewt_io
  { 2215,	5,	1,	4,	173,	0,	0,	0|(1ULL<<MCID::MayStore), 0x168000145c29ULL, nullptr, OperandInfo224 },  // Inst #2215 = S2_pstorerhnewfnew_pi
  { 2214,	5,	1,	4,	172,	0,	0,	0|(1ULL<<MCID::MayStore), 0x168000144c29ULL, nullptr, OperandInfo224 },  // Inst #2214 = S2_pstorerhnewf_pi
  { 2213,	4,	0,	4,	50,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1384e4934c2fULL, nullptr, OperandInfo223 },  // Inst #2213 = S2_pstorerhnewf_io
  { 2212,	5,	1,	4,	171,	0,	0,	0|(1ULL<<MCID::MayStore), 0x160000081c29ULL, nullptr, OperandInfo224 },  // Inst #2212 = S2_pstorerhfnew_pi
  { 2211,	5,	1,	4,	170,	0,	0,	0|(1ULL<<MCID::MayStore), 0x160000080c29ULL, nullptr, OperandInfo224 },  // Inst #2211 = S2_pstorerhf_pi
  { 2210,	4,	0,	4,	49,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1304e4880c2fULL, nullptr, OperandInfo223 },  // Inst #2210 = S2_pstorerhf_io
  { 2209,	5,	1,	4,	171,	0,	0,	0|(1ULL<<MCID::MayStore), 0x160000001429ULL, nullptr, OperandInfo224 },  // Inst #2209 = S2_pstorerftnew_pi
  { 2208,	5,	1,	4,	170,	0,	0,	0|(1ULL<<MCID::MayStore), 0x160000000429ULL, nullptr, OperandInfo224 },  // Inst #2208 = S2_pstorerft_pi
  { 2207,	4,	0,	4,	49,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1304e480042fULL, nullptr, OperandInfo223 },  // Inst #2207 = S2_pstorerft_io
  { 2206,	5,	1,	4,	171,	0,	0,	0|(1ULL<<MCID::MayStore), 0x160000001c29ULL, nullptr, OperandInfo224 },  // Inst #2206 = S2_pstorerffnew_pi
  { 2205,	5,	1,	4,	170,	0,	0,	0|(1ULL<<MCID::MayStore), 0x160000000c29ULL, nullptr, OperandInfo224 },  // Inst #2205 = S2_pstorerff_pi
  { 2204,	4,	0,	4,	49,	0,	0,	0|(1ULL<<MCID::MayStore), 0x1304e4800c2fULL, nullptr, OperandInfo223 },  // Inst #2204 = S2_pstorerff_io
  { 2203,	5,	1,	4,	171,	0,	0,	0|(1ULL<<MCID::MayStore), 0x260000001429ULL, nullptr, OperandInfo226 },  // Inst #2203 = S2_pstorerdtnew_pi
  { 2202,	5,	1,	4,	170,	0,	0,	0|(1ULL<<MCID::MayStore), 0x260000000429ULL, nullptr, OperandInfo226 },  // Inst #2202 = S2_pstorerdt_pi
  { 2201,	4,	0,	4,	49,	0,	0,	0|(1ULL<<MCID::MayStore), 0x230d2480042fULL, nullptr, OperandInfo225 },  // Inst #2201 = S2_pstorerdt_io
  { 2200,	5,	1,	4,	171,	0,	0,	0|(1ULL<<MCID::MayStore), 0x260000001c29ULL, nullptr, OperandInfo226 },  // Inst #2200 = S2_pstorerdfnew_pi
  { 2199,	5,	1,	4,	170,	0,	0,	0|(1ULL<<MCID::MayStore), 0x260000000c29ULL, nullptr, OperandInfo226 },  // Inst #2199 = S2_pstorerdf_pi
  { 2198,	4,	0,	4,	49,	0,	0,	0|(1ULL<<MCID::MayStore), 0x230d24800c2fULL, nullptr, OperandInfo225 },  // Inst #2198 = S2_pstorerdf_io
  { 2197,	5,	1,	4,	171,	0,	0,	0|(1ULL<<MCID::MayStore), 0xe0000081429ULL, nullptr, OperandInfo224 },  // Inst #2197 = S2_pstorerbtnew_pi
  { 2196,	5,	1,	4,	170,	0,	0,	0|(1ULL<<MCID::MayStore), 0xe0000080429ULL, nullptr, OperandInfo224 },  // Inst #2196 = S2_pstorerbt_pi
  { 2195,	4,	0,	4,	49,	0,	0,	0|(1ULL<<MCID::MayStore), 0xb00c488042fULL, nullptr, OperandInfo223 },  // Inst #2195 = S2_pstorerbt_io
  { 2194,	5,	1,	4,	173,	0,	0,	0|(1ULL<<MCID::MayStore), 0xe8000145429ULL, nullptr, OperandInfo224 },  // Inst #2194 = S2_pstorerbnewtnew_pi
  { 2193,	5,	1,	4,	172,	0,	0,	0|(1ULL<<MCID::MayStore), 0xe8000144429ULL, nullptr, OperandInfo224 },  // Inst #2193 = S2_pstorerbnewt_pi
  { 2192,	4,	0,	4,	50,	0,	0,	0|(1ULL<<MCID::MayStore), 0xb80c493442fULL, nullptr, OperandInfo223 },  // Inst #2192 = S2_pstorerbnewt_io
  { 2191,	5,	1,	4,	173,	0,	0,	0|(1ULL<<MCID::MayStore), 0xe8000145c29ULL, nullptr, OperandInfo224 },  // Inst #2191 = S2_pstorerbnewfnew_pi
  { 2190,	5,	1,	4,	172,	0,	0,	0|(1ULL<<MCID::MayStore), 0xe8000144c29ULL, nullptr, OperandInfo224 },  // Inst #2190 = S2_pstorerbnewf_pi
  { 2189,	4,	0,	4,	50,	0,	0,	0|(1ULL<<MCID::MayStore), 0xb80c4934c2fULL, nullptr, OperandInfo223 },  // Inst #2189 = S2_pstorerbnewf_io
  { 2188,	5,	1,	4,	171,	0,	0,	0|(1ULL<<MCID::MayStore), 0xe0000081c29ULL, nullptr, OperandInfo224 },  // Inst #2188 = S2_pstorerbfnew_pi
  { 2187,	5,	1,	4,	170,	0,	0,	0|(1ULL<<MCID::MayStore), 0xe0000080c29ULL, nullptr, OperandInfo224 },  // Inst #2187 = S2_pstorerbf_pi
  { 2186,	4,	0,	4,	49,	0,	0,	0|(1ULL<<MCID::MayStore), 0xb00c4880c2fULL, nullptr, OperandInfo223 },  // Inst #2186 = S2_pstorerbf_io
  { 2185,	3,	1,	4,	168,	0,	0,	0, 0x80000000008003ULL, nullptr, OperandInfo168 },  // Inst #2185 = S2_parityp
  { 2184,	3,	1,	4,	6,	0,	0,	0, 0x1ULL, nullptr, OperandInfo156 },  // Inst #2184 = S2_packhl
  { 2183,	3,	1,	4,	169,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo155 },  // Inst #2183 = S2_mask
  { 2182,	3,	1,	4,	8,	0,	0,	0, 0x2cULL, nullptr, OperandInfo67 },  // Inst #2182 = S2_lsr_r_vw
  { 2181,	3,	1,	4,	8,	0,	0,	0, 0x2cULL, nullptr, OperandInfo67 },  // Inst #2181 = S2_lsr_r_vh
  { 2180,	4,	1,	4,	161,	0,	0,	0, 0x8000000000802cULL, nullptr, OperandInfo179 },  // Inst #2180 = S2_lsr_r_r_or
  { 2179,	4,	1,	4,	159,	0,	0,	0, 0x8000000000802cULL, nullptr, OperandInfo179 },  // Inst #2179 = S2_lsr_r_r_nac
  { 2178,	4,	1,	4,	161,	0,	0,	0, 0x8000000000802cULL, nullptr, OperandInfo179 },  // Inst #2178 = S2_lsr_r_r_and
  { 2177,	4,	1,	4,	159,	0,	0,	0, 0x8000000000802cULL, nullptr, OperandInfo179 },  // Inst #2177 = S2_lsr_r_r_acc
  { 2176,	3,	1,	4,	8,	0,	0,	0, 0x802cULL, nullptr, OperandInfo65 },  // Inst #2176 = S2_lsr_r_r
  { 2175,	4,	1,	4,	161,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #2175 = S2_lsr_r_p_xor
  { 2174,	4,	1,	4,	161,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #2174 = S2_lsr_r_p_or
  { 2173,	4,	1,	4,	159,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #2173 = S2_lsr_r_p_nac
  { 2172,	4,	1,	4,	161,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #2172 = S2_lsr_r_p_and
  { 2171,	4,	1,	4,	159,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #2171 = S2_lsr_r_p_acc
  { 2170,	3,	1,	4,	8,	0,	0,	0, 0x2cULL, nullptr, OperandInfo67 },  // Inst #2170 = S2_lsr_r_p
  { 2169,	3,	1,	4,	8,	0,	0,	0, 0x2bULL, nullptr, OperandInfo93 },  // Inst #2169 = S2_lsr_i_vw
  { 2168,	3,	1,	4,	8,	0,	0,	0, 0x2bULL, nullptr, OperandInfo93 },  // Inst #2168 = S2_lsr_i_vh
  { 2167,	4,	1,	4,	161,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo211 },  // Inst #2167 = S2_lsr_i_r_xacc
  { 2166,	4,	1,	4,	161,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo211 },  // Inst #2166 = S2_lsr_i_r_or
  { 2165,	4,	1,	4,	159,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo211 },  // Inst #2165 = S2_lsr_i_r_nac
  { 2164,	4,	1,	4,	161,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo211 },  // Inst #2164 = S2_lsr_i_r_and
  { 2163,	4,	1,	4,	159,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo211 },  // Inst #2163 = S2_lsr_i_r_acc
  { 2162,	3,	1,	4,	8,	0,	0,	0, 0x802bULL, nullptr, OperandInfo64 },  // Inst #2162 = S2_lsr_i_r
  { 2161,	4,	1,	4,	161,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo218 },  // Inst #2161 = S2_lsr_i_p_xacc
  { 2160,	4,	1,	4,	161,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo218 },  // Inst #2160 = S2_lsr_i_p_or
  { 2159,	4,	1,	4,	159,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo218 },  // Inst #2159 = S2_lsr_i_p_nac
  { 2158,	4,	1,	4,	161,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo218 },  // Inst #2158 = S2_lsr_i_p_and
  { 2157,	4,	1,	4,	159,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo218 },  // Inst #2157 = S2_lsr_i_p_acc
  { 2156,	3,	1,	4,	8,	0,	0,	0, 0x2bULL, nullptr, OperandInfo93 },  // Inst #2156 = S2_lsr_i_p
  { 2155,	3,	1,	4,	8,	0,	0,	0, 0x2cULL, nullptr, OperandInfo67 },  // Inst #2155 = S2_lsl_r_vw
  { 2154,	3,	1,	4,	8,	0,	0,	0, 0x2cULL, nullptr, OperandInfo67 },  // Inst #2154 = S2_lsl_r_vh
  { 2153,	4,	1,	4,	161,	0,	0,	0, 0x8000000000802cULL, nullptr, OperandInfo179 },  // Inst #2153 = S2_lsl_r_r_or
  { 2152,	4,	1,	4,	159,	0,	0,	0, 0x8000000000802cULL, nullptr, OperandInfo179 },  // Inst #2152 = S2_lsl_r_r_nac
  { 2151,	4,	1,	4,	161,	0,	0,	0, 0x8000000000802cULL, nullptr, OperandInfo179 },  // Inst #2151 = S2_lsl_r_r_and
  { 2150,	4,	1,	4,	159,	0,	0,	0, 0x8000000000802cULL, nullptr, OperandInfo179 },  // Inst #2150 = S2_lsl_r_r_acc
  { 2149,	3,	1,	4,	8,	0,	0,	0, 0x802cULL, nullptr, OperandInfo65 },  // Inst #2149 = S2_lsl_r_r
  { 2148,	4,	1,	4,	161,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #2148 = S2_lsl_r_p_xor
  { 2147,	4,	1,	4,	161,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #2147 = S2_lsl_r_p_or
  { 2146,	4,	1,	4,	159,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #2146 = S2_lsl_r_p_nac
  { 2145,	4,	1,	4,	161,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #2145 = S2_lsl_r_p_and
  { 2144,	4,	1,	4,	159,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #2144 = S2_lsl_r_p_acc
  { 2143,	3,	1,	4,	8,	0,	0,	0, 0x2cULL, nullptr, OperandInfo67 },  // Inst #2143 = S2_lsl_r_p
  { 2142,	3,	1,	4,	168,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo52 },  // Inst #2142 = S2_lfsp
  { 2141,	2,	1,	4,	166,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo49 },  // Inst #2141 = S2_interleave
  { 2140,	4,	1,	4,	161,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo69 },  // Inst #2140 = S2_insertp_rp
  { 2139,	5,	1,	4,	53,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo222 },  // Inst #2139 = S2_insertp
  { 2138,	4,	1,	4,	161,	0,	0,	0, 0x8000000000802cULL, nullptr, OperandInfo221 },  // Inst #2138 = S2_insert_rp
  { 2137,	5,	1,	4,	53,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo95 },  // Inst #2137 = S2_insert
  { 2136,	3,	1,	4,	168,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo52 },  // Inst #2136 = S2_extractup_rp
  { 2135,	4,	1,	4,	159,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo220 },  // Inst #2135 = S2_extractup
  { 2134,	3,	1,	4,	168,	0,	0,	0, 0x8000000000802cULL, nullptr, OperandInfo219 },  // Inst #2134 = S2_extractu_rp
  { 2133,	4,	1,	4,	159,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo204 },  // Inst #2133 = S2_extractu
  { 2132,	2,	1,	4,	166,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo49 },  // Inst #2132 = S2_deinterleave
  { 2131,	2,	1,	4,	166,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo94 },  // Inst #2131 = S2_ct1p
  { 2130,	2,	1,	4,	166,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo47 },  // Inst #2130 = S2_ct1
  { 2129,	2,	1,	4,	166,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo94 },  // Inst #2129 = S2_ct0p
  { 2128,	2,	1,	4,	166,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo47 },  // Inst #2128 = S2_ct0
  { 2127,	3,	1,	4,	8,	0,	0,	0, 0x802cULL, nullptr, OperandInfo65 },  // Inst #2127 = S2_clrbit_r
  { 2126,	3,	1,	4,	8,	0,	0,	0, 0x802bULL, nullptr, OperandInfo64 },  // Inst #2126 = S2_clrbit_i
  { 2125,	2,	1,	4,	166,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo94 },  // Inst #2125 = S2_clbp
  { 2124,	2,	1,	4,	166,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo47 },  // Inst #2124 = S2_clbnorm
  { 2123,	2,	1,	4,	166,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo47 },  // Inst #2123 = S2_clb
  { 2122,	2,	1,	4,	166,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo94 },  // Inst #2122 = S2_cl1p
  { 2121,	2,	1,	4,	166,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo47 },  // Inst #2121 = S2_cl1
  { 2120,	2,	1,	4,	166,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo94 },  // Inst #2120 = S2_cl0p
  { 2119,	2,	1,	4,	166,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo47 },  // Inst #2119 = S2_cl0
  { 2118,	3,	1,	4,	167,	0,	1,	0, 0x8000000000202cULL, ImplicitList36, OperandInfo52 },  // Inst #2118 = S2_cabacdecbin
  { 2117,	2,	1,	4,	166,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo49 },  // Inst #2117 = S2_brevp
  { 2116,	2,	1,	4,	166,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo47 },  // Inst #2116 = S2_brev
  { 2115,	3,	1,	4,	8,	0,	0,	0, 0x2cULL, nullptr, OperandInfo67 },  // Inst #2115 = S2_asr_r_vw
  { 2114,	3,	1,	4,	8,	0,	0,	0, 0x2cULL, nullptr, OperandInfo67 },  // Inst #2114 = S2_asr_r_vh
  { 2113,	3,	1,	4,	78,	0,	0,	0, 0x8000000000802cULL, nullptr, OperandInfo68 },  // Inst #2113 = S2_asr_r_svw_trun
  { 2112,	3,	1,	4,	77,	0,	1,	0, 0x8000000000802cULL, ImplicitList16, OperandInfo65 },  // Inst #2112 = S2_asr_r_r_sat
  { 2111,	4,	1,	4,	161,	0,	0,	0, 0x8000000000802cULL, nullptr, OperandInfo179 },  // Inst #2111 = S2_asr_r_r_or
  { 2110,	4,	1,	4,	159,	0,	0,	0, 0x8000000000802cULL, nullptr, OperandInfo179 },  // Inst #2110 = S2_asr_r_r_nac
  { 2109,	4,	1,	4,	161,	0,	0,	0, 0x8000000000802cULL, nullptr, OperandInfo179 },  // Inst #2109 = S2_asr_r_r_and
  { 2108,	4,	1,	4,	159,	0,	0,	0, 0x8000000000802cULL, nullptr, OperandInfo179 },  // Inst #2108 = S2_asr_r_r_acc
  { 2107,	3,	1,	4,	8,	0,	0,	0, 0x802cULL, nullptr, OperandInfo65 },  // Inst #2107 = S2_asr_r_r
  { 2106,	4,	1,	4,	161,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #2106 = S2_asr_r_p_xor
  { 2105,	4,	1,	4,	161,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #2105 = S2_asr_r_p_or
  { 2104,	4,	1,	4,	159,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #2104 = S2_asr_r_p_nac
  { 2103,	4,	1,	4,	161,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #2103 = S2_asr_r_p_and
  { 2102,	4,	1,	4,	159,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #2102 = S2_asr_r_p_acc
  { 2101,	3,	1,	4,	8,	0,	0,	0, 0x2cULL, nullptr, OperandInfo67 },  // Inst #2101 = S2_asr_r_p
  { 2100,	3,	1,	4,	8,	0,	0,	0, 0x2bULL, nullptr, OperandInfo93 },  // Inst #2100 = S2_asr_i_vw
  { 2099,	3,	1,	4,	8,	0,	0,	0, 0x2bULL, nullptr, OperandInfo93 },  // Inst #2099 = S2_asr_i_vh
  { 2098,	3,	1,	4,	78,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo96 },  // Inst #2098 = S2_asr_i_svw_trun
  { 2097,	3,	1,	4,	48,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo64 },  // Inst #2097 = S2_asr_i_r_rnd
  { 2096,	4,	1,	4,	161,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo211 },  // Inst #2096 = S2_asr_i_r_or
  { 2095,	4,	1,	4,	159,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo211 },  // Inst #2095 = S2_asr_i_r_nac
  { 2094,	4,	1,	4,	161,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo211 },  // Inst #2094 = S2_asr_i_r_and
  { 2093,	4,	1,	4,	159,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo211 },  // Inst #2093 = S2_asr_i_r_acc
  { 2092,	3,	1,	4,	8,	0,	0,	0, 0x802bULL, nullptr, OperandInfo64 },  // Inst #2092 = S2_asr_i_r
  { 2091,	3,	1,	4,	48,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo93 },  // Inst #2091 = S2_asr_i_p_rnd
  { 2090,	4,	1,	4,	161,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo218 },  // Inst #2090 = S2_asr_i_p_or
  { 2089,	4,	1,	4,	159,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo218 },  // Inst #2089 = S2_asr_i_p_nac
  { 2088,	4,	1,	4,	161,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo218 },  // Inst #2088 = S2_asr_i_p_and
  { 2087,	4,	1,	4,	159,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo218 },  // Inst #2087 = S2_asr_i_p_acc
  { 2086,	3,	1,	4,	8,	0,	0,	0, 0x2bULL, nullptr, OperandInfo93 },  // Inst #2086 = S2_asr_i_p
  { 2085,	3,	1,	4,	8,	0,	0,	0, 0x2cULL, nullptr, OperandInfo67 },  // Inst #2085 = S2_asl_r_vw
  { 2084,	3,	1,	4,	8,	0,	0,	0, 0x2cULL, nullptr, OperandInfo67 },  // Inst #2084 = S2_asl_r_vh
  { 2083,	3,	1,	4,	77,	0,	1,	0, 0x8000000000802cULL, ImplicitList16, OperandInfo65 },  // Inst #2083 = S2_asl_r_r_sat
  { 2082,	4,	1,	4,	161,	0,	0,	0, 0x8000000000802cULL, nullptr, OperandInfo179 },  // Inst #2082 = S2_asl_r_r_or
  { 2081,	4,	1,	4,	159,	0,	0,	0, 0x8000000000802cULL, nullptr, OperandInfo179 },  // Inst #2081 = S2_asl_r_r_nac
  { 2080,	4,	1,	4,	161,	0,	0,	0, 0x8000000000802cULL, nullptr, OperandInfo179 },  // Inst #2080 = S2_asl_r_r_and
  { 2079,	4,	1,	4,	159,	0,	0,	0, 0x8000000000802cULL, nullptr, OperandInfo179 },  // Inst #2079 = S2_asl_r_r_acc
  { 2078,	3,	1,	4,	8,	0,	0,	0, 0x802cULL, nullptr, OperandInfo65 },  // Inst #2078 = S2_asl_r_r
  { 2077,	4,	1,	4,	161,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #2077 = S2_asl_r_p_xor
  { 2076,	4,	1,	4,	161,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #2076 = S2_asl_r_p_or
  { 2075,	4,	1,	4,	159,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #2075 = S2_asl_r_p_nac
  { 2074,	4,	1,	4,	161,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #2074 = S2_asl_r_p_and
  { 2073,	4,	1,	4,	159,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #2073 = S2_asl_r_p_acc
  { 2072,	3,	1,	4,	8,	0,	0,	0, 0x2cULL, nullptr, OperandInfo67 },  // Inst #2072 = S2_asl_r_p
  { 2071,	3,	1,	4,	8,	0,	0,	0, 0x2bULL, nullptr, OperandInfo93 },  // Inst #2071 = S2_asl_i_vw
  { 2070,	3,	1,	4,	8,	0,	0,	0, 0x2bULL, nullptr, OperandInfo93 },  // Inst #2070 = S2_asl_i_vh
  { 2069,	4,	1,	4,	161,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo211 },  // Inst #2069 = S2_asl_i_r_xacc
  { 2068,	3,	1,	4,	77,	0,	1,	0, 0x8000000000802bULL, ImplicitList16, OperandInfo64 },  // Inst #2068 = S2_asl_i_r_sat
  { 2067,	4,	1,	4,	161,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo211 },  // Inst #2067 = S2_asl_i_r_or
  { 2066,	4,	1,	4,	159,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo211 },  // Inst #2066 = S2_asl_i_r_nac
  { 2065,	4,	1,	4,	161,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo211 },  // Inst #2065 = S2_asl_i_r_and
  { 2064,	4,	1,	4,	159,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo211 },  // Inst #2064 = S2_asl_i_r_acc
  { 2063,	3,	1,	4,	8,	0,	0,	0, 0x802bULL, nullptr, OperandInfo64 },  // Inst #2063 = S2_asl_i_r
  { 2062,	4,	1,	4,	161,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo218 },  // Inst #2062 = S2_asl_i_p_xacc
  { 2061,	4,	1,	4,	161,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo218 },  // Inst #2061 = S2_asl_i_p_or
  { 2060,	4,	1,	4,	159,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo218 },  // Inst #2060 = S2_asl_i_p_nac
  { 2059,	4,	1,	4,	161,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo218 },  // Inst #2059 = S2_asl_i_p_and
  { 2058,	4,	1,	4,	159,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo218 },  // Inst #2058 = S2_asl_i_p_acc
  { 2057,	3,	1,	4,	8,	0,	0,	0, 0x2bULL, nullptr, OperandInfo93 },  // Inst #2057 = S2_asl_i_p
  { 2056,	3,	1,	4,	58,	4,	1,	0|(1ULL<<MCID::MayStore), 0x230000008029ULL, ImplicitList15, OperandInfo152 },  // Inst #2056 = S2_allocframe
  { 2055,	4,	1,	4,	159,	0,	0,	0, 0x8000000000802cULL, nullptr, OperandInfo70 },  // Inst #2055 = S2_addasl_rrri
  { 2054,	1,	0,	4,	121,	0,	7,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator), 0xb10800023ULL, ImplicitList35, OperandInfo2 },  // Inst #2054 = RESTORE_DEALLOC_RET_JMP_V4_PIC
  { 2053,	1,	0,	4,	121,	0,	7,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator), 0xb11800023ULL, ImplicitList35, OperandInfo2 },  // Inst #2053 = RESTORE_DEALLOC_RET_JMP_V4_EXT_PIC
  { 2052,	1,	0,	4,	121,	0,	4,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator), 0xb11800023ULL, ImplicitList34, OperandInfo2 },  // Inst #2052 = RESTORE_DEALLOC_RET_JMP_V4_EXT
  { 2051,	1,	0,	4,	121,	0,	4,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator), 0xb10800023ULL, ImplicitList34, OperandInfo2 },  // Inst #2051 = RESTORE_DEALLOC_RET_JMP_V4
  { 2050,	1,	0,	4,	35,	0,	7,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0xb10800023ULL, ImplicitList35, OperandInfo2 },  // Inst #2050 = RESTORE_DEALLOC_BEFORE_TAILCALL_V4_PIC
  { 2049,	1,	0,	4,	35,	0,	7,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0xb11800023ULL, ImplicitList35, OperandInfo2 },  // Inst #2049 = RESTORE_DEALLOC_BEFORE_TAILCALL_V4_EXT_PIC
  { 2048,	1,	0,	4,	35,	0,	4,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0xb11800023ULL, ImplicitList34, OperandInfo2 },  // Inst #2048 = RESTORE_DEALLOC_BEFORE_TAILCALL_V4_EXT
  { 2047,	1,	0,	4,	35,	0,	4,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0xb10800023ULL, ImplicitList34, OperandInfo2 },  // Inst #2047 = RESTORE_DEALLOC_BEFORE_TAILCALL_V4
  { 2046,	1,	0,	4,	165,	0,	0,	0|(1ULL<<MCID::MayStore), 0xa9ULL, nullptr, OperandInfo81 },  // Inst #2046 = R6_release_st_vi
  { 2045,	1,	0,	4,	165,	0,	0,	0|(1ULL<<MCID::MayStore), 0xa9ULL, nullptr, OperandInfo81 },  // Inst #2045 = R6_release_at_vi
  { 2044,	1,	0,	4,	17,	0,	0,	0, 0x23ULL, nullptr, OperandInfo2 },  // Inst #2044 = PS_trap1
  { 2043,	2,	0,	4,	164,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x198a4111402fULL, nullptr, OperandInfo185 },  // Inst #2043 = PS_storerinewabs
  { 2042,	2,	0,	4,	163,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x190a4108002fULL, nullptr, OperandInfo185 },  // Inst #2042 = PS_storeriabs
  { 2041,	2,	0,	4,	164,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x11862111402fULL, nullptr, OperandInfo185 },  // Inst #2041 = PS_storerhnewabs
  { 2040,	2,	0,	4,	163,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x11062108002fULL, nullptr, OperandInfo185 },  // Inst #2040 = PS_storerhabs
  { 2039,	2,	0,	4,	163,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x11062100002fULL, nullptr, OperandInfo185 },  // Inst #2039 = PS_storerfabs
  { 2038,	2,	0,	4,	163,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x210e6100002fULL, nullptr, OperandInfo217 },  // Inst #2038 = PS_storerdabs
  { 2037,	2,	0,	4,	164,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x9820111402fULL, nullptr, OperandInfo185 },  // Inst #2037 = PS_storerbnewabs
  { 2036,	2,	0,	4,	163,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x9020108002fULL, nullptr, OperandInfo185 },  // Inst #2036 = PS_storerbabs
  { 2035,	2,	1,	4,	146,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x11062300802fULL, nullptr, OperandInfo46 },  // Inst #2035 = PS_loadruhabs
  { 2034,	2,	1,	4,	146,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x9020300802fULL, nullptr, OperandInfo46 },  // Inst #2034 = PS_loadrubabs
  { 2033,	2,	1,	4,	146,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x190a4300802fULL, nullptr, OperandInfo46 },  // Inst #2033 = PS_loadriabs
  { 2032,	2,	1,	4,	146,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x11062300802fULL, nullptr, OperandInfo46 },  // Inst #2032 = PS_loadrhabs
  { 2031,	2,	1,	4,	146,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x210e6300002fULL, nullptr, OperandInfo51 },  // Inst #2031 = PS_loadrdabs
  { 2030,	2,	1,	4,	146,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x9020300802fULL, nullptr, OperandInfo46 },  // Inst #2030 = PS_loadrbabs
  { 2029,	2,	0,	4,	124,	0,	1,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x801000001423ULL, ImplicitList13, OperandInfo58 },  // Inst #2029 = PS_jmprettnewpt
  { 2028,	2,	0,	4,	124,	0,	1,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x1000001423ULL, ImplicitList13, OperandInfo58 },  // Inst #2028 = PS_jmprettnew
  { 2027,	2,	0,	4,	16,	0,	1,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x1000000423ULL, ImplicitList13, OperandInfo58 },  // Inst #2027 = PS_jmprett
  { 2026,	2,	0,	4,	124,	0,	1,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x801000001c23ULL, ImplicitList13, OperandInfo58 },  // Inst #2026 = PS_jmpretfnewpt
  { 2025,	2,	0,	4,	124,	0,	1,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x1000001c23ULL, ImplicitList13, OperandInfo58 },  // Inst #2025 = PS_jmpretfnew
  { 2024,	2,	0,	4,	16,	0,	1,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x1000000c23ULL, ImplicitList13, OperandInfo58 },  // Inst #2024 = PS_jmpretf
  { 2023,	1,	0,	4,	40,	0,	1,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::Terminator), 0x1000000023ULL, ImplicitList13, OperandInfo81 },  // Inst #2023 = PS_jmpret
  { 2022,	1,	0,	4,	118,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x1000000823ULL, nullptr, OperandInfo81 },  // Inst #2022 = PS_callr_nr
  { 2021,	1,	0,	4,	35,	0,	5,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0xb10800023ULL, ImplicitList33, OperandInfo2 },  // Inst #2021 = PS_call_stk
  { 2020,	3,	1,	4,	33,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo168 },  // Inst #2020 = M7_wcmpyrwc_rnd
  { 2019,	3,	1,	4,	33,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo168 },  // Inst #2019 = M7_wcmpyrwc
  { 2018,	3,	1,	4,	33,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo168 },  // Inst #2018 = M7_wcmpyrw_rnd
  { 2017,	3,	1,	4,	33,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo168 },  // Inst #2017 = M7_wcmpyrw
  { 2016,	3,	1,	4,	33,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo168 },  // Inst #2016 = M7_wcmpyiwc_rnd
  { 2015,	3,	1,	4,	33,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo168 },  // Inst #2015 = M7_wcmpyiwc
  { 2014,	3,	1,	4,	33,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo168 },  // Inst #2014 = M7_wcmpyiw_rnd
  { 2013,	3,	1,	4,	33,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo168 },  // Inst #2013 = M7_wcmpyiw
  { 2012,	4,	1,	4,	34,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo69 },  // Inst #2012 = M7_dcmpyrwc_acc
  { 2011,	3,	1,	4,	33,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo52 },  // Inst #2011 = M7_dcmpyrwc
  { 2010,	4,	1,	4,	34,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo69 },  // Inst #2010 = M7_dcmpyrw_acc
  { 2009,	3,	1,	4,	33,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo52 },  // Inst #2009 = M7_dcmpyrw
  { 2008,	4,	1,	4,	34,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo69 },  // Inst #2008 = M7_dcmpyiwc_acc
  { 2007,	3,	1,	4,	33,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo52 },  // Inst #2007 = M7_dcmpyiwc
  { 2006,	4,	1,	4,	34,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo69 },  // Inst #2006 = M7_dcmpyiw_acc
  { 2005,	3,	1,	4,	33,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo52 },  // Inst #2005 = M7_dcmpyiw
  { 2004,	3,	1,	4,	96,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo52 },  // Inst #2004 = M6_vabsdiffub
  { 2003,	3,	1,	4,	96,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo52 },  // Inst #2003 = M6_vabsdiffb
  { 2002,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo52 },  // Inst #2002 = M5_vrmpybuu
  { 2001,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo52 },  // Inst #2001 = M5_vrmpybsu
  { 2000,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo69 },  // Inst #2000 = M5_vrmacbuu
  { 1999,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo69 },  // Inst #1999 = M5_vrmacbsu
  { 1998,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1998 = M5_vmpybuu
  { 1997,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1997 = M5_vmpybsu
  { 1996,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1996 = M5_vmacbuu
  { 1995,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1995 = M5_vmacbsu
  { 1994,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo52 },  // Inst #1994 = M5_vdmpybsu
  { 1993,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo69 },  // Inst #1993 = M5_vdmacbsu
  { 1992,	4,	1,	4,	161,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo69 },  // Inst #1992 = M4_xor_xacc
  { 1991,	4,	1,	4,	161,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1991 = M4_xor_or
  { 1990,	4,	1,	4,	161,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1990 = M4_xor_andn
  { 1989,	4,	1,	4,	161,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1989 = M4_xor_and
  { 1988,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo52 },  // Inst #1988 = M4_vrmpyoh_s1
  { 1987,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo52 },  // Inst #1987 = M4_vrmpyoh_s0
  { 1986,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo69 },  // Inst #1986 = M4_vrmpyoh_acc_s1
  { 1985,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo69 },  // Inst #1985 = M4_vrmpyoh_acc_s0
  { 1984,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo52 },  // Inst #1984 = M4_vrmpyeh_s1
  { 1983,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo52 },  // Inst #1983 = M4_vrmpyeh_s0
  { 1982,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo69 },  // Inst #1982 = M4_vrmpyeh_acc_s1
  { 1981,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo69 },  // Inst #1981 = M4_vrmpyeh_acc_s0
  { 1980,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1980 = M4_vpmpyh_acc
  { 1979,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1979 = M4_vpmpyh
  { 1978,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1978 = M4_pmpyw_acc
  { 1977,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1977 = M4_pmpyw
  { 1976,	4,	1,	4,	161,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1976 = M4_or_xor
  { 1975,	4,	1,	4,	161,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1975 = M4_or_or
  { 1974,	4,	1,	4,	161,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1974 = M4_or_andn
  { 1973,	4,	1,	4,	161,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1973 = M4_or_and
  { 1972,	4,	1,	4,	32,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo179 },  // Inst #1972 = M4_nac_up_s1_sat
  { 1971,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo216 },  // Inst #1971 = M4_mpyrr_addr
  { 1970,	4,	1,	4,	32,	0,	0,	0, 0x800000c2808003ULL, nullptr, OperandInfo215 },  // Inst #1970 = M4_mpyrr_addi
  { 1969,	4,	1,	4,	162,	0,	0,	0, 0x80000000008003ULL, nullptr, OperandInfo214 },  // Inst #1969 = M4_mpyri_addr_u2
  { 1968,	4,	1,	4,	160,	0,	0,	0, 0x800000c6808003ULL, nullptr, OperandInfo70 },  // Inst #1968 = M4_mpyri_addr
  { 1967,	4,	1,	4,	160,	0,	0,	0, 0x800000c2808003ULL, nullptr, OperandInfo213 },  // Inst #1967 = M4_mpyri_addi
  { 1966,	4,	1,	4,	32,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo179 },  // Inst #1966 = M4_mac_up_s1_sat
  { 1965,	3,	1,	4,	31,	0,	1,	0, 0x8000000000802cULL, ImplicitList16, OperandInfo68 },  // Inst #1965 = M4_cmpyr_whc
  { 1964,	3,	1,	4,	31,	0,	1,	0, 0x8000000000802cULL, ImplicitList16, OperandInfo68 },  // Inst #1964 = M4_cmpyr_wh
  { 1963,	3,	1,	4,	31,	0,	1,	0, 0x8000000000802cULL, ImplicitList16, OperandInfo68 },  // Inst #1963 = M4_cmpyi_whc
  { 1962,	3,	1,	4,	31,	0,	1,	0, 0x8000000000802cULL, ImplicitList16, OperandInfo68 },  // Inst #1962 = M4_cmpyi_wh
  { 1961,	4,	1,	4,	161,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1961 = M4_and_xor
  { 1960,	4,	1,	4,	161,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1960 = M4_and_or
  { 1959,	4,	1,	4,	161,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1959 = M4_and_andn
  { 1958,	4,	1,	4,	161,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1958 = M4_and_and
  { 1957,	4,	1,	4,	161,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1957 = M2_xor_xacc
  { 1956,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo52 },  // Inst #1956 = M2_vrmpy_s0
  { 1955,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo69 },  // Inst #1955 = M2_vrmac_s0
  { 1954,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo168 },  // Inst #1954 = M2_vrcmpys_s1rp_l
  { 1953,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo168 },  // Inst #1953 = M2_vrcmpys_s1rp_h
  { 1952,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo52 },  // Inst #1952 = M2_vrcmpys_s1_l
  { 1951,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo52 },  // Inst #1951 = M2_vrcmpys_s1_h
  { 1950,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo69 },  // Inst #1950 = M2_vrcmpys_acc_s1_l
  { 1949,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo69 },  // Inst #1949 = M2_vrcmpys_acc_s1_h
  { 1948,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo52 },  // Inst #1948 = M2_vrcmpyr_s0c
  { 1947,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo52 },  // Inst #1947 = M2_vrcmpyr_s0
  { 1946,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo52 },  // Inst #1946 = M2_vrcmpyi_s0c
  { 1945,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo52 },  // Inst #1945 = M2_vrcmpyi_s0
  { 1944,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo69 },  // Inst #1944 = M2_vrcmacr_s0c
  { 1943,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo69 },  // Inst #1943 = M2_vrcmacr_s0
  { 1942,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo69 },  // Inst #1942 = M2_vrcmaci_s0c
  { 1941,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo69 },  // Inst #1941 = M2_vrcmaci_s0
  { 1940,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo168 },  // Inst #1940 = M2_vradduh
  { 1939,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo168 },  // Inst #1939 = M2_vraddh
  { 1938,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo156 },  // Inst #1938 = M2_vmpy2su_s1
  { 1937,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo156 },  // Inst #1937 = M2_vmpy2su_s0
  { 1936,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo65 },  // Inst #1936 = M2_vmpy2s_s1pack
  { 1935,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo156 },  // Inst #1935 = M2_vmpy2s_s1
  { 1934,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo65 },  // Inst #1934 = M2_vmpy2s_s0pack
  { 1933,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo156 },  // Inst #1933 = M2_vmpy2s_s0
  { 1932,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo52 },  // Inst #1932 = M2_vmpy2es_s1
  { 1931,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo52 },  // Inst #1931 = M2_vmpy2es_s0
  { 1930,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo212 },  // Inst #1930 = M2_vmac2su_s1
  { 1929,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo212 },  // Inst #1929 = M2_vmac2su_s0
  { 1928,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo212 },  // Inst #1928 = M2_vmac2s_s1
  { 1927,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo212 },  // Inst #1927 = M2_vmac2s_s0
  { 1926,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo69 },  // Inst #1926 = M2_vmac2es_s1
  { 1925,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo69 },  // Inst #1925 = M2_vmac2es_s0
  { 1924,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo69 },  // Inst #1924 = M2_vmac2es
  { 1923,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1923 = M2_vmac2
  { 1922,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo52 },  // Inst #1922 = M2_vdmpys_s1
  { 1921,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo52 },  // Inst #1921 = M2_vdmpys_s0
  { 1920,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo168 },  // Inst #1920 = M2_vdmpyrs_s1
  { 1919,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo168 },  // Inst #1919 = M2_vdmpyrs_s0
  { 1918,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo69 },  // Inst #1918 = M2_vdmacs_s1
  { 1917,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo69 },  // Inst #1917 = M2_vdmacs_s0
  { 1916,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo52 },  // Inst #1916 = M2_vcmpy_s1_sat_r
  { 1915,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo52 },  // Inst #1915 = M2_vcmpy_s1_sat_i
  { 1914,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo52 },  // Inst #1914 = M2_vcmpy_s0_sat_r
  { 1913,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo52 },  // Inst #1913 = M2_vcmpy_s0_sat_i
  { 1912,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo69 },  // Inst #1912 = M2_vcmac_s0_sat_r
  { 1911,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo69 },  // Inst #1911 = M2_vcmac_s0_sat_i
  { 1910,	3,	1,	4,	48,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo52 },  // Inst #1910 = M2_vabsdiffw
  { 1909,	3,	1,	4,	48,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo52 },  // Inst #1909 = M2_vabsdiffh
  { 1908,	4,	1,	4,	159,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1908 = M2_subacc
  { 1907,	4,	1,	4,	159,	0,	0,	0, 0x80000116808025ULL, nullptr, OperandInfo211 },  // Inst #1907 = M2_naccii
  { 1906,	4,	1,	4,	159,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1906 = M2_nacci
  { 1905,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1905 = M2_mpyud_nac_ll_s1
  { 1904,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1904 = M2_mpyud_nac_ll_s0
  { 1903,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1903 = M2_mpyud_nac_lh_s1
  { 1902,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1902 = M2_mpyud_nac_lh_s0
  { 1901,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1901 = M2_mpyud_nac_hl_s1
  { 1900,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1900 = M2_mpyud_nac_hl_s0
  { 1899,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1899 = M2_mpyud_nac_hh_s1
  { 1898,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1898 = M2_mpyud_nac_hh_s0
  { 1897,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1897 = M2_mpyud_ll_s1
  { 1896,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1896 = M2_mpyud_ll_s0
  { 1895,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1895 = M2_mpyud_lh_s1
  { 1894,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1894 = M2_mpyud_lh_s0
  { 1893,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1893 = M2_mpyud_hl_s1
  { 1892,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1892 = M2_mpyud_hl_s0
  { 1891,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1891 = M2_mpyud_hh_s1
  { 1890,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1890 = M2_mpyud_hh_s0
  { 1889,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1889 = M2_mpyud_acc_ll_s1
  { 1888,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1888 = M2_mpyud_acc_ll_s0
  { 1887,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1887 = M2_mpyud_acc_lh_s1
  { 1886,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1886 = M2_mpyud_acc_lh_s0
  { 1885,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1885 = M2_mpyud_acc_hl_s1
  { 1884,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1884 = M2_mpyud_acc_hl_s0
  { 1883,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1883 = M2_mpyud_acc_hh_s1
  { 1882,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1882 = M2_mpyud_acc_hh_s0
  { 1881,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1881 = M2_mpyu_up
  { 1880,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1880 = M2_mpyu_nac_ll_s1
  { 1879,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1879 = M2_mpyu_nac_ll_s0
  { 1878,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1878 = M2_mpyu_nac_lh_s1
  { 1877,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1877 = M2_mpyu_nac_lh_s0
  { 1876,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1876 = M2_mpyu_nac_hl_s1
  { 1875,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1875 = M2_mpyu_nac_hl_s0
  { 1874,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1874 = M2_mpyu_nac_hh_s1
  { 1873,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1873 = M2_mpyu_nac_hh_s0
  { 1872,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1872 = M2_mpyu_ll_s1
  { 1871,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1871 = M2_mpyu_ll_s0
  { 1870,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1870 = M2_mpyu_lh_s1
  { 1869,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1869 = M2_mpyu_lh_s0
  { 1868,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1868 = M2_mpyu_hl_s1
  { 1867,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1867 = M2_mpyu_hl_s0
  { 1866,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1866 = M2_mpyu_hh_s1
  { 1865,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1865 = M2_mpyu_hh_s0
  { 1864,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1864 = M2_mpyu_acc_ll_s1
  { 1863,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1863 = M2_mpyu_acc_ll_s0
  { 1862,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1862 = M2_mpyu_acc_lh_s1
  { 1861,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1861 = M2_mpyu_acc_lh_s0
  { 1860,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1860 = M2_mpyu_acc_hl_s1
  { 1859,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1859 = M2_mpyu_acc_hl_s0
  { 1858,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1858 = M2_mpyu_acc_hh_s1
  { 1857,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1857 = M2_mpyu_acc_hh_s0
  { 1856,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1856 = M2_mpysu_up
  { 1855,	3,	1,	4,	30,	0,	0,	0, 0x80000104808025ULL, nullptr, OperandInfo64 },  // Inst #1855 = M2_mpysip
  { 1854,	3,	1,	4,	30,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo64 },  // Inst #1854 = M2_mpysin
  { 1853,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1853 = M2_mpyi
  { 1852,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1852 = M2_mpyd_rnd_ll_s1
  { 1851,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1851 = M2_mpyd_rnd_ll_s0
  { 1850,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1850 = M2_mpyd_rnd_lh_s1
  { 1849,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1849 = M2_mpyd_rnd_lh_s0
  { 1848,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1848 = M2_mpyd_rnd_hl_s1
  { 1847,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1847 = M2_mpyd_rnd_hl_s0
  { 1846,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1846 = M2_mpyd_rnd_hh_s1
  { 1845,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1845 = M2_mpyd_rnd_hh_s0
  { 1844,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1844 = M2_mpyd_nac_ll_s1
  { 1843,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1843 = M2_mpyd_nac_ll_s0
  { 1842,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1842 = M2_mpyd_nac_lh_s1
  { 1841,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1841 = M2_mpyd_nac_lh_s0
  { 1840,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1840 = M2_mpyd_nac_hl_s1
  { 1839,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1839 = M2_mpyd_nac_hl_s0
  { 1838,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1838 = M2_mpyd_nac_hh_s1
  { 1837,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1837 = M2_mpyd_nac_hh_s0
  { 1836,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1836 = M2_mpyd_ll_s1
  { 1835,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1835 = M2_mpyd_ll_s0
  { 1834,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1834 = M2_mpyd_lh_s1
  { 1833,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1833 = M2_mpyd_lh_s0
  { 1832,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1832 = M2_mpyd_hl_s1
  { 1831,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1831 = M2_mpyd_hl_s0
  { 1830,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1830 = M2_mpyd_hh_s1
  { 1829,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1829 = M2_mpyd_hh_s0
  { 1828,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1828 = M2_mpyd_acc_ll_s1
  { 1827,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1827 = M2_mpyd_acc_ll_s0
  { 1826,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1826 = M2_mpyd_acc_lh_s1
  { 1825,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1825 = M2_mpyd_acc_lh_s0
  { 1824,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1824 = M2_mpyd_acc_hl_s1
  { 1823,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1823 = M2_mpyd_acc_hl_s0
  { 1822,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1822 = M2_mpyd_acc_hh_s1
  { 1821,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1821 = M2_mpyd_acc_hh_s0
  { 1820,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo65 },  // Inst #1820 = M2_mpy_up_s1_sat
  { 1819,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1819 = M2_mpy_up_s1
  { 1818,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1818 = M2_mpy_up
  { 1817,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo65 },  // Inst #1817 = M2_mpy_sat_rnd_ll_s1
  { 1816,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo65 },  // Inst #1816 = M2_mpy_sat_rnd_ll_s0
  { 1815,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo65 },  // Inst #1815 = M2_mpy_sat_rnd_lh_s1
  { 1814,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo65 },  // Inst #1814 = M2_mpy_sat_rnd_lh_s0
  { 1813,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo65 },  // Inst #1813 = M2_mpy_sat_rnd_hl_s1
  { 1812,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo65 },  // Inst #1812 = M2_mpy_sat_rnd_hl_s0
  { 1811,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo65 },  // Inst #1811 = M2_mpy_sat_rnd_hh_s1
  { 1810,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo65 },  // Inst #1810 = M2_mpy_sat_rnd_hh_s0
  { 1809,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo65 },  // Inst #1809 = M2_mpy_sat_ll_s1
  { 1808,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo65 },  // Inst #1808 = M2_mpy_sat_ll_s0
  { 1807,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo65 },  // Inst #1807 = M2_mpy_sat_lh_s1
  { 1806,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo65 },  // Inst #1806 = M2_mpy_sat_lh_s0
  { 1805,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo65 },  // Inst #1805 = M2_mpy_sat_hl_s1
  { 1804,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo65 },  // Inst #1804 = M2_mpy_sat_hl_s0
  { 1803,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo65 },  // Inst #1803 = M2_mpy_sat_hh_s1
  { 1802,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo65 },  // Inst #1802 = M2_mpy_sat_hh_s0
  { 1801,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1801 = M2_mpy_rnd_ll_s1
  { 1800,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1800 = M2_mpy_rnd_ll_s0
  { 1799,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1799 = M2_mpy_rnd_lh_s1
  { 1798,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1798 = M2_mpy_rnd_lh_s0
  { 1797,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1797 = M2_mpy_rnd_hl_s1
  { 1796,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1796 = M2_mpy_rnd_hl_s0
  { 1795,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1795 = M2_mpy_rnd_hh_s1
  { 1794,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1794 = M2_mpy_rnd_hh_s0
  { 1793,	4,	1,	4,	32,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo179 },  // Inst #1793 = M2_mpy_nac_sat_ll_s1
  { 1792,	4,	1,	4,	32,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo179 },  // Inst #1792 = M2_mpy_nac_sat_ll_s0
  { 1791,	4,	1,	4,	32,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo179 },  // Inst #1791 = M2_mpy_nac_sat_lh_s1
  { 1790,	4,	1,	4,	32,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo179 },  // Inst #1790 = M2_mpy_nac_sat_lh_s0
  { 1789,	4,	1,	4,	32,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo179 },  // Inst #1789 = M2_mpy_nac_sat_hl_s1
  { 1788,	4,	1,	4,	32,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo179 },  // Inst #1788 = M2_mpy_nac_sat_hl_s0
  { 1787,	4,	1,	4,	32,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo179 },  // Inst #1787 = M2_mpy_nac_sat_hh_s1
  { 1786,	4,	1,	4,	32,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo179 },  // Inst #1786 = M2_mpy_nac_sat_hh_s0
  { 1785,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1785 = M2_mpy_nac_ll_s1
  { 1784,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1784 = M2_mpy_nac_ll_s0
  { 1783,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1783 = M2_mpy_nac_lh_s1
  { 1782,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1782 = M2_mpy_nac_lh_s0
  { 1781,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1781 = M2_mpy_nac_hl_s1
  { 1780,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1780 = M2_mpy_nac_hl_s0
  { 1779,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1779 = M2_mpy_nac_hh_s1
  { 1778,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1778 = M2_mpy_nac_hh_s0
  { 1777,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1777 = M2_mpy_ll_s1
  { 1776,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1776 = M2_mpy_ll_s0
  { 1775,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1775 = M2_mpy_lh_s1
  { 1774,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1774 = M2_mpy_lh_s0
  { 1773,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1773 = M2_mpy_hl_s1
  { 1772,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1772 = M2_mpy_hl_s0
  { 1771,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1771 = M2_mpy_hh_s1
  { 1770,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1770 = M2_mpy_hh_s0
  { 1769,	4,	1,	4,	32,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo179 },  // Inst #1769 = M2_mpy_acc_sat_ll_s1
  { 1768,	4,	1,	4,	32,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo179 },  // Inst #1768 = M2_mpy_acc_sat_ll_s0
  { 1767,	4,	1,	4,	32,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo179 },  // Inst #1767 = M2_mpy_acc_sat_lh_s1
  { 1766,	4,	1,	4,	32,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo179 },  // Inst #1766 = M2_mpy_acc_sat_lh_s0
  { 1765,	4,	1,	4,	32,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo179 },  // Inst #1765 = M2_mpy_acc_sat_hl_s1
  { 1764,	4,	1,	4,	32,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo179 },  // Inst #1764 = M2_mpy_acc_sat_hl_s0
  { 1763,	4,	1,	4,	32,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo179 },  // Inst #1763 = M2_mpy_acc_sat_hh_s1
  { 1762,	4,	1,	4,	32,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo179 },  // Inst #1762 = M2_mpy_acc_sat_hh_s0
  { 1761,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1761 = M2_mpy_acc_ll_s1
  { 1760,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1760 = M2_mpy_acc_ll_s0
  { 1759,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1759 = M2_mpy_acc_lh_s1
  { 1758,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1758 = M2_mpy_acc_lh_s0
  { 1757,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1757 = M2_mpy_acc_hl_s1
  { 1756,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1756 = M2_mpy_acc_hl_s0
  { 1755,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1755 = M2_mpy_acc_hh_s1
  { 1754,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1754 = M2_mpy_acc_hh_s0
  { 1753,	4,	1,	4,	107,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1753 = M2_mnaci
  { 1752,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo52 },  // Inst #1752 = M2_mmpyul_s1
  { 1751,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo52 },  // Inst #1751 = M2_mmpyul_s0
  { 1750,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo52 },  // Inst #1750 = M2_mmpyul_rs1
  { 1749,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo52 },  // Inst #1749 = M2_mmpyul_rs0
  { 1748,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo52 },  // Inst #1748 = M2_mmpyuh_s1
  { 1747,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo52 },  // Inst #1747 = M2_mmpyuh_s0
  { 1746,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo52 },  // Inst #1746 = M2_mmpyuh_rs1
  { 1745,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo52 },  // Inst #1745 = M2_mmpyuh_rs0
  { 1744,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo52 },  // Inst #1744 = M2_mmpyl_s1
  { 1743,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo52 },  // Inst #1743 = M2_mmpyl_s0
  { 1742,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo52 },  // Inst #1742 = M2_mmpyl_rs1
  { 1741,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo52 },  // Inst #1741 = M2_mmpyl_rs0
  { 1740,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo52 },  // Inst #1740 = M2_mmpyh_s1
  { 1739,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo52 },  // Inst #1739 = M2_mmpyh_s0
  { 1738,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo52 },  // Inst #1738 = M2_mmpyh_rs1
  { 1737,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo52 },  // Inst #1737 = M2_mmpyh_rs0
  { 1736,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo69 },  // Inst #1736 = M2_mmaculs_s1
  { 1735,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo69 },  // Inst #1735 = M2_mmaculs_s0
  { 1734,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo69 },  // Inst #1734 = M2_mmaculs_rs1
  { 1733,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo69 },  // Inst #1733 = M2_mmaculs_rs0
  { 1732,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo69 },  // Inst #1732 = M2_mmacuhs_s1
  { 1731,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo69 },  // Inst #1731 = M2_mmacuhs_s0
  { 1730,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo69 },  // Inst #1730 = M2_mmacuhs_rs1
  { 1729,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo69 },  // Inst #1729 = M2_mmacuhs_rs0
  { 1728,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo69 },  // Inst #1728 = M2_mmacls_s1
  { 1727,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo69 },  // Inst #1727 = M2_mmacls_s0
  { 1726,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo69 },  // Inst #1726 = M2_mmacls_rs1
  { 1725,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo69 },  // Inst #1725 = M2_mmacls_rs0
  { 1724,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo69 },  // Inst #1724 = M2_mmachs_s1
  { 1723,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo69 },  // Inst #1723 = M2_mmachs_s0
  { 1722,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo69 },  // Inst #1722 = M2_mmachs_rs1
  { 1721,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo69 },  // Inst #1721 = M2_mmachs_rs0
  { 1720,	4,	1,	4,	160,	0,	0,	0, 0x80000106808025ULL, nullptr, OperandInfo211 },  // Inst #1720 = M2_macsip
  { 1719,	4,	1,	4,	160,	0,	0,	0, 0x80000106808025ULL, nullptr, OperandInfo211 },  // Inst #1719 = M2_macsin
  { 1718,	4,	1,	4,	32,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1718 = M2_maci
  { 1717,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo65 },  // Inst #1717 = M2_hmmpyl_s1
  { 1716,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo65 },  // Inst #1716 = M2_hmmpyl_rs1
  { 1715,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo65 },  // Inst #1715 = M2_hmmpyh_s1
  { 1714,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo65 },  // Inst #1714 = M2_hmmpyh_rs1
  { 1713,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1713 = M2_dpmpyuu_s0
  { 1712,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1712 = M2_dpmpyuu_nac_s0
  { 1711,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1711 = M2_dpmpyuu_acc_s0
  { 1710,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1710 = M2_dpmpyss_s0
  { 1709,	3,	1,	4,	31,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo65 },  // Inst #1709 = M2_dpmpyss_rnd_s0
  { 1708,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1708 = M2_dpmpyss_nac_s0
  { 1707,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1707 = M2_dpmpyss_acc_s0
  { 1706,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo212 },  // Inst #1706 = M2_cnacsc_s1
  { 1705,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo212 },  // Inst #1705 = M2_cnacsc_s0
  { 1704,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo212 },  // Inst #1704 = M2_cnacs_s1
  { 1703,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo212 },  // Inst #1703 = M2_cnacs_s0
  { 1702,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo156 },  // Inst #1702 = M2_cmpysc_s1
  { 1701,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo156 },  // Inst #1701 = M2_cmpysc_s0
  { 1700,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo156 },  // Inst #1700 = M2_cmpys_s1
  { 1699,	3,	1,	4,	31,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo156 },  // Inst #1699 = M2_cmpys_s0
  { 1698,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo65 },  // Inst #1698 = M2_cmpyrsc_s1
  { 1697,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo65 },  // Inst #1697 = M2_cmpyrsc_s0
  { 1696,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo65 },  // Inst #1696 = M2_cmpyrs_s1
  { 1695,	3,	1,	4,	31,	0,	1,	0, 0x80000000008025ULL, ImplicitList16, OperandInfo65 },  // Inst #1695 = M2_cmpyrs_s0
  { 1694,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1694 = M2_cmpyr_s0
  { 1693,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo156 },  // Inst #1693 = M2_cmpyi_s0
  { 1692,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo212 },  // Inst #1692 = M2_cmacsc_s1
  { 1691,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo212 },  // Inst #1691 = M2_cmacsc_s0
  { 1690,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo212 },  // Inst #1690 = M2_cmacs_s1
  { 1689,	4,	1,	4,	32,	0,	1,	0, 0x80000000000025ULL, ImplicitList16, OperandInfo212 },  // Inst #1689 = M2_cmacs_s0
  { 1688,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1688 = M2_cmacr_s0
  { 1687,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo212 },  // Inst #1687 = M2_cmaci_s0
  { 1686,	4,	1,	4,	159,	0,	0,	0, 0x80000116808025ULL, nullptr, OperandInfo211 },  // Inst #1686 = M2_accii
  { 1685,	4,	1,	4,	159,	0,	0,	0, 0x80000000008025ULL, nullptr, OperandInfo179 },  // Inst #1685 = M2_acci
  { 1684,	2,	1,	4,	6,	0,	0,	0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable), 0x8000ULL, nullptr, OperandInfo46 },  // Inst #1684 = LO
  { 1683,	3,	0,	4,	158,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0xa4ULL, nullptr, OperandInfo210 },  // Inst #1683 = L6_memcpy
  { 1682,	3,	0,	4,	21,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x1b8902800030ULL, nullptr, OperandInfo153 },  // Inst #1682 = L4_sub_memopw_io
  { 1681,	3,	0,	4,	21,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x1384e2800030ULL, nullptr, OperandInfo153 },  // Inst #1681 = L4_sub_memoph_io
  { 1680,	3,	0,	4,	21,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0xb80c2800030ULL, nullptr, OperandInfo153 },  // Inst #1680 = L4_sub_memopb_io
  { 1679,	3,	1,	4,	24,	1,	2,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Terminator), 0xa09000001424ULL, ImplicitList32, OperandInfo61 },  // Inst #1679 = L4_return_tnew_pt
  { 1678,	3,	1,	4,	24,	1,	2,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Terminator), 0x209000001424ULL, ImplicitList32, OperandInfo61 },  // Inst #1678 = L4_return_tnew_pnt
  { 1677,	3,	1,	4,	23,	1,	2,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Terminator), 0xa09000000424ULL, ImplicitList32, OperandInfo61 },  // Inst #1677 = L4_return_t
  { 1676,	3,	1,	4,	24,	1,	2,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Terminator), 0xa09000001c24ULL, ImplicitList32, OperandInfo61 },  // Inst #1676 = L4_return_fnew_pt
  { 1675,	3,	1,	4,	24,	1,	2,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Terminator), 0x209000001c24ULL, ImplicitList32, OperandInfo61 },  // Inst #1675 = L4_return_fnew_pnt
  { 1674,	3,	1,	4,	23,	1,	2,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Terminator), 0xa09000000c24ULL, ImplicitList32, OperandInfo61 },  // Inst #1674 = L4_return_f
  { 1673,	2,	1,	4,	28,	1,	2,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::Terminator), 0xa09000000024ULL, ImplicitList32, OperandInfo60 },  // Inst #1673 = L4_return
  { 1672,	5,	1,	4,	157,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x150000009424ULL, nullptr, OperandInfo207 },  // Inst #1672 = L4_ploadruhtnew_rr
  { 1671,	3,	1,	4,	152,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1100c5809424ULL, nullptr, OperandInfo151 },  // Inst #1671 = L4_ploadruhtnew_abs
  { 1670,	5,	1,	4,	156,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x150000008424ULL, nullptr, OperandInfo207 },  // Inst #1670 = L4_ploadruht_rr
  { 1669,	3,	1,	4,	155,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1100c5808424ULL, nullptr, OperandInfo151 },  // Inst #1669 = L4_ploadruht_abs
  { 1668,	5,	1,	4,	157,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x150000009c24ULL, nullptr, OperandInfo207 },  // Inst #1668 = L4_ploadruhfnew_rr
  { 1667,	3,	1,	4,	152,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1100c5809c24ULL, nullptr, OperandInfo151 },  // Inst #1667 = L4_ploadruhfnew_abs
  { 1666,	5,	1,	4,	156,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x150000008c24ULL, nullptr, OperandInfo207 },  // Inst #1666 = L4_ploadruhf_rr
  { 1665,	3,	1,	4,	155,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1100c5808c24ULL, nullptr, OperandInfo151 },  // Inst #1665 = L4_ploadruhf_abs
  { 1664,	5,	1,	4,	157,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xd0000009424ULL, nullptr, OperandInfo207 },  // Inst #1664 = L4_ploadrubtnew_rr
  { 1663,	3,	1,	4,	152,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x900c5809424ULL, nullptr, OperandInfo151 },  // Inst #1663 = L4_ploadrubtnew_abs
  { 1662,	5,	1,	4,	156,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xd0000008424ULL, nullptr, OperandInfo207 },  // Inst #1662 = L4_ploadrubt_rr
  { 1661,	3,	1,	4,	155,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x900c5808424ULL, nullptr, OperandInfo151 },  // Inst #1661 = L4_ploadrubt_abs
  { 1660,	5,	1,	4,	157,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xd0000009c24ULL, nullptr, OperandInfo207 },  // Inst #1660 = L4_ploadrubfnew_rr
  { 1659,	3,	1,	4,	152,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x900c5809c24ULL, nullptr, OperandInfo151 },  // Inst #1659 = L4_ploadrubfnew_abs
  { 1658,	5,	1,	4,	156,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xd0000008c24ULL, nullptr, OperandInfo207 },  // Inst #1658 = L4_ploadrubf_rr
  { 1657,	3,	1,	4,	155,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x900c5808c24ULL, nullptr, OperandInfo151 },  // Inst #1657 = L4_ploadrubf_abs
  { 1656,	5,	1,	4,	157,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1d0000009424ULL, nullptr, OperandInfo207 },  // Inst #1656 = L4_ploadritnew_rr
  { 1655,	3,	1,	4,	152,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1900c5809424ULL, nullptr, OperandInfo151 },  // Inst #1655 = L4_ploadritnew_abs
  { 1654,	5,	1,	4,	156,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1d0000008424ULL, nullptr, OperandInfo207 },  // Inst #1654 = L4_ploadrit_rr
  { 1653,	3,	1,	4,	155,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1900c5808424ULL, nullptr, OperandInfo151 },  // Inst #1653 = L4_ploadrit_abs
  { 1652,	5,	1,	4,	157,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1d0000009c24ULL, nullptr, OperandInfo207 },  // Inst #1652 = L4_ploadrifnew_rr
  { 1651,	3,	1,	4,	152,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1900c5809c24ULL, nullptr, OperandInfo151 },  // Inst #1651 = L4_ploadrifnew_abs
  { 1650,	5,	1,	4,	156,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1d0000008c24ULL, nullptr, OperandInfo207 },  // Inst #1650 = L4_ploadrif_rr
  { 1649,	3,	1,	4,	155,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1900c5808c24ULL, nullptr, OperandInfo151 },  // Inst #1649 = L4_ploadrif_abs
  { 1648,	5,	1,	4,	157,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x150000009424ULL, nullptr, OperandInfo207 },  // Inst #1648 = L4_ploadrhtnew_rr
  { 1647,	3,	1,	4,	152,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1100c5809424ULL, nullptr, OperandInfo151 },  // Inst #1647 = L4_ploadrhtnew_abs
  { 1646,	5,	1,	4,	156,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x150000008424ULL, nullptr, OperandInfo207 },  // Inst #1646 = L4_ploadrht_rr
  { 1645,	3,	1,	4,	155,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1100c5808424ULL, nullptr, OperandInfo151 },  // Inst #1645 = L4_ploadrht_abs
  { 1644,	5,	1,	4,	157,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x150000009c24ULL, nullptr, OperandInfo207 },  // Inst #1644 = L4_ploadrhfnew_rr
  { 1643,	3,	1,	4,	152,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1100c5809c24ULL, nullptr, OperandInfo151 },  // Inst #1643 = L4_ploadrhfnew_abs
  { 1642,	5,	1,	4,	156,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x150000008c24ULL, nullptr, OperandInfo207 },  // Inst #1642 = L4_ploadrhf_rr
  { 1641,	3,	1,	4,	155,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1100c5808c24ULL, nullptr, OperandInfo151 },  // Inst #1641 = L4_ploadrhf_abs
  { 1640,	5,	1,	4,	157,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x250000001424ULL, nullptr, OperandInfo209 },  // Inst #1640 = L4_ploadrdtnew_rr
  { 1639,	3,	1,	4,	152,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x2100c5801424ULL, nullptr, OperandInfo208 },  // Inst #1639 = L4_ploadrdtnew_abs
  { 1638,	5,	1,	4,	156,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x250000000424ULL, nullptr, OperandInfo209 },  // Inst #1638 = L4_ploadrdt_rr
  { 1637,	3,	1,	4,	155,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x2100c5800424ULL, nullptr, OperandInfo208 },  // Inst #1637 = L4_ploadrdt_abs
  { 1636,	5,	1,	4,	157,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x250000001c24ULL, nullptr, OperandInfo209 },  // Inst #1636 = L4_ploadrdfnew_rr
  { 1635,	3,	1,	4,	152,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x2100c5801c24ULL, nullptr, OperandInfo208 },  // Inst #1635 = L4_ploadrdfnew_abs
  { 1634,	5,	1,	4,	156,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x250000000c24ULL, nullptr, OperandInfo209 },  // Inst #1634 = L4_ploadrdf_rr
  { 1633,	3,	1,	4,	155,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x2100c5800c24ULL, nullptr, OperandInfo208 },  // Inst #1633 = L4_ploadrdf_abs
  { 1632,	5,	1,	4,	157,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xd0000009424ULL, nullptr, OperandInfo207 },  // Inst #1632 = L4_ploadrbtnew_rr
  { 1631,	3,	1,	4,	152,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x900c5809424ULL, nullptr, OperandInfo151 },  // Inst #1631 = L4_ploadrbtnew_abs
  { 1630,	5,	1,	4,	156,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xd0000008424ULL, nullptr, OperandInfo207 },  // Inst #1630 = L4_ploadrbt_rr
  { 1629,	3,	1,	4,	155,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x900c5808424ULL, nullptr, OperandInfo151 },  // Inst #1629 = L4_ploadrbt_abs
  { 1628,	5,	1,	4,	157,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xd0000009c24ULL, nullptr, OperandInfo207 },  // Inst #1628 = L4_ploadrbfnew_rr
  { 1627,	3,	1,	4,	152,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x900c5809c24ULL, nullptr, OperandInfo151 },  // Inst #1627 = L4_ploadrbfnew_abs
  { 1626,	5,	1,	4,	156,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xd0000008c24ULL, nullptr, OperandInfo207 },  // Inst #1626 = L4_ploadrbf_rr
  { 1625,	3,	1,	4,	155,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x900c5808c24ULL, nullptr, OperandInfo151 },  // Inst #1625 = L4_ploadrbf_abs
  { 1624,	3,	0,	4,	21,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x1b8902800030ULL, nullptr, OperandInfo153 },  // Inst #1624 = L4_or_memopw_io
  { 1623,	3,	0,	4,	21,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x1384e2800030ULL, nullptr, OperandInfo153 },  // Inst #1623 = L4_or_memoph_io
  { 1622,	3,	0,	4,	21,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0xb80c2800030ULL, nullptr, OperandInfo153 },  // Inst #1622 = L4_or_memopb_io
  { 1621,	4,	1,	4,	153,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1400c7808024ULL, nullptr, OperandInfo204 },  // Inst #1621 = L4_loadruh_ur
  { 1620,	4,	1,	4,	154,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x150000008024ULL, nullptr, OperandInfo70 },  // Inst #1620 = L4_loadruh_rr
  { 1619,	3,	2,	4,	152,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1200c5808024ULL, nullptr, OperandInfo64 },  // Inst #1619 = L4_loadruh_ap
  { 1618,	4,	1,	4,	153,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xc00c7808024ULL, nullptr, OperandInfo204 },  // Inst #1618 = L4_loadrub_ur
  { 1617,	4,	1,	4,	154,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0xd0000008024ULL, nullptr, OperandInfo70 },  // Inst #1617 = L4_loadrub_rr
  { 1616,	3,	2,	4,	152,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xa00c5808024ULL, nullptr, OperandInfo64 },  // Inst #1616 = L4_loadrub_ap
  { 1615,	4,	1,	4,	153,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1c00c7808024ULL, nullptr, OperandInfo204 },  // Inst #1615 = L4_loadri_ur
  { 1614,	4,	1,	4,	154,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x1d0000008024ULL, nullptr, OperandInfo70 },  // Inst #1614 = L4_loadri_rr
  { 1613,	3,	2,	4,	152,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1a00c5808024ULL, nullptr, OperandInfo64 },  // Inst #1613 = L4_loadri_ap
  { 1612,	4,	1,	4,	153,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1400c7808024ULL, nullptr, OperandInfo204 },  // Inst #1612 = L4_loadrh_ur
  { 1611,	4,	1,	4,	154,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x150000008024ULL, nullptr, OperandInfo70 },  // Inst #1611 = L4_loadrh_rr
  { 1610,	3,	2,	4,	152,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1200c5808024ULL, nullptr, OperandInfo64 },  // Inst #1610 = L4_loadrh_ap
  { 1609,	4,	1,	4,	153,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x2400c7800024ULL, nullptr, OperandInfo205 },  // Inst #1609 = L4_loadrd_ur
  { 1608,	4,	1,	4,	154,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x250000000024ULL, nullptr, OperandInfo206 },  // Inst #1608 = L4_loadrd_rr
  { 1607,	3,	2,	4,	152,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x2200c5800024ULL, nullptr, OperandInfo150 },  // Inst #1607 = L4_loadrd_ap
  { 1606,	4,	1,	4,	153,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xc00c7808024ULL, nullptr, OperandInfo204 },  // Inst #1606 = L4_loadrb_ur
  { 1605,	4,	1,	4,	154,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0xd0000008024ULL, nullptr, OperandInfo70 },  // Inst #1605 = L4_loadrb_rr
  { 1604,	3,	2,	4,	152,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xa00c5808024ULL, nullptr, OperandInfo64 },  // Inst #1604 = L4_loadrb_ap
  { 1603,	2,	1,	4,	148,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x200000000124ULL, nullptr, OperandInfo60 },  // Inst #1603 = L4_loadd_locked
  { 1602,	2,	1,	4,	147,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x200000000024ULL, nullptr, OperandInfo60 },  // Inst #1602 = L4_loadd_aq
  { 1601,	4,	1,	4,	153,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1c00c7800024ULL, nullptr, OperandInfo205 },  // Inst #1601 = L4_loadbzw4_ur
  { 1600,	3,	2,	4,	152,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1a00c5800024ULL, nullptr, OperandInfo150 },  // Inst #1600 = L4_loadbzw4_ap
  { 1599,	4,	1,	4,	153,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1400c7808024ULL, nullptr, OperandInfo204 },  // Inst #1599 = L4_loadbzw2_ur
  { 1598,	3,	2,	4,	152,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1200c5808024ULL, nullptr, OperandInfo64 },  // Inst #1598 = L4_loadbzw2_ap
  { 1597,	4,	1,	4,	153,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1c00c7800024ULL, nullptr, OperandInfo205 },  // Inst #1597 = L4_loadbsw4_ur
  { 1596,	3,	2,	4,	152,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1a00c5800024ULL, nullptr, OperandInfo150 },  // Inst #1596 = L4_loadbsw4_ap
  { 1595,	4,	1,	4,	153,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1400c7808024ULL, nullptr, OperandInfo204 },  // Inst #1595 = L4_loadbsw2_ur
  { 1594,	3,	2,	4,	152,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1200c5808024ULL, nullptr, OperandInfo64 },  // Inst #1594 = L4_loadbsw2_ap
  { 1593,	5,	1,	4,	151,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1400c9800024ULL, nullptr, OperandInfo203 },  // Inst #1593 = L4_loadalignh_ur
  { 1592,	4,	2,	4,	150,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1200c7800024ULL, nullptr, OperandInfo202 },  // Inst #1592 = L4_loadalignh_ap
  { 1591,	5,	1,	4,	151,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xc00c9800024ULL, nullptr, OperandInfo203 },  // Inst #1591 = L4_loadalignb_ur
  { 1590,	4,	2,	4,	150,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xa00c7800024ULL, nullptr, OperandInfo202 },  // Inst #1590 = L4_loadalignb_ap
  { 1589,	3,	0,	4,	22,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x1b8902800030ULL, nullptr, OperandInfo155 },  // Inst #1589 = L4_isub_memopw_io
  { 1588,	3,	0,	4,	22,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x1384e2800030ULL, nullptr, OperandInfo155 },  // Inst #1588 = L4_isub_memoph_io
  { 1587,	3,	0,	4,	22,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0xb80c2800030ULL, nullptr, OperandInfo155 },  // Inst #1587 = L4_isub_memopb_io
  { 1586,	3,	0,	4,	22,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x1b8902800030ULL, nullptr, OperandInfo155 },  // Inst #1586 = L4_ior_memopw_io
  { 1585,	3,	0,	4,	22,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x1384e2800030ULL, nullptr, OperandInfo155 },  // Inst #1585 = L4_ior_memoph_io
  { 1584,	3,	0,	4,	22,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0xb80c2800030ULL, nullptr, OperandInfo155 },  // Inst #1584 = L4_ior_memopb_io
  { 1583,	3,	0,	4,	22,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x1b8902800030ULL, nullptr, OperandInfo155 },  // Inst #1583 = L4_iand_memopw_io
  { 1582,	3,	0,	4,	22,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x1384e2800030ULL, nullptr, OperandInfo155 },  // Inst #1582 = L4_iand_memoph_io
  { 1581,	3,	0,	4,	22,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0xb80c2800030ULL, nullptr, OperandInfo155 },  // Inst #1581 = L4_iand_memopb_io
  { 1580,	3,	0,	4,	22,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x1b8902800030ULL, nullptr, OperandInfo155 },  // Inst #1580 = L4_iadd_memopw_io
  { 1579,	3,	0,	4,	22,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x1384e2800030ULL, nullptr, OperandInfo155 },  // Inst #1579 = L4_iadd_memoph_io
  { 1578,	3,	0,	4,	22,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0xb80c2800030ULL, nullptr, OperandInfo155 },  // Inst #1578 = L4_iadd_memopb_io
  { 1577,	3,	0,	4,	21,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x1b8902800030ULL, nullptr, OperandInfo153 },  // Inst #1577 = L4_and_memopw_io
  { 1576,	3,	0,	4,	21,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x1384e2800030ULL, nullptr, OperandInfo153 },  // Inst #1576 = L4_and_memoph_io
  { 1575,	3,	0,	4,	21,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0xb80c2800030ULL, nullptr, OperandInfo153 },  // Inst #1575 = L4_and_memopb_io
  { 1574,	3,	0,	4,	21,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x1b8902800030ULL, nullptr, OperandInfo153 },  // Inst #1574 = L4_add_memopw_io
  { 1573,	3,	0,	4,	21,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x1384e2800030ULL, nullptr, OperandInfo153 },  // Inst #1573 = L4_add_memoph_io
  { 1572,	3,	0,	4,	21,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0xb80c2800030ULL, nullptr, OperandInfo153 },  // Inst #1572 = L4_add_memopb_io
  { 1571,	5,	2,	4,	149,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x160000009424ULL, nullptr, OperandInfo199 },  // Inst #1571 = L2_ploadruhtnew_pi
  { 1570,	4,	1,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1304e680942fULL, nullptr, OperandInfo158 },  // Inst #1570 = L2_ploadruhtnew_io
  { 1569,	5,	2,	4,	144,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x160000008424ULL, nullptr, OperandInfo199 },  // Inst #1569 = L2_ploadruht_pi
  { 1568,	4,	1,	4,	18,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1304e680842fULL, nullptr, OperandInfo158 },  // Inst #1568 = L2_ploadruht_io
  { 1567,	5,	2,	4,	149,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x160000009c24ULL, nullptr, OperandInfo199 },  // Inst #1567 = L2_ploadruhfnew_pi
  { 1566,	4,	1,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1304e6809c2fULL, nullptr, OperandInfo158 },  // Inst #1566 = L2_ploadruhfnew_io
  { 1565,	5,	2,	4,	144,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x160000008c24ULL, nullptr, OperandInfo199 },  // Inst #1565 = L2_ploadruhf_pi
  { 1564,	4,	1,	4,	18,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1304e6808c2fULL, nullptr, OperandInfo158 },  // Inst #1564 = L2_ploadruhf_io
  { 1563,	5,	2,	4,	149,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xe0000009424ULL, nullptr, OperandInfo199 },  // Inst #1563 = L2_ploadrubtnew_pi
  { 1562,	4,	1,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xb00c680942fULL, nullptr, OperandInfo158 },  // Inst #1562 = L2_ploadrubtnew_io
  { 1561,	5,	2,	4,	144,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xe0000008424ULL, nullptr, OperandInfo199 },  // Inst #1561 = L2_ploadrubt_pi
  { 1560,	4,	1,	4,	18,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xb00c680842fULL, nullptr, OperandInfo158 },  // Inst #1560 = L2_ploadrubt_io
  { 1559,	5,	2,	4,	149,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xe0000009c24ULL, nullptr, OperandInfo199 },  // Inst #1559 = L2_ploadrubfnew_pi
  { 1558,	4,	1,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xb00c6809c2fULL, nullptr, OperandInfo158 },  // Inst #1558 = L2_ploadrubfnew_io
  { 1557,	5,	2,	4,	144,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xe0000008c24ULL, nullptr, OperandInfo199 },  // Inst #1557 = L2_ploadrubf_pi
  { 1556,	4,	1,	4,	18,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xb00c6808c2fULL, nullptr, OperandInfo158 },  // Inst #1556 = L2_ploadrubf_io
  { 1555,	5,	2,	4,	149,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1e0000009424ULL, nullptr, OperandInfo199 },  // Inst #1555 = L2_ploadritnew_pi
  { 1554,	4,	1,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1b090680942fULL, nullptr, OperandInfo158 },  // Inst #1554 = L2_ploadritnew_io
  { 1553,	5,	2,	4,	144,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1e0000008424ULL, nullptr, OperandInfo199 },  // Inst #1553 = L2_ploadrit_pi
  { 1552,	4,	1,	4,	18,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1b090680842fULL, nullptr, OperandInfo158 },  // Inst #1552 = L2_ploadrit_io
  { 1551,	5,	2,	4,	149,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1e0000009c24ULL, nullptr, OperandInfo199 },  // Inst #1551 = L2_ploadrifnew_pi
  { 1550,	4,	1,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1b0906809c2fULL, nullptr, OperandInfo158 },  // Inst #1550 = L2_ploadrifnew_io
  { 1549,	5,	2,	4,	144,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1e0000008c24ULL, nullptr, OperandInfo199 },  // Inst #1549 = L2_ploadrif_pi
  { 1548,	4,	1,	4,	18,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1b0906808c2fULL, nullptr, OperandInfo158 },  // Inst #1548 = L2_ploadrif_io
  { 1547,	5,	2,	4,	149,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x160000009424ULL, nullptr, OperandInfo199 },  // Inst #1547 = L2_ploadrhtnew_pi
  { 1546,	4,	1,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1304e680942fULL, nullptr, OperandInfo158 },  // Inst #1546 = L2_ploadrhtnew_io
  { 1545,	5,	2,	4,	144,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x160000008424ULL, nullptr, OperandInfo199 },  // Inst #1545 = L2_ploadrht_pi
  { 1544,	4,	1,	4,	18,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1304e680842fULL, nullptr, OperandInfo158 },  // Inst #1544 = L2_ploadrht_io
  { 1543,	5,	2,	4,	149,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x160000009c24ULL, nullptr, OperandInfo199 },  // Inst #1543 = L2_ploadrhfnew_pi
  { 1542,	4,	1,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1304e6809c2fULL, nullptr, OperandInfo158 },  // Inst #1542 = L2_ploadrhfnew_io
  { 1541,	5,	2,	4,	144,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x160000008c24ULL, nullptr, OperandInfo199 },  // Inst #1541 = L2_ploadrhf_pi
  { 1540,	4,	1,	4,	18,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1304e6808c2fULL, nullptr, OperandInfo158 },  // Inst #1540 = L2_ploadrhf_io
  { 1539,	5,	2,	4,	149,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x260000001424ULL, nullptr, OperandInfo201 },  // Inst #1539 = L2_ploadrdtnew_pi
  { 1538,	4,	1,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x230d2680142fULL, nullptr, OperandInfo200 },  // Inst #1538 = L2_ploadrdtnew_io
  { 1537,	5,	2,	4,	144,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x260000000424ULL, nullptr, OperandInfo201 },  // Inst #1537 = L2_ploadrdt_pi
  { 1536,	4,	1,	4,	18,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x230d2680042fULL, nullptr, OperandInfo200 },  // Inst #1536 = L2_ploadrdt_io
  { 1535,	5,	2,	4,	149,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x260000001c24ULL, nullptr, OperandInfo201 },  // Inst #1535 = L2_ploadrdfnew_pi
  { 1534,	4,	1,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x230d26801c2fULL, nullptr, OperandInfo200 },  // Inst #1534 = L2_ploadrdfnew_io
  { 1533,	5,	2,	4,	144,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x260000000c24ULL, nullptr, OperandInfo201 },  // Inst #1533 = L2_ploadrdf_pi
  { 1532,	4,	1,	4,	18,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x230d26800c2fULL, nullptr, OperandInfo200 },  // Inst #1532 = L2_ploadrdf_io
  { 1531,	5,	2,	4,	149,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xe0000009424ULL, nullptr, OperandInfo199 },  // Inst #1531 = L2_ploadrbtnew_pi
  { 1530,	4,	1,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xb00c680942fULL, nullptr, OperandInfo158 },  // Inst #1530 = L2_ploadrbtnew_io
  { 1529,	5,	2,	4,	144,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xe0000008424ULL, nullptr, OperandInfo199 },  // Inst #1529 = L2_ploadrbt_pi
  { 1528,	4,	1,	4,	18,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xb00c680842fULL, nullptr, OperandInfo158 },  // Inst #1528 = L2_ploadrbt_io
  { 1527,	5,	2,	4,	149,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xe0000009c24ULL, nullptr, OperandInfo199 },  // Inst #1527 = L2_ploadrbfnew_pi
  { 1526,	4,	1,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xb00c6809c2fULL, nullptr, OperandInfo158 },  // Inst #1526 = L2_ploadrbfnew_io
  { 1525,	5,	2,	4,	144,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xe0000008c24ULL, nullptr, OperandInfo199 },  // Inst #1525 = L2_ploadrbf_pi
  { 1524,	4,	1,	4,	18,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xb00c6808c2fULL, nullptr, OperandInfo158 },  // Inst #1524 = L2_ploadrbf_io
  { 1523,	2,	1,	4,	148,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x180000008124ULL, nullptr, OperandInfo47 },  // Inst #1523 = L2_loadw_locked
  { 1522,	2,	1,	4,	147,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x180000008024ULL, nullptr, OperandInfo47 },  // Inst #1522 = L2_loadw_aq
  { 1521,	2,	1,	4,	146,	1,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x10062200802fULL, ImplicitList31, OperandInfo46 },  // Inst #1521 = L2_loadruhgp
  { 1520,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x160000008024ULL, nullptr, OperandInfo193 },  // Inst #1520 = L2_loadruh_pr
  { 1519,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x160000008024ULL, nullptr, OperandInfo195 },  // Inst #1519 = L2_loadruh_pi
  { 1518,	4,	2,	4,	20,	1,	0,	0|(1ULL<<MCID::MayLoad), 0x160000008024ULL, ImplicitList30, OperandInfo193 },  // Inst #1518 = L2_loadruh_pcr
  { 1517,	5,	2,	4,	36,	1,	0,	0|(1ULL<<MCID::MayLoad), 0x160000008024ULL, ImplicitList30, OperandInfo194 },  // Inst #1517 = L2_loadruh_pci
  { 1516,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x160000008024ULL, nullptr, OperandInfo193 },  // Inst #1516 = L2_loadruh_pbr
  { 1515,	3,	1,	4,	19,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x130594808024ULL, nullptr, OperandInfo64 },  // Inst #1515 = L2_loadruh_io
  { 1514,	2,	1,	4,	146,	1,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x8020200802fULL, ImplicitList31, OperandInfo46 },  // Inst #1514 = L2_loadrubgp
  { 1513,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xe0000008024ULL, nullptr, OperandInfo193 },  // Inst #1513 = L2_loadrub_pr
  { 1512,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0xe0000008024ULL, nullptr, OperandInfo195 },  // Inst #1512 = L2_loadrub_pi
  { 1511,	4,	2,	4,	20,	1,	0,	0|(1ULL<<MCID::MayLoad), 0xe0000008024ULL, ImplicitList30, OperandInfo193 },  // Inst #1511 = L2_loadrub_pcr
  { 1510,	5,	2,	4,	36,	1,	0,	0|(1ULL<<MCID::MayLoad), 0xe0000008024ULL, ImplicitList30, OperandInfo194 },  // Inst #1510 = L2_loadrub_pci
  { 1509,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xe0000008024ULL, nullptr, OperandInfo193 },  // Inst #1509 = L2_loadrub_pbr
  { 1508,	3,	1,	4,	19,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0xb0174808024ULL, nullptr, OperandInfo64 },  // Inst #1508 = L2_loadrub_io
  { 1507,	2,	1,	4,	146,	1,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x180a4200802fULL, ImplicitList31, OperandInfo46 },  // Inst #1507 = L2_loadrigp
  { 1506,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1e0000008024ULL, nullptr, OperandInfo193 },  // Inst #1506 = L2_loadri_pr
  { 1505,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x1e0000008024ULL, nullptr, OperandInfo195 },  // Inst #1505 = L2_loadri_pi
  { 1504,	4,	2,	4,	20,	1,	0,	0|(1ULL<<MCID::MayLoad), 0x1e0000008024ULL, ImplicitList30, OperandInfo193 },  // Inst #1504 = L2_loadri_pcr
  { 1503,	5,	2,	4,	36,	1,	0,	0|(1ULL<<MCID::MayLoad), 0x1e0000008024ULL, ImplicitList30, OperandInfo194 },  // Inst #1503 = L2_loadri_pci
  { 1502,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1e0000008024ULL, nullptr, OperandInfo193 },  // Inst #1502 = L2_loadri_pbr
  { 1501,	3,	1,	4,	19,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x1b09b4808024ULL, nullptr, OperandInfo64 },  // Inst #1501 = L2_loadri_io
  { 1500,	2,	1,	4,	146,	1,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x10062200802fULL, ImplicitList31, OperandInfo46 },  // Inst #1500 = L2_loadrhgp
  { 1499,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x160000008024ULL, nullptr, OperandInfo193 },  // Inst #1499 = L2_loadrh_pr
  { 1498,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x160000008024ULL, nullptr, OperandInfo195 },  // Inst #1498 = L2_loadrh_pi
  { 1497,	4,	2,	4,	20,	1,	0,	0|(1ULL<<MCID::MayLoad), 0x160000008024ULL, ImplicitList30, OperandInfo193 },  // Inst #1497 = L2_loadrh_pcr
  { 1496,	5,	2,	4,	36,	1,	0,	0|(1ULL<<MCID::MayLoad), 0x160000008024ULL, ImplicitList30, OperandInfo194 },  // Inst #1496 = L2_loadrh_pci
  { 1495,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x160000008024ULL, nullptr, OperandInfo193 },  // Inst #1495 = L2_loadrh_pbr
  { 1494,	3,	1,	4,	19,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x130594808024ULL, nullptr, OperandInfo64 },  // Inst #1494 = L2_loadrh_io
  { 1493,	2,	1,	4,	146,	1,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x200e6200002fULL, ImplicitList31, OperandInfo51 },  // Inst #1493 = L2_loadrdgp
  { 1492,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x260000000024ULL, nullptr, OperandInfo196 },  // Inst #1492 = L2_loadrd_pr
  { 1491,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x260000000024ULL, nullptr, OperandInfo198 },  // Inst #1491 = L2_loadrd_pi
  { 1490,	4,	2,	4,	20,	1,	0,	0|(1ULL<<MCID::MayLoad), 0x260000000024ULL, ImplicitList30, OperandInfo196 },  // Inst #1490 = L2_loadrd_pcr
  { 1489,	5,	2,	4,	36,	1,	0,	0|(1ULL<<MCID::MayLoad), 0x260000000024ULL, ImplicitList30, OperandInfo197 },  // Inst #1489 = L2_loadrd_pci
  { 1488,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x260000000024ULL, nullptr, OperandInfo196 },  // Inst #1488 = L2_loadrd_pbr
  { 1487,	3,	1,	4,	19,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x230dd4800024ULL, nullptr, OperandInfo150 },  // Inst #1487 = L2_loadrd_io
  { 1486,	2,	1,	4,	146,	1,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x8020200802fULL, ImplicitList31, OperandInfo46 },  // Inst #1486 = L2_loadrbgp
  { 1485,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xe0000008024ULL, nullptr, OperandInfo193 },  // Inst #1485 = L2_loadrb_pr
  { 1484,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0xe0000008024ULL, nullptr, OperandInfo195 },  // Inst #1484 = L2_loadrb_pi
  { 1483,	4,	2,	4,	20,	1,	0,	0|(1ULL<<MCID::MayLoad), 0xe0000008024ULL, ImplicitList30, OperandInfo193 },  // Inst #1483 = L2_loadrb_pcr
  { 1482,	5,	2,	4,	36,	1,	0,	0|(1ULL<<MCID::MayLoad), 0xe0000008024ULL, ImplicitList30, OperandInfo194 },  // Inst #1482 = L2_loadrb_pci
  { 1481,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xe0000008024ULL, nullptr, OperandInfo193 },  // Inst #1481 = L2_loadrb_pbr
  { 1480,	3,	1,	4,	19,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0xb0174808024ULL, nullptr, OperandInfo64 },  // Inst #1480 = L2_loadrb_io
  { 1479,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1e0000000024ULL, nullptr, OperandInfo196 },  // Inst #1479 = L2_loadbzw4_pr
  { 1478,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1e0000000024ULL, nullptr, OperandInfo198 },  // Inst #1478 = L2_loadbzw4_pi
  { 1477,	4,	2,	4,	20,	1,	0,	0|(1ULL<<MCID::MayLoad), 0x1e0000000024ULL, ImplicitList30, OperandInfo196 },  // Inst #1477 = L2_loadbzw4_pcr
  { 1476,	5,	2,	4,	36,	1,	0,	0|(1ULL<<MCID::MayLoad), 0x1e0000000024ULL, ImplicitList30, OperandInfo197 },  // Inst #1476 = L2_loadbzw4_pci
  { 1475,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1e0000000024ULL, nullptr, OperandInfo196 },  // Inst #1475 = L2_loadbzw4_pbr
  { 1474,	3,	1,	4,	19,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1b09b4800024ULL, nullptr, OperandInfo150 },  // Inst #1474 = L2_loadbzw4_io
  { 1473,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x160000008024ULL, nullptr, OperandInfo193 },  // Inst #1473 = L2_loadbzw2_pr
  { 1472,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x160000008024ULL, nullptr, OperandInfo195 },  // Inst #1472 = L2_loadbzw2_pi
  { 1471,	4,	2,	4,	20,	1,	0,	0|(1ULL<<MCID::MayLoad), 0x160000008024ULL, ImplicitList30, OperandInfo193 },  // Inst #1471 = L2_loadbzw2_pcr
  { 1470,	5,	2,	4,	36,	1,	0,	0|(1ULL<<MCID::MayLoad), 0x160000008024ULL, ImplicitList30, OperandInfo194 },  // Inst #1470 = L2_loadbzw2_pci
  { 1469,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x160000008024ULL, nullptr, OperandInfo193 },  // Inst #1469 = L2_loadbzw2_pbr
  { 1468,	3,	1,	4,	19,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x130594808024ULL, nullptr, OperandInfo64 },  // Inst #1468 = L2_loadbzw2_io
  { 1467,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1e0000000024ULL, nullptr, OperandInfo196 },  // Inst #1467 = L2_loadbsw4_pr
  { 1466,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1e0000000024ULL, nullptr, OperandInfo198 },  // Inst #1466 = L2_loadbsw4_pi
  { 1465,	4,	2,	4,	20,	1,	0,	0|(1ULL<<MCID::MayLoad), 0x1e0000000024ULL, ImplicitList30, OperandInfo196 },  // Inst #1465 = L2_loadbsw4_pcr
  { 1464,	5,	2,	4,	36,	1,	0,	0|(1ULL<<MCID::MayLoad), 0x1e0000000024ULL, ImplicitList30, OperandInfo197 },  // Inst #1464 = L2_loadbsw4_pci
  { 1463,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1e0000000024ULL, nullptr, OperandInfo196 },  // Inst #1463 = L2_loadbsw4_pbr
  { 1462,	3,	1,	4,	19,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x1b09b4800024ULL, nullptr, OperandInfo150 },  // Inst #1462 = L2_loadbsw4_io
  { 1461,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x160000008024ULL, nullptr, OperandInfo193 },  // Inst #1461 = L2_loadbsw2_pr
  { 1460,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x160000008024ULL, nullptr, OperandInfo195 },  // Inst #1460 = L2_loadbsw2_pi
  { 1459,	4,	2,	4,	20,	1,	0,	0|(1ULL<<MCID::MayLoad), 0x160000008024ULL, ImplicitList30, OperandInfo193 },  // Inst #1459 = L2_loadbsw2_pcr
  { 1458,	5,	2,	4,	36,	1,	0,	0|(1ULL<<MCID::MayLoad), 0x160000008024ULL, ImplicitList30, OperandInfo194 },  // Inst #1458 = L2_loadbsw2_pci
  { 1457,	4,	2,	4,	20,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x160000008024ULL, nullptr, OperandInfo193 },  // Inst #1457 = L2_loadbsw2_pbr
  { 1456,	3,	1,	4,	19,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x130594808024ULL, nullptr, OperandInfo64 },  // Inst #1456 = L2_loadbsw2_io
  { 1455,	5,	2,	4,	144,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x160000000024ULL, nullptr, OperandInfo190 },  // Inst #1455 = L2_loadalignh_pr
  { 1454,	5,	2,	4,	144,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x160000000024ULL, nullptr, OperandInfo192 },  // Inst #1454 = L2_loadalignh_pi
  { 1453,	5,	2,	4,	144,	1,	0,	0|(1ULL<<MCID::MayLoad), 0x160000000024ULL, ImplicitList30, OperandInfo190 },  // Inst #1453 = L2_loadalignh_pcr
  { 1452,	6,	2,	4,	145,	1,	0,	0|(1ULL<<MCID::MayLoad), 0x160000000024ULL, ImplicitList30, OperandInfo191 },  // Inst #1452 = L2_loadalignh_pci
  { 1451,	5,	2,	4,	144,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x160000000024ULL, nullptr, OperandInfo190 },  // Inst #1451 = L2_loadalignh_pbr
  { 1450,	4,	1,	4,	18,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x130596800024ULL, nullptr, OperandInfo189 },  // Inst #1450 = L2_loadalignh_io
  { 1449,	5,	2,	4,	144,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xe0000000024ULL, nullptr, OperandInfo190 },  // Inst #1449 = L2_loadalignb_pr
  { 1448,	5,	2,	4,	144,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xe0000000024ULL, nullptr, OperandInfo192 },  // Inst #1448 = L2_loadalignb_pi
  { 1447,	5,	2,	4,	144,	1,	0,	0|(1ULL<<MCID::MayLoad), 0xe0000000024ULL, ImplicitList30, OperandInfo190 },  // Inst #1447 = L2_loadalignb_pcr
  { 1446,	6,	2,	4,	145,	1,	0,	0|(1ULL<<MCID::MayLoad), 0xe0000000024ULL, ImplicitList30, OperandInfo191 },  // Inst #1446 = L2_loadalignb_pci
  { 1445,	5,	2,	4,	144,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xe0000000024ULL, nullptr, OperandInfo190 },  // Inst #1445 = L2_loadalignb_pbr
  { 1444,	4,	1,	4,	18,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xb0176800024ULL, nullptr, OperandInfo189 },  // Inst #1444 = L2_loadalignb_io
  { 1443,	2,	1,	4,	27,	1,	1,	0|(1ULL<<MCID::MayLoad), 0x200000000024ULL, ImplicitList14, OperandInfo60 },  // Inst #1443 = L2_deallocframe
  { 1442,	2,	0,	4,	143,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807972801404ULL, ImplicitList29, OperandInfo188 },  // Inst #1442 = J4_tstbit0_tp1_jump_t
  { 1441,	2,	0,	4,	143,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7972801404ULL, ImplicitList29, OperandInfo188 },  // Inst #1441 = J4_tstbit0_tp1_jump_nt
  { 1440,	2,	0,	4,	143,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807972801404ULL, ImplicitList28, OperandInfo188 },  // Inst #1440 = J4_tstbit0_tp0_jump_t
  { 1439,	2,	0,	4,	143,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7972801404ULL, ImplicitList28, OperandInfo188 },  // Inst #1439 = J4_tstbit0_tp0_jump_nt
  { 1438,	2,	0,	4,	142,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x809972804427ULL, ImplicitList13, OperandInfo46 },  // Inst #1438 = J4_tstbit0_t_jumpnv_t
  { 1437,	2,	0,	4,	142,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x9972804427ULL, ImplicitList13, OperandInfo46 },  // Inst #1437 = J4_tstbit0_t_jumpnv_nt
  { 1436,	2,	0,	4,	143,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807972801c04ULL, ImplicitList29, OperandInfo188 },  // Inst #1436 = J4_tstbit0_fp1_jump_t
  { 1435,	2,	0,	4,	143,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7972801c04ULL, ImplicitList29, OperandInfo188 },  // Inst #1435 = J4_tstbit0_fp1_jump_nt
  { 1434,	2,	0,	4,	143,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807972801c04ULL, ImplicitList28, OperandInfo188 },  // Inst #1434 = J4_tstbit0_fp0_jump_t
  { 1433,	2,	0,	4,	143,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7972801c04ULL, ImplicitList28, OperandInfo188 },  // Inst #1433 = J4_tstbit0_fp0_jump_nt
  { 1432,	2,	0,	4,	142,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x809972804c27ULL, ImplicitList13, OperandInfo46 },  // Inst #1432 = J4_tstbit0_f_jumpnv_t
  { 1431,	2,	0,	4,	142,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x9972804c27ULL, ImplicitList13, OperandInfo46 },  // Inst #1431 = J4_tstbit0_f_jumpnv_nt
  { 1430,	3,	1,	4,	141,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x5974808004ULL, ImplicitList13, OperandInfo186 },  // Inst #1430 = J4_jumpsetr
  { 1429,	3,	1,	4,	141,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x5974808004ULL, ImplicitList13, OperandInfo187 },  // Inst #1429 = J4_jumpseti
  { 1428,	1,	0,	4,	140,	0,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Terminator), 0x7000000023ULL, nullptr, OperandInfo81 },  // Inst #1428 = J4_hintjumpr
  { 1427,	3,	0,	4,	139,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x809974814427ULL, ImplicitList13, OperandInfo64 },  // Inst #1427 = J4_cmpltu_t_jumpnv_t
  { 1426,	3,	0,	4,	139,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x9974814427ULL, ImplicitList13, OperandInfo64 },  // Inst #1426 = J4_cmpltu_t_jumpnv_nt
  { 1425,	3,	0,	4,	139,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x809974814c27ULL, ImplicitList13, OperandInfo64 },  // Inst #1425 = J4_cmpltu_f_jumpnv_t
  { 1424,	3,	0,	4,	139,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x9974814c27ULL, ImplicitList13, OperandInfo64 },  // Inst #1424 = J4_cmpltu_f_jumpnv_nt
  { 1423,	3,	0,	4,	139,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x809974814427ULL, ImplicitList13, OperandInfo64 },  // Inst #1423 = J4_cmplt_t_jumpnv_t
  { 1422,	3,	0,	4,	139,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x9974814427ULL, ImplicitList13, OperandInfo64 },  // Inst #1422 = J4_cmplt_t_jumpnv_nt
  { 1421,	3,	0,	4,	139,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x809974814c27ULL, ImplicitList13, OperandInfo64 },  // Inst #1421 = J4_cmplt_f_jumpnv_t
  { 1420,	3,	0,	4,	139,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x9974814c27ULL, ImplicitList13, OperandInfo64 },  // Inst #1420 = J4_cmplt_f_jumpnv_nt
  { 1419,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801404ULL, ImplicitList29, OperandInfo187 },  // Inst #1419 = J4_cmpgtui_tp1_jump_t
  { 1418,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801404ULL, ImplicitList29, OperandInfo187 },  // Inst #1418 = J4_cmpgtui_tp1_jump_nt
  { 1417,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801404ULL, ImplicitList28, OperandInfo187 },  // Inst #1417 = J4_cmpgtui_tp0_jump_t
  { 1416,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801404ULL, ImplicitList28, OperandInfo187 },  // Inst #1416 = J4_cmpgtui_tp0_jump_nt
  { 1415,	3,	0,	4,	137,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x809974804427ULL, ImplicitList13, OperandInfo155 },  // Inst #1415 = J4_cmpgtui_t_jumpnv_t
  { 1414,	3,	0,	4,	137,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x9974804427ULL, ImplicitList13, OperandInfo155 },  // Inst #1414 = J4_cmpgtui_t_jumpnv_nt
  { 1413,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801c04ULL, ImplicitList29, OperandInfo187 },  // Inst #1413 = J4_cmpgtui_fp1_jump_t
  { 1412,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801c04ULL, ImplicitList29, OperandInfo187 },  // Inst #1412 = J4_cmpgtui_fp1_jump_nt
  { 1411,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801c04ULL, ImplicitList28, OperandInfo187 },  // Inst #1411 = J4_cmpgtui_fp0_jump_t
  { 1410,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801c04ULL, ImplicitList28, OperandInfo187 },  // Inst #1410 = J4_cmpgtui_fp0_jump_nt
  { 1409,	3,	0,	4,	137,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x809974804c27ULL, ImplicitList13, OperandInfo155 },  // Inst #1409 = J4_cmpgtui_f_jumpnv_t
  { 1408,	3,	0,	4,	137,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x9974804c27ULL, ImplicitList13, OperandInfo155 },  // Inst #1408 = J4_cmpgtui_f_jumpnv_nt
  { 1407,	3,	0,	4,	136,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801404ULL, ImplicitList29, OperandInfo186 },  // Inst #1407 = J4_cmpgtu_tp1_jump_t
  { 1406,	3,	0,	4,	136,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801404ULL, ImplicitList29, OperandInfo186 },  // Inst #1406 = J4_cmpgtu_tp1_jump_nt
  { 1405,	3,	0,	4,	136,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801404ULL, ImplicitList28, OperandInfo186 },  // Inst #1405 = J4_cmpgtu_tp0_jump_t
  { 1404,	3,	0,	4,	136,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801404ULL, ImplicitList28, OperandInfo186 },  // Inst #1404 = J4_cmpgtu_tp0_jump_nt
  { 1403,	3,	0,	4,	135,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x809974804427ULL, ImplicitList13, OperandInfo64 },  // Inst #1403 = J4_cmpgtu_t_jumpnv_t
  { 1402,	3,	0,	4,	135,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x9974804427ULL, ImplicitList13, OperandInfo64 },  // Inst #1402 = J4_cmpgtu_t_jumpnv_nt
  { 1401,	3,	0,	4,	136,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801c04ULL, ImplicitList29, OperandInfo186 },  // Inst #1401 = J4_cmpgtu_fp1_jump_t
  { 1400,	3,	0,	4,	136,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801c04ULL, ImplicitList29, OperandInfo186 },  // Inst #1400 = J4_cmpgtu_fp1_jump_nt
  { 1399,	3,	0,	4,	136,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801c04ULL, ImplicitList28, OperandInfo186 },  // Inst #1399 = J4_cmpgtu_fp0_jump_t
  { 1398,	3,	0,	4,	136,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801c04ULL, ImplicitList28, OperandInfo186 },  // Inst #1398 = J4_cmpgtu_fp0_jump_nt
  { 1397,	3,	0,	4,	135,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x809974804c27ULL, ImplicitList13, OperandInfo64 },  // Inst #1397 = J4_cmpgtu_f_jumpnv_t
  { 1396,	3,	0,	4,	135,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x9974804c27ULL, ImplicitList13, OperandInfo64 },  // Inst #1396 = J4_cmpgtu_f_jumpnv_nt
  { 1395,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801404ULL, ImplicitList29, OperandInfo187 },  // Inst #1395 = J4_cmpgtn1_tp1_jump_t
  { 1394,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801404ULL, ImplicitList29, OperandInfo187 },  // Inst #1394 = J4_cmpgtn1_tp1_jump_nt
  { 1393,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801404ULL, ImplicitList28, OperandInfo187 },  // Inst #1393 = J4_cmpgtn1_tp0_jump_t
  { 1392,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801404ULL, ImplicitList28, OperandInfo187 },  // Inst #1392 = J4_cmpgtn1_tp0_jump_nt
  { 1391,	3,	0,	4,	137,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x809974804427ULL, ImplicitList13, OperandInfo155 },  // Inst #1391 = J4_cmpgtn1_t_jumpnv_t
  { 1390,	3,	0,	4,	137,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x9974804427ULL, ImplicitList13, OperandInfo155 },  // Inst #1390 = J4_cmpgtn1_t_jumpnv_nt
  { 1389,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801c04ULL, ImplicitList29, OperandInfo187 },  // Inst #1389 = J4_cmpgtn1_fp1_jump_t
  { 1388,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801c04ULL, ImplicitList29, OperandInfo187 },  // Inst #1388 = J4_cmpgtn1_fp1_jump_nt
  { 1387,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801c04ULL, ImplicitList28, OperandInfo187 },  // Inst #1387 = J4_cmpgtn1_fp0_jump_t
  { 1386,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801c04ULL, ImplicitList28, OperandInfo187 },  // Inst #1386 = J4_cmpgtn1_fp0_jump_nt
  { 1385,	3,	0,	4,	137,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x809974804c27ULL, ImplicitList13, OperandInfo155 },  // Inst #1385 = J4_cmpgtn1_f_jumpnv_t
  { 1384,	3,	0,	4,	137,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x9974804c27ULL, ImplicitList13, OperandInfo155 },  // Inst #1384 = J4_cmpgtn1_f_jumpnv_nt
  { 1383,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801404ULL, ImplicitList29, OperandInfo187 },  // Inst #1383 = J4_cmpgti_tp1_jump_t
  { 1382,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801404ULL, ImplicitList29, OperandInfo187 },  // Inst #1382 = J4_cmpgti_tp1_jump_nt
  { 1381,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801404ULL, ImplicitList28, OperandInfo187 },  // Inst #1381 = J4_cmpgti_tp0_jump_t
  { 1380,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801404ULL, ImplicitList28, OperandInfo187 },  // Inst #1380 = J4_cmpgti_tp0_jump_nt
  { 1379,	3,	0,	4,	137,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x809974804427ULL, ImplicitList13, OperandInfo155 },  // Inst #1379 = J4_cmpgti_t_jumpnv_t
  { 1378,	3,	0,	4,	137,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x9974804427ULL, ImplicitList13, OperandInfo155 },  // Inst #1378 = J4_cmpgti_t_jumpnv_nt
  { 1377,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801c04ULL, ImplicitList29, OperandInfo187 },  // Inst #1377 = J4_cmpgti_fp1_jump_t
  { 1376,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801c04ULL, ImplicitList29, OperandInfo187 },  // Inst #1376 = J4_cmpgti_fp1_jump_nt
  { 1375,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801c04ULL, ImplicitList28, OperandInfo187 },  // Inst #1375 = J4_cmpgti_fp0_jump_t
  { 1374,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801c04ULL, ImplicitList28, OperandInfo187 },  // Inst #1374 = J4_cmpgti_fp0_jump_nt
  { 1373,	3,	0,	4,	137,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x809974804c27ULL, ImplicitList13, OperandInfo155 },  // Inst #1373 = J4_cmpgti_f_jumpnv_t
  { 1372,	3,	0,	4,	137,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x9974804c27ULL, ImplicitList13, OperandInfo155 },  // Inst #1372 = J4_cmpgti_f_jumpnv_nt
  { 1371,	3,	0,	4,	136,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801404ULL, ImplicitList29, OperandInfo186 },  // Inst #1371 = J4_cmpgt_tp1_jump_t
  { 1370,	3,	0,	4,	136,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801404ULL, ImplicitList29, OperandInfo186 },  // Inst #1370 = J4_cmpgt_tp1_jump_nt
  { 1369,	3,	0,	4,	136,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801404ULL, ImplicitList28, OperandInfo186 },  // Inst #1369 = J4_cmpgt_tp0_jump_t
  { 1368,	3,	0,	4,	136,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801404ULL, ImplicitList28, OperandInfo186 },  // Inst #1368 = J4_cmpgt_tp0_jump_nt
  { 1367,	3,	0,	4,	135,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x809974804427ULL, ImplicitList13, OperandInfo64 },  // Inst #1367 = J4_cmpgt_t_jumpnv_t
  { 1366,	3,	0,	4,	135,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x9974804427ULL, ImplicitList13, OperandInfo64 },  // Inst #1366 = J4_cmpgt_t_jumpnv_nt
  { 1365,	3,	0,	4,	136,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801c04ULL, ImplicitList29, OperandInfo186 },  // Inst #1365 = J4_cmpgt_fp1_jump_t
  { 1364,	3,	0,	4,	136,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801c04ULL, ImplicitList29, OperandInfo186 },  // Inst #1364 = J4_cmpgt_fp1_jump_nt
  { 1363,	3,	0,	4,	136,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801c04ULL, ImplicitList28, OperandInfo186 },  // Inst #1363 = J4_cmpgt_fp0_jump_t
  { 1362,	3,	0,	4,	136,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801c04ULL, ImplicitList28, OperandInfo186 },  // Inst #1362 = J4_cmpgt_fp0_jump_nt
  { 1361,	3,	0,	4,	135,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x809974804c27ULL, ImplicitList13, OperandInfo64 },  // Inst #1361 = J4_cmpgt_f_jumpnv_t
  { 1360,	3,	0,	4,	135,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x9974804c27ULL, ImplicitList13, OperandInfo64 },  // Inst #1360 = J4_cmpgt_f_jumpnv_nt
  { 1359,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801404ULL, ImplicitList29, OperandInfo187 },  // Inst #1359 = J4_cmpeqn1_tp1_jump_t
  { 1358,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801404ULL, ImplicitList29, OperandInfo187 },  // Inst #1358 = J4_cmpeqn1_tp1_jump_nt
  { 1357,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801404ULL, ImplicitList28, OperandInfo187 },  // Inst #1357 = J4_cmpeqn1_tp0_jump_t
  { 1356,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801404ULL, ImplicitList28, OperandInfo187 },  // Inst #1356 = J4_cmpeqn1_tp0_jump_nt
  { 1355,	3,	0,	4,	137,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x809974804427ULL, ImplicitList13, OperandInfo155 },  // Inst #1355 = J4_cmpeqn1_t_jumpnv_t
  { 1354,	3,	0,	4,	137,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x9974804427ULL, ImplicitList13, OperandInfo155 },  // Inst #1354 = J4_cmpeqn1_t_jumpnv_nt
  { 1353,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801c04ULL, ImplicitList29, OperandInfo187 },  // Inst #1353 = J4_cmpeqn1_fp1_jump_t
  { 1352,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801c04ULL, ImplicitList29, OperandInfo187 },  // Inst #1352 = J4_cmpeqn1_fp1_jump_nt
  { 1351,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801c04ULL, ImplicitList28, OperandInfo187 },  // Inst #1351 = J4_cmpeqn1_fp0_jump_t
  { 1350,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801c04ULL, ImplicitList28, OperandInfo187 },  // Inst #1350 = J4_cmpeqn1_fp0_jump_nt
  { 1349,	3,	0,	4,	137,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x809974804c27ULL, ImplicitList13, OperandInfo155 },  // Inst #1349 = J4_cmpeqn1_f_jumpnv_t
  { 1348,	3,	0,	4,	137,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x9974804c27ULL, ImplicitList13, OperandInfo155 },  // Inst #1348 = J4_cmpeqn1_f_jumpnv_nt
  { 1347,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801404ULL, ImplicitList29, OperandInfo187 },  // Inst #1347 = J4_cmpeqi_tp1_jump_t
  { 1346,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801404ULL, ImplicitList29, OperandInfo187 },  // Inst #1346 = J4_cmpeqi_tp1_jump_nt
  { 1345,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801404ULL, ImplicitList28, OperandInfo187 },  // Inst #1345 = J4_cmpeqi_tp0_jump_t
  { 1344,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801404ULL, ImplicitList28, OperandInfo187 },  // Inst #1344 = J4_cmpeqi_tp0_jump_nt
  { 1343,	3,	0,	4,	137,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x809974804427ULL, ImplicitList13, OperandInfo155 },  // Inst #1343 = J4_cmpeqi_t_jumpnv_t
  { 1342,	3,	0,	4,	137,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x9974804427ULL, ImplicitList13, OperandInfo155 },  // Inst #1342 = J4_cmpeqi_t_jumpnv_nt
  { 1341,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801c04ULL, ImplicitList29, OperandInfo187 },  // Inst #1341 = J4_cmpeqi_fp1_jump_t
  { 1340,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801c04ULL, ImplicitList29, OperandInfo187 },  // Inst #1340 = J4_cmpeqi_fp1_jump_nt
  { 1339,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801c04ULL, ImplicitList28, OperandInfo187 },  // Inst #1339 = J4_cmpeqi_fp0_jump_t
  { 1338,	3,	0,	4,	138,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801c04ULL, ImplicitList28, OperandInfo187 },  // Inst #1338 = J4_cmpeqi_fp0_jump_nt
  { 1337,	3,	0,	4,	137,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x809974804c27ULL, ImplicitList13, OperandInfo155 },  // Inst #1337 = J4_cmpeqi_f_jumpnv_t
  { 1336,	3,	0,	4,	137,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x9974804c27ULL, ImplicitList13, OperandInfo155 },  // Inst #1336 = J4_cmpeqi_f_jumpnv_nt
  { 1335,	3,	0,	4,	136,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801404ULL, ImplicitList29, OperandInfo186 },  // Inst #1335 = J4_cmpeq_tp1_jump_t
  { 1334,	3,	0,	4,	136,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801404ULL, ImplicitList29, OperandInfo186 },  // Inst #1334 = J4_cmpeq_tp1_jump_nt
  { 1333,	3,	0,	4,	136,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801404ULL, ImplicitList28, OperandInfo186 },  // Inst #1333 = J4_cmpeq_tp0_jump_t
  { 1332,	3,	0,	4,	136,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801404ULL, ImplicitList28, OperandInfo186 },  // Inst #1332 = J4_cmpeq_tp0_jump_nt
  { 1331,	3,	0,	4,	135,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x809974804427ULL, ImplicitList13, OperandInfo64 },  // Inst #1331 = J4_cmpeq_t_jumpnv_t
  { 1330,	3,	0,	4,	135,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x9974804427ULL, ImplicitList13, OperandInfo64 },  // Inst #1330 = J4_cmpeq_t_jumpnv_nt
  { 1329,	3,	0,	4,	136,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801c04ULL, ImplicitList29, OperandInfo186 },  // Inst #1329 = J4_cmpeq_fp1_jump_t
  { 1328,	3,	0,	4,	136,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801c04ULL, ImplicitList29, OperandInfo186 },  // Inst #1328 = J4_cmpeq_fp1_jump_nt
  { 1327,	3,	0,	4,	136,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807974801c04ULL, ImplicitList28, OperandInfo186 },  // Inst #1327 = J4_cmpeq_fp0_jump_t
  { 1326,	3,	0,	4,	136,	1,	2,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7974801c04ULL, ImplicitList28, OperandInfo186 },  // Inst #1326 = J4_cmpeq_fp0_jump_nt
  { 1325,	3,	0,	4,	135,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x809974804c27ULL, ImplicitList13, OperandInfo64 },  // Inst #1325 = J4_cmpeq_f_jumpnv_t
  { 1324,	3,	0,	4,	135,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x9974804c27ULL, ImplicitList13, OperandInfo64 },  // Inst #1324 = J4_cmpeq_f_jumpnv_nt
  { 1323,	0,	0,	4,	134,	0,	0,	0, 0xa3ULL, nullptr, nullptr },  // Inst #1323 = J2_unpause
  { 1322,	3,	1,	4,	17,	2,	3,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x80a3ULL, ImplicitList27, OperandInfo152 },  // Inst #1322 = J2_trap1
  { 1321,	1,	0,	4,	133,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0xa3ULL, nullptr, OperandInfo2 },  // Inst #1321 = J2_trap0
  { 1320,	2,	0,	4,	132,	0,	4,	0, 0x6930802005ULL, ImplicitList26, OperandInfo185 },  // Inst #1320 = J2_ploop3sr
  { 1319,	2,	0,	4,	131,	0,	4,	0, 0x6930802005ULL, ImplicitList26, OperandInfo7 },  // Inst #1319 = J2_ploop3si
  { 1318,	2,	0,	4,	132,	0,	4,	0, 0x6930802005ULL, ImplicitList26, OperandInfo185 },  // Inst #1318 = J2_ploop2sr
  { 1317,	2,	0,	4,	131,	0,	4,	0, 0x6930802005ULL, ImplicitList26, OperandInfo7 },  // Inst #1317 = J2_ploop2si
  { 1316,	2,	0,	4,	132,	0,	4,	0, 0x6930802005ULL, ImplicitList26, OperandInfo185 },  // Inst #1316 = J2_ploop1sr
  { 1315,	2,	0,	4,	131,	0,	4,	0, 0x6930802005ULL, ImplicitList26, OperandInfo7 },  // Inst #1315 = J2_ploop1si
  { 1314,	1,	0,	4,	130,	0,	0,	0, 0xa3ULL, nullptr, OperandInfo2 },  // Inst #1314 = J2_pause
  { 1313,	2,	0,	4,	129,	0,	2,	0, 0x931800005ULL, ImplicitList24, OperandInfo185 },  // Inst #1313 = J2_loop1rext
  { 1312,	2,	0,	4,	129,	0,	2,	0, 0x6930800005ULL, ImplicitList25, OperandInfo185 },  // Inst #1312 = J2_loop1r
  { 1311,	2,	0,	4,	128,	0,	3,	0, 0x931800005ULL, ImplicitList23, OperandInfo7 },  // Inst #1311 = J2_loop1iext
  { 1310,	2,	0,	4,	128,	0,	2,	0, 0x6930800005ULL, ImplicitList25, OperandInfo7 },  // Inst #1310 = J2_loop1i
  { 1309,	2,	0,	4,	129,	0,	2,	0, 0x931800005ULL, ImplicitList24, OperandInfo185 },  // Inst #1309 = J2_loop0rext
  { 1308,	2,	0,	4,	129,	0,	3,	0, 0x6930800005ULL, ImplicitList22, OperandInfo185 },  // Inst #1308 = J2_loop0r
  { 1307,	2,	0,	4,	128,	0,	3,	0, 0x931800005ULL, ImplicitList23, OperandInfo7 },  // Inst #1307 = J2_loop0iext
  { 1306,	2,	0,	4,	128,	0,	3,	0, 0x6930800005ULL, ImplicitList22, OperandInfo7 },  // Inst #1306 = J2_loop0i
  { 1305,	2,	0,	4,	123,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807a32800423ULL, ImplicitList13, OperandInfo57 },  // Inst #1305 = J2_jumptpt
  { 1304,	2,	0,	4,	122,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807a32801423ULL, ImplicitList13, OperandInfo57 },  // Inst #1304 = J2_jumptnewpt
  { 1303,	2,	0,	4,	122,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7a32801423ULL, ImplicitList13, OperandInfo57 },  // Inst #1303 = J2_jumptnew
  { 1302,	2,	0,	4,	15,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7a32800423ULL, ImplicitList13, OperandInfo57 },  // Inst #1302 = J2_jumpt
  { 1301,	2,	0,	4,	126,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807000001405ULL, ImplicitList13, OperandInfo46 },  // Inst #1301 = J2_jumprzpt
  { 1300,	2,	0,	4,	126,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7000001405ULL, ImplicitList13, OperandInfo46 },  // Inst #1300 = J2_jumprz
  { 1299,	2,	0,	4,	125,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Terminator), 0x801000000423ULL, ImplicitList13, OperandInfo58 },  // Inst #1299 = J2_jumprtpt
  { 1298,	2,	0,	4,	124,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Terminator), 0x801000001423ULL, ImplicitList13, OperandInfo58 },  // Inst #1298 = J2_jumprtnewpt
  { 1297,	2,	0,	4,	124,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Terminator), 0x1000001423ULL, ImplicitList13, OperandInfo58 },  // Inst #1297 = J2_jumprtnew
  { 1296,	2,	0,	4,	16,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Terminator), 0x1000000423ULL, ImplicitList13, OperandInfo58 },  // Inst #1296 = J2_jumprt
  { 1295,	2,	0,	4,	126,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807000001405ULL, ImplicitList13, OperandInfo46 },  // Inst #1295 = J2_jumprnzpt
  { 1294,	2,	0,	4,	126,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7000001405ULL, ImplicitList13, OperandInfo46 },  // Inst #1294 = J2_jumprnz
  { 1293,	2,	0,	4,	126,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807000001405ULL, ImplicitList13, OperandInfo46 },  // Inst #1293 = J2_jumprltezpt
  { 1292,	2,	0,	4,	126,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7000001405ULL, ImplicitList13, OperandInfo46 },  // Inst #1292 = J2_jumprltez
  { 1291,	1,	0,	4,	127,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Terminator), 0x1000000023ULL, ImplicitList13, OperandInfo81 },  // Inst #1291 = J2_jumprh
  { 1290,	2,	0,	4,	126,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807000001405ULL, ImplicitList13, OperandInfo46 },  // Inst #1290 = J2_jumprgtezpt
  { 1289,	2,	0,	4,	126,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7000001405ULL, ImplicitList13, OperandInfo46 },  // Inst #1289 = J2_jumprgtez
  { 1288,	2,	0,	4,	125,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Terminator), 0x801000000c23ULL, ImplicitList13, OperandInfo58 },  // Inst #1288 = J2_jumprfpt
  { 1287,	2,	0,	4,	124,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Terminator), 0x801000001c23ULL, ImplicitList13, OperandInfo58 },  // Inst #1287 = J2_jumprfnewpt
  { 1286,	2,	0,	4,	124,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Terminator), 0x1000001c23ULL, ImplicitList13, OperandInfo58 },  // Inst #1286 = J2_jumprfnew
  { 1285,	2,	0,	4,	16,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Terminator), 0x1000000c23ULL, ImplicitList13, OperandInfo58 },  // Inst #1285 = J2_jumprf
  { 1284,	1,	0,	4,	40,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::Terminator), 0x1000000023ULL, ImplicitList13, OperandInfo81 },  // Inst #1284 = J2_jumpr
  { 1283,	2,	0,	4,	123,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807a32800c23ULL, ImplicitList13, OperandInfo57 },  // Inst #1283 = J2_jumpfpt
  { 1282,	2,	0,	4,	122,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x807a32801c23ULL, ImplicitList13, OperandInfo57 },  // Inst #1282 = J2_jumpfnewpt
  { 1281,	2,	0,	4,	122,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7a32801c23ULL, ImplicitList13, OperandInfo57 },  // Inst #1281 = J2_jumpfnew
  { 1280,	2,	0,	4,	15,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x7a32800c23ULL, ImplicitList13, OperandInfo57 },  // Inst #1280 = J2_jumpf
  { 1279,	1,	0,	4,	121,	0,	1,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::Terminator), 0x5b10800023ULL, ImplicitList13, OperandInfo2 },  // Inst #1279 = J2_jump
  { 1278,	2,	0,	4,	117,	1,	2,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x80007a32800423ULL, ImplicitList20, OperandInfo57 },  // Inst #1278 = J2_callt
  { 1277,	2,	0,	4,	119,	1,	2,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x80001000000423ULL, ImplicitList20, OperandInfo58 },  // Inst #1277 = J2_callrt
  { 1276,	1,	0,	4,	120,	0,	2,	0|(1ULL<<MCID::Call), 0x80001000000023ULL, ImplicitList21, OperandInfo81 },  // Inst #1276 = J2_callrh
  { 1275,	2,	0,	4,	119,	1,	2,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x80001000000c23ULL, ImplicitList20, OperandInfo58 },  // Inst #1275 = J2_callrf
  { 1274,	1,	0,	4,	118,	1,	2,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x80001000000023ULL, ImplicitList20, OperandInfo81 },  // Inst #1274 = J2_callr
  { 1273,	2,	0,	4,	117,	1,	2,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x80007a32800c23ULL, ImplicitList20, OperandInfo57 },  // Inst #1273 = J2_callf
  { 1272,	1,	0,	4,	35,	1,	2,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::UnmodeledSideEffects), 0x80005b10800023ULL, ImplicitList20, OperandInfo2 },  // Inst #1272 = J2_call
  { 1271,	2,	1,	4,	6,	0,	0,	0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable), 0x8000ULL, nullptr, OperandInfo46 },  // Inst #1271 = HI
  { 1270,	2,	1,	4,	116,	0,	0,	0, 0x8005ULL, nullptr, OperandInfo184 },  // Inst #1270 = G4_tfrgrcr
  { 1269,	2,	1,	4,	116,	0,	0,	0, 0x8005ULL, nullptr, OperandInfo183 },  // Inst #1269 = G4_tfrgpcp
  { 1268,	2,	1,	4,	115,	0,	0,	0, 0x8005ULL, nullptr, OperandInfo182 },  // Inst #1268 = G4_tfrgcrr
  { 1267,	2,	1,	4,	115,	0,	0,	0, 0x5ULL, nullptr, OperandInfo181 },  // Inst #1267 = G4_tfrgcpp
  { 1266,	3,	1,	4,	109,	1,	0,	0, 0x1000000008025ULL, ImplicitList19, OperandInfo65 },  // Inst #1266 = F2_sfsub
  { 1265,	4,	2,	4,	114,	0,	0,	0, 0x100000000a025ULL, nullptr, OperandInfo157 },  // Inst #1265 = F2_sfrecipa
  { 1264,	3,	1,	4,	109,	1,	0,	0|(1ULL<<MCID::Commutable), 0x1000000008025ULL, ImplicitList19, OperandInfo65 },  // Inst #1264 = F2_sfmpy
  { 1263,	3,	1,	4,	113,	1,	0,	0, 0x81000000008025ULL, ImplicitList19, OperandInfo65 },  // Inst #1263 = F2_sfmin
  { 1262,	3,	1,	4,	113,	1,	0,	0, 0x81000000008025ULL, ImplicitList19, OperandInfo65 },  // Inst #1262 = F2_sfmax
  { 1261,	3,	2,	4,	112,	0,	0,	0, 0x100000000a02bULL, nullptr, OperandInfo48 },  // Inst #1261 = F2_sfinvsqrta
  { 1260,	2,	1,	4,	105,	0,	0,	0, 0x80000000008003ULL, nullptr, OperandInfo46 },  // Inst #1260 = F2_sfimm_p
  { 1259,	2,	1,	4,	105,	0,	0,	0, 0x80000000008003ULL, nullptr, OperandInfo46 },  // Inst #1259 = F2_sfimm_n
  { 1258,	4,	1,	4,	110,	1,	0,	0, 0x1000000008025ULL, ImplicitList19, OperandInfo179 },  // Inst #1258 = F2_sffms_lib
  { 1257,	4,	1,	4,	110,	1,	0,	0, 0x1000000008025ULL, ImplicitList19, OperandInfo179 },  // Inst #1257 = F2_sffms
  { 1256,	5,	1,	4,	111,	1,	0,	0, 0x1000000008025ULL, ImplicitList19, OperandInfo180 },  // Inst #1256 = F2_sffma_sc
  { 1255,	4,	1,	4,	110,	1,	0,	0, 0x1000000008025ULL, ImplicitList19, OperandInfo179 },  // Inst #1255 = F2_sffma_lib
  { 1254,	4,	1,	4,	110,	1,	0,	0, 0x1000000008025ULL, ImplicitList19, OperandInfo179 },  // Inst #1254 = F2_sffma
  { 1253,	2,	1,	4,	103,	0,	0,	0, 0x100000000802bULL, nullptr, OperandInfo47 },  // Inst #1253 = F2_sffixupr
  { 1252,	3,	1,	4,	109,	0,	0,	0, 0x1000000008025ULL, nullptr, OperandInfo65 },  // Inst #1252 = F2_sffixupn
  { 1251,	3,	1,	4,	109,	0,	0,	0, 0x1000000008025ULL, nullptr, OperandInfo65 },  // Inst #1251 = F2_sffixupd
  { 1250,	3,	1,	4,	9,	1,	0,	0|(1ULL<<MCID::Compare), 0x100000000002cULL, ImplicitList19, OperandInfo55 },  // Inst #1250 = F2_sfcmpuo
  { 1249,	3,	1,	4,	9,	1,	0,	0|(1ULL<<MCID::Compare), 0x100000000002cULL, ImplicitList19, OperandInfo55 },  // Inst #1249 = F2_sfcmpgt
  { 1248,	3,	1,	4,	9,	1,	0,	0|(1ULL<<MCID::Compare), 0x100000000002cULL, ImplicitList19, OperandInfo55 },  // Inst #1248 = F2_sfcmpge
  { 1247,	3,	1,	4,	9,	1,	0,	0|(1ULL<<MCID::Compare), 0x100000000002cULL, ImplicitList19, OperandInfo55 },  // Inst #1247 = F2_sfcmpeq
  { 1246,	3,	1,	4,	89,	1,	0,	0, 0x100000000002bULL, ImplicitList19, OperandInfo54 },  // Inst #1246 = F2_sfclass
  { 1245,	3,	1,	4,	109,	1,	0,	0|(1ULL<<MCID::Commutable), 0x1000000008025ULL, ImplicitList19, OperandInfo65 },  // Inst #1245 = F2_sfadd
  { 1244,	3,	1,	4,	104,	1,	0,	0, 0x1000000000025ULL, ImplicitList19, OperandInfo52 },  // Inst #1244 = F2_dfsub
  { 1243,	3,	1,	4,	108,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo52 },  // Inst #1243 = F2_dfmpyll
  { 1242,	4,	1,	4,	107,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo69 },  // Inst #1242 = F2_dfmpylh
  { 1241,	4,	1,	4,	106,	1,	0,	0, 0x1000000000025ULL, ImplicitList19, OperandInfo69 },  // Inst #1241 = F2_dfmpyhh
  { 1240,	3,	1,	4,	104,	1,	0,	0, 0x1000000000025ULL, ImplicitList19, OperandInfo52 },  // Inst #1240 = F2_dfmpyfix
  { 1239,	3,	1,	4,	96,	1,	0,	0, 0x81000000000025ULL, ImplicitList19, OperandInfo52 },  // Inst #1239 = F2_dfmin
  { 1238,	3,	1,	4,	96,	1,	0,	0, 0x81000000000025ULL, ImplicitList19, OperandInfo52 },  // Inst #1238 = F2_dfmax
  { 1237,	2,	1,	4,	105,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo51 },  // Inst #1237 = F2_dfimm_p
  { 1236,	2,	1,	4,	105,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo51 },  // Inst #1236 = F2_dfimm_n
  { 1235,	3,	1,	4,	9,	1,	0,	0|(1ULL<<MCID::Compare), 0x1000000000003ULL, ImplicitList19, OperandInfo161 },  // Inst #1235 = F2_dfcmpuo
  { 1234,	3,	1,	4,	9,	1,	0,	0|(1ULL<<MCID::Compare), 0x1000000000003ULL, ImplicitList19, OperandInfo161 },  // Inst #1234 = F2_dfcmpgt
  { 1233,	3,	1,	4,	9,	1,	0,	0|(1ULL<<MCID::Compare), 0x1000000000003ULL, ImplicitList19, OperandInfo161 },  // Inst #1233 = F2_dfcmpge
  { 1232,	3,	1,	4,	9,	1,	0,	0|(1ULL<<MCID::Compare), 0x1000000000003ULL, ImplicitList19, OperandInfo161 },  // Inst #1232 = F2_dfcmpeq
  { 1231,	3,	1,	4,	89,	1,	0,	0, 0x1000000000003ULL, ImplicitList19, OperandInfo166 },  // Inst #1231 = F2_dfclass
  { 1230,	3,	1,	4,	104,	1,	0,	0, 0x1000000000025ULL, ImplicitList19, OperandInfo52 },  // Inst #1230 = F2_dfadd
  { 1229,	2,	1,	4,	103,	1,	0,	0, 0x100000000802bULL, ImplicitList19, OperandInfo47 },  // Inst #1229 = F2_conv_w2sf
  { 1228,	2,	1,	4,	103,	1,	0,	0, 0x100000000002bULL, ImplicitList19, OperandInfo60 },  // Inst #1228 = F2_conv_w2df
  { 1227,	2,	1,	4,	103,	1,	0,	0, 0x100000000802bULL, ImplicitList19, OperandInfo47 },  // Inst #1227 = F2_conv_uw2sf
  { 1226,	2,	1,	4,	103,	1,	0,	0, 0x100000000002bULL, ImplicitList19, OperandInfo60 },  // Inst #1226 = F2_conv_uw2df
  { 1225,	2,	1,	4,	103,	1,	0,	0, 0x100000000802bULL, ImplicitList19, OperandInfo94 },  // Inst #1225 = F2_conv_ud2sf
  { 1224,	2,	1,	4,	103,	1,	0,	0, 0x100000000002bULL, ImplicitList19, OperandInfo49 },  // Inst #1224 = F2_conv_ud2df
  { 1223,	2,	1,	4,	103,	1,	0,	0, 0x100000000802bULL, ImplicitList19, OperandInfo47 },  // Inst #1223 = F2_conv_sf2w_chop
  { 1222,	2,	1,	4,	103,	1,	0,	0, 0x100000000802bULL, ImplicitList19, OperandInfo47 },  // Inst #1222 = F2_conv_sf2w
  { 1221,	2,	1,	4,	103,	1,	0,	0, 0x100000000802bULL, ImplicitList19, OperandInfo47 },  // Inst #1221 = F2_conv_sf2uw_chop
  { 1220,	2,	1,	4,	103,	1,	0,	0, 0x100000000802bULL, ImplicitList19, OperandInfo47 },  // Inst #1220 = F2_conv_sf2uw
  { 1219,	2,	1,	4,	103,	1,	0,	0, 0x100000000002bULL, ImplicitList19, OperandInfo60 },  // Inst #1219 = F2_conv_sf2ud_chop
  { 1218,	2,	1,	4,	103,	1,	0,	0, 0x100000000002bULL, ImplicitList19, OperandInfo60 },  // Inst #1218 = F2_conv_sf2ud
  { 1217,	2,	1,	4,	103,	1,	0,	0, 0x100000000002bULL, ImplicitList19, OperandInfo60 },  // Inst #1217 = F2_conv_sf2df
  { 1216,	2,	1,	4,	103,	1,	0,	0, 0x100000000002bULL, ImplicitList19, OperandInfo60 },  // Inst #1216 = F2_conv_sf2d_chop
  { 1215,	2,	1,	4,	103,	1,	0,	0, 0x100000000002bULL, ImplicitList19, OperandInfo60 },  // Inst #1215 = F2_conv_sf2d
  { 1214,	2,	1,	4,	103,	1,	0,	0, 0x100000000802bULL, ImplicitList19, OperandInfo94 },  // Inst #1214 = F2_conv_df2w_chop
  { 1213,	2,	1,	4,	103,	1,	0,	0, 0x100000000802bULL, ImplicitList19, OperandInfo94 },  // Inst #1213 = F2_conv_df2w
  { 1212,	2,	1,	4,	103,	1,	0,	0, 0x100000000802bULL, ImplicitList19, OperandInfo94 },  // Inst #1212 = F2_conv_df2uw_chop
  { 1211,	2,	1,	4,	103,	1,	0,	0, 0x100000000802bULL, ImplicitList19, OperandInfo94 },  // Inst #1211 = F2_conv_df2uw
  { 1210,	2,	1,	4,	103,	1,	0,	0, 0x100000000002bULL, ImplicitList19, OperandInfo49 },  // Inst #1210 = F2_conv_df2ud_chop
  { 1209,	2,	1,	4,	103,	1,	0,	0, 0x100000000002bULL, ImplicitList19, OperandInfo49 },  // Inst #1209 = F2_conv_df2ud
  { 1208,	2,	1,	4,	103,	1,	0,	0, 0x100000000802bULL, ImplicitList19, OperandInfo94 },  // Inst #1208 = F2_conv_df2sf
  { 1207,	2,	1,	4,	103,	1,	0,	0, 0x100000000002bULL, ImplicitList19, OperandInfo49 },  // Inst #1207 = F2_conv_df2d_chop
  { 1206,	2,	1,	4,	103,	1,	0,	0, 0x100000000002bULL, ImplicitList19, OperandInfo49 },  // Inst #1206 = F2_conv_df2d
  { 1205,	2,	1,	4,	103,	1,	0,	0, 0x100000000802bULL, ImplicitList19, OperandInfo94 },  // Inst #1205 = F2_conv_d2sf
  { 1204,	2,	1,	4,	103,	1,	0,	0, 0x100000000002bULL, ImplicitList19, OperandInfo49 },  // Inst #1204 = F2_conv_d2df
  { 1203,	1,	0,	4,	40,	1,	1,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x1000000023ULL, ImplicitList18, OperandInfo81 },  // Inst #1203 = EH_RETURN_JMPR
  { 1202,	0,	0,	4,	12,	0,	0,	0, 0x20ULL, nullptr, nullptr },  // Inst #1202 = DuplexIClassF
  { 1201,	0,	0,	4,	12,	0,	0,	0, 0x20ULL, nullptr, nullptr },  // Inst #1201 = DuplexIClassE
  { 1200,	0,	0,	4,	12,	0,	0,	0, 0x20ULL, nullptr, nullptr },  // Inst #1200 = DuplexIClassD
  { 1199,	0,	0,	4,	12,	0,	0,	0, 0x20ULL, nullptr, nullptr },  // Inst #1199 = DuplexIClassC
  { 1198,	0,	0,	4,	12,	0,	0,	0, 0x20ULL, nullptr, nullptr },  // Inst #1198 = DuplexIClassB
  { 1197,	0,	0,	4,	12,	0,	0,	0, 0x20ULL, nullptr, nullptr },  // Inst #1197 = DuplexIClassA
  { 1196,	0,	0,	4,	12,	0,	0,	0, 0x20ULL, nullptr, nullptr },  // Inst #1196 = DuplexIClass9
  { 1195,	0,	0,	4,	12,	0,	0,	0, 0x20ULL, nullptr, nullptr },  // Inst #1195 = DuplexIClass8
  { 1194,	0,	0,	4,	12,	0,	0,	0, 0x20020ULL, nullptr, nullptr },  // Inst #1194 = DuplexIClass7
  { 1193,	0,	0,	4,	12,	0,	0,	0, 0x20020ULL, nullptr, nullptr },  // Inst #1193 = DuplexIClass6
  { 1192,	0,	0,	4,	12,	0,	0,	0, 0x20020ULL, nullptr, nullptr },  // Inst #1192 = DuplexIClass5
  { 1191,	0,	0,	4,	12,	0,	0,	0, 0x20020ULL, nullptr, nullptr },  // Inst #1191 = DuplexIClass4
  { 1190,	0,	0,	4,	12,	0,	0,	0, 0x20020ULL, nullptr, nullptr },  // Inst #1190 = DuplexIClass3
  { 1189,	0,	0,	4,	12,	0,	0,	0, 0x20ULL, nullptr, nullptr },  // Inst #1189 = DuplexIClass2
  { 1188,	0,	0,	4,	12,	0,	0,	0, 0x20ULL, nullptr, nullptr },  // Inst #1188 = DuplexIClass1
  { 1187,	0,	0,	4,	12,	0,	0,	0, 0x20ULL, nullptr, nullptr },  // Inst #1187 = DuplexIClass0
  { 1186,	2,	1,	4,	29,	0,	0,	0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable), 0x24ULL, nullptr, OperandInfo178 },  // Inst #1186 = CONST64
  { 1185,	2,	1,	4,	29,	0,	0,	0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable), 0x24ULL, nullptr, OperandInfo177 },  // Inst #1185 = CONST32
  { 1184,	1,	0,	4,	35,	0,	1,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0xb10800023ULL, ImplicitList17, OperandInfo2 },  // Inst #1184 = CALLProfile
  { 1183,	4,	1,	4,	102,	0,	0,	0, 0x5ULL, nullptr, OperandInfo176 },  // Inst #1183 = C4_or_orn
  { 1182,	4,	1,	4,	102,	0,	0,	0, 0x5ULL, nullptr, OperandInfo176 },  // Inst #1182 = C4_or_or
  { 1181,	4,	1,	4,	102,	0,	0,	0, 0x5ULL, nullptr, OperandInfo176 },  // Inst #1181 = C4_or_andn
  { 1180,	4,	1,	4,	102,	0,	0,	0, 0x5ULL, nullptr, OperandInfo176 },  // Inst #1180 = C4_or_and
  { 1179,	3,	1,	4,	9,	0,	0,	0, 0x2cULL, nullptr, OperandInfo55 },  // Inst #1179 = C4_nbitsset
  { 1178,	3,	1,	4,	89,	0,	0,	0, 0x2bULL, nullptr, OperandInfo54 },  // Inst #1178 = C4_nbitsclri
  { 1177,	3,	1,	4,	9,	0,	0,	0, 0x2cULL, nullptr, OperandInfo55 },  // Inst #1177 = C4_nbitsclr
  { 1176,	3,	1,	4,	11,	0,	0,	0, 0x5ULL, nullptr, OperandInfo169 },  // Inst #1176 = C4_fastcorner9_not
  { 1175,	3,	1,	4,	11,	0,	0,	0, 0x5ULL, nullptr, OperandInfo169 },  // Inst #1175 = C4_fastcorner9
  { 1174,	3,	1,	4,	10,	0,	0,	0|(1ULL<<MCID::Compare), 0x154800000ULL, nullptr, OperandInfo54 },  // Inst #1174 = C4_cmpneqi
  { 1173,	3,	1,	4,	98,	0,	0,	0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable), 0x1ULL, nullptr, OperandInfo55 },  // Inst #1173 = C4_cmpneq
  { 1172,	3,	1,	4,	10,	0,	0,	0|(1ULL<<MCID::Compare), 0x124800000ULL, nullptr, OperandInfo54 },  // Inst #1172 = C4_cmplteui
  { 1171,	3,	1,	4,	98,	0,	0,	0|(1ULL<<MCID::Compare), 0x1ULL, nullptr, OperandInfo55 },  // Inst #1171 = C4_cmplteu
  { 1170,	3,	1,	4,	10,	0,	0,	0|(1ULL<<MCID::Compare), 0x154800000ULL, nullptr, OperandInfo54 },  // Inst #1170 = C4_cmpltei
  { 1169,	3,	1,	4,	98,	0,	0,	0|(1ULL<<MCID::Compare), 0x1ULL, nullptr, OperandInfo55 },  // Inst #1169 = C4_cmplte
  { 1168,	4,	1,	4,	102,	0,	0,	0, 0x5ULL, nullptr, OperandInfo176 },  // Inst #1168 = C4_and_orn
  { 1167,	4,	1,	4,	102,	0,	0,	0, 0x5ULL, nullptr, OperandInfo176 },  // Inst #1167 = C4_and_or
  { 1166,	4,	1,	4,	102,	0,	0,	0, 0x5ULL, nullptr, OperandInfo176 },  // Inst #1166 = C4_and_andn
  { 1165,	4,	1,	4,	102,	0,	0,	0, 0x5ULL, nullptr, OperandInfo176 },  // Inst #1165 = C4_and_and
  { 1164,	2,	1,	4,	101,	0,	0,	0, 0xc2808005ULL, nullptr, OperandInfo46 },  // Inst #1164 = C4_addipc
  { 1163,	3,	1,	4,	11,	0,	0,	0, 0x5ULL, nullptr, OperandInfo169 },  // Inst #1163 = C2_xor
  { 1162,	4,	1,	4,	100,	0,	0,	0, 0x3ULL, nullptr, OperandInfo75 },  // Inst #1162 = C2_vmux
  { 1161,	3,	1,	4,	78,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo175 },  // Inst #1161 = C2_vitpack
  { 1160,	2,	1,	4,	99,	0,	0,	0, 0x2bULL, nullptr, OperandInfo58 },  // Inst #1160 = C2_tfrrp
  { 1159,	2,	1,	4,	80,	0,	0,	0, 0x802bULL, nullptr, OperandInfo174 },  // Inst #1159 = C2_tfrpr
  { 1158,	3,	1,	4,	11,	0,	0,	0, 0x5ULL, nullptr, OperandInfo169 },  // Inst #1158 = C2_orn
  { 1157,	3,	1,	4,	11,	0,	0,	0, 0x5ULL, nullptr, OperandInfo169 },  // Inst #1157 = C2_or
  { 1156,	2,	1,	4,	97,	0,	0,	0, 0x5ULL, nullptr, OperandInfo56 },  // Inst #1156 = C2_not
  { 1155,	4,	1,	4,	4,	0,	0,	0, 0x114808000ULL, nullptr, OperandInfo173 },  // Inst #1155 = C2_muxri
  { 1154,	4,	1,	4,	4,	0,	0,	0, 0x116808000ULL, nullptr, OperandInfo158 },  // Inst #1154 = C2_muxir
  { 1153,	4,	1,	4,	4,	0,	0,	0, 0x114808000ULL, nullptr, OperandInfo172 },  // Inst #1153 = C2_muxii
  { 1152,	4,	1,	4,	4,	0,	0,	0, 0x8001ULL, nullptr, OperandInfo157 },  // Inst #1152 = C2_mux
  { 1151,	2,	1,	4,	80,	0,	0,	0, 0x2bULL, nullptr, OperandInfo171 },  // Inst #1151 = C2_mask
  { 1150,	3,	1,	4,	9,	0,	0,	0|(1ULL<<MCID::Compare), 0x3ULL, nullptr, OperandInfo161 },  // Inst #1150 = C2_cmpgtup
  { 1149,	3,	1,	4,	10,	0,	0,	0|(1ULL<<MCID::Compare), 0x124800000ULL, nullptr, OperandInfo54 },  // Inst #1149 = C2_cmpgtui
  { 1148,	3,	1,	4,	98,	0,	0,	0|(1ULL<<MCID::Compare), 0x1ULL, nullptr, OperandInfo55 },  // Inst #1148 = C2_cmpgtu
  { 1147,	3,	1,	4,	9,	0,	0,	0|(1ULL<<MCID::Compare), 0x3ULL, nullptr, OperandInfo161 },  // Inst #1147 = C2_cmpgtp
  { 1146,	3,	1,	4,	10,	0,	0,	0|(1ULL<<MCID::Compare), 0x154800000ULL, nullptr, OperandInfo54 },  // Inst #1146 = C2_cmpgti
  { 1145,	3,	1,	4,	98,	0,	0,	0|(1ULL<<MCID::Compare), 0x1ULL, nullptr, OperandInfo55 },  // Inst #1145 = C2_cmpgt
  { 1144,	3,	1,	4,	9,	0,	0,	0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable), 0x3ULL, nullptr, OperandInfo161 },  // Inst #1144 = C2_cmpeqp
  { 1143,	3,	1,	4,	10,	0,	0,	0|(1ULL<<MCID::Compare), 0x154800000ULL, nullptr, OperandInfo54 },  // Inst #1143 = C2_cmpeqi
  { 1142,	3,	1,	4,	98,	0,	0,	0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable), 0x1ULL, nullptr, OperandInfo55 },  // Inst #1142 = C2_cmpeq
  { 1141,	3,	1,	4,	7,	0,	0,	0|(1ULL<<MCID::MoveImm), 0x194809400ULL, nullptr, OperandInfo151 },  // Inst #1141 = C2_cmovenewit
  { 1140,	3,	1,	4,	7,	0,	0,	0|(1ULL<<MCID::MoveImm), 0x194809c00ULL, nullptr, OperandInfo151 },  // Inst #1140 = C2_cmovenewif
  { 1139,	3,	1,	4,	6,	0,	0,	0|(1ULL<<MCID::MoveImm), 0x194808400ULL, nullptr, OperandInfo151 },  // Inst #1139 = C2_cmoveit
  { 1138,	3,	1,	4,	6,	0,	0,	0|(1ULL<<MCID::MoveImm), 0x194808c00ULL, nullptr, OperandInfo151 },  // Inst #1138 = C2_cmoveif
  { 1137,	4,	1,	4,	4,	0,	0,	0, 0x401ULL, nullptr, OperandInfo170 },  // Inst #1137 = C2_ccombinewt
  { 1136,	4,	1,	4,	5,	0,	0,	0, 0x1401ULL, nullptr, OperandInfo170 },  // Inst #1136 = C2_ccombinewnewt
  { 1135,	4,	1,	4,	5,	0,	0,	0, 0x1c01ULL, nullptr, OperandInfo170 },  // Inst #1135 = C2_ccombinewnewf
  { 1134,	4,	1,	4,	4,	0,	0,	0, 0xc01ULL, nullptr, OperandInfo170 },  // Inst #1134 = C2_ccombinewf
  { 1133,	3,	1,	4,	9,	0,	0,	0, 0x2cULL, nullptr, OperandInfo55 },  // Inst #1133 = C2_bitsset
  { 1132,	3,	1,	4,	89,	0,	0,	0, 0x2bULL, nullptr, OperandInfo54 },  // Inst #1132 = C2_bitsclri
  { 1131,	3,	1,	4,	9,	0,	0,	0, 0x2cULL, nullptr, OperandInfo55 },  // Inst #1131 = C2_bitsclr
  { 1130,	2,	1,	4,	97,	0,	0,	0, 0x5ULL, nullptr, OperandInfo56 },  // Inst #1130 = C2_any8
  { 1129,	3,	1,	4,	11,	0,	0,	0, 0x5ULL, nullptr, OperandInfo169 },  // Inst #1129 = C2_andn
  { 1128,	3,	1,	4,	11,	0,	0,	0, 0x5ULL, nullptr, OperandInfo169 },  // Inst #1128 = C2_and
  { 1127,	2,	1,	4,	97,	0,	0,	0, 0x5ULL, nullptr, OperandInfo56 },  // Inst #1127 = C2_all8
  { 1126,	3,	1,	4,	94,	0,	0,	0, 0x2bULL, nullptr, OperandInfo93 },  // Inst #1126 = A7_vclip
  { 1125,	3,	1,	4,	96,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo67 },  // Inst #1125 = A7_croundd_rr
  { 1124,	3,	1,	4,	96,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo93 },  // Inst #1124 = A7_croundd_ri
  { 1123,	3,	1,	4,	94,	0,	0,	0, 0x802bULL, nullptr, OperandInfo64 },  // Inst #1123 = A7_clip
  { 1122,	4,	2,	4,	95,	0,	0,	0, 0x80000000002025ULL, nullptr, OperandInfo75 },  // Inst #1122 = A6_vminub_RdP
  { 1121,	3,	1,	4,	94,	0,	0,	0, 0x3ULL, nullptr, OperandInfo161 },  // Inst #1121 = A6_vcmpbeq_notany
  { 1120,	3,	1,	4,	48,	0,	1,	0, 0x8000000000802cULL, ImplicitList16, OperandInfo168 },  // Inst #1120 = A5_vaddhubs
  { 1119,	5,	2,	4,	93,	0,	1,	0, 0x80000000002025ULL, ImplicitList16, OperandInfo167 },  // Inst #1119 = A5_ACS
  { 1118,	4,	1,	4,	92,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #1118 = A4_vrminw
  { 1117,	4,	1,	4,	92,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #1117 = A4_vrminuw
  { 1116,	4,	1,	4,	92,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #1116 = A4_vrminuh
  { 1115,	4,	1,	4,	92,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #1115 = A4_vrminh
  { 1114,	4,	1,	4,	92,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #1114 = A4_vrmaxw
  { 1113,	4,	1,	4,	92,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #1113 = A4_vrmaxuw
  { 1112,	4,	1,	4,	92,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #1112 = A4_vrmaxuh
  { 1111,	4,	1,	4,	92,	0,	0,	0, 0x8000000000002cULL, nullptr, OperandInfo66 },  // Inst #1111 = A4_vrmaxh
  { 1110,	3,	1,	4,	89,	0,	0,	0, 0x3ULL, nullptr, OperandInfo166 },  // Inst #1110 = A4_vcmpwgtui
  { 1109,	3,	1,	4,	89,	0,	0,	0, 0x3ULL, nullptr, OperandInfo166 },  // Inst #1109 = A4_vcmpwgti
  { 1108,	3,	1,	4,	89,	0,	0,	0, 0x3ULL, nullptr, OperandInfo166 },  // Inst #1108 = A4_vcmpweqi
  { 1107,	3,	1,	4,	89,	0,	0,	0, 0x3ULL, nullptr, OperandInfo166 },  // Inst #1107 = A4_vcmphgtui
  { 1106,	3,	1,	4,	89,	0,	0,	0, 0x3ULL, nullptr, OperandInfo166 },  // Inst #1106 = A4_vcmphgti
  { 1105,	3,	1,	4,	89,	0,	0,	0, 0x3ULL, nullptr, OperandInfo166 },  // Inst #1105 = A4_vcmpheqi
  { 1104,	3,	1,	4,	89,	0,	0,	0, 0x3ULL, nullptr, OperandInfo166 },  // Inst #1104 = A4_vcmpbgtui
  { 1103,	3,	1,	4,	89,	0,	0,	0, 0x3ULL, nullptr, OperandInfo166 },  // Inst #1103 = A4_vcmpbgti
  { 1102,	3,	1,	4,	9,	0,	0,	0, 0x3ULL, nullptr, OperandInfo161 },  // Inst #1102 = A4_vcmpbgt
  { 1101,	3,	1,	4,	89,	0,	0,	0, 0x3ULL, nullptr, OperandInfo166 },  // Inst #1101 = A4_vcmpbeqi
  { 1100,	3,	1,	4,	9,	0,	0,	0, 0x3ULL, nullptr, OperandInfo161 },  // Inst #1100 = A4_vcmpbeq_any
  { 1099,	3,	1,	4,	91,	0,	0,	0, 0x2003ULL, nullptr, OperandInfo165 },  // Inst #1099 = A4_tlbmatch
  { 1098,	2,	1,	4,	85,	0,	0,	0, 0x5ULL, nullptr, OperandInfo164 },  // Inst #1098 = A4_tfrpcp
  { 1097,	2,	1,	4,	84,	0,	0,	0, 0x5ULL, nullptr, OperandInfo163 },  // Inst #1097 = A4_tfrcpp
  { 1096,	5,	2,	4,	88,	0,	0,	0, 0x202cULL, nullptr, OperandInfo162 },  // Inst #1096 = A4_subp_c
  { 1095,	3,	1,	4,	48,	0,	1,	0, 0x8000000000802cULL, ImplicitList16, OperandInfo65 },  // Inst #1095 = A4_round_rr_sat
  { 1094,	3,	1,	4,	48,	0,	0,	0, 0x8000000000802cULL, nullptr, OperandInfo65 },  // Inst #1094 = A4_round_rr
  { 1093,	3,	1,	4,	48,	0,	1,	0, 0x8000000000802bULL, ImplicitList16, OperandInfo64 },  // Inst #1093 = A4_round_ri_sat
  { 1092,	3,	1,	4,	48,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo64 },  // Inst #1092 = A4_round_ri
  { 1091,	3,	1,	4,	6,	0,	0,	0, 0x114808000ULL, nullptr, OperandInfo64 },  // Inst #1091 = A4_rcmpneqi
  { 1090,	3,	1,	4,	6,	0,	0,	0|(1ULL<<MCID::Commutable), 0x8001ULL, nullptr, OperandInfo65 },  // Inst #1090 = A4_rcmpneq
  { 1089,	3,	1,	4,	6,	0,	0,	0, 0x114808000ULL, nullptr, OperandInfo64 },  // Inst #1089 = A4_rcmpeqi
  { 1088,	3,	1,	4,	6,	0,	0,	0|(1ULL<<MCID::Commutable), 0x8001ULL, nullptr, OperandInfo65 },  // Inst #1088 = A4_rcmpeq
  { 1087,	3,	1,	4,	7,	0,	0,	0, 0x9400ULL, nullptr, OperandInfo48 },  // Inst #1087 = A4_pzxthtnew
  { 1086,	3,	1,	4,	6,	0,	0,	0, 0x8400ULL, nullptr, OperandInfo48 },  // Inst #1086 = A4_pzxtht
  { 1085,	3,	1,	4,	7,	0,	0,	0, 0x9c00ULL, nullptr, OperandInfo48 },  // Inst #1085 = A4_pzxthfnew
  { 1084,	3,	1,	4,	6,	0,	0,	0, 0x8c00ULL, nullptr, OperandInfo48 },  // Inst #1084 = A4_pzxthf
  { 1083,	3,	1,	4,	7,	0,	0,	0, 0x9400ULL, nullptr, OperandInfo48 },  // Inst #1083 = A4_pzxtbtnew
  { 1082,	3,	1,	4,	6,	0,	0,	0, 0x8400ULL, nullptr, OperandInfo48 },  // Inst #1082 = A4_pzxtbt
  { 1081,	3,	1,	4,	7,	0,	0,	0, 0x9c00ULL, nullptr, OperandInfo48 },  // Inst #1081 = A4_pzxtbfnew
  { 1080,	3,	1,	4,	6,	0,	0,	0, 0x8c00ULL, nullptr, OperandInfo48 },  // Inst #1080 = A4_pzxtbf
  { 1079,	3,	1,	4,	7,	0,	0,	0, 0x9400ULL, nullptr, OperandInfo48 },  // Inst #1079 = A4_psxthtnew
  { 1078,	3,	1,	4,	6,	0,	0,	0, 0x8400ULL, nullptr, OperandInfo48 },  // Inst #1078 = A4_psxtht
  { 1077,	3,	1,	4,	7,	0,	0,	0, 0x9c00ULL, nullptr, OperandInfo48 },  // Inst #1077 = A4_psxthfnew
  { 1076,	3,	1,	4,	6,	0,	0,	0, 0x8c00ULL, nullptr, OperandInfo48 },  // Inst #1076 = A4_psxthf
  { 1075,	3,	1,	4,	7,	0,	0,	0, 0x9400ULL, nullptr, OperandInfo48 },  // Inst #1075 = A4_psxtbtnew
  { 1074,	3,	1,	4,	6,	0,	0,	0, 0x8400ULL, nullptr, OperandInfo48 },  // Inst #1074 = A4_psxtbt
  { 1073,	3,	1,	4,	7,	0,	0,	0, 0x9c00ULL, nullptr, OperandInfo48 },  // Inst #1073 = A4_psxtbfnew
  { 1072,	3,	1,	4,	6,	0,	0,	0, 0x8c00ULL, nullptr, OperandInfo48 },  // Inst #1072 = A4_psxtbf
  { 1071,	3,	1,	4,	7,	0,	0,	0, 0x9400ULL, nullptr, OperandInfo48 },  // Inst #1071 = A4_pasrhtnew
  { 1070,	3,	1,	4,	6,	0,	0,	0, 0x8400ULL, nullptr, OperandInfo48 },  // Inst #1070 = A4_pasrht
  { 1069,	3,	1,	4,	7,	0,	0,	0, 0x9c00ULL, nullptr, OperandInfo48 },  // Inst #1069 = A4_pasrhfnew
  { 1068,	3,	1,	4,	6,	0,	0,	0, 0x8c00ULL, nullptr, OperandInfo48 },  // Inst #1068 = A4_pasrhf
  { 1067,	3,	1,	4,	7,	0,	0,	0, 0x9400ULL, nullptr, OperandInfo48 },  // Inst #1067 = A4_paslhtnew
  { 1066,	3,	1,	4,	6,	0,	0,	0, 0x8400ULL, nullptr, OperandInfo48 },  // Inst #1066 = A4_paslht
  { 1065,	3,	1,	4,	7,	0,	0,	0, 0x9c00ULL, nullptr, OperandInfo48 },  // Inst #1065 = A4_paslhfnew
  { 1064,	3,	1,	4,	6,	0,	0,	0, 0x8c00ULL, nullptr, OperandInfo48 },  // Inst #1064 = A4_paslhf
  { 1063,	3,	1,	4,	8,	0,	0,	0, 0x3ULL, nullptr, OperandInfo52 },  // Inst #1063 = A4_ornp
  { 1062,	3,	1,	4,	6,	0,	0,	0, 0x8001ULL, nullptr, OperandInfo65 },  // Inst #1062 = A4_orn
  { 1061,	3,	1,	4,	77,	0,	0,	0, 0x80000000008003ULL, nullptr, OperandInfo65 },  // Inst #1061 = A4_modwrapu
  { 1060,	1,	0,	4,	90,	0,	0,	0, 0x22ULL, nullptr, OperandInfo2 },  // Inst #1060 = A4_ext
  { 1059,	3,	1,	4,	48,	0,	0,	0, 0x8000000000802cULL, nullptr, OperandInfo65 },  // Inst #1059 = A4_cround_rr
  { 1058,	3,	1,	4,	48,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo64 },  // Inst #1058 = A4_cround_ri
  { 1057,	3,	1,	4,	6,	0,	0,	0, 0x114800000ULL, nullptr, OperandInfo150 },  // Inst #1057 = A4_combineri
  { 1056,	3,	1,	4,	6,	0,	0,	0, 0x112800000ULL, nullptr, OperandInfo149 },  // Inst #1056 = A4_combineir
  { 1055,	3,	1,	4,	6,	0,	0,	0, 0xc4800000ULL, nullptr, OperandInfo148 },  // Inst #1055 = A4_combineii
  { 1054,	3,	1,	4,	89,	0,	0,	0|(1ULL<<MCID::Compare), 0xe4800003ULL, nullptr, OperandInfo54 },  // Inst #1054 = A4_cmphgtui
  { 1053,	3,	1,	4,	9,	0,	0,	0|(1ULL<<MCID::Compare), 0x2cULL, nullptr, OperandInfo55 },  // Inst #1053 = A4_cmphgtu
  { 1052,	3,	1,	4,	89,	0,	0,	0|(1ULL<<MCID::Compare), 0x114800003ULL, nullptr, OperandInfo54 },  // Inst #1052 = A4_cmphgti
  { 1051,	3,	1,	4,	9,	0,	0,	0|(1ULL<<MCID::Compare), 0x2cULL, nullptr, OperandInfo55 },  // Inst #1051 = A4_cmphgt
  { 1050,	3,	1,	4,	89,	0,	0,	0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable), 0x114800003ULL, nullptr, OperandInfo54 },  // Inst #1050 = A4_cmpheqi
  { 1049,	3,	1,	4,	9,	0,	0,	0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable), 0x2cULL, nullptr, OperandInfo55 },  // Inst #1049 = A4_cmpheq
  { 1048,	3,	1,	4,	89,	0,	0,	0|(1ULL<<MCID::Compare), 0xe4800003ULL, nullptr, OperandInfo54 },  // Inst #1048 = A4_cmpbgtui
  { 1047,	3,	1,	4,	9,	0,	0,	0|(1ULL<<MCID::Compare), 0x2cULL, nullptr, OperandInfo55 },  // Inst #1047 = A4_cmpbgtu
  { 1046,	3,	1,	4,	89,	0,	0,	0|(1ULL<<MCID::Compare), 0x3ULL, nullptr, OperandInfo54 },  // Inst #1046 = A4_cmpbgti
  { 1045,	3,	1,	4,	9,	0,	0,	0|(1ULL<<MCID::Compare), 0x2cULL, nullptr, OperandInfo55 },  // Inst #1045 = A4_cmpbgt
  { 1044,	3,	1,	4,	89,	0,	0,	0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable), 0x3ULL, nullptr, OperandInfo54 },  // Inst #1044 = A4_cmpbeqi
  { 1043,	3,	1,	4,	9,	0,	0,	0|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable), 0x2cULL, nullptr, OperandInfo55 },  // Inst #1043 = A4_cmpbeq
  { 1042,	3,	1,	4,	9,	0,	0,	0, 0x3ULL, nullptr, OperandInfo161 },  // Inst #1042 = A4_boundscheck_lo
  { 1041,	3,	1,	4,	9,	0,	0,	0, 0x3ULL, nullptr, OperandInfo161 },  // Inst #1041 = A4_boundscheck_hi
  { 1040,	3,	1,	4,	78,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo150 },  // Inst #1040 = A4_bitspliti
  { 1039,	3,	1,	4,	78,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo156 },  // Inst #1039 = A4_bitsplit
  { 1038,	3,	1,	4,	8,	0,	0,	0, 0x3ULL, nullptr, OperandInfo52 },  // Inst #1038 = A4_andnp
  { 1037,	3,	1,	4,	6,	0,	0,	0, 0x8001ULL, nullptr, OperandInfo65 },  // Inst #1037 = A4_andn
  { 1036,	5,	2,	4,	88,	0,	0,	0, 0x202cULL, nullptr, OperandInfo162 },  // Inst #1036 = A4_addp_c
  { 1035,	2,	1,	4,	3,	0,	0,	0|(1ULL<<MCID::Predicable), 0x8000ULL, nullptr, OperandInfo47 },  // Inst #1035 = A2_zxth
  { 1034,	3,	1,	4,	8,	0,	0,	0|(1ULL<<MCID::Commutable), 0x3ULL, nullptr, OperandInfo52 },  // Inst #1034 = A2_xorp
  { 1033,	3,	1,	4,	6,	0,	0,	0|(1ULL<<MCID::Predicable)|(1ULL<<MCID::Commutable), 0x8001ULL, nullptr, OperandInfo65 },  // Inst #1033 = A2_xor
  { 1032,	3,	1,	4,	77,	0,	1,	0, 0x80000000000003ULL, ImplicitList16, OperandInfo52 },  // Inst #1032 = A2_vsubws
  { 1031,	3,	1,	4,	8,	0,	0,	0, 0x3ULL, nullptr, OperandInfo52 },  // Inst #1031 = A2_vsubw
  { 1030,	3,	1,	4,	77,	0,	1,	0, 0x80000000000003ULL, ImplicitList16, OperandInfo52 },  // Inst #1030 = A2_vsubuhs
  { 1029,	3,	1,	4,	77,	0,	1,	0, 0x80000000000003ULL, ImplicitList16, OperandInfo52 },  // Inst #1029 = A2_vsububs
  { 1028,	3,	1,	4,	8,	0,	0,	0, 0x3ULL, nullptr, OperandInfo52 },  // Inst #1028 = A2_vsubub
  { 1027,	3,	1,	4,	77,	0,	1,	0, 0x80000000000003ULL, ImplicitList16, OperandInfo52 },  // Inst #1027 = A2_vsubhs
  { 1026,	3,	1,	4,	8,	0,	0,	0, 0x3ULL, nullptr, OperandInfo52 },  // Inst #1026 = A2_vsubh
  { 1025,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo69 },  // Inst #1025 = A2_vrsadub_acc
  { 1024,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo52 },  // Inst #1024 = A2_vrsadub
  { 1023,	4,	1,	4,	32,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo69 },  // Inst #1023 = A2_vraddub_acc
  { 1022,	3,	1,	4,	31,	0,	0,	0, 0x80000000000025ULL, nullptr, OperandInfo52 },  // Inst #1022 = A2_vraddub
  { 1021,	3,	1,	4,	48,	0,	1,	0, 0x80000000000003ULL, ImplicitList16, OperandInfo52 },  // Inst #1021 = A2_vnavgwr
  { 1020,	3,	1,	4,	48,	0,	1,	0, 0x80000000000003ULL, ImplicitList16, OperandInfo52 },  // Inst #1020 = A2_vnavgwcr
  { 1019,	3,	1,	4,	86,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #1019 = A2_vnavgw
  { 1018,	3,	1,	4,	48,	0,	1,	0, 0x80000000000003ULL, ImplicitList16, OperandInfo52 },  // Inst #1018 = A2_vnavghr
  { 1017,	3,	1,	4,	48,	0,	1,	0, 0x80000000000003ULL, ImplicitList16, OperandInfo52 },  // Inst #1017 = A2_vnavghcr
  { 1016,	3,	1,	4,	86,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #1016 = A2_vnavgh
  { 1015,	3,	1,	4,	77,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #1015 = A2_vminw
  { 1014,	3,	1,	4,	77,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #1014 = A2_vminuw
  { 1013,	3,	1,	4,	77,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #1013 = A2_vminuh
  { 1012,	3,	1,	4,	77,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #1012 = A2_vminub
  { 1011,	3,	1,	4,	77,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #1011 = A2_vminh
  { 1010,	3,	1,	4,	77,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #1010 = A2_vminb
  { 1009,	3,	1,	4,	77,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #1009 = A2_vmaxw
  { 1008,	3,	1,	4,	77,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #1008 = A2_vmaxuw
  { 1007,	3,	1,	4,	77,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #1007 = A2_vmaxuh
  { 1006,	3,	1,	4,	77,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #1006 = A2_vmaxub
  { 1005,	3,	1,	4,	77,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #1005 = A2_vmaxh
  { 1004,	3,	1,	4,	77,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #1004 = A2_vmaxb
  { 1003,	2,	1,	4,	76,	0,	1,	0, 0x8000000000002bULL, ImplicitList16, OperandInfo49 },  // Inst #1003 = A2_vconj
  { 1002,	3,	1,	4,	9,	0,	0,	0, 0x3ULL, nullptr, OperandInfo161 },  // Inst #1002 = A2_vcmpwgtu
  { 1001,	3,	1,	4,	9,	0,	0,	0, 0x3ULL, nullptr, OperandInfo161 },  // Inst #1001 = A2_vcmpwgt
  { 1000,	3,	1,	4,	9,	0,	0,	0, 0x3ULL, nullptr, OperandInfo161 },  // Inst #1000 = A2_vcmpweq
  { 999,	3,	1,	4,	9,	0,	0,	0, 0x3ULL, nullptr, OperandInfo161 },  // Inst #999 = A2_vcmphgtu
  { 998,	3,	1,	4,	9,	0,	0,	0, 0x3ULL, nullptr, OperandInfo161 },  // Inst #998 = A2_vcmphgt
  { 997,	3,	1,	4,	9,	0,	0,	0, 0x3ULL, nullptr, OperandInfo161 },  // Inst #997 = A2_vcmpheq
  { 996,	3,	1,	4,	9,	0,	0,	0, 0x3ULL, nullptr, OperandInfo161 },  // Inst #996 = A2_vcmpbgtu
  { 995,	3,	1,	4,	9,	0,	0,	0, 0x3ULL, nullptr, OperandInfo161 },  // Inst #995 = A2_vcmpbeq
  { 994,	3,	1,	4,	87,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #994 = A2_vavgwr
  { 993,	3,	1,	4,	48,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #993 = A2_vavgwcr
  { 992,	3,	1,	4,	86,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #992 = A2_vavgw
  { 991,	3,	1,	4,	87,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #991 = A2_vavguwr
  { 990,	3,	1,	4,	86,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #990 = A2_vavguw
  { 989,	3,	1,	4,	87,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #989 = A2_vavguhr
  { 988,	3,	1,	4,	86,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #988 = A2_vavguh
  { 987,	3,	1,	4,	87,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #987 = A2_vavgubr
  { 986,	3,	1,	4,	86,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #986 = A2_vavgub
  { 985,	3,	1,	4,	87,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #985 = A2_vavghr
  { 984,	3,	1,	4,	48,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #984 = A2_vavghcr
  { 983,	3,	1,	4,	86,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #983 = A2_vavgh
  { 982,	3,	1,	4,	77,	0,	1,	0, 0x80000000000003ULL, ImplicitList16, OperandInfo52 },  // Inst #982 = A2_vaddws
  { 981,	3,	1,	4,	8,	0,	0,	0, 0x3ULL, nullptr, OperandInfo52 },  // Inst #981 = A2_vaddw
  { 980,	3,	1,	4,	77,	0,	1,	0, 0x80000000000003ULL, ImplicitList16, OperandInfo52 },  // Inst #980 = A2_vadduhs
  { 979,	3,	1,	4,	77,	0,	1,	0, 0x80000000000003ULL, ImplicitList16, OperandInfo52 },  // Inst #979 = A2_vaddubs
  { 978,	3,	1,	4,	8,	0,	0,	0, 0x3ULL, nullptr, OperandInfo52 },  // Inst #978 = A2_vaddub
  { 977,	3,	1,	4,	77,	0,	1,	0, 0x80000000000003ULL, ImplicitList16, OperandInfo52 },  // Inst #977 = A2_vaddhs
  { 976,	3,	1,	4,	8,	0,	0,	0, 0x3ULL, nullptr, OperandInfo52 },  // Inst #976 = A2_vaddh
  { 975,	2,	1,	4,	76,	0,	1,	0, 0x8000000000002bULL, ImplicitList16, OperandInfo49 },  // Inst #975 = A2_vabswsat
  { 974,	2,	1,	4,	76,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo49 },  // Inst #974 = A2_vabsw
  { 973,	2,	1,	4,	76,	0,	1,	0, 0x8000000000002bULL, ImplicitList16, OperandInfo49 },  // Inst #973 = A2_vabshsat
  { 972,	2,	1,	4,	76,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo49 },  // Inst #972 = A2_vabsh
  { 971,	2,	1,	4,	3,	0,	0,	0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x212808000ULL, nullptr, OperandInfo46 },  // Inst #971 = A2_tfrsi
  { 970,	2,	1,	4,	85,	0,	0,	0, 0x8005ULL, nullptr, OperandInfo160 },  // Inst #970 = A2_tfrrcr
  { 969,	3,	1,	4,	6,	0,	0,	0, 0x8000ULL, nullptr, OperandInfo152 },  // Inst #969 = A2_tfril
  { 968,	3,	1,	4,	6,	0,	0,	0, 0x8000ULL, nullptr, OperandInfo152 },  // Inst #968 = A2_tfrih
  { 967,	2,	1,	4,	84,	0,	0,	0, 0x8005ULL, nullptr, OperandInfo159 },  // Inst #967 = A2_tfrcrr
  { 966,	2,	1,	4,	3,	0,	0,	0|(1ULL<<MCID::Predicable), 0x8000ULL, nullptr, OperandInfo47 },  // Inst #966 = A2_tfr
  { 965,	2,	1,	4,	80,	0,	0,	0, 0x2bULL, nullptr, OperandInfo60 },  // Inst #965 = A2_sxtw
  { 964,	2,	1,	4,	3,	0,	0,	0|(1ULL<<MCID::Predicable), 0x8000ULL, nullptr, OperandInfo47 },  // Inst #964 = A2_sxth
  { 963,	2,	1,	4,	3,	0,	0,	0|(1ULL<<MCID::Predicable), 0x8000ULL, nullptr, OperandInfo47 },  // Inst #963 = A2_sxtb
  { 962,	2,	1,	4,	80,	0,	0,	0, 0x802bULL, nullptr, OperandInfo47 },  // Inst #962 = A2_swiz
  { 961,	3,	1,	4,	79,	0,	1,	0, 0x80000000008001ULL, ImplicitList16, OperandInfo65 },  // Inst #961 = A2_svsubuhs
  { 960,	3,	1,	4,	79,	0,	1,	0, 0x80000000008001ULL, ImplicitList16, OperandInfo65 },  // Inst #960 = A2_svsubhs
  { 959,	3,	1,	4,	6,	0,	0,	0, 0x8001ULL, nullptr, OperandInfo65 },  // Inst #959 = A2_svsubh
  { 958,	3,	1,	4,	82,	0,	0,	0, 0x80000000008001ULL, nullptr, OperandInfo65 },  // Inst #958 = A2_svnavgh
  { 957,	3,	1,	4,	83,	0,	0,	0|(1ULL<<MCID::Commutable), 0x80000000008001ULL, nullptr, OperandInfo65 },  // Inst #957 = A2_svavghs
  { 956,	3,	1,	4,	82,	0,	0,	0|(1ULL<<MCID::Commutable), 0x80000000008001ULL, nullptr, OperandInfo65 },  // Inst #956 = A2_svavgh
  { 955,	3,	1,	4,	79,	0,	1,	0|(1ULL<<MCID::Commutable), 0x80000000008001ULL, ImplicitList16, OperandInfo65 },  // Inst #955 = A2_svadduhs
  { 954,	3,	1,	4,	79,	0,	1,	0|(1ULL<<MCID::Commutable), 0x80000000008001ULL, ImplicitList16, OperandInfo65 },  // Inst #954 = A2_svaddhs
  { 953,	3,	1,	4,	6,	0,	0,	0|(1ULL<<MCID::Commutable), 0x8001ULL, nullptr, OperandInfo65 },  // Inst #953 = A2_svaddh
  { 952,	3,	1,	4,	79,	0,	1,	0, 0x80000000008001ULL, ImplicitList16, OperandInfo65 },  // Inst #952 = A2_subsat
  { 951,	3,	1,	4,	6,	0,	0,	0, 0x152808000ULL, nullptr, OperandInfo153 },  // Inst #951 = A2_subri
  { 950,	3,	1,	4,	8,	0,	0,	0, 0x3ULL, nullptr, OperandInfo52 },  // Inst #950 = A2_subp
  { 949,	3,	1,	4,	77,	0,	1,	0, 0x80000000008003ULL, ImplicitList16, OperandInfo65 },  // Inst #949 = A2_subh_l16_sat_ll
  { 948,	3,	1,	4,	77,	0,	1,	0, 0x80000000008003ULL, ImplicitList16, OperandInfo65 },  // Inst #948 = A2_subh_l16_sat_hl
  { 947,	3,	1,	4,	78,	0,	0,	0, 0x80000000008003ULL, nullptr, OperandInfo65 },  // Inst #947 = A2_subh_l16_ll
  { 946,	3,	1,	4,	78,	0,	0,	0, 0x80000000008003ULL, nullptr, OperandInfo65 },  // Inst #946 = A2_subh_l16_hl
  { 945,	3,	1,	4,	77,	0,	1,	0, 0x80000000008003ULL, ImplicitList16, OperandInfo65 },  // Inst #945 = A2_subh_h16_sat_ll
  { 944,	3,	1,	4,	77,	0,	1,	0, 0x80000000008003ULL, ImplicitList16, OperandInfo65 },  // Inst #944 = A2_subh_h16_sat_lh
  { 943,	3,	1,	4,	77,	0,	1,	0, 0x80000000008003ULL, ImplicitList16, OperandInfo65 },  // Inst #943 = A2_subh_h16_sat_hl
  { 942,	3,	1,	4,	77,	0,	1,	0, 0x80000000008003ULL, ImplicitList16, OperandInfo65 },  // Inst #942 = A2_subh_h16_sat_hh
  { 941,	3,	1,	4,	1,	0,	0,	0, 0x80000000008003ULL, nullptr, OperandInfo65 },  // Inst #941 = A2_subh_h16_ll
  { 940,	3,	1,	4,	1,	0,	0,	0, 0x80000000008003ULL, nullptr, OperandInfo65 },  // Inst #940 = A2_subh_h16_lh
  { 939,	3,	1,	4,	1,	0,	0,	0, 0x80000000008003ULL, nullptr, OperandInfo65 },  // Inst #939 = A2_subh_h16_hl
  { 938,	3,	1,	4,	1,	0,	0,	0, 0x80000000008003ULL, nullptr, OperandInfo65 },  // Inst #938 = A2_subh_h16_hh
  { 937,	3,	1,	4,	6,	0,	0,	0|(1ULL<<MCID::Predicable), 0x8001ULL, nullptr, OperandInfo65 },  // Inst #937 = A2_sub
  { 936,	2,	1,	4,	80,	0,	1,	0, 0x802bULL, ImplicitList16, OperandInfo47 },  // Inst #936 = A2_satuh
  { 935,	2,	1,	4,	80,	0,	1,	0, 0x802bULL, ImplicitList16, OperandInfo47 },  // Inst #935 = A2_satub
  { 934,	2,	1,	4,	80,	0,	1,	0, 0x802bULL, ImplicitList16, OperandInfo47 },  // Inst #934 = A2_sath
  { 933,	2,	1,	4,	80,	0,	1,	0, 0x802bULL, ImplicitList16, OperandInfo47 },  // Inst #933 = A2_satb
  { 932,	2,	1,	4,	80,	0,	1,	0, 0x802bULL, ImplicitList16, OperandInfo94 },  // Inst #932 = A2_sat
  { 931,	2,	1,	4,	76,	0,	1,	0, 0x8000000000802bULL, ImplicitList16, OperandInfo94 },  // Inst #931 = A2_roundsat
  { 930,	4,	1,	4,	5,	0,	0,	0, 0x9401ULL, nullptr, OperandInfo157 },  // Inst #930 = A2_pxortnew
  { 929,	4,	1,	4,	4,	0,	0,	0, 0x8401ULL, nullptr, OperandInfo157 },  // Inst #929 = A2_pxort
  { 928,	4,	1,	4,	5,	0,	0,	0, 0x9c01ULL, nullptr, OperandInfo157 },  // Inst #928 = A2_pxorfnew
  { 927,	4,	1,	4,	4,	0,	0,	0, 0x8c01ULL, nullptr, OperandInfo157 },  // Inst #927 = A2_pxorf
  { 926,	4,	1,	4,	5,	0,	0,	0, 0x9401ULL, nullptr, OperandInfo157 },  // Inst #926 = A2_psubtnew
  { 925,	4,	1,	4,	4,	0,	0,	0, 0x8401ULL, nullptr, OperandInfo157 },  // Inst #925 = A2_psubt
  { 924,	4,	1,	4,	5,	0,	0,	0, 0x9c01ULL, nullptr, OperandInfo157 },  // Inst #924 = A2_psubfnew
  { 923,	4,	1,	4,	4,	0,	0,	0, 0x8c01ULL, nullptr, OperandInfo157 },  // Inst #923 = A2_psubf
  { 922,	4,	1,	4,	5,	0,	0,	0, 0x9401ULL, nullptr, OperandInfo157 },  // Inst #922 = A2_portnew
  { 921,	4,	1,	4,	4,	0,	0,	0, 0x8401ULL, nullptr, OperandInfo157 },  // Inst #921 = A2_port
  { 920,	4,	1,	4,	5,	0,	0,	0, 0x9c01ULL, nullptr, OperandInfo157 },  // Inst #920 = A2_porfnew
  { 919,	4,	1,	4,	4,	0,	0,	0, 0x8c01ULL, nullptr, OperandInfo157 },  // Inst #919 = A2_porf
  { 918,	4,	1,	4,	5,	0,	0,	0, 0x9401ULL, nullptr, OperandInfo157 },  // Inst #918 = A2_pandtnew
  { 917,	4,	1,	4,	4,	0,	0,	0, 0x8401ULL, nullptr, OperandInfo157 },  // Inst #917 = A2_pandt
  { 916,	4,	1,	4,	5,	0,	0,	0, 0x9c01ULL, nullptr, OperandInfo157 },  // Inst #916 = A2_pandfnew
  { 915,	4,	1,	4,	4,	0,	0,	0, 0x8c01ULL, nullptr, OperandInfo157 },  // Inst #915 = A2_pandf
  { 914,	4,	1,	4,	5,	0,	0,	0, 0x9401ULL, nullptr, OperandInfo157 },  // Inst #914 = A2_paddtnew
  { 913,	4,	1,	4,	4,	0,	0,	0, 0x8401ULL, nullptr, OperandInfo157 },  // Inst #913 = A2_paddt
  { 912,	4,	1,	4,	5,	0,	0,	0, 0x116809400ULL, nullptr, OperandInfo158 },  // Inst #912 = A2_padditnew
  { 911,	4,	1,	4,	4,	0,	0,	0, 0x116808400ULL, nullptr, OperandInfo158 },  // Inst #911 = A2_paddit
  { 910,	4,	1,	4,	5,	0,	0,	0, 0x116809c00ULL, nullptr, OperandInfo158 },  // Inst #910 = A2_paddifnew
  { 909,	4,	1,	4,	4,	0,	0,	0, 0x116808c00ULL, nullptr, OperandInfo158 },  // Inst #909 = A2_paddif
  { 908,	4,	1,	4,	5,	0,	0,	0, 0x9c01ULL, nullptr, OperandInfo157 },  // Inst #908 = A2_paddfnew
  { 907,	4,	1,	4,	4,	0,	0,	0, 0x8c01ULL, nullptr, OperandInfo157 },  // Inst #907 = A2_paddf
  { 906,	3,	1,	4,	8,	0,	0,	0|(1ULL<<MCID::Commutable), 0x3ULL, nullptr, OperandInfo52 },  // Inst #906 = A2_orp
  { 905,	3,	1,	4,	6,	0,	0,	0, 0x154808000ULL, nullptr, OperandInfo64 },  // Inst #905 = A2_orir
  { 904,	3,	1,	4,	6,	0,	0,	0|(1ULL<<MCID::Predicable)|(1ULL<<MCID::Commutable), 0x8001ULL, nullptr, OperandInfo65 },  // Inst #904 = A2_or
  { 903,	2,	1,	4,	80,	0,	0,	0, 0x2bULL, nullptr, OperandInfo49 },  // Inst #903 = A2_notp
  { 902,	0,	0,	4,	81,	0,	0,	0, 0x0ULL, nullptr, nullptr },  // Inst #902 = A2_nop
  { 901,	2,	1,	4,	76,	0,	1,	0, 0x8000000000802bULL, ImplicitList16, OperandInfo47 },  // Inst #901 = A2_negsat
  { 900,	2,	1,	4,	80,	0,	0,	0, 0x2bULL, nullptr, OperandInfo49 },  // Inst #900 = A2_negp
  { 899,	3,	1,	4,	77,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #899 = A2_minup
  { 898,	3,	1,	4,	77,	0,	0,	0, 0x80000000008003ULL, nullptr, OperandInfo65 },  // Inst #898 = A2_minu
  { 897,	3,	1,	4,	77,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #897 = A2_minp
  { 896,	3,	1,	4,	77,	0,	0,	0, 0x80000000008003ULL, nullptr, OperandInfo65 },  // Inst #896 = A2_min
  { 895,	3,	1,	4,	77,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #895 = A2_maxup
  { 894,	3,	1,	4,	77,	0,	0,	0, 0x80000000008003ULL, nullptr, OperandInfo65 },  // Inst #894 = A2_maxu
  { 893,	3,	1,	4,	77,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #893 = A2_maxp
  { 892,	3,	1,	4,	77,	0,	0,	0, 0x80000000008003ULL, nullptr, OperandInfo65 },  // Inst #892 = A2_max
  { 891,	3,	1,	4,	6,	0,	0,	0|(1ULL<<MCID::Predicable), 0x1ULL, nullptr, OperandInfo156 },  // Inst #891 = A2_combinew
  { 890,	3,	1,	4,	6,	0,	0,	0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x112800000ULL, nullptr, OperandInfo148 },  // Inst #890 = A2_combineii
  { 889,	3,	1,	4,	6,	0,	0,	0, 0x8001ULL, nullptr, OperandInfo65 },  // Inst #889 = A2_combine_ll
  { 888,	3,	1,	4,	6,	0,	0,	0, 0x8001ULL, nullptr, OperandInfo65 },  // Inst #888 = A2_combine_lh
  { 887,	3,	1,	4,	6,	0,	0,	0, 0x8001ULL, nullptr, OperandInfo65 },  // Inst #887 = A2_combine_hl
  { 886,	3,	1,	4,	6,	0,	0,	0, 0x8001ULL, nullptr, OperandInfo65 },  // Inst #886 = A2_combine_hh
  { 885,	2,	1,	4,	3,	0,	0,	0|(1ULL<<MCID::Predicable), 0x8000ULL, nullptr, OperandInfo47 },  // Inst #885 = A2_asrh
  { 884,	2,	1,	4,	3,	0,	0,	0|(1ULL<<MCID::Predicable), 0x8000ULL, nullptr, OperandInfo47 },  // Inst #884 = A2_aslh
  { 883,	3,	1,	4,	8,	0,	0,	0|(1ULL<<MCID::Commutable), 0x3ULL, nullptr, OperandInfo52 },  // Inst #883 = A2_andp
  { 882,	3,	1,	4,	6,	0,	0,	0, 0x154808000ULL, nullptr, OperandInfo64 },  // Inst #882 = A2_andir
  { 881,	3,	1,	4,	6,	0,	0,	0|(1ULL<<MCID::Predicable)|(1ULL<<MCID::Commutable), 0x8001ULL, nullptr, OperandInfo65 },  // Inst #881 = A2_and
  { 880,	3,	1,	4,	1,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #880 = A2_addspl
  { 879,	3,	1,	4,	1,	0,	0,	0, 0x80000000000003ULL, nullptr, OperandInfo52 },  // Inst #879 = A2_addsph
  { 878,	3,	1,	4,	79,	0,	1,	0|(1ULL<<MCID::Commutable), 0x80000000008001ULL, ImplicitList16, OperandInfo65 },  // Inst #878 = A2_addsat
  { 877,	3,	1,	4,	77,	0,	1,	0|(1ULL<<MCID::Commutable), 0x80000000000003ULL, ImplicitList16, OperandInfo52 },  // Inst #877 = A2_addpsat
  { 876,	3,	1,	4,	8,	0,	0,	0|(1ULL<<MCID::Add)|(1ULL<<MCID::Commutable), 0x3ULL, nullptr, OperandInfo52 },  // Inst #876 = A2_addp
  { 875,	3,	1,	4,	6,	0,	0,	0|(1ULL<<MCID::Add)|(1ULL<<MCID::Predicable), 0x214808002ULL, nullptr, OperandInfo64 },  // Inst #875 = A2_addi
  { 874,	3,	1,	4,	77,	0,	1,	0, 0x80000000008003ULL, ImplicitList16, OperandInfo65 },  // Inst #874 = A2_addh_l16_sat_ll
  { 873,	3,	1,	4,	77,	0,	1,	0, 0x80000000008003ULL, ImplicitList16, OperandInfo65 },  // Inst #873 = A2_addh_l16_sat_hl
  { 872,	3,	1,	4,	78,	0,	0,	0, 0x80000000008003ULL, nullptr, OperandInfo65 },  // Inst #872 = A2_addh_l16_ll
  { 871,	3,	1,	4,	78,	0,	0,	0, 0x80000000008003ULL, nullptr, OperandInfo65 },  // Inst #871 = A2_addh_l16_hl
  { 870,	3,	1,	4,	77,	0,	1,	0, 0x80000000008003ULL, ImplicitList16, OperandInfo65 },  // Inst #870 = A2_addh_h16_sat_ll
  { 869,	3,	1,	4,	77,	0,	1,	0, 0x80000000008003ULL, ImplicitList16, OperandInfo65 },  // Inst #869 = A2_addh_h16_sat_lh
  { 868,	3,	1,	4,	77,	0,	1,	0, 0x80000000008003ULL, ImplicitList16, OperandInfo65 },  // Inst #868 = A2_addh_h16_sat_hl
  { 867,	3,	1,	4,	77,	0,	1,	0, 0x80000000008003ULL, ImplicitList16, OperandInfo65 },  // Inst #867 = A2_addh_h16_sat_hh
  { 866,	3,	1,	4,	1,	0,	0,	0, 0x80000000008003ULL, nullptr, OperandInfo65 },  // Inst #866 = A2_addh_h16_ll
  { 865,	3,	1,	4,	1,	0,	0,	0, 0x80000000008003ULL, nullptr, OperandInfo65 },  // Inst #865 = A2_addh_h16_lh
  { 864,	3,	1,	4,	1,	0,	0,	0, 0x80000000008003ULL, nullptr, OperandInfo65 },  // Inst #864 = A2_addh_h16_hl
  { 863,	3,	1,	4,	1,	0,	0,	0, 0x80000000008003ULL, nullptr, OperandInfo65 },  // Inst #863 = A2_addh_h16_hh
  { 862,	3,	1,	4,	6,	0,	0,	0|(1ULL<<MCID::Predicable)|(1ULL<<MCID::Commutable), 0x8001ULL, nullptr, OperandInfo65 },  // Inst #862 = A2_add
  { 861,	2,	1,	4,	76,	0,	1,	0, 0x8000000000802bULL, ImplicitList16, OperandInfo47 },  // Inst #861 = A2_abssat
  { 860,	2,	1,	4,	76,	0,	0,	0, 0x8000000000002bULL, nullptr, OperandInfo49 },  // Inst #860 = A2_absp
  { 859,	2,	1,	4,	76,	0,	0,	0, 0x8000000000802bULL, nullptr, OperandInfo47 },  // Inst #859 = A2_abs
  { 858,	3,	0,	4,	75,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x1b0114800030ULL, nullptr, OperandInfo155 },  // Inst #858 = dup_S4_storeiri_io
  { 857,	3,	0,	4,	75,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0xb0114800030ULL, nullptr, OperandInfo155 },  // Inst #857 = dup_S4_storeirb_io
  { 856,	3,	0,	4,	74,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x1b09b2800029ULL, nullptr, OperandInfo153 },  // Inst #856 = dup_S2_storeri_io
  { 855,	3,	0,	4,	74,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x130592800029ULL, nullptr, OperandInfo153 },  // Inst #855 = dup_S2_storerh_io
  { 854,	3,	0,	4,	74,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x230dd2800029ULL, nullptr, OperandInfo154 },  // Inst #854 = dup_S2_storerd_io
  { 853,	3,	0,	4,	74,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0xb0172800029ULL, nullptr, OperandInfo153 },  // Inst #853 = dup_S2_storerb_io
  { 852,	3,	1,	4,	73,	4,	1,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x230000008029ULL, ImplicitList15, OperandInfo152 },  // Inst #852 = dup_S2_allocframe
  { 851,	3,	1,	4,	72,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x130594808024ULL, nullptr, OperandInfo64 },  // Inst #851 = dup_L2_loadruh_io
  { 850,	3,	1,	4,	72,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0xb0174808024ULL, nullptr, OperandInfo64 },  // Inst #850 = dup_L2_loadrub_io
  { 849,	3,	1,	4,	72,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x1b09b4808024ULL, nullptr, OperandInfo64 },  // Inst #849 = dup_L2_loadri_io
  { 848,	3,	1,	4,	72,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x130594808024ULL, nullptr, OperandInfo64 },  // Inst #848 = dup_L2_loadrh_io
  { 847,	3,	1,	4,	72,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x230dd4800024ULL, nullptr, OperandInfo150 },  // Inst #847 = dup_L2_loadrd_io
  { 846,	3,	1,	4,	72,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0xb0174808024ULL, nullptr, OperandInfo64 },  // Inst #846 = dup_L2_loadrb_io
  { 845,	2,	1,	4,	71,	1,	1,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x200000000024ULL, ImplicitList14, OperandInfo60 },  // Inst #845 = dup_L2_deallocframe
  { 844,	3,	1,	4,	68,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x154800000ULL, nullptr, OperandInfo54 },  // Inst #844 = dup_C2_cmpeqi
  { 843,	3,	1,	4,	70,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x194809400ULL, nullptr, OperandInfo151 },  // Inst #843 = dup_C2_cmovenewit
  { 842,	3,	1,	4,	70,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x194809c00ULL, nullptr, OperandInfo151 },  // Inst #842 = dup_C2_cmovenewif
  { 841,	3,	1,	4,	68,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x194808400ULL, nullptr, OperandInfo151 },  // Inst #841 = dup_C2_cmoveit
  { 840,	3,	1,	4,	68,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x194808c00ULL, nullptr, OperandInfo151 },  // Inst #840 = dup_C2_cmoveif
  { 839,	3,	1,	4,	68,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x114800000ULL, nullptr, OperandInfo150 },  // Inst #839 = dup_A4_combineri
  { 838,	3,	1,	4,	68,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x112800000ULL, nullptr, OperandInfo149 },  // Inst #838 = dup_A4_combineir
  { 837,	3,	1,	4,	68,	0,	0,	0|(1ULL<<MCID::Pseudo), 0xc4800000ULL, nullptr, OperandInfo148 },  // Inst #837 = dup_A4_combineii
  { 836,	2,	1,	4,	69,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8000ULL, nullptr, OperandInfo47 },  // Inst #836 = dup_A2_zxth
  { 835,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo47 },  // Inst #835 = dup_A2_zxtb
  { 834,	2,	1,	4,	69,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x212808000ULL, nullptr, OperandInfo46 },  // Inst #834 = dup_A2_tfrsi
  { 833,	2,	1,	4,	69,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8000ULL, nullptr, OperandInfo47 },  // Inst #833 = dup_A2_tfr
  { 832,	2,	1,	4,	69,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8000ULL, nullptr, OperandInfo47 },  // Inst #832 = dup_A2_sxth
  { 831,	2,	1,	4,	69,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8000ULL, nullptr, OperandInfo47 },  // Inst #831 = dup_A2_sxtb
  { 830,	3,	1,	4,	68,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x112800000ULL, nullptr, OperandInfo148 },  // Inst #830 = dup_A2_combineii
  { 829,	3,	1,	4,	68,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x154808000ULL, nullptr, OperandInfo64 },  // Inst #829 = dup_A2_andir
  { 828,	3,	1,	4,	68,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x214808002ULL, nullptr, OperandInfo64 },  // Inst #828 = dup_A2_addi
  { 827,	3,	1,	4,	68,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8001ULL, nullptr, OperandInfo65 },  // Inst #827 = dup_A2_add
  { 826,	0,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, nullptr },  // Inst #826 = Y2_k1unlock_map
  { 825,	0,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, nullptr },  // Inst #825 = Y2_k1lock_map
  { 824,	1,	0,	4,	67,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x26ULL, nullptr, OperandInfo81 },  // Inst #824 = Y2_dcfetch
  { 823,	2,	1,	4,	66,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo147 },  // Inst #823 = Y2_crswap_old
  { 822,	2,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000000026ULL, nullptr, OperandInfo58 },  // Inst #822 = V6_zldp0
  { 821,	1,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000000026ULL, nullptr, OperandInfo81 },  // Inst #821 = V6_zld0
  { 820,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo140 },  // Inst #820 = V6_vzh_alt
  { 819,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo140 },  // Inst #819 = V6_vzb_alt
  { 818,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo140 },  // Inst #818 = V6_vunpackuh_alt
  { 817,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo140 },  // Inst #817 = V6_vunpackub_alt
  { 816,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo146 },  // Inst #816 = V6_vunpackoh_alt
  { 815,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo146 },  // Inst #815 = V6_vunpackob_alt
  { 814,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo140 },  // Inst #814 = V6_vunpackh_alt
  { 813,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo140 },  // Inst #813 = V6_vunpackb_alt
  { 812,	5,	2,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x80c000000008026ULL, nullptr, OperandInfo145 },  // Inst #812 = V6_vtran2x2_map
  { 811,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo126 },  // Inst #811 = V6_vtmpyhb_alt
  { 810,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo125 },  // Inst #810 = V6_vtmpyhb_acc_alt
  { 809,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo126 },  // Inst #809 = V6_vtmpybus_alt
  { 808,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo125 },  // Inst #808 = V6_vtmpybus_acc_alt
  { 807,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo126 },  // Inst #807 = V6_vtmpyb_alt
  { 806,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo125 },  // Inst #806 = V6_vtmpyb_acc_alt
  { 805,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo113 },  // Inst #805 = V6_vsubwsat_dv_alt
  { 804,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #804 = V6_vsubwsat_alt
  { 803,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo114 },  // Inst #803 = V6_vsubwq_alt
  { 802,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo114 },  // Inst #802 = V6_vsubwnq_alt
  { 801,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo113 },  // Inst #801 = V6_vsubw_dv_alt
  { 800,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #800 = V6_vsubw_alt
  { 799,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo113 },  // Inst #799 = V6_vsubuwsat_dv_alt
  { 798,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #798 = V6_vsubuwsat_alt
  { 797,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo116 },  // Inst #797 = V6_vsubuhw_alt
  { 796,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo113 },  // Inst #796 = V6_vsubuhsat_dv_alt
  { 795,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #795 = V6_vsubuhsat_alt
  { 794,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo113 },  // Inst #794 = V6_vsububsat_dv_alt
  { 793,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #793 = V6_vsububsat_alt
  { 792,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo116 },  // Inst #792 = V6_vsububh_alt
  { 791,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo116 },  // Inst #791 = V6_vsubhw_alt
  { 790,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo113 },  // Inst #790 = V6_vsubhsat_dv_alt
  { 789,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #789 = V6_vsubhsat_alt
  { 788,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo114 },  // Inst #788 = V6_vsubhq_alt
  { 787,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo114 },  // Inst #787 = V6_vsubhnq_alt
  { 786,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo113 },  // Inst #786 = V6_vsubh_dv_alt
  { 785,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #785 = V6_vsubh_alt
  { 784,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo113 },  // Inst #784 = V6_vsubbsat_dv_alt
  { 783,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #783 = V6_vsubbsat_alt
  { 782,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo114 },  // Inst #782 = V6_vsubbq_alt
  { 781,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo114 },  // Inst #781 = V6_vsubbnq_alt
  { 780,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo113 },  // Inst #780 = V6_vsubb_dv_alt
  { 779,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #779 = V6_vsubb_alt
  { 778,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #778 = V6_vshufoh_alt
  { 777,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo116 },  // Inst #777 = V6_vshufoeh_alt
  { 776,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo116 },  // Inst #776 = V6_vshufoeb_alt
  { 775,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #775 = V6_vshuffob_alt
  { 774,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo111 },  // Inst #774 = V6_vshuffh_alt
  { 773,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #773 = V6_vshuffeb_alt
  { 772,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo111 },  // Inst #772 = V6_vshuffb_alt
  { 771,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #771 = V6_vshufeh_alt
  { 770,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo140 },  // Inst #770 = V6_vsh_alt
  { 769,	5,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000000026ULL, nullptr, OperandInfo142 },  // Inst #769 = V6_vscattermwq_alt
  { 768,	5,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000000026ULL, nullptr, OperandInfo144 },  // Inst #768 = V6_vscattermwhq_alt
  { 767,	4,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000000026ULL, nullptr, OperandInfo143 },  // Inst #767 = V6_vscattermwh_alt
  { 766,	4,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000000026ULL, nullptr, OperandInfo143 },  // Inst #766 = V6_vscattermwh_add_alt
  { 765,	4,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000000026ULL, nullptr, OperandInfo141 },  // Inst #765 = V6_vscattermw_alt
  { 764,	4,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000000026ULL, nullptr, OperandInfo141 },  // Inst #764 = V6_vscattermw_add_alt
  { 763,	5,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000000026ULL, nullptr, OperandInfo142 },  // Inst #763 = V6_vscattermhq_alt
  { 762,	4,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000000026ULL, nullptr, OperandInfo141 },  // Inst #762 = V6_vscattermh_alt
  { 761,	4,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000000026ULL, nullptr, OperandInfo141 },  // Inst #761 = V6_vscattermh_add_alt
  { 760,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo140 },  // Inst #760 = V6_vsb_alt
  { 759,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #759 = V6_vsatwh_alt
  { 758,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #758 = V6_vsatuwuh_alt
  { 757,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #757 = V6_vsathub_alt
  { 756,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo139 },  // Inst #756 = V6_vrsadubi_alt
  { 755,	5,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo138 },  // Inst #755 = V6_vrsadubi_acc_alt
  { 754,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #754 = V6_vroundwuh_alt
  { 753,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #753 = V6_vroundwh_alt
  { 752,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #752 = V6_vrounduwuh_alt
  { 751,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #751 = V6_vrounduhub_alt
  { 750,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #750 = V6_vroundhub_alt
  { 749,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #749 = V6_vroundhb_alt
  { 748,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #748 = V6_vrotr_alt
  { 747,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #747 = V6_vrmpyubv_alt
  { 746,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo129 },  // Inst #746 = V6_vrmpyubv_acc_alt
  { 745,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo139 },  // Inst #745 = V6_vrmpyubi_alt
  { 744,	5,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo138 },  // Inst #744 = V6_vrmpyubi_acc_alt
  { 743,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo137 },  // Inst #743 = V6_vrmpyub_rtt_alt
  { 742,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo136 },  // Inst #742 = V6_vrmpyub_rtt_acc_alt
  { 741,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo122 },  // Inst #741 = V6_vrmpyub_alt
  { 740,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo121 },  // Inst #740 = V6_vrmpyub_acc_alt
  { 739,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #739 = V6_vrmpybv_alt
  { 738,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo129 },  // Inst #738 = V6_vrmpybv_acc_alt
  { 737,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #737 = V6_vrmpybusv_alt
  { 736,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo129 },  // Inst #736 = V6_vrmpybusv_acc_alt
  { 735,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo139 },  // Inst #735 = V6_vrmpybusi_alt
  { 734,	5,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo138 },  // Inst #734 = V6_vrmpybusi_acc_alt
  { 733,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo122 },  // Inst #733 = V6_vrmpybus_alt
  { 732,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo121 },  // Inst #732 = V6_vrmpybus_acc_alt
  { 731,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo137 },  // Inst #731 = V6_vrmpybub_rtt_alt
  { 730,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo136 },  // Inst #730 = V6_vrmpybub_rtt_acc_alt
  { 729,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo111 },  // Inst #729 = V6_vpopcounth_alt
  { 728,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #728 = V6_vpackwuh_sat_alt
  { 727,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #727 = V6_vpackwh_sat_alt
  { 726,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #726 = V6_vpackoh_alt
  { 725,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #725 = V6_vpackob_alt
  { 724,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #724 = V6_vpackhub_sat_alt
  { 723,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #723 = V6_vpackhb_sat_alt
  { 722,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #722 = V6_vpackeh_alt
  { 721,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #721 = V6_vpackeb_alt
  { 720,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo111 },  // Inst #720 = V6_vnormamtw_alt
  { 719,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo111 },  // Inst #719 = V6_vnormamth_alt
  { 718,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #718 = V6_vnavgw_alt
  { 717,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #717 = V6_vnavgub_alt
  { 716,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #716 = V6_vnavgh_alt
  { 715,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #715 = V6_vnavgb_alt
  { 714,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo116 },  // Inst #714 = V6_vmpyuhv_alt
  { 713,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo115 },  // Inst #713 = V6_vmpyuhv_acc_alt
  { 712,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo135 },  // Inst #712 = V6_vmpyuh_alt
  { 711,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo134 },  // Inst #711 = V6_vmpyuh_acc_alt
  { 710,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo116 },  // Inst #710 = V6_vmpyubv_alt
  { 709,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo115 },  // Inst #709 = V6_vmpyubv_acc_alt
  { 708,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo135 },  // Inst #708 = V6_vmpyub_alt
  { 707,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo134 },  // Inst #707 = V6_vmpyub_acc_alt
  { 706,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo129 },  // Inst #706 = V6_vmpyowh_sacc_alt
  { 705,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo129 },  // Inst #705 = V6_vmpyowh_rnd_sacc_alt
  { 704,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #704 = V6_vmpyowh_rnd_alt
  { 703,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #703 = V6_vmpyowh_alt
  { 702,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo122 },  // Inst #702 = V6_vmpyiwub_alt
  { 701,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo121 },  // Inst #701 = V6_vmpyiwub_acc_alt
  { 700,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo122 },  // Inst #700 = V6_vmpyiwh_alt
  { 699,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo121 },  // Inst #699 = V6_vmpyiwh_acc_alt
  { 698,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo122 },  // Inst #698 = V6_vmpyiwb_alt
  { 697,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo121 },  // Inst #697 = V6_vmpyiwb_acc_alt
  { 696,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #696 = V6_vmpyiowh_alt
  { 695,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo122 },  // Inst #695 = V6_vmpyihb_alt
  { 694,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo121 },  // Inst #694 = V6_vmpyihb_acc_alt
  { 693,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #693 = V6_vmpyih_alt
  { 692,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo129 },  // Inst #692 = V6_vmpyih_acc_alt
  { 691,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #691 = V6_vmpyiewuh_alt
  { 690,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo129 },  // Inst #690 = V6_vmpyiewuh_acc_alt
  { 689,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo129 },  // Inst #689 = V6_vmpyiewh_acc_alt
  { 688,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #688 = V6_vmpyhvsrs_alt
  { 687,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo116 },  // Inst #687 = V6_vmpyhv_alt
  { 686,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo115 },  // Inst #686 = V6_vmpyhv_acc_alt
  { 685,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo116 },  // Inst #685 = V6_vmpyhus_alt
  { 684,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo115 },  // Inst #684 = V6_vmpyhus_acc_alt
  { 683,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo122 },  // Inst #683 = V6_vmpyhss_alt
  { 682,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo122 },  // Inst #682 = V6_vmpyhsrs_alt
  { 681,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo134 },  // Inst #681 = V6_vmpyhsat_acc_alt
  { 680,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo135 },  // Inst #680 = V6_vmpyh_alt
  { 679,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo134 },  // Inst #679 = V6_vmpyh_acc_alt
  { 678,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #678 = V6_vmpyewuh_alt
  { 677,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo116 },  // Inst #677 = V6_vmpybv_alt
  { 676,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo115 },  // Inst #676 = V6_vmpybv_acc_alt
  { 675,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo116 },  // Inst #675 = V6_vmpybusv_alt
  { 674,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo115 },  // Inst #674 = V6_vmpybusv_acc_alt
  { 673,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo135 },  // Inst #673 = V6_vmpybus_alt
  { 672,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo134 },  // Inst #672 = V6_vmpybus_acc_alt
  { 671,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo126 },  // Inst #671 = V6_vmpauhb_alt
  { 670,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo125 },  // Inst #670 = V6_vmpauhb_acc_alt
  { 669,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo126 },  // Inst #669 = V6_vmpahb_alt
  { 668,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo125 },  // Inst #668 = V6_vmpahb_acc_alt
  { 667,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo113 },  // Inst #667 = V6_vmpabuuv_alt
  { 666,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo126 },  // Inst #666 = V6_vmpabuu_alt
  { 665,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo125 },  // Inst #665 = V6_vmpabuu_acc_alt
  { 664,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo113 },  // Inst #664 = V6_vmpabusv_alt
  { 663,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo126 },  // Inst #663 = V6_vmpabus_alt
  { 662,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo125 },  // Inst #662 = V6_vmpabus_acc_alt
  { 661,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #661 = V6_vminw_alt
  { 660,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #660 = V6_vminuh_alt
  { 659,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #659 = V6_vminub_alt
  { 658,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #658 = V6_vminh_alt
  { 657,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #657 = V6_vminb_alt
  { 656,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #656 = V6_vmaxw_alt
  { 655,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #655 = V6_vmaxuh_alt
  { 654,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #654 = V6_vmaxub_alt
  { 653,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #653 = V6_vmaxh_alt
  { 652,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #652 = V6_vmaxb_alt
  { 651,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #651 = V6_vlsrwv_alt
  { 650,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo122 },  // Inst #650 = V6_vlsrw_alt
  { 649,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #649 = V6_vlsrhv_alt
  { 648,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo122 },  // Inst #648 = V6_vlsrh_alt
  { 647,	6,	0,	4,	65,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x1b0000000007ULL, nullptr, OperandInfo131 },  // Inst #647 = V6_vgathermwq_pseudo
  { 646,	5,	0,	4,	65,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x1b0000000007ULL, nullptr, OperandInfo130 },  // Inst #646 = V6_vgathermw_pseudo
  { 645,	6,	0,	4,	65,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x130000000007ULL, nullptr, OperandInfo133 },  // Inst #645 = V6_vgathermhwq_pseudo
  { 644,	5,	0,	4,	65,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x130000000007ULL, nullptr, OperandInfo132 },  // Inst #644 = V6_vgathermhw_pseudo
  { 643,	6,	0,	4,	65,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x130000000007ULL, nullptr, OperandInfo131 },  // Inst #643 = V6_vgathermhq_pseudo
  { 642,	5,	0,	4,	65,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x130000000007ULL, nullptr, OperandInfo130 },  // Inst #642 = V6_vgathermh_pseudo
  { 641,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo126 },  // Inst #641 = V6_vdsaduh_alt
  { 640,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo125 },  // Inst #640 = V6_vdsaduh_acc_alt
  { 639,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #639 = V6_vdmpyhvsat_alt
  { 638,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo129 },  // Inst #638 = V6_vdmpyhvsat_acc_alt
  { 637,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo122 },  // Inst #637 = V6_vdmpyhsusat_alt
  { 636,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo121 },  // Inst #636 = V6_vdmpyhsusat_acc_alt
  { 635,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo128 },  // Inst #635 = V6_vdmpyhsuisat_alt
  { 634,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo127 },  // Inst #634 = V6_vdmpyhsuisat_acc_alt
  { 633,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo122 },  // Inst #633 = V6_vdmpyhsat_alt
  { 632,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo121 },  // Inst #632 = V6_vdmpyhsat_acc_alt
  { 631,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo128 },  // Inst #631 = V6_vdmpyhisat_alt
  { 630,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo127 },  // Inst #630 = V6_vdmpyhisat_acc_alt
  { 629,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo126 },  // Inst #629 = V6_vdmpyhb_dv_alt
  { 628,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo125 },  // Inst #628 = V6_vdmpyhb_dv_acc_alt
  { 627,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo122 },  // Inst #627 = V6_vdmpyhb_alt
  { 626,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo121 },  // Inst #626 = V6_vdmpyhb_acc_alt
  { 625,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo126 },  // Inst #625 = V6_vdmpybus_dv_alt
  { 624,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo125 },  // Inst #624 = V6_vdmpybus_dv_acc_alt
  { 623,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo122 },  // Inst #623 = V6_vdmpybus_alt
  { 622,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo121 },  // Inst #622 = V6_vdmpybus_acc_alt
  { 621,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo111 },  // Inst #621 = V6_vdealh_alt
  { 620,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo111 },  // Inst #620 = V6_vdealb_alt
  { 619,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #619 = V6_vdealb4w_alt
  { 618,	1,	1,	4,	64,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo82 },  // Inst #618 = V6_vdd0
  { 617,	1,	1,	4,	60,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008010ULL, nullptr, OperandInfo124 },  // Inst #617 = V6_vd0
  { 616,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo111 },  // Inst #616 = V6_vcl0w_alt
  { 615,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo111 },  // Inst #615 = V6_vcl0h_alt
  { 614,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #614 = V6_vavgwrnd_alt
  { 613,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #613 = V6_vavgw_alt
  { 612,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #612 = V6_vavguwrnd_alt
  { 611,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #611 = V6_vavguw_alt
  { 610,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #610 = V6_vavguhrnd_alt
  { 609,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #609 = V6_vavguh_alt
  { 608,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #608 = V6_vavgubrnd_alt
  { 607,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #607 = V6_vavgub_alt
  { 606,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #606 = V6_vavghrnd_alt
  { 605,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #605 = V6_vavgh_alt
  { 604,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #604 = V6_vavgbrnd_alt
  { 603,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #603 = V6_vavgb_alt
  { 602,	2,	1,	4,	60,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008011ULL, nullptr, OperandInfo123 },  // Inst #602 = V6_vassignp
  { 601,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #601 = V6_vasrwv_alt
  { 600,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo122 },  // Inst #600 = V6_vasrw_alt
  { 599,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo121 },  // Inst #599 = V6_vasrw_acc_alt
  { 598,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #598 = V6_vasrhv_alt
  { 597,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo122 },  // Inst #597 = V6_vasrh_alt
  { 596,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo121 },  // Inst #596 = V6_vasrh_acc_alt
  { 595,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo115 },  // Inst #595 = V6_vasr_into_alt
  { 594,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #594 = V6_vaslwv_alt
  { 593,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo122 },  // Inst #593 = V6_vaslw_alt
  { 592,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo121 },  // Inst #592 = V6_vaslw_acc_alt
  { 591,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #591 = V6_vaslhv_alt
  { 590,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo122 },  // Inst #590 = V6_vaslh_alt
  { 589,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo121 },  // Inst #589 = V6_vaslh_acc_alt
  { 588,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo120 },  // Inst #588 = V6_vandvrt_alt
  { 587,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000000026ULL, nullptr, OperandInfo119 },  // Inst #587 = V6_vandvrt_acc_alt
  { 586,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo118 },  // Inst #586 = V6_vandqrt_alt
  { 585,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo117 },  // Inst #585 = V6_vandqrt_acc_alt
  { 584,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo118 },  // Inst #584 = V6_vandnqrt_alt
  { 583,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo117 },  // Inst #583 = V6_vandnqrt_acc_alt
  { 582,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo113 },  // Inst #582 = V6_vaddwsat_dv_alt
  { 581,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #581 = V6_vaddwsat_alt
  { 580,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo114 },  // Inst #580 = V6_vaddwq_alt
  { 579,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo114 },  // Inst #579 = V6_vaddwnq_alt
  { 578,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo113 },  // Inst #578 = V6_vaddw_dv_alt
  { 577,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #577 = V6_vaddw_alt
  { 576,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo113 },  // Inst #576 = V6_vadduwsat_dv_alt
  { 575,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #575 = V6_vadduwsat_alt
  { 574,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo116 },  // Inst #574 = V6_vadduhw_alt
  { 573,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo115 },  // Inst #573 = V6_vadduhw_acc_alt
  { 572,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo113 },  // Inst #572 = V6_vadduhsat_dv_alt
  { 571,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #571 = V6_vadduhsat_alt
  { 570,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo113 },  // Inst #570 = V6_vaddubsat_dv_alt
  { 569,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #569 = V6_vaddubsat_alt
  { 568,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo116 },  // Inst #568 = V6_vaddubh_alt
  { 567,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo115 },  // Inst #567 = V6_vaddubh_acc_alt
  { 566,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo116 },  // Inst #566 = V6_vaddhw_alt
  { 565,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo115 },  // Inst #565 = V6_vaddhw_acc_alt
  { 564,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo113 },  // Inst #564 = V6_vaddhsat_dv_alt
  { 563,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #563 = V6_vaddhsat_alt
  { 562,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo114 },  // Inst #562 = V6_vaddhq_alt
  { 561,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo114 },  // Inst #561 = V6_vaddhnq_alt
  { 560,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo113 },  // Inst #560 = V6_vaddh_dv_alt
  { 559,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #559 = V6_vaddh_alt
  { 558,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo113 },  // Inst #558 = V6_vaddbsat_dv_alt
  { 557,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #557 = V6_vaddbsat_alt
  { 556,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo114 },  // Inst #556 = V6_vaddbq_alt
  { 555,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000008026ULL, nullptr, OperandInfo114 },  // Inst #555 = V6_vaddbnq_alt
  { 554,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo113 },  // Inst #554 = V6_vaddb_dv_alt
  { 553,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #553 = V6_vaddb_alt
  { 552,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo111 },  // Inst #552 = V6_vabsw_sat_alt
  { 551,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo111 },  // Inst #551 = V6_vabsw_alt
  { 550,	2,	1,	4,	63,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo111 },  // Inst #550 = V6_vabsuw_alt
  { 549,	2,	1,	4,	63,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo111 },  // Inst #549 = V6_vabsuh_alt
  { 548,	2,	1,	4,	63,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo111 },  // Inst #548 = V6_vabsub_alt
  { 547,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo111 },  // Inst #547 = V6_vabsh_sat_alt
  { 546,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo111 },  // Inst #546 = V6_vabsh_alt
  { 545,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #545 = V6_vabsdiffw_alt
  { 544,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #544 = V6_vabsdiffuh_alt
  { 543,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #543 = V6_vabsdiffub_alt
  { 542,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo112 },  // Inst #542 = V6_vabsdiffh_alt
  { 541,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo111 },  // Inst #541 = V6_vabsb_sat_alt
  { 540,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo111 },  // Inst #540 = V6_vabsb_alt
  { 539,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo109 },  // Inst #539 = V6_v6mpyvubs10_alt
  { 538,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo109 },  // Inst #538 = V6_v6mpyhubs10_alt
  { 537,	5,	1,	4,	62,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x84000000000801cULL, nullptr, OperandInfo110 },  // Inst #537 = V6_v10mpyubs10_vxx
  { 536,	4,	1,	4,	61,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x80000000000801cULL, nullptr, OperandInfo109 },  // Inst #536 = V6_v10mpyubs10
  { 535,	3,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000000014ULL, nullptr, OperandInfo107 },  // Inst #535 = V6_stup0
  { 534,	3,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000000014ULL, nullptr, OperandInfo107 },  // Inst #534 = V6_stunp0
  { 533,	2,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000000014ULL, nullptr, OperandInfo106 },  // Inst #533 = V6_stu0
  { 532,	3,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000000014ULL, nullptr, OperandInfo108 },  // Inst #532 = V6_stqnt0
  { 531,	3,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000000014ULL, nullptr, OperandInfo108 },  // Inst #531 = V6_stq0
  { 530,	3,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000000014ULL, nullptr, OperandInfo107 },  // Inst #530 = V6_stpnt0
  { 529,	3,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000000014ULL, nullptr, OperandInfo107 },  // Inst #529 = V6_stp0
  { 528,	2,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000000014ULL, nullptr, OperandInfo106 },  // Inst #528 = V6_stnt0
  { 527,	3,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000000014ULL, nullptr, OperandInfo108 },  // Inst #527 = V6_stnqnt0
  { 526,	3,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000000014ULL, nullptr, OperandInfo108 },  // Inst #526 = V6_stnq0
  { 525,	3,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000000014ULL, nullptr, OperandInfo107 },  // Inst #525 = V6_stnpnt0
  { 524,	3,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000000014ULL, nullptr, OperandInfo107 },  // Inst #524 = V6_stnp0
  { 523,	2,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000010014ULL, nullptr, OperandInfo106 },  // Inst #523 = V6_stnnt0
  { 522,	2,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000010014ULL, nullptr, OperandInfo106 },  // Inst #522 = V6_stn0
  { 521,	2,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000000014ULL, nullptr, OperandInfo106 },  // Inst #521 = V6_st0
  { 520,	2,	1,	4,	60,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008010ULL, nullptr, OperandInfo104 },  // Inst #520 = V6_lo
  { 519,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008012ULL, nullptr, OperandInfo88 },  // Inst #519 = V6_ldu0
  { 518,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo105 },  // Inst #518 = V6_ldtpnt0
  { 517,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo105 },  // Inst #517 = V6_ldtp0
  { 516,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo105 },  // Inst #516 = V6_ldtnpnt0
  { 515,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo105 },  // Inst #515 = V6_ldtnp0
  { 514,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo105 },  // Inst #514 = V6_ldpnt0
  { 513,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo105 },  // Inst #513 = V6_ldp0
  { 512,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008012ULL, nullptr, OperandInfo88 },  // Inst #512 = V6_ldnt0
  { 511,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo105 },  // Inst #511 = V6_ldnpnt0
  { 510,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo105 },  // Inst #510 = V6_ldnp0
  { 509,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo105 },  // Inst #509 = V6_ldcpnt0
  { 508,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo105 },  // Inst #508 = V6_ldcp0
  { 507,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo105 },  // Inst #507 = V6_ldcnpnt0
  { 506,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo105 },  // Inst #506 = V6_ldcnp0
  { 505,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008012ULL, nullptr, OperandInfo88 },  // Inst #505 = V6_ld0
  { 504,	2,	1,	4,	60,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008010ULL, nullptr, OperandInfo104 },  // Inst #504 = V6_hi
  { 503,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo103 },  // Inst #503 = V6_extractw_alt
  { 502,	2,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x800000000000026ULL, nullptr, OperandInfo102 },  // Inst #502 = V6_dbl_st0
  { 501,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x800000000408026ULL, nullptr, OperandInfo101 },  // Inst #501 = V6_dbl_ld0
  { 500,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000000026ULL, nullptr, OperandInfo100 },  // Inst #500 = V6_MAP_equw_xor
  { 499,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000000026ULL, nullptr, OperandInfo100 },  // Inst #499 = V6_MAP_equw_ior
  { 498,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000000026ULL, nullptr, OperandInfo100 },  // Inst #498 = V6_MAP_equw_and
  { 497,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo99 },  // Inst #497 = V6_MAP_equw
  { 496,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000000026ULL, nullptr, OperandInfo100 },  // Inst #496 = V6_MAP_equh_xor
  { 495,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000000026ULL, nullptr, OperandInfo100 },  // Inst #495 = V6_MAP_equh_ior
  { 494,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000000026ULL, nullptr, OperandInfo100 },  // Inst #494 = V6_MAP_equh_and
  { 493,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo99 },  // Inst #493 = V6_MAP_equh
  { 492,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000000026ULL, nullptr, OperandInfo100 },  // Inst #492 = V6_MAP_equb_xor
  { 491,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x840000000000026ULL, nullptr, OperandInfo100 },  // Inst #491 = V6_MAP_equb_ior
  { 490,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000000026ULL, nullptr, OperandInfo100 },  // Inst #490 = V6_MAP_equb_and
  { 489,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x800000000008026ULL, nullptr, OperandInfo99 },  // Inst #489 = V6_MAP_equb
  { 488,	3,	0,	4,	59,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x1b2800029ULL, nullptr, OperandInfo98 },  // Inst #488 = STriw_pred
  { 487,	3,	0,	4,	59,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x1b2800029ULL, nullptr, OperandInfo97 },  // Inst #487 = STriw_ctr
  { 486,	1,	0,	4,	58,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo2 },  // Inst #486 = S6_allocframe_to_raw
  { 485,	3,	1,	4,	48,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x2bULL, nullptr, OperandInfo93 },  // Inst #485 = S5_vasrhrnd_goodsyntax
  { 484,	3,	1,	4,	48,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x802bULL, nullptr, OperandInfo96 },  // Inst #484 = S5_asrhub_rnd_sat_goodsyntax
  { 483,	3,	0,	4,	57,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo54 },  // Inst #483 = S4_storeiritnew_zomap
  { 482,	3,	0,	4,	56,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo54 },  // Inst #482 = S4_storeirit_zomap
  { 481,	3,	0,	4,	57,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo54 },  // Inst #481 = S4_storeirifnew_zomap
  { 480,	3,	0,	4,	56,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo54 },  // Inst #480 = S4_storeirif_zomap
  { 479,	2,	0,	4,	55,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo46 },  // Inst #479 = S4_storeiri_zomap
  { 478,	3,	0,	4,	57,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo54 },  // Inst #478 = S4_storeirhtnew_zomap
  { 477,	3,	0,	4,	56,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo54 },  // Inst #477 = S4_storeirht_zomap
  { 476,	3,	0,	4,	57,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo54 },  // Inst #476 = S4_storeirhfnew_zomap
  { 475,	3,	0,	4,	56,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo54 },  // Inst #475 = S4_storeirhf_zomap
  { 474,	2,	0,	4,	55,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo46 },  // Inst #474 = S4_storeirh_zomap
  { 473,	3,	0,	4,	57,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo54 },  // Inst #473 = S4_storeirbtnew_zomap
  { 472,	3,	0,	4,	56,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo54 },  // Inst #472 = S4_storeirbt_zomap
  { 471,	3,	0,	4,	57,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo54 },  // Inst #471 = S4_storeirbfnew_zomap
  { 470,	3,	0,	4,	56,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo54 },  // Inst #470 = S4_storeirbf_zomap
  { 469,	2,	0,	4,	55,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo46 },  // Inst #469 = S4_storeirb_zomap
  { 468,	3,	0,	4,	39,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo55 },  // Inst #468 = S4_pstoreritnew_zomap
  { 467,	3,	0,	4,	54,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x20026ULL, nullptr, OperandInfo55 },  // Inst #467 = S4_pstorerinewtnew_zomap
  { 466,	3,	0,	4,	54,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x20026ULL, nullptr, OperandInfo55 },  // Inst #466 = S4_pstorerinewfnew_zomap
  { 465,	3,	0,	4,	39,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo55 },  // Inst #465 = S4_pstorerifnew_zomap
  { 464,	3,	0,	4,	39,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo55 },  // Inst #464 = S4_pstorerhtnew_zomap
  { 463,	3,	0,	4,	54,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x20026ULL, nullptr, OperandInfo55 },  // Inst #463 = S4_pstorerhnewtnew_zomap
  { 462,	3,	0,	4,	54,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x20026ULL, nullptr, OperandInfo55 },  // Inst #462 = S4_pstorerhnewfnew_zomap
  { 461,	3,	0,	4,	39,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo55 },  // Inst #461 = S4_pstorerhfnew_zomap
  { 460,	3,	0,	4,	39,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo55 },  // Inst #460 = S4_pstorerftnew_zomap
  { 459,	3,	0,	4,	39,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo55 },  // Inst #459 = S4_pstorerffnew_zomap
  { 458,	3,	0,	4,	39,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo53 },  // Inst #458 = S4_pstorerdtnew_zomap
  { 457,	3,	0,	4,	39,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo53 },  // Inst #457 = S4_pstorerdfnew_zomap
  { 456,	3,	0,	4,	39,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo55 },  // Inst #456 = S4_pstorerbtnew_zomap
  { 455,	3,	0,	4,	54,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x20026ULL, nullptr, OperandInfo55 },  // Inst #455 = S4_pstorerbnewtnew_zomap
  { 454,	3,	0,	4,	54,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x20026ULL, nullptr, OperandInfo55 },  // Inst #454 = S4_pstorerbnewfnew_zomap
  { 453,	3,	0,	4,	39,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo55 },  // Inst #453 = S4_pstorerbfnew_zomap
  { 452,	5,	1,	4,	53,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x802bULL, nullptr, OperandInfo95 },  // Inst #452 = S2_tableidxw_goodsyntax
  { 451,	5,	1,	4,	53,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x802bULL, nullptr, OperandInfo95 },  // Inst #451 = S2_tableidxh_goodsyntax
  { 450,	5,	1,	4,	53,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x802bULL, nullptr, OperandInfo95 },  // Inst #450 = S2_tableidxd_goodsyntax
  { 449,	5,	1,	4,	53,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x802bULL, nullptr, OperandInfo95 },  // Inst #449 = S2_tableidxb_goodsyntax
  { 448,	2,	0,	4,	52,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x10026ULL, nullptr, OperandInfo47 },  // Inst #448 = S2_storerinew_zomap
  { 447,	2,	0,	4,	51,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo47 },  // Inst #447 = S2_storeri_zomap
  { 446,	2,	0,	4,	52,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x10026ULL, nullptr, OperandInfo47 },  // Inst #446 = S2_storerhnew_zomap
  { 445,	2,	0,	4,	51,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo47 },  // Inst #445 = S2_storerh_zomap
  { 444,	2,	0,	4,	51,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo47 },  // Inst #444 = S2_storerf_zomap
  { 443,	2,	0,	4,	51,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo94 },  // Inst #443 = S2_storerd_zomap
  { 442,	2,	0,	4,	52,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x10026ULL, nullptr, OperandInfo47 },  // Inst #442 = S2_storerbnew_zomap
  { 441,	2,	0,	4,	51,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo47 },  // Inst #441 = S2_storerb_zomap
  { 440,	3,	0,	4,	49,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo55 },  // Inst #440 = S2_pstorerit_zomap
  { 439,	3,	0,	4,	50,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x20026ULL, nullptr, OperandInfo55 },  // Inst #439 = S2_pstorerinewt_zomap
  { 438,	3,	0,	4,	50,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x20026ULL, nullptr, OperandInfo55 },  // Inst #438 = S2_pstorerinewf_zomap
  { 437,	3,	0,	4,	49,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo55 },  // Inst #437 = S2_pstorerif_zomap
  { 436,	3,	0,	4,	49,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo55 },  // Inst #436 = S2_pstorerht_zomap
  { 435,	3,	0,	4,	50,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x20026ULL, nullptr, OperandInfo55 },  // Inst #435 = S2_pstorerhnewt_zomap
  { 434,	3,	0,	4,	50,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x20026ULL, nullptr, OperandInfo55 },  // Inst #434 = S2_pstorerhnewf_zomap
  { 433,	3,	0,	4,	49,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo55 },  // Inst #433 = S2_pstorerhf_zomap
  { 432,	3,	0,	4,	49,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo55 },  // Inst #432 = S2_pstorerft_zomap
  { 431,	3,	0,	4,	49,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo55 },  // Inst #431 = S2_pstorerff_zomap
  { 430,	3,	0,	4,	49,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo53 },  // Inst #430 = S2_pstorerdt_zomap
  { 429,	3,	0,	4,	49,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo53 },  // Inst #429 = S2_pstorerdf_zomap
  { 428,	3,	0,	4,	49,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo55 },  // Inst #428 = S2_pstorerbt_zomap
  { 427,	3,	0,	4,	50,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x20026ULL, nullptr, OperandInfo55 },  // Inst #427 = S2_pstorerbnewt_zomap
  { 426,	3,	0,	4,	50,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x20026ULL, nullptr, OperandInfo55 },  // Inst #426 = S2_pstorerbnewf_zomap
  { 425,	3,	0,	4,	49,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo55 },  // Inst #425 = S2_pstorerbf_zomap
  { 424,	3,	1,	4,	48,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x802bULL, nullptr, OperandInfo64 },  // Inst #424 = S2_asr_i_r_rnd_goodsyntax
  { 423,	3,	1,	4,	48,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x2bULL, nullptr, OperandInfo93 },  // Inst #423 = S2_asr_i_p_rnd_goodsyntax
  { 422,	4,	1,	4,	47,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x11ULL, nullptr, OperandInfo92 },  // Inst #422 = PS_wselect
  { 421,	3,	0,	4,	46,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x280000000014ULL, nullptr, OperandInfo91 },  // Inst #421 = PS_vstorerw_nt_ai
  { 420,	3,	0,	4,	46,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x280000000014ULL, nullptr, OperandInfo91 },  // Inst #420 = PS_vstorerw_ai
  { 419,	3,	0,	4,	46,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x280000000014ULL, nullptr, OperandInfo90 },  // Inst #419 = PS_vstorerv_nt_ai
  { 418,	3,	0,	4,	46,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x280000000014ULL, nullptr, OperandInfo90 },  // Inst #418 = PS_vstorerv_ai
  { 417,	3,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x28ULL, nullptr, OperandInfo89 },  // Inst #417 = PS_vstorerq_ai
  { 416,	2,	1,	4,	45,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::HasPostISelHook), 0x1eULL, nullptr, OperandInfo88 },  // Inst #416 = PS_vsplatrw
  { 415,	2,	1,	4,	45,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::HasPostISelHook), 0x1eULL, nullptr, OperandInfo88 },  // Inst #415 = PS_vsplatrh
  { 414,	2,	1,	4,	45,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::HasPostISelHook), 0x1eULL, nullptr, OperandInfo88 },  // Inst #414 = PS_vsplatrb
  { 413,	2,	1,	4,	45,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::HasPostISelHook), 0x1eULL, nullptr, OperandInfo87 },  // Inst #413 = PS_vsplatiw
  { 412,	2,	1,	4,	45,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::HasPostISelHook), 0x1eULL, nullptr, OperandInfo87 },  // Inst #412 = PS_vsplatih
  { 411,	2,	1,	4,	45,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::HasPostISelHook), 0x1eULL, nullptr, OperandInfo87 },  // Inst #411 = PS_vsplatib
  { 410,	4,	1,	4,	44,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x10ULL, nullptr, OperandInfo86 },  // Inst #410 = PS_vselect
  { 409,	4,	1,	4,	43,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x28ULL, nullptr, OperandInfo69 },  // Inst #409 = PS_vmulw_acc
  { 408,	3,	1,	4,	43,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x28ULL, nullptr, OperandInfo52 },  // Inst #408 = PS_vmulw
  { 407,	3,	1,	4,	42,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x280000000012ULL, nullptr, OperandInfo85 },  // Inst #407 = PS_vloadrw_nt_ai
  { 406,	3,	1,	4,	42,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x280000000012ULL, nullptr, OperandInfo85 },  // Inst #406 = PS_vloadrw_ai
  { 405,	3,	1,	4,	42,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x280000000012ULL, nullptr, OperandInfo84 },  // Inst #405 = PS_vloadrv_nt_ai
  { 404,	3,	1,	4,	42,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x280000000012ULL, nullptr, OperandInfo84 },  // Inst #404 = PS_vloadrv_ai
  { 403,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x28ULL, nullptr, OperandInfo83 },  // Inst #403 = PS_vloadrq_ai
  { 402,	1,	1,	4,	41,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Rematerializable), 0x11ULL, nullptr, OperandInfo82 },  // Inst #402 = PS_vdd0
  { 401,	1,	1,	4,	11,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Rematerializable), 0x5ULL, nullptr, OperandInfo62 },  // Inst #401 = PS_true
  { 400,	1,	0,	4,	40,	0,	1,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator), 0x1000000023ULL, ImplicitList13, OperandInfo81 },  // Inst #400 = PS_tailcall_r
  { 399,	1,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator), 0x28ULL, nullptr, OperandInfo2 },  // Inst #399 = PS_tailcall_i
  { 398,	5,	1,	4,	39,	1,	1,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x1e0000000029ULL, ImplicitList12, OperandInfo78 },  // Inst #398 = PS_storeri_pcr
  { 397,	6,	1,	4,	38,	1,	1,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x1e0000000029ULL, ImplicitList12, OperandInfo77 },  // Inst #397 = PS_storeri_pci
  { 396,	5,	1,	4,	39,	1,	1,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x160000000029ULL, ImplicitList12, OperandInfo78 },  // Inst #396 = PS_storerh_pcr
  { 395,	6,	1,	4,	38,	1,	1,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x160000000029ULL, ImplicitList12, OperandInfo77 },  // Inst #395 = PS_storerh_pci
  { 394,	5,	1,	4,	39,	1,	1,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x160000000029ULL, ImplicitList12, OperandInfo78 },  // Inst #394 = PS_storerf_pcr
  { 393,	6,	1,	4,	38,	1,	1,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x160000000029ULL, ImplicitList12, OperandInfo77 },  // Inst #393 = PS_storerf_pci
  { 392,	5,	1,	4,	39,	1,	1,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x1e0000000029ULL, ImplicitList12, OperandInfo80 },  // Inst #392 = PS_storerd_pcr
  { 391,	6,	1,	4,	38,	1,	1,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x1e0000000029ULL, ImplicitList12, OperandInfo79 },  // Inst #391 = PS_storerd_pci
  { 390,	5,	1,	4,	39,	1,	1,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0xe0000000029ULL, ImplicitList12, OperandInfo78 },  // Inst #390 = PS_storerb_pcr
  { 389,	6,	1,	4,	38,	1,	1,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0xe0000000029ULL, ImplicitList12, OperandInfo77 },  // Inst #389 = PS_storerb_pci
  { 388,	1,	1,	4,	37,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Rematerializable), 0x10ULL, nullptr, OperandInfo76 },  // Inst #388 = PS_qtrue
  { 387,	1,	1,	4,	37,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Rematerializable), 0x10ULL, nullptr, OperandInfo76 },  // Inst #387 = PS_qfalse
  { 386,	4,	1,	4,	6,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo75 },  // Inst #386 = PS_pselect
  { 385,	5,	2,	4,	20,	1,	1,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x160000000024ULL, ImplicitList12, OperandInfo72 },  // Inst #385 = PS_loadruh_pcr
  { 384,	6,	2,	4,	36,	1,	1,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x160000000024ULL, ImplicitList12, OperandInfo71 },  // Inst #384 = PS_loadruh_pci
  { 383,	5,	2,	4,	20,	1,	1,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0xe0000000024ULL, ImplicitList12, OperandInfo72 },  // Inst #383 = PS_loadrub_pcr
  { 382,	6,	2,	4,	36,	1,	1,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0xe0000000024ULL, ImplicitList12, OperandInfo71 },  // Inst #382 = PS_loadrub_pci
  { 381,	5,	2,	4,	20,	1,	1,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x1e0000000024ULL, ImplicitList12, OperandInfo72 },  // Inst #381 = PS_loadri_pcr
  { 380,	6,	2,	4,	36,	1,	1,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x1e0000000024ULL, ImplicitList12, OperandInfo71 },  // Inst #380 = PS_loadri_pci
  { 379,	5,	2,	4,	20,	1,	1,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x160000000024ULL, ImplicitList12, OperandInfo72 },  // Inst #379 = PS_loadrh_pcr
  { 378,	6,	2,	4,	36,	1,	1,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x160000000024ULL, ImplicitList12, OperandInfo71 },  // Inst #378 = PS_loadrh_pci
  { 377,	5,	2,	4,	20,	1,	1,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x260000000024ULL, ImplicitList12, OperandInfo74 },  // Inst #377 = PS_loadrd_pcr
  { 376,	6,	2,	4,	36,	1,	1,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x260000000024ULL, ImplicitList12, OperandInfo73 },  // Inst #376 = PS_loadrd_pci
  { 375,	5,	2,	4,	20,	1,	1,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0xe0000000024ULL, ImplicitList12, OperandInfo72 },  // Inst #375 = PS_loadrb_pcr
  { 374,	6,	2,	4,	36,	1,	1,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0xe0000000024ULL, ImplicitList12, OperandInfo71 },  // Inst #374 = PS_loadrb_pci
  { 373,	4,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x216800028ULL, nullptr, OperandInfo70 },  // Inst #373 = PS_fia
  { 372,	3,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x214800028ULL, nullptr, OperandInfo64 },  // Inst #372 = PS_fi
  { 371,	1,	1,	4,	11,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Rematerializable), 0x5ULL, nullptr, OperandInfo62 },  // Inst #371 = PS_false
  { 370,	0,	0,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0xa8ULL, nullptr, nullptr },  // Inst #370 = PS_crash
  { 369,	1,	0,	4,	35,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0xb10800028ULL, nullptr, OperandInfo2 },  // Inst #369 = PS_call_nr
  { 368,	2,	0,	4,	2,	0,	8,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x28ULL, ImplicitList11, OperandInfo7 },  // Inst #368 = PS_call_instrprof_custom
  { 367,	3,	1,	4,	2,	0,	1,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x28ULL, ImplicitList10, OperandInfo64 },  // Inst #367 = PS_alloca
  { 366,	2,	1,	4,	2,	1,	0,	0|(1ULL<<MCID::Pseudo), 0x28ULL, ImplicitList9, OperandInfo46 },  // Inst #366 = PS_aligna
  { 365,	4,	1,	4,	34,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x25ULL, nullptr, OperandInfo69 },  // Inst #365 = M7_vdmpy_acc
  { 364,	3,	1,	4,	33,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x25ULL, nullptr, OperandInfo52 },  // Inst #364 = M7_vdmpy
  { 363,	3,	1,	4,	31,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8025ULL, nullptr, OperandInfo68 },  // Inst #363 = M2_vrcmpys_s1rp
  { 362,	3,	1,	4,	31,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x25ULL, nullptr, OperandInfo67 },  // Inst #362 = M2_vrcmpys_s1
  { 361,	4,	1,	4,	32,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x25ULL, nullptr, OperandInfo66 },  // Inst #361 = M2_vrcmpys_acc_s1
  { 360,	3,	1,	4,	31,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8025ULL, nullptr, OperandInfo65 },  // Inst #360 = M2_mpyui
  { 359,	3,	1,	4,	30,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x134808025ULL, nullptr, OperandInfo64 },  // Inst #359 = M2_mpysmi
  { 358,	3,	1,	4,	29,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x1b4800024ULL, nullptr, OperandInfo54 },  // Inst #358 = LDriw_pred
  { 357,	3,	1,	4,	29,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x1b4800024ULL, nullptr, OperandInfo63 },  // Inst #357 = LDriw_ctr
  { 356,	0,	0,	4,	28,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, nullptr },  // Inst #356 = L6_return_map_to_raw
  { 355,	0,	0,	4,	27,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, nullptr },  // Inst #355 = L6_deallocframe_map_to_raw
  { 354,	2,	0,	4,	21,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo47 },  // Inst #354 = L4_sub_memopw_zomap
  { 353,	2,	0,	4,	21,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo47 },  // Inst #353 = L4_sub_memoph_zomap
  { 352,	2,	0,	4,	21,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo47 },  // Inst #352 = L4_sub_memopb_zomap
  { 351,	1,	0,	4,	26,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo62 },  // Inst #351 = L4_return_map_to_raw_tnew_pt
  { 350,	1,	0,	4,	26,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo62 },  // Inst #350 = L4_return_map_to_raw_tnew_pnt
  { 349,	1,	0,	4,	25,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo62 },  // Inst #349 = L4_return_map_to_raw_t
  { 348,	1,	0,	4,	24,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo62 },  // Inst #348 = L4_return_map_to_raw_fnew_pt
  { 347,	1,	0,	4,	24,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo62 },  // Inst #347 = L4_return_map_to_raw_fnew_pnt
  { 346,	1,	0,	4,	23,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo62 },  // Inst #346 = L4_return_map_to_raw_f
  { 345,	2,	0,	4,	21,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo47 },  // Inst #345 = L4_or_memopw_zomap
  { 344,	2,	0,	4,	21,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo47 },  // Inst #344 = L4_or_memoph_zomap
  { 343,	2,	0,	4,	21,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo47 },  // Inst #343 = L4_or_memopb_zomap
  { 342,	2,	0,	4,	22,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo46 },  // Inst #342 = L4_isub_memopw_zomap
  { 341,	2,	0,	4,	22,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo46 },  // Inst #341 = L4_isub_memoph_zomap
  { 340,	2,	0,	4,	22,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo46 },  // Inst #340 = L4_isub_memopb_zomap
  { 339,	2,	0,	4,	22,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo46 },  // Inst #339 = L4_ior_memopw_zomap
  { 338,	2,	0,	4,	22,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo46 },  // Inst #338 = L4_ior_memoph_zomap
  { 337,	2,	0,	4,	22,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo46 },  // Inst #337 = L4_ior_memopb_zomap
  { 336,	2,	0,	4,	22,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo46 },  // Inst #336 = L4_iand_memopw_zomap
  { 335,	2,	0,	4,	22,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo46 },  // Inst #335 = L4_iand_memoph_zomap
  { 334,	2,	0,	4,	22,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo46 },  // Inst #334 = L4_iand_memopb_zomap
  { 333,	2,	0,	4,	22,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo46 },  // Inst #333 = L4_iadd_memopw_zomap
  { 332,	2,	0,	4,	22,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo46 },  // Inst #332 = L4_iadd_memoph_zomap
  { 331,	2,	0,	4,	22,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo46 },  // Inst #331 = L4_iadd_memopb_zomap
  { 330,	2,	0,	4,	21,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo47 },  // Inst #330 = L4_and_memopw_zomap
  { 329,	2,	0,	4,	21,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo47 },  // Inst #329 = L4_and_memoph_zomap
  { 328,	2,	0,	4,	21,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo47 },  // Inst #328 = L4_and_memopb_zomap
  { 327,	2,	0,	4,	21,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo47 },  // Inst #327 = L4_add_memopw_zomap
  { 326,	2,	0,	4,	21,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo47 },  // Inst #326 = L4_add_memoph_zomap
  { 325,	2,	0,	4,	21,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo47 },  // Inst #325 = L4_add_memopb_zomap
  { 324,	3,	1,	4,	20,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo48 },  // Inst #324 = L2_ploadruhtnew_zomap
  { 323,	3,	1,	4,	18,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo48 },  // Inst #323 = L2_ploadruht_zomap
  { 322,	3,	1,	4,	20,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo48 },  // Inst #322 = L2_ploadruhfnew_zomap
  { 321,	3,	1,	4,	18,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo48 },  // Inst #321 = L2_ploadruhf_zomap
  { 320,	3,	1,	4,	20,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo48 },  // Inst #320 = L2_ploadrubtnew_zomap
  { 319,	3,	1,	4,	18,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo48 },  // Inst #319 = L2_ploadrubt_zomap
  { 318,	3,	1,	4,	20,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo48 },  // Inst #318 = L2_ploadrubfnew_zomap
  { 317,	3,	1,	4,	18,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo48 },  // Inst #317 = L2_ploadrubf_zomap
  { 316,	3,	1,	4,	20,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo48 },  // Inst #316 = L2_ploadritnew_zomap
  { 315,	3,	1,	4,	18,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo48 },  // Inst #315 = L2_ploadrit_zomap
  { 314,	3,	1,	4,	20,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo48 },  // Inst #314 = L2_ploadrifnew_zomap
  { 313,	3,	1,	4,	18,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo48 },  // Inst #313 = L2_ploadrif_zomap
  { 312,	3,	1,	4,	20,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo48 },  // Inst #312 = L2_ploadrhtnew_zomap
  { 311,	3,	1,	4,	18,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo48 },  // Inst #311 = L2_ploadrht_zomap
  { 310,	3,	1,	4,	20,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo48 },  // Inst #310 = L2_ploadrhfnew_zomap
  { 309,	3,	1,	4,	18,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo48 },  // Inst #309 = L2_ploadrhf_zomap
  { 308,	3,	1,	4,	20,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo61 },  // Inst #308 = L2_ploadrdtnew_zomap
  { 307,	3,	1,	4,	18,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo61 },  // Inst #307 = L2_ploadrdt_zomap
  { 306,	3,	1,	4,	20,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo61 },  // Inst #306 = L2_ploadrdfnew_zomap
  { 305,	3,	1,	4,	18,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo61 },  // Inst #305 = L2_ploadrdf_zomap
  { 304,	3,	1,	4,	20,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo48 },  // Inst #304 = L2_ploadrbtnew_zomap
  { 303,	3,	1,	4,	18,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo48 },  // Inst #303 = L2_ploadrbt_zomap
  { 302,	3,	1,	4,	20,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo48 },  // Inst #302 = L2_ploadrbfnew_zomap
  { 301,	3,	1,	4,	18,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo48 },  // Inst #301 = L2_ploadrbf_zomap
  { 300,	2,	1,	4,	19,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo47 },  // Inst #300 = L2_loadruh_zomap
  { 299,	2,	1,	4,	19,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo47 },  // Inst #299 = L2_loadrub_zomap
  { 298,	2,	1,	4,	19,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo47 },  // Inst #298 = L2_loadri_zomap
  { 297,	2,	1,	4,	19,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo47 },  // Inst #297 = L2_loadrh_zomap
  { 296,	2,	1,	4,	19,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo60 },  // Inst #296 = L2_loadrd_zomap
  { 295,	2,	1,	4,	19,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo47 },  // Inst #295 = L2_loadrb_zomap
  { 294,	2,	1,	4,	19,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo60 },  // Inst #294 = L2_loadbzw4_zomap
  { 293,	2,	1,	4,	19,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo47 },  // Inst #293 = L2_loadbzw2_zomap
  { 292,	2,	1,	4,	19,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo60 },  // Inst #292 = L2_loadbsw4_zomap
  { 291,	2,	1,	4,	19,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8026ULL, nullptr, OperandInfo47 },  // Inst #291 = L2_loadbsw2_zomap
  { 290,	3,	1,	4,	18,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo59 },  // Inst #290 = L2_loadalignh_zomap
  { 289,	3,	1,	4,	18,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo59 },  // Inst #289 = L2_loadalignb_zomap
  { 288,	1,	0,	4,	17,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x26ULL, nullptr, OperandInfo2 },  // Inst #288 = J2_trap1_noregmap
  { 287,	2,	0,	4,	15,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo57 },  // Inst #287 = J2_jumpt_nopred_map
  { 286,	2,	0,	4,	16,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo58 },  // Inst #286 = J2_jumprt_nopred_map
  { 285,	2,	0,	4,	16,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo58 },  // Inst #285 = J2_jumprf_nopred_map
  { 284,	2,	0,	4,	15,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo57 },  // Inst #284 = J2_jumpf_nopred_map
  { 283,	0,	0,	4,	14,	2,	2,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x23ULL, ImplicitList8, nullptr },  // Inst #283 = J2_endloop1
  { 282,	0,	0,	4,	14,	4,	5,	0|(1ULL<<MCID::Pseudo), 0x23ULL, ImplicitList7, nullptr },  // Inst #282 = J2_endloop01
  { 281,	0,	0,	4,	14,	2,	4,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x23ULL, ImplicitList6, nullptr },  // Inst #281 = J2_endloop0
  { 280,	1,	0,	4,	13,	2,	2,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x21ULL, ImplicitList5, OperandInfo2 },  // Inst #280 = ENDLOOP1
  { 279,	1,	0,	4,	13,	4,	3,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x21ULL, ImplicitList4, OperandInfo2 },  // Inst #279 = ENDLOOP01
  { 278,	1,	0,	4,	13,	2,	2,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x21ULL, ImplicitList3, OperandInfo2 },  // Inst #278 = ENDLOOP0
  { 277,	1,	0,	4,	12,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x28ULL, nullptr, OperandInfo2 },  // Inst #277 = DUPLEX_Pseudo
  { 276,	2,	1,	4,	11,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo56 },  // Inst #276 = C2_pxfer_map
  { 275,	3,	1,	4,	10,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare), 0x1ULL, nullptr, OperandInfo55 },  // Inst #275 = C2_cmpltu
  { 274,	3,	1,	4,	10,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare), 0x1ULL, nullptr, OperandInfo55 },  // Inst #274 = C2_cmplt
  { 273,	3,	1,	4,	10,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare), 0x0ULL, nullptr, OperandInfo54 },  // Inst #273 = C2_cmpgeui
  { 272,	3,	1,	4,	10,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare), 0x0ULL, nullptr, OperandInfo54 },  // Inst #272 = C2_cmpgei
  { 271,	2,	0,	4,	2,	1,	3,	0|(1ULL<<MCID::Pseudo), 0x28ULL, ImplicitList2, OperandInfo10 },  // Inst #271 = ADJCALLSTACKUP
  { 270,	2,	0,	4,	2,	3,	2,	0|(1ULL<<MCID::Pseudo), 0x28ULL, ImplicitList1, OperandInfo10 },  // Inst #270 = ADJCALLSTACKDOWN
  { 269,	3,	1,	4,	9,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x3ULL, nullptr, OperandInfo53 },  // Inst #269 = A4_boundscheck
  { 268,	2,	1,	4,	6,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Predicable), 0x8000ULL, nullptr, OperandInfo47 },  // Inst #268 = A2_zxtb
  { 267,	3,	1,	4,	8,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo52 },  // Inst #267 = A2_vsubb_map
  { 266,	3,	1,	4,	8,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x26ULL, nullptr, OperandInfo52 },  // Inst #266 = A2_vaddb_map
  { 265,	3,	1,	4,	5,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x9400ULL, nullptr, OperandInfo48 },  // Inst #265 = A2_tfrtnew
  { 264,	3,	1,	4,	4,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8400ULL, nullptr, OperandInfo48 },  // Inst #264 = A2_tfrt
  { 263,	3,	1,	4,	7,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x1400ULL, nullptr, OperandInfo50 },  // Inst #263 = A2_tfrptnew
  { 262,	3,	1,	4,	6,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x400ULL, nullptr, OperandInfo50 },  // Inst #262 = A2_tfrpt
  { 261,	2,	1,	4,	6,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x3ULL, nullptr, OperandInfo51 },  // Inst #261 = A2_tfrpi
  { 260,	3,	1,	4,	7,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x1c00ULL, nullptr, OperandInfo50 },  // Inst #260 = A2_tfrpfnew
  { 259,	3,	1,	4,	6,	0,	0,	0|(1ULL<<MCID::Pseudo), 0xc00ULL, nullptr, OperandInfo50 },  // Inst #259 = A2_tfrpf
  { 258,	2,	1,	4,	6,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Predicable), 0x0ULL, nullptr, OperandInfo49 },  // Inst #258 = A2_tfrp
  { 257,	3,	1,	4,	5,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x9c00ULL, nullptr, OperandInfo48 },  // Inst #257 = A2_tfrfnew
  { 256,	3,	1,	4,	4,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8c00ULL, nullptr, OperandInfo48 },  // Inst #256 = A2_tfrf
  { 255,	2,	1,	4,	3,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8000ULL, nullptr, OperandInfo47 },  // Inst #255 = A2_not
  { 254,	2,	1,	4,	3,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x8000ULL, nullptr, OperandInfo47 },  // Inst #254 = A2_neg
  { 253,	2,	1,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x28ULL, nullptr, OperandInfo46 },  // Inst #253 = A2_iconst
  { 252,	3,	1,	4,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x3ULL, nullptr, OperandInfo45 },  // Inst #252 = A2_addsp
  { 251,	4,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo44 },  // Inst #251 = G_UBFX
  { 250,	4,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo44 },  // Inst #250 = G_SBFX
  { 249,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #249 = G_VECREDUCE_UMIN
  { 248,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #248 = G_VECREDUCE_UMAX
  { 247,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #247 = G_VECREDUCE_SMIN
  { 246,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #246 = G_VECREDUCE_SMAX
  { 245,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #245 = G_VECREDUCE_XOR
  { 244,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #244 = G_VECREDUCE_OR
  { 243,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #243 = G_VECREDUCE_AND
  { 242,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #242 = G_VECREDUCE_MUL
  { 241,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #241 = G_VECREDUCE_ADD
  { 240,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #240 = G_VECREDUCE_FMIN
  { 239,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #239 = G_VECREDUCE_FMAX
  { 238,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #238 = G_VECREDUCE_FMUL
  { 237,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #237 = G_VECREDUCE_FADD
  { 236,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo40 },  // Inst #236 = G_VECREDUCE_SEQ_FMUL
  { 235,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo40 },  // Inst #235 = G_VECREDUCE_SEQ_FADD
  { 234,	3,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, OperandInfo22 },  // Inst #234 = G_BZERO
  { 233,	4,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, OperandInfo43 },  // Inst #233 = G_MEMSET
  { 232,	4,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, OperandInfo43 },  // Inst #232 = G_MEMMOVE
  { 231,	3,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, OperandInfo40 },  // Inst #231 = G_MEMCPY_INLINE
  { 230,	4,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, OperandInfo43 },  // Inst #230 = G_MEMCPY
  { 229,	2,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::Convergent), 0x0ULL, nullptr, OperandInfo42 },  // Inst #229 = G_WRITE_REGISTER
  { 228,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::Convergent), 0x0ULL, nullptr, OperandInfo21 },  // Inst #228 = G_READ_REGISTER
  { 227,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, OperandInfo25 },  // Inst #227 = G_STRICT_FSQRT
  { 226,	4,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, OperandInfo19 },  // Inst #226 = G_STRICT_FMA
  { 225,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, OperandInfo18 },  // Inst #225 = G_STRICT_FREM
  { 224,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, OperandInfo18 },  // Inst #224 = G_STRICT_FDIV
  { 223,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, OperandInfo18 },  // Inst #223 = G_STRICT_FMUL
  { 222,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, OperandInfo18 },  // Inst #222 = G_STRICT_FSUB
  { 221,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayRaiseFPException)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, OperandInfo18 },  // Inst #221 = G_STRICT_FADD
  { 220,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, OperandInfo26 },  // Inst #220 = G_DYN_STACKALLOC
  { 219,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo21 },  // Inst #219 = G_JUMP_TABLE
  { 218,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo21 },  // Inst #218 = G_BLOCK_ADDR
  { 217,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #217 = G_ADDRSPACE_CAST
  { 216,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo25 },  // Inst #216 = G_FNEARBYINT
  { 215,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo25 },  // Inst #215 = G_FRINT
  { 214,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo25 },  // Inst #214 = G_FFLOOR
  { 213,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo25 },  // Inst #213 = G_FSQRT
  { 212,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo25 },  // Inst #212 = G_FSIN
  { 211,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo25 },  // Inst #211 = G_FCOS
  { 210,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo25 },  // Inst #210 = G_FCEIL
  { 209,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo25 },  // Inst #209 = G_BITREVERSE
  { 208,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo25 },  // Inst #208 = G_BSWAP
  { 207,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #207 = G_CTPOP
  { 206,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #206 = G_CTLZ_ZERO_UNDEF
  { 205,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #205 = G_CTLZ
  { 204,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #204 = G_CTTZ_ZERO_UNDEF
  { 203,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #203 = G_CTTZ
  { 202,	4,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo41 },  // Inst #202 = G_SHUFFLE_VECTOR
  { 201,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo40 },  // Inst #201 = G_EXTRACT_VECTOR_ELT
  { 200,	4,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo39 },  // Inst #200 = G_INSERT_VECTOR_ELT
  { 199,	3,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, OperandInfo38 },  // Inst #199 = G_BRJT
  { 198,	1,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, OperandInfo2 },  // Inst #198 = G_BR
  { 197,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #197 = G_LLROUND
  { 196,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #196 = G_LROUND
  { 195,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo25 },  // Inst #195 = G_ABS
  { 194,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo18 },  // Inst #194 = G_UMAX
  { 193,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo18 },  // Inst #193 = G_UMIN
  { 192,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo18 },  // Inst #192 = G_SMAX
  { 191,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo18 },  // Inst #191 = G_SMIN
  { 190,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo33 },  // Inst #190 = G_PTRMASK
  { 189,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo33 },  // Inst #189 = G_PTR_ADD
  { 188,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo18 },  // Inst #188 = G_FMAXIMUM
  { 187,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo18 },  // Inst #187 = G_FMINIMUM
  { 186,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo18 },  // Inst #186 = G_FMAXNUM_IEEE
  { 185,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo18 },  // Inst #185 = G_FMINNUM_IEEE
  { 184,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo18 },  // Inst #184 = G_FMAXNUM
  { 183,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo18 },  // Inst #183 = G_FMINNUM
  { 182,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo25 },  // Inst #182 = G_FCANONICALIZE
  { 181,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo32 },  // Inst #181 = G_IS_FPCLASS
  { 180,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo33 },  // Inst #180 = G_FCOPYSIGN
  { 179,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo25 },  // Inst #179 = G_FABS
  { 178,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #178 = G_UITOFP
  { 177,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #177 = G_SITOFP
  { 176,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #176 = G_FPTOUI
  { 175,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #175 = G_FPTOSI
  { 174,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #174 = G_FPTRUNC
  { 173,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #173 = G_FPEXT
  { 172,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo25 },  // Inst #172 = G_FNEG
  { 171,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo25 },  // Inst #171 = G_FLOG10
  { 170,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo25 },  // Inst #170 = G_FLOG2
  { 169,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo25 },  // Inst #169 = G_FLOG
  { 168,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo25 },  // Inst #168 = G_FEXP2
  { 167,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo25 },  // Inst #167 = G_FEXP
  { 166,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo33 },  // Inst #166 = G_FPOWI
  { 165,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo18 },  // Inst #165 = G_FPOW
  { 164,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo18 },  // Inst #164 = G_FREM
  { 163,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo18 },  // Inst #163 = G_FDIV
  { 162,	4,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo19 },  // Inst #162 = G_FMAD
  { 161,	4,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo19 },  // Inst #161 = G_FMA
  { 160,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo18 },  // Inst #160 = G_FMUL
  { 159,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo18 },  // Inst #159 = G_FSUB
  { 158,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo18 },  // Inst #158 = G_FADD
  { 157,	4,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo37 },  // Inst #157 = G_UDIVFIXSAT
  { 156,	4,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo37 },  // Inst #156 = G_SDIVFIXSAT
  { 155,	4,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo37 },  // Inst #155 = G_UDIVFIX
  { 154,	4,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo37 },  // Inst #154 = G_SDIVFIX
  { 153,	4,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo37 },  // Inst #153 = G_UMULFIXSAT
  { 152,	4,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo37 },  // Inst #152 = G_SMULFIXSAT
  { 151,	4,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo37 },  // Inst #151 = G_UMULFIX
  { 150,	4,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo37 },  // Inst #150 = G_SMULFIX
  { 149,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo33 },  // Inst #149 = G_SSHLSAT
  { 148,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo33 },  // Inst #148 = G_USHLSAT
  { 147,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo18 },  // Inst #147 = G_SSUBSAT
  { 146,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo18 },  // Inst #146 = G_USUBSAT
  { 145,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo18 },  // Inst #145 = G_SADDSAT
  { 144,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo18 },  // Inst #144 = G_UADDSAT
  { 143,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo18 },  // Inst #143 = G_SMULH
  { 142,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo18 },  // Inst #142 = G_UMULH
  { 141,	4,	2,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo30 },  // Inst #141 = G_SMULO
  { 140,	4,	2,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo30 },  // Inst #140 = G_UMULO
  { 139,	5,	2,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo36 },  // Inst #139 = G_SSUBE
  { 138,	4,	2,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo30 },  // Inst #138 = G_SSUBO
  { 137,	5,	2,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo36 },  // Inst #137 = G_SADDE
  { 136,	4,	2,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo30 },  // Inst #136 = G_SADDO
  { 135,	5,	2,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo36 },  // Inst #135 = G_USUBE
  { 134,	4,	2,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo30 },  // Inst #134 = G_USUBO
  { 133,	5,	2,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo36 },  // Inst #133 = G_UADDE
  { 132,	4,	2,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo30 },  // Inst #132 = G_UADDO
  { 131,	4,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo30 },  // Inst #131 = G_SELECT
  { 130,	4,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo35 },  // Inst #130 = G_FCMP
  { 129,	4,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo35 },  // Inst #129 = G_ICMP
  { 128,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo33 },  // Inst #128 = G_ROTL
  { 127,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo33 },  // Inst #127 = G_ROTR
  { 126,	4,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo34 },  // Inst #126 = G_FSHR
  { 125,	4,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo34 },  // Inst #125 = G_FSHL
  { 124,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo33 },  // Inst #124 = G_ASHR
  { 123,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo33 },  // Inst #123 = G_LSHR
  { 122,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo33 },  // Inst #122 = G_SHL
  { 121,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #121 = G_ZEXT
  { 120,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo17 },  // Inst #120 = G_SEXT_INREG
  { 119,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #119 = G_SEXT
  { 118,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, OperandInfo32 },  // Inst #118 = G_VAARG
  { 117,	1,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, OperandInfo20 },  // Inst #117 = G_VASTART
  { 116,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo21 },  // Inst #116 = G_FCONSTANT
  { 115,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo21 },  // Inst #115 = G_CONSTANT
  { 114,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #114 = G_TRUNC
  { 113,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #113 = G_ANYEXT
  { 112,	1,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::Convergent), 0x0ULL, nullptr, OperandInfo2 },  // Inst #112 = G_INTRINSIC_W_SIDE_EFFECTS
  { 111,	1,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::Convergent), 0x0ULL, nullptr, OperandInfo2 },  // Inst #111 = G_INTRINSIC
  { 110,	0,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, nullptr },  // Inst #110 = G_INVOKE_REGION_START
  { 109,	1,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, OperandInfo20 },  // Inst #109 = G_BRINDIRECT
  { 108,	2,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, OperandInfo21 },  // Inst #108 = G_BRCOND
  { 107,	2,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, OperandInfo10 },  // Inst #107 = G_FENCE
  { 106,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, OperandInfo31 },  // Inst #106 = G_ATOMICRMW_UDEC_WRAP
  { 105,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, OperandInfo31 },  // Inst #105 = G_ATOMICRMW_UINC_WRAP
  { 104,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, OperandInfo31 },  // Inst #104 = G_ATOMICRMW_FMIN
  { 103,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, OperandInfo31 },  // Inst #103 = G_ATOMICRMW_FMAX
  { 102,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, OperandInfo31 },  // Inst #102 = G_ATOMICRMW_FSUB
  { 101,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, OperandInfo31 },  // Inst #101 = G_ATOMICRMW_FADD
  { 100,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, OperandInfo31 },  // Inst #100 = G_ATOMICRMW_UMIN
  { 99,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, OperandInfo31 },  // Inst #99 = G_ATOMICRMW_UMAX
  { 98,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, OperandInfo31 },  // Inst #98 = G_ATOMICRMW_MIN
  { 97,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, OperandInfo31 },  // Inst #97 = G_ATOMICRMW_MAX
  { 96,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, OperandInfo31 },  // Inst #96 = G_ATOMICRMW_XOR
  { 95,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, OperandInfo31 },  // Inst #95 = G_ATOMICRMW_OR
  { 94,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, OperandInfo31 },  // Inst #94 = G_ATOMICRMW_NAND
  { 93,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, OperandInfo31 },  // Inst #93 = G_ATOMICRMW_AND
  { 92,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, OperandInfo31 },  // Inst #92 = G_ATOMICRMW_SUB
  { 91,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, OperandInfo31 },  // Inst #91 = G_ATOMICRMW_ADD
  { 90,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, OperandInfo31 },  // Inst #90 = G_ATOMICRMW_XCHG
  { 89,	4,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, OperandInfo30 },  // Inst #89 = G_ATOMIC_CMPXCHG
  { 88,	5,	2,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, OperandInfo29 },  // Inst #88 = G_ATOMIC_CMPXCHG_WITH_SUCCESS
  { 87,	5,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, OperandInfo28 },  // Inst #87 = G_INDEXED_STORE
  { 86,	2,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, OperandInfo23 },  // Inst #86 = G_STORE
  { 85,	5,	2,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, OperandInfo27 },  // Inst #85 = G_INDEXED_ZEXTLOAD
  { 84,	5,	2,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, OperandInfo27 },  // Inst #84 = G_INDEXED_SEXTLOAD
  { 83,	5,	2,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, OperandInfo27 },  // Inst #83 = G_INDEXED_LOAD
  { 82,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, OperandInfo23 },  // Inst #82 = G_ZEXTLOAD
  { 81,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, OperandInfo23 },  // Inst #81 = G_SEXTLOAD
  { 80,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, OperandInfo23 },  // Inst #80 = G_LOAD
  { 79,	1,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, OperandInfo20 },  // Inst #79 = G_READCYCLECOUNTER
  { 78,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo25 },  // Inst #78 = G_INTRINSIC_ROUNDEVEN
  { 77,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #77 = G_INTRINSIC_LRINT
  { 76,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo25 },  // Inst #76 = G_INTRINSIC_ROUND
  { 75,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo25 },  // Inst #75 = G_INTRINSIC_TRUNC
  { 74,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo26 },  // Inst #74 = G_INTRINSIC_FPTRUNC_ROUND
  { 73,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo25 },  // Inst #73 = G_FREEZE
  { 72,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #72 = G_BITCAST
  { 71,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #71 = G_INTTOPTR
  { 70,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo23 },  // Inst #70 = G_PTRTOINT
  { 69,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, OperandInfo23 },  // Inst #69 = G_CONCAT_VECTORS
  { 68,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, OperandInfo23 },  // Inst #68 = G_BUILD_VECTOR_TRUNC
  { 67,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, OperandInfo23 },  // Inst #67 = G_BUILD_VECTOR
  { 66,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, OperandInfo23 },  // Inst #66 = G_MERGE_VALUES
  { 65,	4,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo24 },  // Inst #65 = G_INSERT
  { 64,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, OperandInfo23 },  // Inst #64 = G_UNMERGE_VALUES
  { 63,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo22 },  // Inst #63 = G_EXTRACT
  { 62,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo21 },  // Inst #62 = G_CONSTANT_POOL
  { 61,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo21 },  // Inst #61 = G_GLOBAL_VALUE
  { 60,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo21 },  // Inst #60 = G_FRAME_INDEX
  { 59,	1,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, OperandInfo20 },  // Inst #59 = G_PHI
  { 58,	1,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo20 },  // Inst #58 = G_IMPLICIT_DEF
  { 57,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo18 },  // Inst #57 = G_XOR
  { 56,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo18 },  // Inst #56 = G_OR
  { 55,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo18 },  // Inst #55 = G_AND
  { 54,	4,	2,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo19 },  // Inst #54 = G_UDIVREM
  { 53,	4,	2,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo19 },  // Inst #53 = G_SDIVREM
  { 52,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo18 },  // Inst #52 = G_UREM
  { 51,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo18 },  // Inst #51 = G_SREM
  { 50,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo18 },  // Inst #50 = G_UDIV
  { 49,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo18 },  // Inst #49 = G_SDIV
  { 48,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo18 },  // Inst #48 = G_MUL
  { 47,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo18 },  // Inst #47 = G_SUB
  { 46,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, OperandInfo18 },  // Inst #46 = G_ADD
  { 45,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo17 },  // Inst #45 = G_ASSERT_ALIGN
  { 44,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo17 },  // Inst #44 = G_ASSERT_ZEXT
  { 43,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::PreISelOpcode)|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo17 },  // Inst #43 = G_ASSERT_SEXT
  { 42,	0,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr },  // Inst #42 = MEMBARRIER
  { 41,	0,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr },  // Inst #41 = ICALL_BRANCH_FUNNEL
  { 40,	3,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, OperandInfo16 },  // Inst #40 = PATCHABLE_TYPED_EVENT_CALL
  { 39,	2,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, OperandInfo15 },  // Inst #39 = PATCHABLE_EVENT_CALL
  { 38,	0,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr },  // Inst #38 = PATCHABLE_TAIL_CALL
  { 37,	0,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr },  // Inst #37 = PATCHABLE_FUNCTION_EXIT
  { 36,	0,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr },  // Inst #36 = PATCHABLE_RET
  { 35,	0,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr },  // Inst #35 = PATCHABLE_FUNCTION_ENTER
  { 34,	0,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr },  // Inst #34 = PATCHABLE_OP
  { 33,	1,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, OperandInfo2 },  // Inst #33 = FAULTING_OP
  { 32,	2,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo14 },  // Inst #32 = LOCAL_ESCAPE
  { 31,	0,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr },  // Inst #31 = STATEPOINT
  { 30,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, OperandInfo13 },  // Inst #30 = PREALLOCATED_ARG
  { 29,	1,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, OperandInfo3 },  // Inst #29 = PREALLOCATED_SETUP
  { 28,	1,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Rematerializable), 0x0ULL, nullptr, OperandInfo12 },  // Inst #28 = LOAD_STACK_GUARD
  { 27,	6,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, OperandInfo11 },  // Inst #27 = PATCHPOINT
  { 26,	0,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr },  // Inst #26 = FENTRY_CALL
  { 25,	2,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, OperandInfo10 },  // Inst #25 = STACKMAP
  { 24,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta), 0x0ULL, nullptr, OperandInfo9 },  // Inst #24 = ARITH_FENCE
  { 23,	4,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, OperandInfo8 },  // Inst #23 = PSEUDO_PROBE
  { 22,	1,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta), 0x0ULL, nullptr, OperandInfo3 },  // Inst #22 = LIFETIME_END
  { 21,	1,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta), 0x0ULL, nullptr, OperandInfo3 },  // Inst #21 = LIFETIME_START
  { 20,	0,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr },  // Inst #20 = BUNDLE
  { 19,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::CheapAsAMove), 0x0ULL, nullptr, OperandInfo7 },  // Inst #19 = COPY
  { 18,	2,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::CheapAsAMove), 0x0ULL, nullptr, OperandInfo7 },  // Inst #18 = REG_SEQUENCE
  { 17,	1,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta), 0x0ULL, nullptr, OperandInfo2 },  // Inst #17 = DBG_LABEL
  { 16,	0,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr },  // Inst #16 = DBG_PHI
  { 15,	0,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr },  // Inst #15 = DBG_INSTR_REF
  { 14,	0,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr },  // Inst #14 = DBG_VALUE_LIST
  { 13,	0,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr },  // Inst #13 = DBG_VALUE
  { 12,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::CheapAsAMove), 0x0ULL, nullptr, OperandInfo4 },  // Inst #12 = COPY_TO_REGCLASS
  { 11,	4,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo6 },  // Inst #11 = SUBREG_TO_REG
  { 10,	1,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x0ULL, nullptr, OperandInfo2 },  // Inst #10 = IMPLICIT_DEF
  { 9,	4,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo5 },  // Inst #9 = INSERT_SUBREG
  { 8,	3,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, OperandInfo4 },  // Inst #8 = EXTRACT_SUBREG
  { 7,	0,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr },  // Inst #7 = KILL
  { 6,	1,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::NotDuplicable), 0x0ULL, nullptr, OperandInfo3 },  // Inst #6 = ANNOTATION_LABEL
  { 5,	1,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::NotDuplicable), 0x0ULL, nullptr, OperandInfo3 },  // Inst #5 = GC_LABEL
  { 4,	1,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::NotDuplicable), 0x0ULL, nullptr, OperandInfo3 },  // Inst #4 = EH_LABEL
  { 3,	1,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Meta)|(1ULL<<MCID::NotDuplicable), 0x0ULL, nullptr, OperandInfo3 },  // Inst #3 = CFI_INSTRUCTION
  { 2,	0,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr },  // Inst #2 = INLINEASM_BR
  { 1,	0,	0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr },  // Inst #1 = INLINEASM
  { 0,	1,	1,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, OperandInfo2 },  // Inst #0 = PHI
};


#ifdef __GNUC__
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Woverlength-strings"
#endif
extern const char HexagonInstrNameData[] = {
  /* 0 */ "G_FLOG10\0"
  /* 9 */ "Y4_crswap10\0"
  /* 21 */ "V6_v6mpyhubs10\0"
  /* 36 */ "V6_v6mpyvubs10\0"
  /* 51 */ "V6_v10mpyubs10\0"
  /* 66 */ "ENDLOOP0\0"
  /* 75 */ "V6_vdd0\0"
  /* 83 */ "PS_vdd0\0"
  /* 91 */ "V6_ld0\0"
  /* 98 */ "V6_dbl_ld0\0"
  /* 109 */ "V6_zld0\0"
  /* 117 */ "V6_vd0\0"
  /* 124 */ "Y6_diag0\0"
  /* 133 */ "SS2_storebi0\0"
  /* 146 */ "SS2_storewi0\0"
  /* 159 */ "S2_cl0\0"
  /* 166 */ "V6_stn0\0"
  /* 174 */ "J2_trap0\0"
  /* 183 */ "Y2_crswap0\0"
  /* 194 */ "V6_ldcp0\0"
  /* 203 */ "V6_ldp0\0"
  /* 211 */ "V6_zldp0\0"
  /* 220 */ "V6_ldcnp0\0"
  /* 230 */ "V6_ldnp0\0"
  /* 239 */ "V6_ldtnp0\0"
  /* 249 */ "V6_stnp0\0"
  /* 258 */ "V6_stunp0\0"
  /* 268 */ "J2_endloop0\0"
  /* 280 */ "V6_ldtp0\0"
  /* 289 */ "V6_stp0\0"
  /* 297 */ "V6_stup0\0"
  /* 306 */ "V6_stnq0\0"
  /* 315 */ "V6_stq0\0"
  /* 323 */ "M2_vrmac_s0\0"
  /* 335 */ "M2_dpmpyss_nac_s0\0"
  /* 353 */ "M2_dpmpyuu_nac_s0\0"
  /* 371 */ "M4_vrmpyeh_acc_s0\0"
  /* 389 */ "M4_vrmpyoh_acc_s0\0"
  /* 407 */ "M2_dpmpyss_acc_s0\0"
  /* 425 */ "M2_dpmpyuu_acc_s0\0"
  /* 443 */ "M2_cmacsc_s0\0"
  /* 456 */ "M2_cnacsc_s0\0"
  /* 469 */ "M2_cmpyrsc_s0\0"
  /* 483 */ "M2_cmpysc_s0\0"
  /* 496 */ "M2_dpmpyss_rnd_s0\0"
  /* 514 */ "M4_vrmpyeh_s0\0"
  /* 528 */ "M2_mpyud_nac_hh_s0\0"
  /* 547 */ "M2_mpyd_nac_hh_s0\0"
  /* 565 */ "M2_mpyu_nac_hh_s0\0"
  /* 583 */ "M2_mpy_nac_hh_s0\0"
  /* 600 */ "M2_mpyud_acc_hh_s0\0"
  /* 619 */ "M2_mpyd_acc_hh_s0\0"
  /* 637 */ "M2_mpyu_acc_hh_s0\0"
  /* 655 */ "M2_mpy_acc_hh_s0\0"
  /* 672 */ "M2_mpyd_rnd_hh_s0\0"
  /* 690 */ "M2_mpy_sat_rnd_hh_s0\0"
  /* 711 */ "M2_mpy_rnd_hh_s0\0"
  /* 728 */ "M2_mpyud_hh_s0\0"
  /* 743 */ "M2_mpyd_hh_s0\0"
  /* 757 */ "M2_mpy_nac_sat_hh_s0\0"
  /* 778 */ "M2_mpy_acc_sat_hh_s0\0"
  /* 799 */ "M2_mpy_sat_hh_s0\0"
  /* 816 */ "M2_mpyu_hh_s0\0"
  /* 830 */ "M2_mpy_hh_s0\0"
  /* 843 */ "M2_mpyud_nac_lh_s0\0"
  /* 862 */ "M2_mpyd_nac_lh_s0\0"
  /* 880 */ "M2_mpyu_nac_lh_s0\0"
  /* 898 */ "M2_mpy_nac_lh_s0\0"
  /* 915 */ "M2_mpyud_acc_lh_s0\0"
  /* 934 */ "M2_mpyd_acc_lh_s0\0"
  /* 952 */ "M2_mpyu_acc_lh_s0\0"
  /* 970 */ "M2_mpy_acc_lh_s0\0"
  /* 987 */ "M2_mpyd_rnd_lh_s0\0"
  /* 1005 */ "M2_mpy_sat_rnd_lh_s0\0"
  /* 1026 */ "M2_mpy_rnd_lh_s0\0"
  /* 1043 */ "M2_mpyud_lh_s0\0"
  /* 1058 */ "M2_mpyd_lh_s0\0"
  /* 1072 */ "M2_mpy_nac_sat_lh_s0\0"
  /* 1093 */ "M2_mpy_acc_sat_lh_s0\0"
  /* 1114 */ "M2_mpy_sat_lh_s0\0"
  /* 1131 */ "M2_mpyu_lh_s0\0"
  /* 1145 */ "M2_mpy_lh_s0\0"
  /* 1158 */ "M4_vrmpyoh_s0\0"
  /* 1172 */ "M2_mmpyuh_s0\0"
  /* 1185 */ "M2_mmpyh_s0\0"
  /* 1197 */ "M2_cmaci_s0\0"
  /* 1209 */ "M2_vrcmaci_s0\0"
  /* 1223 */ "M2_cmpyi_s0\0"
  /* 1235 */ "M2_vrcmpyi_s0\0"
  /* 1249 */ "M2_mpyud_nac_hl_s0\0"
  /* 1268 */ "M2_mpyd_nac_hl_s0\0"
  /* 1286 */ "M2_mpyu_nac_hl_s0\0"
  /* 1304 */ "M2_mpy_nac_hl_s0\0"
  /* 1321 */ "M2_mpyud_acc_hl_s0\0"
  /* 1340 */ "M2_mpyd_acc_hl_s0\0"
  /* 1358 */ "M2_mpyu_acc_hl_s0\0"
  /* 1376 */ "M2_mpy_acc_hl_s0\0"
  /* 1393 */ "M2_mpyd_rnd_hl_s0\0"
  /* 1411 */ "M2_mpy_sat_rnd_hl_s0\0"
  /* 1432 */ "M2_mpy_rnd_hl_s0\0"
  /* 1449 */ "M2_mpyud_hl_s0\0"
  /* 1464 */ "M2_mpyd_hl_s0\0"
  /* 1478 */ "M2_mpy_nac_sat_hl_s0\0"
  /* 1499 */ "M2_mpy_acc_sat_hl_s0\0"
  /* 1520 */ "M2_mpy_sat_hl_s0\0"
  /* 1537 */ "M2_mpyu_hl_s0\0"
  /* 1551 */ "M2_mpy_hl_s0\0"
  /* 1564 */ "M2_mpyud_nac_ll_s0\0"
  /* 1583 */ "M2_mpyd_nac_ll_s0\0"
  /* 1601 */ "M2_mpyu_nac_ll_s0\0"
  /* 1619 */ "M2_mpy_nac_ll_s0\0"
  /* 1636 */ "M2_mpyud_acc_ll_s0\0"
  /* 1655 */ "M2_mpyd_acc_ll_s0\0"
  /* 1673 */ "M2_mpyu_acc_ll_s0\0"
  /* 1691 */ "M2_mpy_acc_ll_s0\0"
  /* 1708 */ "M2_mpyd_rnd_ll_s0\0"
  /* 1726 */ "M2_mpy_sat_rnd_ll_s0\0"
  /* 1747 */ "M2_mpy_rnd_ll_s0\0"
  /* 1764 */ "M2_mpyud_ll_s0\0"
  /* 1779 */ "M2_mpyd_ll_s0\0"
  /* 1793 */ "M2_mpy_nac_sat_ll_s0\0"
  /* 1814 */ "M2_mpy_acc_sat_ll_s0\0"
  /* 1835 */ "M2_mpy_sat_ll_s0\0"
  /* 1852 */ "M2_mpyu_ll_s0\0"
  /* 1866 */ "M2_mpy_ll_s0\0"
  /* 1879 */ "M2_mmpyul_s0\0"
  /* 1892 */ "M2_mmpyl_s0\0"
  /* 1904 */ "M2_cmacr_s0\0"
  /* 1916 */ "M2_vrcmacr_s0\0"
  /* 1930 */ "M2_cmpyr_s0\0"
  /* 1942 */ "M2_vrcmpyr_s0\0"
  /* 1956 */ "M2_vmac2s_s0\0"
  /* 1969 */ "M2_vmpy2s_s0\0"
  /* 1982 */ "M2_cmacs_s0\0"
  /* 1994 */ "M2_vdmacs_s0\0"
  /* 2007 */ "M2_cnacs_s0\0"
  /* 2019 */ "M2_vmac2es_s0\0"
  /* 2033 */ "M2_vmpy2es_s0\0"
  /* 2047 */ "M2_mmachs_s0\0"
  /* 2060 */ "M2_mmacuhs_s0\0"
  /* 2074 */ "M2_mmacls_s0\0"
  /* 2087 */ "M2_mmaculs_s0\0"
  /* 2101 */ "M2_cmpyrs_s0\0"
  /* 2114 */ "M2_vdmpyrs_s0\0"
  /* 2128 */ "M2_dpmpyss_s0\0"
  /* 2142 */ "M2_cmpys_s0\0"
  /* 2154 */ "M2_vdmpys_s0\0"
  /* 2167 */ "M2_vmac2su_s0\0"
  /* 2181 */ "M2_vmpy2su_s0\0"
  /* 2195 */ "M2_dpmpyuu_s0\0"
  /* 2209 */ "M2_vrmpy_s0\0"
  /* 2221 */ "M2_mmpyuh_rs0\0"
  /* 2235 */ "M2_mmpyh_rs0\0"
  /* 2248 */ "M2_mmpyul_rs0\0"
  /* 2262 */ "M2_mmpyl_rs0\0"
  /* 2275 */ "M2_mmachs_rs0\0"
  /* 2289 */ "M2_mmacuhs_rs0\0"
  /* 2304 */ "M2_mmacls_rs0\0"
  /* 2318 */ "M2_mmaculs_rs0\0"
  /* 2333 */ "DuplexIClass0\0"
  /* 2347 */ "S2_ct0\0"
  /* 2354 */ "V6_ldnt0\0"
  /* 2363 */ "V6_stnnt0\0"
  /* 2373 */ "V6_ldcpnt0\0"
  /* 2384 */ "V6_ldpnt0\0"
  /* 2394 */ "V6_ldcnpnt0\0"
  /* 2406 */ "V6_ldnpnt0\0"
  /* 2417 */ "V6_ldtnpnt0\0"
  /* 2429 */ "V6_stnpnt0\0"
  /* 2440 */ "V6_ldtpnt0\0"
  /* 2451 */ "V6_stpnt0\0"
  /* 2461 */ "V6_stnqnt0\0"
  /* 2472 */ "V6_stqnt0\0"
  /* 2482 */ "V6_stnt0\0"
  /* 2491 */ "V6_st0\0"
  /* 2498 */ "V6_dbl_st0\0"
  /* 2509 */ "V6_ldu0\0"
  /* 2517 */ "V6_stu0\0"
  /* 2525 */ "ENDLOOP01\0"
  /* 2535 */ "J2_endloop01\0"
  /* 2548 */ "SL2_jumpr31\0"
  /* 2560 */ "ENDLOOP1\0"
  /* 2569 */ "SA1_and1\0"
  /* 2578 */ "Y6_diag1\0"
  /* 2587 */ "SS2_storebi1\0"
  /* 2600 */ "SS2_storewi1\0"
  /* 2613 */ "S2_cl1\0"
  /* 2620 */ "SA1_setin1\0"
  /* 2631 */ "J2_trap1\0"
  /* 2640 */ "PS_trap1\0"
  /* 2649 */ "Y4_crswap1\0"
  /* 2660 */ "J2_endloop1\0"
  /* 2672 */ "M4_vrmpyeh_acc_s1\0"
  /* 2690 */ "M4_vrmpyoh_acc_s1\0"
  /* 2708 */ "M2_vrcmpys_acc_s1\0"
  /* 2726 */ "M2_cmacsc_s1\0"
  /* 2739 */ "M2_cnacsc_s1\0"
  /* 2752 */ "M2_cmpyrsc_s1\0"
  /* 2766 */ "M2_cmpysc_s1\0"
  /* 2779 */ "M4_vrmpyeh_s1\0"
  /* 2793 */ "M2_mpyud_nac_hh_s1\0"
  /* 2812 */ "M2_mpyd_nac_hh_s1\0"
  /* 2830 */ "M2_mpyu_nac_hh_s1\0"
  /* 2848 */ "M2_mpy_nac_hh_s1\0"
  /* 2865 */ "M2_mpyud_acc_hh_s1\0"
  /* 2884 */ "M2_mpyd_acc_hh_s1\0"
  /* 2902 */ "M2_mpyu_acc_hh_s1\0"
  /* 2920 */ "M2_mpy_acc_hh_s1\0"
  /* 2937 */ "M2_mpyd_rnd_hh_s1\0"
  /* 2955 */ "M2_mpy_sat_rnd_hh_s1\0"
  /* 2976 */ "M2_mpy_rnd_hh_s1\0"
  /* 2993 */ "M2_mpyud_hh_s1\0"
  /* 3008 */ "M2_mpyd_hh_s1\0"
  /* 3022 */ "M2_mpy_nac_sat_hh_s1\0"
  /* 3043 */ "M2_mpy_acc_sat_hh_s1\0"
  /* 3064 */ "M2_mpy_sat_hh_s1\0"
  /* 3081 */ "M2_mpyu_hh_s1\0"
  /* 3095 */ "M2_mpy_hh_s1\0"
  /* 3108 */ "M2_mpyud_nac_lh_s1\0"
  /* 3127 */ "M2_mpyd_nac_lh_s1\0"
  /* 3145 */ "M2_mpyu_nac_lh_s1\0"
  /* 3163 */ "M2_mpy_nac_lh_s1\0"
  /* 3180 */ "M2_mpyud_acc_lh_s1\0"
  /* 3199 */ "M2_mpyd_acc_lh_s1\0"
  /* 3217 */ "M2_mpyu_acc_lh_s1\0"
  /* 3235 */ "M2_mpy_acc_lh_s1\0"
  /* 3252 */ "M2_mpyd_rnd_lh_s1\0"
  /* 3270 */ "M2_mpy_sat_rnd_lh_s1\0"
  /* 3291 */ "M2_mpy_rnd_lh_s1\0"
  /* 3308 */ "M2_mpyud_lh_s1\0"
  /* 3323 */ "M2_mpyd_lh_s1\0"
  /* 3337 */ "M2_mpy_nac_sat_lh_s1\0"
  /* 3358 */ "M2_mpy_acc_sat_lh_s1\0"
  /* 3379 */ "M2_mpy_sat_lh_s1\0"
  /* 3396 */ "M2_mpyu_lh_s1\0"
  /* 3410 */ "M2_mpy_lh_s1\0"
  /* 3423 */ "M4_vrmpyoh_s1\0"
  /* 3437 */ "M2_mmpyuh_s1\0"
  /* 3450 */ "M2_mmpyh_s1\0"
  /* 3462 */ "M2_hmmpyh_s1\0"
  /* 3475 */ "M2_mpyud_nac_hl_s1\0"
  /* 3494 */ "M2_mpyd_nac_hl_s1\0"
  /* 3512 */ "M2_mpyu_nac_hl_s1\0"
  /* 3530 */ "M2_mpy_nac_hl_s1\0"
  /* 3547 */ "M2_mpyud_acc_hl_s1\0"
  /* 3566 */ "M2_mpyd_acc_hl_s1\0"
  /* 3584 */ "M2_mpyu_acc_hl_s1\0"
  /* 3602 */ "M2_mpy_acc_hl_s1\0"
  /* 3619 */ "M2_mpyd_rnd_hl_s1\0"
  /* 3637 */ "M2_mpy_sat_rnd_hl_s1\0"
  /* 3658 */ "M2_mpy_rnd_hl_s1\0"
  /* 3675 */ "M2_mpyud_hl_s1\0"
  /* 3690 */ "M2_mpyd_hl_s1\0"
  /* 3704 */ "M2_mpy_nac_sat_hl_s1\0"
  /* 3725 */ "M2_mpy_acc_sat_hl_s1\0"
  /* 3746 */ "M2_mpy_sat_hl_s1\0"
  /* 3763 */ "M2_mpyu_hl_s1\0"
  /* 3777 */ "M2_mpy_hl_s1\0"
  /* 3790 */ "M2_mpyud_nac_ll_s1\0"
  /* 3809 */ "M2_mpyd_nac_ll_s1\0"
  /* 3827 */ "M2_mpyu_nac_ll_s1\0"
  /* 3845 */ "M2_mpy_nac_ll_s1\0"
  /* 3862 */ "M2_mpyud_acc_ll_s1\0"
  /* 3881 */ "M2_mpyd_acc_ll_s1\0"
  /* 3899 */ "M2_mpyu_acc_ll_s1\0"
  /* 3917 */ "M2_mpy_acc_ll_s1\0"
  /* 3934 */ "M2_mpyd_rnd_ll_s1\0"
  /* 3952 */ "M2_mpy_sat_rnd_ll_s1\0"
  /* 3973 */ "M2_mpy_rnd_ll_s1\0"
  /* 3990 */ "M2_mpyud_ll_s1\0"
  /* 4005 */ "M2_mpyd_ll_s1\0"
  /* 4019 */ "M2_mpy_nac_sat_ll_s1\0"
  /* 4040 */ "M2_mpy_acc_sat_ll_s1\0"
  /* 4061 */ "M2_mpy_sat_ll_s1\0"
  /* 4078 */ "M2_mpyu_ll_s1\0"
  /* 4092 */ "M2_mpy_ll_s1\0"
  /* 4105 */ "M2_mmpyul_s1\0"
  /* 4118 */ "M2_mmpyl_s1\0"
  /* 4130 */ "M2_hmmpyl_s1\0"
  /* 4143 */ "M2_mpy_up_s1\0"
  /* 4156 */ "M2_vmac2s_s1\0"
  /* 4169 */ "M2_vmpy2s_s1\0"
  /* 4182 */ "M2_cmacs_s1\0"
  /* 4194 */ "M2_vdmacs_s1\0"
  /* 4207 */ "M2_cnacs_s1\0"
  /* 4219 */ "M2_vmac2es_s1\0"
  /* 4233 */ "M2_vmpy2es_s1\0"
  /* 4247 */ "M2_mmachs_s1\0"
  /* 4260 */ "M2_mmacuhs_s1\0"
  /* 4274 */ "M2_mmacls_s1\0"
  /* 4287 */ "M2_mmaculs_s1\0"
  /* 4301 */ "M2_cmpyrs_s1\0"
  /* 4314 */ "M2_vdmpyrs_s1\0"
  /* 4328 */ "M2_cmpys_s1\0"
  /* 4340 */ "M2_vrcmpys_s1\0"
  /* 4354 */ "M2_vdmpys_s1\0"
  /* 4367 */ "M2_vmac2su_s1\0"
  /* 4381 */ "M2_vmpy2su_s1\0"
  /* 4395 */ "M2_mmpyuh_rs1\0"
  /* 4409 */ "M2_mmpyh_rs1\0"
  /* 4422 */ "M2_hmmpyh_rs1\0"
  /* 4436 */ "M2_mmpyul_rs1\0"
  /* 4450 */ "M2_mmpyl_rs1\0"
  /* 4463 */ "M2_hmmpyl_rs1\0"
  /* 4477 */ "M2_mmachs_rs1\0"
  /* 4491 */ "M2_mmacuhs_rs1\0"
  /* 4506 */ "M2_mmacls_rs1\0"
  /* 4520 */ "M2_mmaculs_rs1\0"
  /* 4535 */ "DuplexIClass1\0"
  /* 4549 */ "S2_ct1\0"
  /* 4556 */ "CONST32\0"
  /* 4564 */ "V6_vsub_qf32\0"
  /* 4577 */ "V6_vadd_qf32\0"
  /* 4590 */ "V6_vconv_hf_qf32\0"
  /* 4607 */ "V6_vconv_sf_qf32\0"
  /* 4624 */ "V6_vmpy_qf32\0"
  /* 4637 */ "G_FLOG2\0"
  /* 4645 */ "G_FEXP2\0"
  /* 4653 */ "M2_vmac2\0"
  /* 4662 */ "V6_pred_scalar2\0"
  /* 4678 */ "DuplexIClass2\0"
  /* 4692 */ "M4_mpyri_addr_u2\0"
  /* 4709 */ "V6_pred_scalar2v2\0"
  /* 4727 */ "DuplexIClass3\0"
  /* 4741 */ "CONST64\0"
  /* 4749 */ "V6_vmpyewuh_64\0"
  /* 4764 */ "TFRI64_V4\0"
  /* 4774 */ "RESTORE_DEALLOC_BEFORE_TAILCALL_V4\0"
  /* 4809 */ "SAVE_REGISTERS_CALL_V4\0"
  /* 4832 */ "RESTORE_DEALLOC_RET_JMP_V4\0"
  /* 4859 */ "DuplexIClass4\0"
  /* 4873 */ "V6_vlut4\0"
  /* 4882 */ "DuplexIClass5\0"
  /* 4896 */ "V6_vmpy_qf32_qf16\0"
  /* 4914 */ "V6_vsub_qf16\0"
  /* 4927 */ "V6_vadd_qf16\0"
  /* 4940 */ "V6_vconv_hf_qf16\0"
  /* 4957 */ "V6_vmpy_qf16\0"
  /* 4970 */ "V6_vwhist256\0"
  /* 4983 */ "DuplexIClass6\0"
  /* 4997 */ "DuplexIClass7\0"
  /* 5011 */ "V6_vwhist128\0"
  /* 5024 */ "C2_all8\0"
  /* 5032 */ "DuplexIClass8\0"
  /* 5046 */ "C2_any8\0"
  /* 5054 */ "C4_fastcorner9\0"
  /* 5069 */ "DuplexIClass9\0"
  /* 5083 */ "G_FMA\0"
  /* 5089 */ "G_STRICT_FMA\0"
  /* 5102 */ "DuplexIClassA\0"
  /* 5116 */ "G_FSUB\0"
  /* 5123 */ "G_STRICT_FSUB\0"
  /* 5137 */ "G_ATOMICRMW_FSUB\0"
  /* 5154 */ "G_SUB\0"
  /* 5160 */ "G_ATOMICRMW_SUB\0"
  /* 5176 */ "DuplexIClassB\0"
  /* 5190 */ "RESTORE_DEALLOC_BEFORE_TAILCALL_V4_PIC\0"
  /* 5229 */ "SAVE_REGISTERS_CALL_V4_PIC\0"
  /* 5256 */ "RESTORE_DEALLOC_RET_JMP_V4_PIC\0"
  /* 5287 */ "SAVE_REGISTERS_CALL_V4STK_PIC\0"
  /* 5317 */ "RESTORE_DEALLOC_BEFORE_TAILCALL_V4_EXT_PIC\0"
  /* 5360 */ "SAVE_REGISTERS_CALL_V4_EXT_PIC\0"
  /* 5391 */ "RESTORE_DEALLOC_RET_JMP_V4_EXT_PIC\0"
  /* 5426 */ "SAVE_REGISTERS_CALL_V4STK_EXT_PIC\0"
  /* 5460 */ "G_INTRINSIC\0"
  /* 5472 */ "G_FPTRUNC\0"
  /* 5482 */ "G_INTRINSIC_TRUNC\0"
  /* 5500 */ "G_TRUNC\0"
  /* 5508 */ "G_BUILD_VECTOR_TRUNC\0"
  /* 5529 */ "G_DYN_STACKALLOC\0"
  /* 5546 */ "DuplexIClassC\0"
  /* 5560 */ "G_FMAD\0"
  /* 5567 */ "G_INDEXED_SEXTLOAD\0"
  /* 5586 */ "G_SEXTLOAD\0"
  /* 5597 */ "G_INDEXED_ZEXTLOAD\0"
  /* 5616 */ "G_ZEXTLOAD\0"
  /* 5627 */ "G_INDEXED_LOAD\0"
  /* 5642 */ "G_LOAD\0"
  /* 5649 */ "G_VECREDUCE_FADD\0"
  /* 5666 */ "G_FADD\0"
  /* 5673 */ "G_VECREDUCE_SEQ_FADD\0"
  /* 5694 */ "G_STRICT_FADD\0"
  /* 5708 */ "G_ATOMICRMW_FADD\0"
  /* 5725 */ "G_VECREDUCE_ADD\0"
  /* 5741 */ "G_ADD\0"
  /* 5747 */ "G_PTR_ADD\0"
  /* 5757 */ "G_ATOMICRMW_ADD\0"
  /* 5773 */ "G_ATOMICRMW_NAND\0"
  /* 5790 */ "G_VECREDUCE_AND\0"
  /* 5806 */ "G_AND\0"
  /* 5812 */ "G_ATOMICRMW_AND\0"
  /* 5828 */ "LIFETIME_END\0"
  /* 5841 */ "G_BRCOND\0"
  /* 5850 */ "G_LLROUND\0"
  /* 5860 */ "G_LROUND\0"
  /* 5869 */ "G_INTRINSIC_ROUND\0"
  /* 5887 */ "G_INTRINSIC_FPTRUNC_ROUND\0"
  /* 5913 */ "LOAD_STACK_GUARD\0"
  /* 5930 */ "DuplexIClassD\0"
  /* 5944 */ "PSEUDO_PROBE\0"
  /* 5957 */ "G_SSUBE\0"
  /* 5965 */ "G_USUBE\0"
  /* 5973 */ "G_FENCE\0"
  /* 5981 */ "ARITH_FENCE\0"
  /* 5993 */ "REG_SEQUENCE\0"
  /* 6006 */ "G_SADDE\0"
  /* 6014 */ "G_UADDE\0"
  /* 6022 */ "G_FMINNUM_IEEE\0"
  /* 6037 */ "G_FMAXNUM_IEEE\0"
  /* 6052 */ "G_JUMP_TABLE\0"
  /* 6065 */ "BUNDLE\0"
  /* 6072 */ "G_MEMCPY_INLINE\0"
  /* 6088 */ "LOCAL_ESCAPE\0"
  /* 6101 */ "G_INDEXED_STORE\0"
  /* 6117 */ "G_STORE\0"
  /* 6125 */ "G_BITREVERSE\0"
  /* 6138 */ "DBG_VALUE\0"
  /* 6148 */ "G_GLOBAL_VALUE\0"
  /* 6163 */ "G_MEMMOVE\0"
  /* 6173 */ "G_FREEZE\0"
  /* 6182 */ "G_FCANONICALIZE\0"
  /* 6198 */ "DuplexIClassE\0"
  /* 6212 */ "G_CTLZ_ZERO_UNDEF\0"
  /* 6230 */ "G_CTTZ_ZERO_UNDEF\0"
  /* 6248 */ "G_IMPLICIT_DEF\0"
  /* 6263 */ "DBG_INSTR_REF\0"
  /* 6277 */ "DuplexIClassF\0"
  /* 6291 */ "G_FNEG\0"
  /* 6298 */ "EXTRACT_SUBREG\0"
  /* 6313 */ "INSERT_SUBREG\0"
  /* 6327 */ "G_SEXT_INREG\0"
  /* 6340 */ "SUBREG_TO_REG\0"
  /* 6354 */ "G_ATOMIC_CMPXCHG\0"
  /* 6371 */ "G_ATOMICRMW_XCHG\0"
  /* 6388 */ "G_FLOG\0"
  /* 6395 */ "G_VAARG\0"
  /* 6403 */ "PREALLOCATED_ARG\0"
  /* 6420 */ "G_SMULH\0"
  /* 6428 */ "G_UMULH\0"
  /* 6436 */ "DBG_PHI\0"
  /* 6444 */ "G_FPTOSI\0"
  /* 6453 */ "G_FPTOUI\0"
  /* 6462 */ "G_FPOWI\0"
  /* 6470 */ "G_PTRMASK\0"
  /* 6480 */ "SAVE_REGISTERS_CALL_V4STK\0"
  /* 6506 */ "GC_LABEL\0"
  /* 6515 */ "DBG_LABEL\0"
  /* 6525 */ "EH_LABEL\0"
  /* 6534 */ "ANNOTATION_LABEL\0"
  /* 6551 */ "ICALL_BRANCH_FUNNEL\0"
  /* 6571 */ "G_FSHL\0"
  /* 6578 */ "G_SHL\0"
  /* 6584 */ "G_FCEIL\0"
  /* 6592 */ "PATCHABLE_TAIL_CALL\0"
  /* 6612 */ "PATCHABLE_TYPED_EVENT_CALL\0"
  /* 6639 */ "PATCHABLE_EVENT_CALL\0"
  /* 6660 */ "FENTRY_CALL\0"
  /* 6672 */ "KILL\0"
  /* 6677 */ "G_CONSTANT_POOL\0"
  /* 6693 */ "G_ROTL\0"
  /* 6700 */ "G_VECREDUCE_FMUL\0"
  /* 6717 */ "G_FMUL\0"
  /* 6724 */ "G_VECREDUCE_SEQ_FMUL\0"
  /* 6745 */ "G_STRICT_FMUL\0"
  /* 6759 */ "G_VECREDUCE_MUL\0"
  /* 6775 */ "G_MUL\0"
  /* 6781 */ "G_FREM\0"
  /* 6788 */ "G_STRICT_FREM\0"
  /* 6802 */ "G_SREM\0"
  /* 6809 */ "G_UREM\0"
  /* 6816 */ "G_SDIVREM\0"
  /* 6826 */ "G_UDIVREM\0"
  /* 6836 */ "INLINEASM\0"
  /* 6846 */ "G_FMINIMUM\0"
  /* 6857 */ "G_FMAXIMUM\0"
  /* 6868 */ "G_FMINNUM\0"
  /* 6878 */ "G_FMAXNUM\0"
  /* 6888 */ "G_INTRINSIC_ROUNDEVEN\0"
  /* 6910 */ "G_ASSERT_ALIGN\0"
  /* 6925 */ "G_FCOPYSIGN\0"
  /* 6937 */ "G_VECREDUCE_FMIN\0"
  /* 6954 */ "G_ATOMICRMW_FMIN\0"
  /* 6971 */ "G_VECREDUCE_SMIN\0"
  /* 6988 */ "G_SMIN\0"
  /* 6995 */ "G_VECREDUCE_UMIN\0"
  /* 7012 */ "G_UMIN\0"
  /* 7019 */ "G_ATOMICRMW_UMIN\0"
  /* 7036 */ "G_ATOMICRMW_MIN\0"
  /* 7052 */ "G_FSIN\0"
  /* 7059 */ "CFI_INSTRUCTION\0"
  /* 7075 */ "ADJCALLSTACKDOWN\0"
  /* 7092 */ "G_SSUBO\0"
  /* 7100 */ "G_USUBO\0"
  /* 7108 */ "G_SADDO\0"
  /* 7116 */ "G_UADDO\0"
  /* 7124 */ "G_SMULO\0"
  /* 7132 */ "G_UMULO\0"
  /* 7140 */ "G_BZERO\0"
  /* 7148 */ "STACKMAP\0"
  /* 7157 */ "G_ATOMICRMW_UDEC_WRAP\0"
  /* 7179 */ "G_ATOMICRMW_UINC_WRAP\0"
  /* 7201 */ "G_BSWAP\0"
  /* 7209 */ "G_SITOFP\0"
  /* 7218 */ "G_UITOFP\0"
  /* 7227 */ "G_FCMP\0"
  /* 7234 */ "G_ICMP\0"
  /* 7241 */ "G_CTPOP\0"
  /* 7249 */ "PATCHABLE_OP\0"
  /* 7262 */ "FAULTING_OP\0"
  /* 7274 */ "ADJCALLSTACKUP\0"
  /* 7289 */ "PREALLOCATED_SETUP\0"
  /* 7308 */ "G_FEXP\0"
  /* 7315 */ "A6_vminub_RdP\0"
  /* 7329 */ "G_BR\0"
  /* 7334 */ "INLINEASM_BR\0"
  /* 7347 */ "G_BLOCK_ADDR\0"
  /* 7360 */ "MEMBARRIER\0"
  /* 7371 */ "PATCHABLE_FUNCTION_ENTER\0"
  /* 7396 */ "G_READCYCLECOUNTER\0"
  /* 7415 */ "G_READ_REGISTER\0"
  /* 7431 */ "G_WRITE_REGISTER\0"
  /* 7448 */ "G_ASHR\0"
  /* 7455 */ "G_FSHR\0"
  /* 7462 */ "G_LSHR\0"
  /* 7469 */ "G_FFLOOR\0"
  /* 7478 */ "G_BUILD_VECTOR\0"
  /* 7493 */ "G_SHUFFLE_VECTOR\0"
  /* 7510 */ "G_VECREDUCE_XOR\0"
  /* 7526 */ "G_XOR\0"
  /* 7532 */ "G_ATOMICRMW_XOR\0"
  /* 7548 */ "G_VECREDUCE_OR\0"
  /* 7563 */ "G_OR\0"
  /* 7568 */ "G_ATOMICRMW_OR\0"
  /* 7583 */ "EH_RETURN_JMPR\0"
  /* 7598 */ "G_ROTR\0"
  /* 7605 */ "G_INTTOPTR\0"
  /* 7616 */ "G_FABS\0"
  /* 7623 */ "G_ABS\0"
  /* 7629 */ "A5_ACS\0"
  /* 7636 */ "G_UNMERGE_VALUES\0"
  /* 7653 */ "G_MERGE_VALUES\0"
  /* 7668 */ "G_FCOS\0"
  /* 7675 */ "G_CONCAT_VECTORS\0"
  /* 7692 */ "COPY_TO_REGCLASS\0"
  /* 7709 */ "G_IS_FPCLASS\0"
  /* 7722 */ "G_ATOMIC_CMPXCHG_WITH_SUCCESS\0"
  /* 7752 */ "G_INTRINSIC_W_SIDE_EFFECTS\0"
  /* 7779 */ "G_SSUBSAT\0"
  /* 7789 */ "G_USUBSAT\0"
  /* 7799 */ "G_SADDSAT\0"
  /* 7809 */ "G_UADDSAT\0"
  /* 7819 */ "G_SSHLSAT\0"
  /* 7829 */ "G_USHLSAT\0"
  /* 7839 */ "G_SMULFIXSAT\0"
  /* 7852 */ "G_UMULFIXSAT\0"
  /* 7865 */ "G_SDIVFIXSAT\0"
  /* 7878 */ "G_UDIVFIXSAT\0"
  /* 7891 */ "G_EXTRACT\0"
  /* 7901 */ "G_SELECT\0"
  /* 7910 */ "G_BRINDIRECT\0"
  /* 7923 */ "PATCHABLE_RET\0"
  /* 7937 */ "G_MEMSET\0"
  /* 7946 */ "PATCHABLE_FUNCTION_EXIT\0"
  /* 7970 */ "G_BRJT\0"
  /* 7977 */ "G_EXTRACT_VECTOR_ELT\0"
  /* 7998 */ "G_INSERT_VECTOR_ELT\0"
  /* 8018 */ "G_FCONSTANT\0"
  /* 8030 */ "G_CONSTANT\0"
  /* 8041 */ "STATEPOINT\0"
  /* 8052 */ "PATCHPOINT\0"
  /* 8063 */ "G_PTRTOINT\0"
  /* 8074 */ "G_FRINT\0"
  /* 8082 */ "G_INTRINSIC_LRINT\0"
  /* 8100 */ "G_FNEARBYINT\0"
  /* 8113 */ "G_VASTART\0"
  /* 8123 */ "LIFETIME_START\0"
  /* 8138 */ "G_INVOKE_REGION_START\0"
  /* 8160 */ "G_INSERT\0"
  /* 8169 */ "G_FSQRT\0"
  /* 8177 */ "G_STRICT_FSQRT\0"
  /* 8192 */ "G_BITCAST\0"
  /* 8202 */ "G_ADDRSPACE_CAST\0"
  /* 8219 */ "DBG_VALUE_LIST\0"
  /* 8234 */ "G_FPEXT\0"
  /* 8242 */ "G_SEXT\0"
  /* 8249 */ "G_ASSERT_SEXT\0"
  /* 8263 */ "G_ANYEXT\0"
  /* 8272 */ "G_ZEXT\0"
  /* 8279 */ "G_ASSERT_ZEXT\0"
  /* 8293 */ "RESTORE_DEALLOC_BEFORE_TAILCALL_V4_EXT\0"
  /* 8332 */ "SAVE_REGISTERS_CALL_V4_EXT\0"
  /* 8359 */ "RESTORE_DEALLOC_RET_JMP_V4_EXT\0"
  /* 8390 */ "SAVE_REGISTERS_CALL_V4STK_EXT\0"
  /* 8420 */ "G_FDIV\0"
  /* 8427 */ "G_STRICT_FDIV\0"
  /* 8441 */ "G_SDIV\0"
  /* 8448 */ "G_UDIV\0"
  /* 8455 */ "G_FPOW\0"
  /* 8462 */ "G_VECREDUCE_FMAX\0"
  /* 8479 */ "G_ATOMICRMW_FMAX\0"
  /* 8496 */ "G_VECREDUCE_SMAX\0"
  /* 8513 */ "G_SMAX\0"
  /* 8520 */ "G_VECREDUCE_UMAX\0"
  /* 8537 */ "G_UMAX\0"
  /* 8544 */ "G_ATOMICRMW_UMAX\0"
  /* 8561 */ "G_ATOMICRMW_MAX\0"
  /* 8577 */ "G_FRAME_INDEX\0"
  /* 8591 */ "G_SBFX\0"
  /* 8598 */ "G_UBFX\0"
  /* 8605 */ "G_SMULFIX\0"
  /* 8615 */ "G_UMULFIX\0"
  /* 8625 */ "G_SDIVFIX\0"
  /* 8635 */ "G_UDIVFIX\0"
  /* 8645 */ "G_MEMCPY\0"
  /* 8654 */ "COPY\0"
  /* 8659 */ "G_CTLZ\0"
  /* 8666 */ "G_CTTZ\0"
  /* 8673 */ "PS_alloca\0"
  /* 8683 */ "PS_fia\0"
  /* 8690 */ "F2_sffma\0"
  /* 8699 */ "Y2_dccleana\0"
  /* 8711 */ "PS_aligna\0"
  /* 8721 */ "Y2_dczeroa\0"
  /* 8732 */ "F2_sfrecipa\0"
  /* 8744 */ "V6_vrdelta\0"
  /* 8755 */ "V6_vdelta\0"
  /* 8765 */ "F2_sfinvsqrta\0"
  /* 8779 */ "Y2_dcinva\0"
  /* 8789 */ "Y2_icinva\0"
  /* 8799 */ "Y2_dccleaninva\0"
  /* 8814 */ "V6_vcvt_hf_b\0"
  /* 8827 */ "V6_vsubb\0"
  /* 8836 */ "V6_vaddb\0"
  /* 8845 */ "S2_shuffeb\0"
  /* 8856 */ "V6_vshuffeb\0"
  /* 8868 */ "V6_vpackeb\0"
  /* 8879 */ "V6_vshufoeb\0"
  /* 8891 */ "M6_vabsdiffb\0"
  /* 8904 */ "V6_vshuffb\0"
  /* 8915 */ "V6_vnavgb\0"
  /* 8925 */ "V6_vavgb\0"
  /* 8934 */ "V6_vmpahb\0"
  /* 8944 */ "V6_vroundhb\0"
  /* 8956 */ "S2_vtrunehb\0"
  /* 8968 */ "V6_vmpyihb\0"
  /* 8979 */ "S2_vtrunohb\0"
  /* 8991 */ "S2_vsathb\0"
  /* 9001 */ "S2_svsathb\0"
  /* 9012 */ "V6_vmpauhb\0"
  /* 9023 */ "V6_vdmpyhb\0"
  /* 9034 */ "V6_vtmpyhb\0"
  /* 9045 */ "S2_vspliceib\0"
  /* 9058 */ "F2_sffma_lib\0"
  /* 9071 */ "F2_sffms_lib\0"
  /* 9084 */ "S2_valignib\0"
  /* 9096 */ "PS_vsplatib\0"
  /* 9108 */ "V6_vunpackb\0"
  /* 9120 */ "V6_vdealb\0"
  /* 9130 */ "S2_clb\0"
  /* 9137 */ "V6_vlalignb\0"
  /* 9149 */ "V6_valignb\0"
  /* 9160 */ "A2_vminb\0"
  /* 9169 */ "V6_vminb\0"
  /* 9178 */ "S2_shuffob\0"
  /* 9189 */ "V6_vshuffob\0"
  /* 9201 */ "V6_vunpackob\0"
  /* 9214 */ "V6_vpackob\0"
  /* 9225 */ "V6_veqb\0"
  /* 9233 */ "V6_vprefixqb\0"
  /* 9246 */ "S2_vsplicerb\0"
  /* 9259 */ "S2_valignrb\0"
  /* 9271 */ "V6_vlsrb\0"
  /* 9280 */ "S2_vsplatrb\0"
  /* 9292 */ "PS_vsplatrb\0"
  /* 9304 */ "V6_vabsb\0"
  /* 9313 */ "V6_vsb\0"
  /* 9320 */ "V6_lvsplatb\0"
  /* 9332 */ "A2_satb\0"
  /* 9340 */ "V6_vgtb\0"
  /* 9348 */ "SA1_sxtb\0"
  /* 9357 */ "dup_A2_sxtb\0"
  /* 9369 */ "SA1_zxtb\0"
  /* 9378 */ "dup_A2_zxtb\0"
  /* 9390 */ "V6_vcvt_hf_ub\0"
  /* 9404 */ "A2_vsubub\0"
  /* 9414 */ "A2_vrsadub\0"
  /* 9425 */ "A2_vraddub\0"
  /* 9436 */ "A2_vaddub\0"
  /* 9446 */ "M6_vabsdiffub\0"
  /* 9460 */ "V6_vabsdiffub\0"
  /* 9474 */ "V6_vnavgub\0"
  /* 9485 */ "A2_vavgub\0"
  /* 9495 */ "V6_vavgub\0"
  /* 9505 */ "V6_vroundhub\0"
  /* 9518 */ "S2_vsathub\0"
  /* 9529 */ "V6_vsathub\0"
  /* 9540 */ "S2_svsathub\0"
  /* 9552 */ "V6_vrounduhub\0"
  /* 9566 */ "V6_vunpackub\0"
  /* 9579 */ "A2_vminub\0"
  /* 9589 */ "V6_vminub\0"
  /* 9599 */ "V6_MAP_equb\0"
  /* 9611 */ "A2_sub\0"
  /* 9618 */ "F2_dfsub\0"
  /* 9627 */ "F2_sfsub\0"
  /* 9636 */ "A2_satub\0"
  /* 9645 */ "V6_vgtub\0"
  /* 9654 */ "V6_vmpyiwub\0"
  /* 9666 */ "A2_vmaxub\0"
  /* 9676 */ "V6_vmaxub\0"
  /* 9686 */ "V6_vrmpyub\0"
  /* 9697 */ "V6_vmpyub\0"
  /* 9707 */ "V6_vlutvvb\0"
  /* 9718 */ "V6_vmpyiwb\0"
  /* 9729 */ "A2_vmaxb\0"
  /* 9738 */ "V6_vmaxb\0"
  /* 9747 */ "S2_tableidxb\0"
  /* 9760 */ "V6_vtmpyb\0"
  /* 9770 */ "V6_vzb\0"
  /* 9777 */ "M2_vrcmaci_s0c\0"
  /* 9792 */ "M2_vrcmpyi_s0c\0"
  /* 9807 */ "M2_vrcmacr_s0c\0"
  /* 9822 */ "M2_vrcmpyr_s0c\0"
  /* 9837 */ "A4_subp_c\0"
  /* 9847 */ "A4_addp_c\0"
  /* 9857 */ "S6_rol_i_p_nac\0"
  /* 9872 */ "S2_asl_i_p_nac\0"
  /* 9887 */ "S2_asr_i_p_nac\0"
  /* 9902 */ "S2_lsr_i_p_nac\0"
  /* 9917 */ "S2_asl_r_p_nac\0"
  /* 9932 */ "S2_lsl_r_p_nac\0"
  /* 9947 */ "S2_asr_r_p_nac\0"
  /* 9962 */ "S2_lsr_r_p_nac\0"
  /* 9977 */ "S6_rol_i_r_nac\0"
  /* 9992 */ "S2_asl_i_r_nac\0"
  /* 10007 */ "S2_asr_i_r_nac\0"
  /* 10022 */ "S2_lsr_i_r_nac\0"
  /* 10037 */ "S2_asl_r_r_nac\0"
  /* 10052 */ "S2_lsl_r_r_nac\0"
  /* 10067 */ "S2_asr_r_r_nac\0"
  /* 10082 */ "S2_lsr_r_r_nac\0"
  /* 10097 */ "V6_vmpyowh_64_acc\0"
  /* 10115 */ "V6_vmpahb_acc\0"
  /* 10129 */ "V6_vmpyihb_acc\0"
  /* 10144 */ "V6_vmpauhb_acc\0"
  /* 10159 */ "V6_vdmpyhb_acc\0"
  /* 10174 */ "V6_vtmpyhb_acc\0"
  /* 10189 */ "A2_vrsadub_acc\0"
  /* 10204 */ "A2_vraddub_acc\0"
  /* 10219 */ "V6_vmpyiwub_acc\0"
  /* 10235 */ "V6_vrmpyub_acc\0"
  /* 10250 */ "V6_vmpyub_acc\0"
  /* 10264 */ "V6_vmpyiwb_acc\0"
  /* 10279 */ "V6_vtmpyb_acc\0"
  /* 10293 */ "M7_dcmpyiwc_acc\0"
  /* 10309 */ "M7_dcmpyrwc_acc\0"
  /* 10325 */ "V6_vmpyuhe_acc\0"
  /* 10340 */ "S4_vrcrotate_acc\0"
  /* 10357 */ "V6_vmpy_sf_bf_acc\0"
  /* 10375 */ "V6_vmpy_hf_hf_acc\0"
  /* 10393 */ "V6_vdmpy_sf_hf_acc\0"
  /* 10412 */ "V6_vmpy_sf_hf_acc\0"
  /* 10430 */ "V6_vaddubh_acc\0"
  /* 10445 */ "V6_vmpyih_acc\0"
  /* 10459 */ "V6_vaslh_acc\0"
  /* 10472 */ "V6_vasrh_acc\0"
  /* 10485 */ "V6_vdsaduh_acc\0"
  /* 10500 */ "V6_vmpyiewuh_acc\0"
  /* 10517 */ "V6_vmpyuh_acc\0"
  /* 10531 */ "V6_vmpyiewh_acc\0"
  /* 10547 */ "V6_vmpyiwh_acc\0"
  /* 10562 */ "M4_vpmpyh_acc\0"
  /* 10576 */ "V6_vmpyh_acc\0"
  /* 10589 */ "V6_vrsadubi_acc\0"
  /* 10605 */ "V6_vrmpyubi_acc\0"
  /* 10621 */ "V6_vrmpybusi_acc\0"
  /* 10638 */ "S6_rol_i_p_acc\0"
  /* 10653 */ "S2_asl_i_p_acc\0"
  /* 10668 */ "S2_asr_i_p_acc\0"
  /* 10683 */ "S2_lsr_i_p_acc\0"
  /* 10698 */ "S2_asl_r_p_acc\0"
  /* 10713 */ "S2_lsl_r_p_acc\0"
  /* 10728 */ "S2_asr_r_p_acc\0"
  /* 10743 */ "S2_lsr_r_p_acc\0"
  /* 10758 */ "S6_rol_i_r_acc\0"
  /* 10773 */ "S2_asl_i_r_acc\0"
  /* 10788 */ "S2_asr_i_r_acc\0"
  /* 10803 */ "S2_lsr_i_r_acc\0"
  /* 10818 */ "S2_asl_r_r_acc\0"
  /* 10833 */ "S2_lsl_r_r_acc\0"
  /* 10848 */ "S2_asr_r_r_acc\0"
  /* 10863 */ "S2_lsr_r_r_acc\0"
  /* 10878 */ "V6_vmpabus_acc\0"
  /* 10893 */ "V6_vdmpybus_acc\0"
  /* 10909 */ "V6_vrmpybus_acc\0"
  /* 10925 */ "V6_vtmpybus_acc\0"
  /* 10941 */ "V6_vmpybus_acc\0"
  /* 10956 */ "V6_vmpyhus_acc\0"
  /* 10971 */ "V6_vdmpyhsat_acc\0"
  /* 10988 */ "V6_vmpyhsat_acc\0"
  /* 11004 */ "V6_vdmpyhisat_acc\0"
  /* 11022 */ "V6_vdmpyhsuisat_acc\0"
  /* 11042 */ "V6_vdmpyhsusat_acc\0"
  /* 11061 */ "V6_vdmpyhvsat_acc\0"
  /* 11079 */ "V6_vrmpyzbb_rt_acc\0"
  /* 11098 */ "V6_vrmpyzcb_rt_acc\0"
  /* 11117 */ "V6_vrmpyznb_rt_acc\0"
  /* 11136 */ "V6_vrmpyzbub_rt_acc\0"
  /* 11156 */ "V6_vrmpyzcbs_rt_acc\0"
  /* 11176 */ "V6_vandqrt_acc\0"
  /* 11191 */ "V6_vandnqrt_acc\0"
  /* 11207 */ "V6_vandvrt_acc\0"
  /* 11222 */ "V6_vrmpybub_rtt_acc\0"
  /* 11242 */ "V6_vrmpyub_rtt_acc\0"
  /* 11261 */ "V6_vmpabuu_acc\0"
  /* 11276 */ "V6_vrmpyubv_acc\0"
  /* 11292 */ "V6_vmpyubv_acc\0"
  /* 11307 */ "V6_vrmpybv_acc\0"
  /* 11322 */ "V6_vmpybv_acc\0"
  /* 11336 */ "V6_vdmpyhb_dv_acc\0"
  /* 11354 */ "V6_vdmpybus_dv_acc\0"
  /* 11373 */ "V6_vmpyuhv_acc\0"
  /* 11388 */ "V6_vmpyhv_acc\0"
  /* 11402 */ "V6_vrmpybusv_acc\0"
  /* 11419 */ "V6_vmpybusv_acc\0"
  /* 11435 */ "V6_vaddhw_acc\0"
  /* 11449 */ "V6_vadduhw_acc\0"
  /* 11464 */ "M7_dcmpyiw_acc\0"
  /* 11479 */ "V6_vaslw_acc\0"
  /* 11492 */ "PS_vmulw_acc\0"
  /* 11505 */ "V6_vasrw_acc\0"
  /* 11518 */ "M7_dcmpyrw_acc\0"
  /* 11533 */ "M4_pmpyw_acc\0"
  /* 11546 */ "V6_vrmpyzbb_rx_acc\0"
  /* 11565 */ "V6_vrmpyzcb_rx_acc\0"
  /* 11584 */ "V6_vrmpyznb_rx_acc\0"
  /* 11603 */ "V6_vrmpyzbub_rx_acc\0"
  /* 11623 */ "V6_vrmpyzcbs_rx_acc\0"
  /* 11643 */ "M7_vdmpy_acc\0"
  /* 11656 */ "M2_subacc\0"
  /* 11666 */ "V6_vlutvvb_oracc\0"
  /* 11683 */ "V6_vlutvwh_oracc\0"
  /* 11700 */ "V6_vmpyowh_rnd_sacc\0"
  /* 11720 */ "V6_vmpyowh_sacc\0"
  /* 11736 */ "S6_rol_i_p_xacc\0"
  /* 11752 */ "S2_asl_i_p_xacc\0"
  /* 11768 */ "S2_lsr_i_p_xacc\0"
  /* 11784 */ "S6_rol_i_r_xacc\0"
  /* 11800 */ "S2_asl_i_r_xacc\0"
  /* 11816 */ "S2_lsr_i_r_xacc\0"
  /* 11832 */ "M2_xor_xacc\0"
  /* 11844 */ "M4_xor_xacc\0"
  /* 11856 */ "SA1_dec\0"
  /* 11864 */ "M4_cmpyi_whc\0"
  /* 11877 */ "M4_cmpyr_whc\0"
  /* 11890 */ "SA1_inc\0"
  /* 11898 */ "Y2_isync\0"
  /* 11907 */ "C4_addipc\0"
  /* 11917 */ "F2_sffma_sc\0"
  /* 11929 */ "M7_dcmpyiwc\0"
  /* 11941 */ "M7_wcmpyiwc\0"
  /* 11953 */ "M7_dcmpyrwc\0"
  /* 11965 */ "M7_wcmpyrwc\0"
  /* 11977 */ "F2_conv_df2d\0"
  /* 11990 */ "F2_conv_sf2d\0"
  /* 12003 */ "dup_A2_add\0"
  /* 12014 */ "V6_vscattermh_add\0"
  /* 12032 */ "V6_vscattermhw_add\0"
  /* 12051 */ "V6_vscattermw_add\0"
  /* 12069 */ "F2_dfadd\0"
  /* 12078 */ "F2_sfadd\0"
  /* 12087 */ "V6_vshuffvdd\0"
  /* 12100 */ "V6_vdealvdd\0"
  /* 12112 */ "L4_loadd_locked\0"
  /* 12128 */ "S4_stored_locked\0"
  /* 12145 */ "L2_loadw_locked\0"
  /* 12161 */ "S2_storew_locked\0"
  /* 12178 */ "LDriw_pred\0"
  /* 12189 */ "STriw_pred\0"
  /* 12200 */ "Y2_crswap_old\0"
  /* 12214 */ "A2_and\0"
  /* 12221 */ "C2_and\0"
  /* 12228 */ "V6_veqb_and\0"
  /* 12240 */ "V6_vgtb_and\0"
  /* 12252 */ "V6_MAP_equb_and\0"
  /* 12268 */ "V6_vgtub_and\0"
  /* 12281 */ "V6_pred_and\0"
  /* 12293 */ "C4_and_and\0"
  /* 12304 */ "M4_and_and\0"
  /* 12315 */ "V6_vgtbf_and\0"
  /* 12328 */ "V6_vgthf_and\0"
  /* 12341 */ "V6_vgtsf_and\0"
  /* 12354 */ "V6_veqh_and\0"
  /* 12366 */ "V6_vgth_and\0"
  /* 12378 */ "V6_MAP_equh_and\0"
  /* 12394 */ "V6_vgtuh_and\0"
  /* 12407 */ "S6_rol_i_p_and\0"
  /* 12422 */ "S2_asl_i_p_and\0"
  /* 12437 */ "S2_asr_i_p_and\0"
  /* 12452 */ "S2_lsr_i_p_and\0"
  /* 12467 */ "S2_asl_r_p_and\0"
  /* 12482 */ "S2_lsl_r_p_and\0"
  /* 12497 */ "S2_asr_r_p_and\0"
  /* 12512 */ "S2_lsr_r_p_and\0"
  /* 12527 */ "S6_rol_i_r_and\0"
  /* 12542 */ "S2_asl_i_r_and\0"
  /* 12557 */ "S2_asr_i_r_and\0"
  /* 12572 */ "S2_lsr_i_r_and\0"
  /* 12587 */ "S2_asl_r_r_and\0"
  /* 12602 */ "S2_lsl_r_r_and\0"
  /* 12617 */ "S2_asr_r_r_and\0"
  /* 12632 */ "S2_lsr_r_r_and\0"
  /* 12647 */ "C4_or_and\0"
  /* 12657 */ "M4_or_and\0"
  /* 12667 */ "M4_xor_and\0"
  /* 12678 */ "V6_veqw_and\0"
  /* 12690 */ "V6_vgtw_and\0"
  /* 12702 */ "V6_MAP_equw_and\0"
  /* 12718 */ "V6_vgtuw_and\0"
  /* 12731 */ "V6_vand\0"
  /* 12739 */ "M7_wcmpyiwc_rnd\0"
  /* 12755 */ "M7_wcmpyrwc_rnd\0"
  /* 12771 */ "V6_vmpyowh_rnd\0"
  /* 12786 */ "S2_asr_i_p_rnd\0"
  /* 12801 */ "S2_asr_i_r_rnd\0"
  /* 12816 */ "M7_wcmpyiw_rnd\0"
  /* 12831 */ "M7_wcmpyrw_rnd\0"
  /* 12846 */ "V6_vavgbrnd\0"
  /* 12858 */ "V6_vavgubrnd\0"
  /* 12871 */ "V6_vavghrnd\0"
  /* 12883 */ "S5_vasrhrnd\0"
  /* 12895 */ "V6_vavguhrnd\0"
  /* 12908 */ "V6_vavgwrnd\0"
  /* 12920 */ "V6_vavguwrnd\0"
  /* 12933 */ "F2_sffixupd\0"
  /* 12945 */ "F2_conv_df2ud\0"
  /* 12959 */ "F2_conv_sf2ud\0"
  /* 12973 */ "S2_tableidxd\0"
  /* 12986 */ "Y4_trace\0"
  /* 12995 */ "invalid_decode\0"
  /* 13010 */ "F2_dfcmpge\0"
  /* 13021 */ "F2_sfcmpge\0"
  /* 13032 */ "V6_vmpyuhe\0"
  /* 13043 */ "CALLProfile\0"
  /* 13055 */ "SS2_allocframe\0"
  /* 13070 */ "dup_S2_allocframe\0"
  /* 13088 */ "SL2_deallocframe\0"
  /* 13105 */ "dup_L2_deallocframe\0"
  /* 13125 */ "Y6_dmresume\0"
  /* 13137 */ "V6_vnccombine\0"
  /* 13151 */ "V6_vccombine\0"
  /* 13164 */ "V6_vcombine\0"
  /* 13176 */ "PS_false\0"
  /* 13185 */ "PS_qfalse\0"
  /* 13195 */ "J2_pause\0"
  /* 13204 */ "Y6_dmpause\0"
  /* 13215 */ "J2_unpause\0"
  /* 13226 */ "S4_vrcrotate\0"
  /* 13239 */ "S2_vcrotate\0"
  /* 13251 */ "C4_cmplte\0"
  /* 13261 */ "PS_true\0"
  /* 13269 */ "PS_qtrue\0"
  /* 13278 */ "S2_interleave\0"
  /* 13292 */ "S2_deinterleave\0"
  /* 13308 */ "SL2_jumpr31_f\0"
  /* 13322 */ "SL2_return_f\0"
  /* 13335 */ "L4_return_f\0"
  /* 13347 */ "L4_return_map_to_raw_f\0"
  /* 13370 */ "V6_vsub_sf_bf\0"
  /* 13384 */ "V6_vadd_sf_bf\0"
  /* 13398 */ "V6_vmpy_sf_bf\0"
  /* 13412 */ "V6_vmin_bf\0"
  /* 13423 */ "V6_vmax_bf\0"
  /* 13434 */ "V6_vgtbf\0"
  /* 13443 */ "A4_psxtbf\0"
  /* 13453 */ "A4_pzxtbf\0"
  /* 13463 */ "A2_psubf\0"
  /* 13472 */ "F2_conv_d2df\0"
  /* 13485 */ "F2_conv_ud2df\0"
  /* 13499 */ "F2_conv_sf2df\0"
  /* 13513 */ "F2_conv_w2df\0"
  /* 13526 */ "F2_conv_uw2df\0"
  /* 13540 */ "A2_paddf\0"
  /* 13549 */ "A2_pandf\0"
  /* 13558 */ "V6_vshuff\0"
  /* 13568 */ "V6_vmpy_qf32_hf\0"
  /* 13584 */ "V6_vmpy_qf16_hf\0"
  /* 13600 */ "V6_vcvt_b_hf\0"
  /* 13613 */ "V6_vcvt_ub_hf\0"
  /* 13627 */ "V6_vsub_hf\0"
  /* 13638 */ "V6_vadd_hf\0"
  /* 13649 */ "V6_vsub_hf_hf\0"
  /* 13663 */ "V6_vadd_hf_hf\0"
  /* 13677 */ "V6_vmpy_hf_hf\0"
  /* 13691 */ "V6_vsub_sf_hf\0"
  /* 13705 */ "V6_vadd_sf_hf\0"
  /* 13719 */ "V6_vcvt_sf_hf\0"
  /* 13733 */ "V6_vdmpy_sf_hf\0"
  /* 13748 */ "V6_vmpy_sf_hf\0"
  /* 13762 */ "V6_vfneg_hf\0"
  /* 13774 */ "V6_vcvt_h_hf\0"
  /* 13787 */ "V6_vconv_h_hf\0"
  /* 13801 */ "V6_vcvt_uh_hf\0"
  /* 13815 */ "V6_vfmin_hf\0"
  /* 13827 */ "V6_vmin_hf\0"
  /* 13838 */ "V6_vabs_hf\0"
  /* 13849 */ "V6_vfmax_hf\0"
  /* 13861 */ "V6_vmax_hf\0"
  /* 13872 */ "V6_vmpy_qf32_mix_hf\0"
  /* 13892 */ "V6_vmpy_qf16_mix_hf\0"
  /* 13912 */ "A4_paslhf\0"
  /* 13922 */ "A4_pasrhf\0"
  /* 13932 */ "V6_vgthf\0"
  /* 13941 */ "A4_psxthf\0"
  /* 13951 */ "A4_pzxthf\0"
  /* 13961 */ "A2_paddif\0"
  /* 13971 */ "dup_C2_cmoveif\0"
  /* 13986 */ "dup_C2_cmovenewif\0"
  /* 14004 */ "J2_callf\0"
  /* 14013 */ "J2_jumpf\0"
  /* 14022 */ "A2_tfrpf\0"
  /* 14031 */ "A2_tfrf\0"
  /* 14039 */ "SA1_clrf\0"
  /* 14048 */ "J2_callrf\0"
  /* 14058 */ "A2_porf\0"
  /* 14066 */ "A2_pxorf\0"
  /* 14075 */ "J2_jumprf\0"
  /* 14085 */ "F2_conv_d2sf\0"
  /* 14098 */ "F2_conv_ud2sf\0"
  /* 14112 */ "F2_conv_df2sf\0"
  /* 14126 */ "F2_conv_w2sf\0"
  /* 14139 */ "F2_conv_uw2sf\0"
  /* 14153 */ "V6_vmpy_qf32_sf\0"
  /* 14169 */ "V6_vsub_sf\0"
  /* 14180 */ "V6_vadd_sf\0"
  /* 14191 */ "V6_vcvt_bf_sf\0"
  /* 14205 */ "V6_vcvt_hf_sf\0"
  /* 14219 */ "V6_vsub_sf_sf\0"
  /* 14233 */ "V6_vadd_sf_sf\0"
  /* 14247 */ "V6_vmpy_sf_sf\0"
  /* 14261 */ "V6_vfneg_sf\0"
  /* 14273 */ "V6_vfmin_sf\0"
  /* 14285 */ "V6_vmin_sf\0"
  /* 14296 */ "V6_vabs_sf\0"
  /* 14307 */ "V6_vconv_w_sf\0"
  /* 14321 */ "V6_vfmax_sf\0"
  /* 14333 */ "V6_vmax_sf\0"
  /* 14344 */ "V6_vgtsf\0"
  /* 14353 */ "PS_jmpretf\0"
  /* 14364 */ "C2_ccombinewf\0"
  /* 14378 */ "C2_ccombinewnewf\0"
  /* 14395 */ "Y6_diag\0"
  /* 14403 */ "A2_neg\0"
  /* 14410 */ "V6_vcl0h\0"
  /* 14419 */ "M2_vrcmpys_acc_s1_h\0"
  /* 14439 */ "M2_vrcmpys_s1_h\0"
  /* 14455 */ "V6_vcvt_hf_h\0"
  /* 14468 */ "V6_vconv_hf_h\0"
  /* 14482 */ "M2_vrcmpys_s1rp_h\0"
  /* 14500 */ "V6_vaddclbh\0"
  /* 14512 */ "S2_vsxtbh\0"
  /* 14522 */ "S2_vzxtbh\0"
  /* 14532 */ "V6_vsububh\0"
  /* 14543 */ "V6_vaddubh\0"
  /* 14554 */ "S4_vxaddsubh\0"
  /* 14567 */ "A2_vsubh\0"
  /* 14576 */ "V6_vsubh\0"
  /* 14585 */ "A2_svsubh\0"
  /* 14595 */ "A4_tlbmatch\0"
  /* 14607 */ "Y4_l2fetch\0"
  /* 14618 */ "Y5_l2fetch\0"
  /* 14629 */ "Y2_dcfetch\0"
  /* 14640 */ "S4_vxsubaddh\0"
  /* 14653 */ "M2_vraddh\0"
  /* 14663 */ "A2_vaddh\0"
  /* 14672 */ "V6_vaddh\0"
  /* 14681 */ "A2_svaddh\0"
  /* 14691 */ "S2_shuffeh\0"
  /* 14702 */ "V6_vshufeh\0"
  /* 14713 */ "V6_vpackeh\0"
  /* 14724 */ "V6_vshufoeh\0"
  /* 14736 */ "M2_vabsdiffh\0"
  /* 14749 */ "V6_vabsdiffh\0"
  /* 14762 */ "V6_vshuffh\0"
  /* 14773 */ "S2_vrcnegh\0"
  /* 14784 */ "S2_vcnegh\0"
  /* 14794 */ "A2_vnavgh\0"
  /* 14804 */ "V6_vnavgh\0"
  /* 14814 */ "A2_svnavgh\0"
  /* 14825 */ "A2_vavgh\0"
  /* 14834 */ "V6_vavgh\0"
  /* 14843 */ "A2_svavgh\0"
  /* 14853 */ "A2_subh_h16_hh\0"
  /* 14868 */ "A2_addh_h16_hh\0"
  /* 14883 */ "A2_combine_hh\0"
  /* 14897 */ "A2_subh_h16_sat_hh\0"
  /* 14916 */ "A2_addh_h16_sat_hh\0"
  /* 14935 */ "F2_dfmpyhh\0"
  /* 14946 */ "A2_tfrih\0"
  /* 14955 */ "PS_vsplatih\0"
  /* 14967 */ "V6_vmpyih\0"
  /* 14977 */ "V6_vunpackh\0"
  /* 14989 */ "A2_subh_h16_lh\0"
  /* 15004 */ "A2_addh_h16_lh\0"
  /* 15019 */ "A2_combine_lh\0"
  /* 15033 */ "A2_subh_h16_sat_lh\0"
  /* 15052 */ "A2_addh_h16_sat_lh\0"
  /* 15071 */ "V6_vdealh\0"
  /* 15081 */ "A2_aslh\0"
  /* 15089 */ "V6_vaslh\0"
  /* 15098 */ "F2_dfmpylh\0"
  /* 15109 */ "V6_vgathermh\0"
  /* 15122 */ "V6_vscattermh\0"
  /* 15136 */ "A4_vrminh\0"
  /* 15146 */ "A2_vminh\0"
  /* 15155 */ "V6_vminh\0"
  /* 15164 */ "V6_vmpyieoh\0"
  /* 15176 */ "S2_shuffoh\0"
  /* 15187 */ "V6_vshufoh\0"
  /* 15198 */ "V6_vunpackoh\0"
  /* 15211 */ "V6_vpackoh\0"
  /* 15222 */ "A2_addsph\0"
  /* 15232 */ "V6_shuffeqh\0"
  /* 15244 */ "V6_veqh\0"
  /* 15252 */ "V6_vprefixqh\0"
  /* 15265 */ "J2_callrh\0"
  /* 15275 */ "J2_jumprh\0"
  /* 15285 */ "A2_asrh\0"
  /* 15293 */ "V6_vasrh\0"
  /* 15302 */ "V6_vlsrh\0"
  /* 15311 */ "S2_vsplatrh\0"
  /* 15323 */ "PS_vsplatrh\0"
  /* 15335 */ "PS_crash\0"
  /* 15344 */ "A2_vabsh\0"
  /* 15353 */ "V6_vabsh\0"
  /* 15362 */ "V6_vsh\0"
  /* 15369 */ "V6_lvsplath\0"
  /* 15381 */ "A2_sath\0"
  /* 15389 */ "V6_vgth\0"
  /* 15397 */ "V6_vnormamth\0"
  /* 15410 */ "V6_vpopcounth\0"
  /* 15424 */ "SA1_sxth\0"
  /* 15433 */ "dup_A2_sxth\0"
  /* 15445 */ "SA1_zxth\0"
  /* 15454 */ "dup_A2_zxth\0"
  /* 15466 */ "V6_vcvt_hf_uh\0"
  /* 15480 */ "V6_vdsaduh\0"
  /* 15491 */ "M2_vradduh\0"
  /* 15502 */ "V6_vabsdiffuh\0"
  /* 15516 */ "A2_vavguh\0"
  /* 15526 */ "V6_vavguh\0"
  /* 15536 */ "V6_vunpackuh\0"
  /* 15549 */ "A4_vrminuh\0"
  /* 15560 */ "A2_vminuh\0"
  /* 15570 */ "V6_vminuh\0"
  /* 15580 */ "V6_MAP_equh\0"
  /* 15592 */ "A2_satuh\0"
  /* 15601 */ "V6_vgtuh\0"
  /* 15610 */ "V6_vroundwuh\0"
  /* 15623 */ "V6_vmpyiewuh\0"
  /* 15636 */ "V6_vmpyewuh\0"
  /* 15648 */ "S2_vsatwuh\0"
  /* 15659 */ "V6_vrounduwuh\0"
  /* 15673 */ "V6_vsatuwuh\0"
  /* 15685 */ "A4_vrmaxuh\0"
  /* 15696 */ "A2_vmaxuh\0"
  /* 15706 */ "V6_vmaxuh\0"
  /* 15716 */ "V6_vmpyuh\0"
  /* 15726 */ "S2_asl_i_vh\0"
  /* 15738 */ "S2_asr_i_vh\0"
  /* 15750 */ "S2_lsr_i_vh\0"
  /* 15762 */ "S2_asl_r_vh\0"
  /* 15774 */ "S2_lsl_r_vh\0"
  /* 15786 */ "S2_asr_r_vh\0"
  /* 15798 */ "S2_lsr_r_vh\0"
  /* 15810 */ "M4_cmpyi_wh\0"
  /* 15822 */ "M4_cmpyr_wh\0"
  /* 15834 */ "V6_vroundwh\0"
  /* 15846 */ "S2_vtrunewh\0"
  /* 15858 */ "V6_vmpyiwh\0"
  /* 15869 */ "S2_vrndpackwh\0"
  /* 15883 */ "V6_vmpyiowh\0"
  /* 15895 */ "S2_vtrunowh\0"
  /* 15907 */ "V6_vmpyowh\0"
  /* 15918 */ "V6_vasrwh\0"
  /* 15928 */ "S2_vsatwh\0"
  /* 15938 */ "V6_vsatwh\0"
  /* 15948 */ "V6_vlutvwh\0"
  /* 15959 */ "A4_vrmaxh\0"
  /* 15969 */ "A2_vmaxh\0"
  /* 15978 */ "V6_vmaxh\0"
  /* 15987 */ "S2_tableidxh\0"
  /* 16000 */ "M4_vpmpyh\0"
  /* 16010 */ "V6_vmpyh\0"
  /* 16019 */ "V6_vzh\0"
  /* 16026 */ "SA1_combine0i\0"
  /* 16040 */ "J2_loop0i\0"
  /* 16050 */ "SA1_combine1i\0"
  /* 16064 */ "J2_loop1i\0"
  /* 16074 */ "SA1_combine2i\0"
  /* 16088 */ "SA1_combine3i\0"
  /* 16102 */ "PS_tailcall_i\0"
  /* 16116 */ "M2_vcmac_s0_sat_i\0"
  /* 16134 */ "M2_vcmpy_s0_sat_i\0"
  /* 16152 */ "M2_vcmpy_s1_sat_i\0"
  /* 16170 */ "S2_togglebit_i\0"
  /* 16185 */ "S2_clrbit_i\0"
  /* 16197 */ "S2_setbit_i\0"
  /* 16209 */ "S2_tstbit_i\0"
  /* 16221 */ "S4_ntstbit_i\0"
  /* 16234 */ "V6_vL32b_ai\0"
  /* 16246 */ "V6_vS32b_ai\0"
  /* 16258 */ "V6_vL32Ub_ai\0"
  /* 16271 */ "V6_vS32Ub_ai\0"
  /* 16284 */ "V6_zLd_ai\0"
  /* 16294 */ "V6_vL32b_pred_ai\0"
  /* 16311 */ "V6_vS32b_pred_ai\0"
  /* 16328 */ "V6_vS32Ub_pred_ai\0"
  /* 16346 */ "V6_zLd_pred_ai\0"
  /* 16361 */ "V6_vL32b_tmp_pred_ai\0"
  /* 16382 */ "V6_vL32b_nt_tmp_pred_ai\0"
  /* 16406 */ "V6_vL32b_cur_pred_ai\0"
  /* 16427 */ "V6_vL32b_nt_cur_pred_ai\0"
  /* 16451 */ "V6_vL32b_nt_pred_ai\0"
  /* 16471 */ "V6_vS32b_nt_pred_ai\0"
  /* 16491 */ "V6_vS32b_new_pred_ai\0"
  /* 16512 */ "V6_vS32b_nt_new_pred_ai\0"
  /* 16536 */ "V6_vL32b_npred_ai\0"
  /* 16554 */ "V6_vS32b_npred_ai\0"
  /* 16572 */ "V6_vS32Ub_npred_ai\0"
  /* 16591 */ "V6_vL32b_tmp_npred_ai\0"
  /* 16613 */ "V6_vL32b_nt_tmp_npred_ai\0"
  /* 16638 */ "V6_vL32b_cur_npred_ai\0"
  /* 16660 */ "V6_vL32b_nt_cur_npred_ai\0"
  /* 16685 */ "V6_vL32b_nt_npred_ai\0"
  /* 16706 */ "V6_vS32b_nt_npred_ai\0"
  /* 16727 */ "V6_vS32b_new_npred_ai\0"
  /* 16749 */ "V6_vS32b_nt_new_npred_ai\0"
  /* 16774 */ "V6_vS32b_qpred_ai\0"
  /* 16792 */ "V6_vS32b_nt_qpred_ai\0"
  /* 16813 */ "V6_vS32b_nqpred_ai\0"
  /* 16832 */ "V6_vS32b_nt_nqpred_ai\0"
  /* 16854 */ "V6_vL32b_tmp_ai\0"
  /* 16870 */ "V6_vL32b_nt_tmp_ai\0"
  /* 16889 */ "PS_vloadrq_ai\0"
  /* 16903 */ "PS_vstorerq_ai\0"
  /* 16918 */ "V6_vL32b_cur_ai\0"
  /* 16934 */ "V6_vL32b_nt_cur_ai\0"
  /* 16953 */ "V6_vS32b_srls_ai\0"
  /* 16970 */ "V6_vL32b_nt_ai\0"
  /* 16985 */ "V6_vS32b_nt_ai\0"
  /* 17000 */ "PS_vloadrv_nt_ai\0"
  /* 17017 */ "PS_vstorerv_nt_ai\0"
  /* 17035 */ "PS_vloadrw_nt_ai\0"
  /* 17052 */ "PS_vstorerw_nt_ai\0"
  /* 17070 */ "PS_vloadrv_ai\0"
  /* 17084 */ "PS_vstorerv_ai\0"
  /* 17099 */ "V6_vS32b_new_ai\0"
  /* 17115 */ "V6_vS32b_nt_new_ai\0"
  /* 17134 */ "PS_vloadrw_ai\0"
  /* 17148 */ "PS_vstorerw_ai\0"
  /* 17163 */ "V6_vlalignbi\0"
  /* 17176 */ "V6_valignbi\0"
  /* 17188 */ "V6_vrsadubi\0"
  /* 17200 */ "V6_vrmpyubi\0"
  /* 17212 */ "V6_vlutvvbi\0"
  /* 17224 */ "M2_maci\0"
  /* 17232 */ "M2_mnaci\0"
  /* 17241 */ "M2_acci\0"
  /* 17249 */ "M2_nacci\0"
  /* 17258 */ "V6_vlutvvb_oracci\0"
  /* 17276 */ "V6_vlutvwh_oracci\0"
  /* 17294 */ "L2_loadbsw2_pci\0"
  /* 17310 */ "L2_loadbzw2_pci\0"
  /* 17326 */ "L2_loadbsw4_pci\0"
  /* 17342 */ "L2_loadbzw4_pci\0"
  /* 17358 */ "L2_loadalignb_pci\0"
  /* 17376 */ "L2_loadrb_pci\0"
  /* 17390 */ "PS_loadrb_pci\0"
  /* 17404 */ "S2_storerb_pci\0"
  /* 17419 */ "PS_storerb_pci\0"
  /* 17434 */ "L2_loadrub_pci\0"
  /* 17449 */ "PS_loadrub_pci\0"
  /* 17464 */ "L2_loadrd_pci\0"
  /* 17478 */ "PS_loadrd_pci\0"
  /* 17492 */ "S2_storerd_pci\0"
  /* 17507 */ "PS_storerd_pci\0"
  /* 17522 */ "S2_storerf_pci\0"
  /* 17537 */ "PS_storerf_pci\0"
  /* 17552 */ "L2_loadalignh_pci\0"
  /* 17570 */ "L2_loadrh_pci\0"
  /* 17584 */ "PS_loadrh_pci\0"
  /* 17598 */ "S2_storerh_pci\0"
  /* 17613 */ "PS_storerh_pci\0"
  /* 17628 */ "L2_loadruh_pci\0"
  /* 17643 */ "PS_loadruh_pci\0"
  /* 17658 */ "L2_loadri_pci\0"
  /* 17672 */ "PS_loadri_pci\0"
  /* 17686 */ "S2_storeri_pci\0"
  /* 17701 */ "PS_storeri_pci\0"
  /* 17716 */ "S2_storerbnew_pci\0"
  /* 17734 */ "S2_storerhnew_pci\0"
  /* 17752 */ "S2_storerinew_pci\0"
  /* 17770 */ "SA1_addi\0"
  /* 17779 */ "dup_A2_addi\0"
  /* 17791 */ "M4_mpyri_addi\0"
  /* 17805 */ "M4_mpyrr_addi\0"
  /* 17819 */ "S4_clbaddi\0"
  /* 17830 */ "S4_subaddi\0"
  /* 17841 */ "S4_addaddi\0"
  /* 17852 */ "S4_clbpaddi\0"
  /* 17864 */ "S4_or_andi\0"
  /* 17875 */ "C2_cmpgei\0"
  /* 17885 */ "C4_cmpltei\0"
  /* 17896 */ "PS_fi\0"
  /* 17902 */ "V6_hi\0"
  /* 17908 */ "A4_boundscheck_hi\0"
  /* 17926 */ "V6_vlutvwhi\0"
  /* 17938 */ "M2_accii\0"
  /* 17947 */ "M2_naccii\0"
  /* 17957 */ "dup_A2_combineii\0"
  /* 17974 */ "dup_A4_combineii\0"
  /* 17991 */ "C2_muxii\0"
  /* 18000 */ "S4_lsli\0"
  /* 18008 */ "M2_mpysmi\0"
  /* 18018 */ "L2_loadbsw2_pi\0"
  /* 18033 */ "L2_loadbzw2_pi\0"
  /* 18048 */ "L2_loadbsw4_pi\0"
  /* 18063 */ "L2_loadbzw4_pi\0"
  /* 18078 */ "V6_vL32b_pi\0"
  /* 18090 */ "V6_vS32b_pi\0"
  /* 18102 */ "V6_vL32Ub_pi\0"
  /* 18115 */ "V6_vS32Ub_pi\0"
  /* 18128 */ "L2_loadalignb_pi\0"
  /* 18145 */ "L2_loadrb_pi\0"
  /* 18158 */ "S2_storerb_pi\0"
  /* 18172 */ "L2_loadrub_pi\0"
  /* 18186 */ "V6_zLd_pi\0"
  /* 18196 */ "V6_vL32b_pred_pi\0"
  /* 18213 */ "V6_vS32b_pred_pi\0"
  /* 18230 */ "V6_vS32Ub_pred_pi\0"
  /* 18248 */ "V6_zLd_pred_pi\0"
  /* 18263 */ "V6_vL32b_tmp_pred_pi\0"
  /* 18284 */ "V6_vL32b_nt_tmp_pred_pi\0"
  /* 18308 */ "V6_vL32b_cur_pred_pi\0"
  /* 18329 */ "V6_vL32b_nt_cur_pred_pi\0"
  /* 18353 */ "V6_vL32b_nt_pred_pi\0"
  /* 18373 */ "V6_vS32b_nt_pred_pi\0"
  /* 18393 */ "V6_vS32b_new_pred_pi\0"
  /* 18414 */ "V6_vS32b_nt_new_pred_pi\0"
  /* 18438 */ "V6_vL32b_npred_pi\0"
  /* 18456 */ "V6_vS32b_npred_pi\0"
  /* 18474 */ "V6_vS32Ub_npred_pi\0"
  /* 18493 */ "V6_vL32b_tmp_npred_pi\0"
  /* 18515 */ "V6_vL32b_nt_tmp_npred_pi\0"
  /* 18540 */ "V6_vL32b_cur_npred_pi\0"
  /* 18562 */ "V6_vL32b_nt_cur_npred_pi\0"
  /* 18587 */ "V6_vL32b_nt_npred_pi\0"
  /* 18608 */ "V6_vS32b_nt_npred_pi\0"
  /* 18629 */ "V6_vS32b_new_npred_pi\0"
  /* 18651 */ "V6_vS32b_nt_new_npred_pi\0"
  /* 18676 */ "V6_vS32b_qpred_pi\0"
  /* 18694 */ "V6_vS32b_nt_qpred_pi\0"
  /* 18715 */ "V6_vS32b_nqpred_pi\0"
  /* 18734 */ "V6_vS32b_nt_nqpred_pi\0"
  /* 18756 */ "L2_loadrd_pi\0"
  /* 18769 */ "S2_storerd_pi\0"
  /* 18783 */ "L2_ploadrbf_pi\0"
  /* 18798 */ "S2_pstorerbf_pi\0"
  /* 18814 */ "L2_ploadrubf_pi\0"
  /* 18830 */ "L2_ploadrdf_pi\0"
  /* 18845 */ "S2_pstorerdf_pi\0"
  /* 18861 */ "S2_pstorerff_pi\0"
  /* 18877 */ "L2_ploadrhf_pi\0"
  /* 18892 */ "S2_pstorerhf_pi\0"
  /* 18908 */ "L2_ploadruhf_pi\0"
  /* 18924 */ "L2_ploadrif_pi\0"
  /* 18939 */ "S2_pstorerif_pi\0"
  /* 18955 */ "S2_storerf_pi\0"
  /* 18969 */ "S2_pstorerbnewf_pi\0"
  /* 18988 */ "S2_pstorerhnewf_pi\0"
  /* 19007 */ "S2_pstorerinewf_pi\0"
  /* 19026 */ "L2_loadalignh_pi\0"
  /* 19043 */ "L2_loadrh_pi\0"
  /* 19056 */ "S2_storerh_pi\0"
  /* 19070 */ "L2_loadruh_pi\0"
  /* 19084 */ "L2_loadri_pi\0"
  /* 19097 */ "S2_storeri_pi\0"
  /* 19111 */ "V6_vL32b_tmp_pi\0"
  /* 19127 */ "V6_vL32b_nt_tmp_pi\0"
  /* 19146 */ "V6_vL32b_cur_pi\0"
  /* 19162 */ "V6_vL32b_nt_cur_pi\0"
  /* 19181 */ "V6_vS32b_srls_pi\0"
  /* 19198 */ "L2_ploadrbt_pi\0"
  /* 19213 */ "S2_pstorerbt_pi\0"
  /* 19229 */ "L2_ploadrubt_pi\0"
  /* 19245 */ "L2_ploadrdt_pi\0"
  /* 19260 */ "S2_pstorerdt_pi\0"
  /* 19276 */ "S2_pstorerft_pi\0"
  /* 19292 */ "L2_ploadrht_pi\0"
  /* 19307 */ "S2_pstorerht_pi\0"
  /* 19323 */ "L2_ploadruht_pi\0"
  /* 19339 */ "L2_ploadrit_pi\0"
  /* 19354 */ "S2_pstorerit_pi\0"
  /* 19370 */ "V6_vL32b_nt_pi\0"
  /* 19385 */ "V6_vS32b_nt_pi\0"
  /* 19400 */ "S2_pstorerbnewt_pi\0"
  /* 19419 */ "S2_pstorerhnewt_pi\0"
  /* 19438 */ "S2_pstorerinewt_pi\0"
  /* 19457 */ "V6_vS32b_new_pi\0"
  /* 19473 */ "V6_vS32b_nt_new_pi\0"
  /* 19492 */ "S2_storerbnew_pi\0"
  /* 19509 */ "L2_ploadrbfnew_pi\0"
  /* 19527 */ "S2_pstorerbfnew_pi\0"
  /* 19546 */ "L2_ploadrubfnew_pi\0"
  /* 19565 */ "L2_ploadrdfnew_pi\0"
  /* 19583 */ "S2_pstorerdfnew_pi\0"
  /* 19602 */ "S2_pstorerffnew_pi\0"
  /* 19621 */ "L2_ploadrhfnew_pi\0"
  /* 19639 */ "S2_pstorerhfnew_pi\0"
  /* 19658 */ "L2_ploadruhfnew_pi\0"
  /* 19677 */ "L2_ploadrifnew_pi\0"
  /* 19695 */ "S2_pstorerifnew_pi\0"
  /* 19714 */ "S2_pstorerbnewfnew_pi\0"
  /* 19736 */ "S2_pstorerhnewfnew_pi\0"
  /* 19758 */ "S2_pstorerinewfnew_pi\0"
  /* 19780 */ "S2_storerhnew_pi\0"
  /* 19797 */ "S2_storerinew_pi\0"
  /* 19814 */ "L2_ploadrbtnew_pi\0"
  /* 19832 */ "S2_pstorerbtnew_pi\0"
  /* 19851 */ "L2_ploadrubtnew_pi\0"
  /* 19870 */ "L2_ploadrdtnew_pi\0"
  /* 19888 */ "S2_pstorerdtnew_pi\0"
  /* 19907 */ "S2_pstorerftnew_pi\0"
  /* 19926 */ "L2_ploadrhtnew_pi\0"
  /* 19944 */ "S2_pstorerhtnew_pi\0"
  /* 19963 */ "L2_ploadruhtnew_pi\0"
  /* 19982 */ "L2_ploadritnew_pi\0"
  /* 20000 */ "S2_pstoreritnew_pi\0"
  /* 20019 */ "S2_pstorerbnewtnew_pi\0"
  /* 20041 */ "S2_pstorerhnewtnew_pi\0"
  /* 20063 */ "S2_pstorerinewtnew_pi\0"
  /* 20085 */ "A2_tfrpi\0"
  /* 20094 */ "A4_cmpbeqi\0"
  /* 20105 */ "A4_vcmpbeqi\0"
  /* 20117 */ "A4_cmpheqi\0"
  /* 20128 */ "A4_vcmpheqi\0"
  /* 20140 */ "C4_cmpneqi\0"
  /* 20151 */ "A4_rcmpneqi\0"
  /* 20163 */ "SA1_cmpeqi\0"
  /* 20174 */ "dup_C2_cmpeqi\0"
  /* 20188 */ "A4_rcmpeqi\0"
  /* 20199 */ "A4_vcmpweqi\0"
  /* 20211 */ "A7_croundd_ri\0"
  /* 20225 */ "A4_round_ri\0"
  /* 20237 */ "A4_cround_ri\0"
  /* 20250 */ "S4_subi_asl_ri\0"
  /* 20265 */ "S4_addi_asl_ri\0"
  /* 20280 */ "S4_andi_asl_ri\0"
  /* 20295 */ "S4_ori_asl_ri\0"
  /* 20309 */ "S4_subi_lsr_ri\0"
  /* 20324 */ "S4_addi_lsr_ri\0"
  /* 20339 */ "S4_andi_lsr_ri\0"
  /* 20354 */ "S4_ori_lsr_ri\0"
  /* 20368 */ "A2_subri\0"
  /* 20377 */ "dup_A4_combineri\0"
  /* 20394 */ "C2_bitsclri\0"
  /* 20406 */ "C4_nbitsclri\0"
  /* 20419 */ "S4_or_ori\0"
  /* 20429 */ "S2_addasl_rrri\0"
  /* 20444 */ "C2_muxri\0"
  /* 20453 */ "J2_ploop1si\0"
  /* 20465 */ "J2_ploop2si\0"
  /* 20477 */ "J2_ploop3si\0"
  /* 20489 */ "dup_A2_tfrsi\0"
  /* 20502 */ "V6_vrmpybusi\0"
  /* 20515 */ "SA1_seti\0"
  /* 20524 */ "J4_jumpseti\0"
  /* 20536 */ "A4_cmpbgti\0"
  /* 20547 */ "A4_vcmpbgti\0"
  /* 20559 */ "A4_cmphgti\0"
  /* 20570 */ "A4_vcmphgti\0"
  /* 20582 */ "C2_cmpgti\0"
  /* 20592 */ "A4_vcmpwgti\0"
  /* 20604 */ "A4_bitspliti\0"
  /* 20617 */ "C2_cmpgeui\0"
  /* 20628 */ "C4_cmplteui\0"
  /* 20640 */ "A4_cmpbgtui\0"
  /* 20652 */ "A4_vcmpbgtui\0"
  /* 20665 */ "A4_cmphgtui\0"
  /* 20677 */ "A4_vcmphgtui\0"
  /* 20690 */ "C2_cmpgtui\0"
  /* 20701 */ "A4_vcmpwgtui\0"
  /* 20714 */ "M2_mpyui\0"
  /* 20723 */ "R6_release_at_vi\0"
  /* 20740 */ "S4_stored_rl_at_vi\0"
  /* 20759 */ "S2_storew_rl_at_vi\0"
  /* 20778 */ "R6_release_st_vi\0"
  /* 20795 */ "S4_stored_rl_st_vi\0"
  /* 20814 */ "S2_storew_rl_st_vi\0"
  /* 20833 */ "M2_mpyi\0"
  /* 20841 */ "A2_vconj\0"
  /* 20850 */ "Y2_break\0"
  /* 20859 */ "M2_vmpy2s_s0pack\0"
  /* 20876 */ "M2_vmpy2s_s1pack\0"
  /* 20893 */ "S2_vsathb_nopack\0"
  /* 20910 */ "S2_vsathub_nopack\0"
  /* 20928 */ "S2_vsatwuh_nopack\0"
  /* 20946 */ "S2_vsatwh_nopack\0"
  /* 20963 */ "C2_vitpack\0"
  /* 20974 */ "A4_boundscheck\0"
  /* 20989 */ "Y6_dmlink\0"
  /* 20999 */ "C2_mask\0"
  /* 21007 */ "S2_mask\0"
  /* 21015 */ "PS_call_stk\0"
  /* 21027 */ "M2_vrcmpys_acc_s1_l\0"
  /* 21047 */ "M2_vrcmpys_s1_l\0"
  /* 21063 */ "M2_vrcmpys_s1rp_l\0"
  /* 21081 */ "V6_vdeal\0"
  /* 21090 */ "A2_subh_h16_hl\0"
  /* 21105 */ "A2_addh_h16_hl\0"
  /* 21120 */ "A2_subh_l16_hl\0"
  /* 21135 */ "A2_addh_l16_hl\0"
  /* 21150 */ "A2_combine_hl\0"
  /* 21164 */ "A2_subh_h16_sat_hl\0"
  /* 21183 */ "A2_addh_h16_sat_hl\0"
  /* 21202 */ "A2_subh_l16_sat_hl\0"
  /* 21221 */ "A2_addh_l16_sat_hl\0"
  /* 21240 */ "dep_S2_packhl\0"
  /* 21254 */ "A2_tfril\0"
  /* 21263 */ "A2_subh_h16_ll\0"
  /* 21278 */ "A2_addh_h16_ll\0"
  /* 21293 */ "A2_subh_l16_ll\0"
  /* 21308 */ "A2_addh_l16_ll\0"
  /* 21323 */ "A2_combine_ll\0"
  /* 21337 */ "A2_subh_h16_sat_ll\0"
  /* 21356 */ "A2_addh_h16_sat_ll\0"
  /* 21375 */ "A2_subh_l16_sat_ll\0"
  /* 21394 */ "A2_addh_l16_sat_ll\0"
  /* 21413 */ "J2_call\0"
  /* 21421 */ "Y6_dmpoll\0"
  /* 21431 */ "F2_dfmpyll\0"
  /* 21442 */ "A2_addspl\0"
  /* 21452 */ "V6_vwhist128m\0"
  /* 21466 */ "V6_vlutvvb_nm\0"
  /* 21480 */ "V6_vlutvwh_nm\0"
  /* 21494 */ "PS_call_instrprof_custom\0"
  /* 21519 */ "V6_vwhist128qm\0"
  /* 21534 */ "S2_clbnorm\0"
  /* 21545 */ "S4_clbpnorm\0"
  /* 21557 */ "V6_pred_and_n\0"
  /* 21571 */ "F2_dfimm_n\0"
  /* 21582 */ "F2_sfimm_n\0"
  /* 21593 */ "V6_pred_or_n\0"
  /* 21606 */ "C2_andn\0"
  /* 21614 */ "A4_andn\0"
  /* 21622 */ "C4_and_andn\0"
  /* 21634 */ "M4_and_andn\0"
  /* 21646 */ "C4_or_andn\0"
  /* 21657 */ "M4_or_andn\0"
  /* 21668 */ "M4_xor_andn\0"
  /* 21680 */ "V6_vassign\0"
  /* 21691 */ "S2_cabacdecbin\0"
  /* 21706 */ "A2_min\0"
  /* 21713 */ "F2_dfmin\0"
  /* 21722 */ "F2_sfmin\0"
  /* 21731 */ "M2_macsin\0"
  /* 21741 */ "M2_mpysin\0"
  /* 21751 */ "F2_sffixupn\0"
  /* 21763 */ "C2_orn\0"
  /* 21770 */ "A4_orn\0"
  /* 21777 */ "C4_and_orn\0"
  /* 21788 */ "C4_or_orn\0"
  /* 21798 */ "SL2_return\0"
  /* 21809 */ "L4_return\0"
  /* 21819 */ "S2_asr_i_svw_trun\0"
  /* 21837 */ "S2_asr_r_svw_trun\0"
  /* 21855 */ "Y2_dcfetchbo\0"
  /* 21868 */ "DUPLEX_Pseudo\0"
  /* 21882 */ "V6_vgathermh_pseudo\0"
  /* 21902 */ "V6_vgathermhq_pseudo\0"
  /* 21923 */ "V6_vgathermhwq_pseudo\0"
  /* 21945 */ "V6_vgathermwq_pseudo\0"
  /* 21966 */ "V6_vgathermhw_pseudo\0"
  /* 21987 */ "V6_vgathermw_pseudo\0"
  /* 22007 */ "L2_loadbsw2_io\0"
  /* 22022 */ "L2_loadbzw2_io\0"
  /* 22037 */ "L2_loadbsw4_io\0"
  /* 22052 */ "L2_loadbzw4_io\0"
  /* 22067 */ "SS1_storeb_io\0"
  /* 22081 */ "L2_loadalignb_io\0"
  /* 22098 */ "L4_sub_memopb_io\0"
  /* 22115 */ "L4_isub_memopb_io\0"
  /* 22133 */ "L4_add_memopb_io\0"
  /* 22150 */ "L4_iadd_memopb_io\0"
  /* 22168 */ "L4_and_memopb_io\0"
  /* 22185 */ "L4_iand_memopb_io\0"
  /* 22203 */ "L4_or_memopb_io\0"
  /* 22219 */ "L4_ior_memopb_io\0"
  /* 22236 */ "SL2_loadrb_io\0"
  /* 22250 */ "dup_L2_loadrb_io\0"
  /* 22267 */ "dup_S2_storerb_io\0"
  /* 22285 */ "dup_S4_storeirb_io\0"
  /* 22304 */ "SL1_loadrub_io\0"
  /* 22319 */ "dup_L2_loadrub_io\0"
  /* 22337 */ "dup_L2_loadrd_io\0"
  /* 22354 */ "dup_S2_storerd_io\0"
  /* 22372 */ "L2_ploadrbf_io\0"
  /* 22387 */ "S2_pstorerbf_io\0"
  /* 22403 */ "S4_storeirbf_io\0"
  /* 22419 */ "L2_ploadrubf_io\0"
  /* 22435 */ "L2_ploadrdf_io\0"
  /* 22450 */ "S2_pstorerdf_io\0"
  /* 22466 */ "S2_pstorerff_io\0"
  /* 22482 */ "L2_ploadrhf_io\0"
  /* 22497 */ "S2_pstorerhf_io\0"
  /* 22513 */ "S4_storeirhf_io\0"
  /* 22529 */ "L2_ploadruhf_io\0"
  /* 22545 */ "L2_ploadrif_io\0"
  /* 22560 */ "S2_pstorerif_io\0"
  /* 22576 */ "S4_storeirif_io\0"
  /* 22592 */ "S2_storerf_io\0"
  /* 22606 */ "S2_pstorerbnewf_io\0"
  /* 22625 */ "S2_pstorerhnewf_io\0"
  /* 22644 */ "S2_pstorerinewf_io\0"
  /* 22663 */ "SS2_storeh_io\0"
  /* 22677 */ "L2_loadalignh_io\0"
  /* 22694 */ "L4_sub_memoph_io\0"
  /* 22711 */ "L4_isub_memoph_io\0"
  /* 22729 */ "L4_add_memoph_io\0"
  /* 22746 */ "L4_iadd_memoph_io\0"
  /* 22764 */ "L4_and_memoph_io\0"
  /* 22781 */ "L4_iand_memoph_io\0"
  /* 22799 */ "L4_or_memoph_io\0"
  /* 22815 */ "L4_ior_memoph_io\0"
  /* 22832 */ "SL2_loadrh_io\0"
  /* 22846 */ "dup_L2_loadrh_io\0"
  /* 22863 */ "dup_S2_storerh_io\0"
  /* 22881 */ "S4_storeirh_io\0"
  /* 22896 */ "SL2_loadruh_io\0"
  /* 22911 */ "dup_L2_loadruh_io\0"
  /* 22929 */ "SL1_loadri_io\0"
  /* 22943 */ "dup_L2_loadri_io\0"
  /* 22960 */ "dup_S2_storeri_io\0"
  /* 22978 */ "dup_S4_storeiri_io\0"
  /* 22997 */ "L2_ploadrbt_io\0"
  /* 23012 */ "S2_pstorerbt_io\0"
  /* 23028 */ "S4_storeirbt_io\0"
  /* 23044 */ "L2_ploadrubt_io\0"
  /* 23060 */ "L2_ploadrdt_io\0"
  /* 23075 */ "S2_pstorerdt_io\0"
  /* 23091 */ "S2_pstorerft_io\0"
  /* 23107 */ "L2_ploadrht_io\0"
  /* 23122 */ "S2_pstorerht_io\0"
  /* 23138 */ "S4_storeirht_io\0"
  /* 23154 */ "L2_ploadruht_io\0"
  /* 23170 */ "L2_ploadrit_io\0"
  /* 23185 */ "S2_pstorerit_io\0"
  /* 23201 */ "S4_storeirit_io\0"
  /* 23217 */ "S2_pstorerbnewt_io\0"
  /* 23236 */ "S2_pstorerhnewt_io\0"
  /* 23255 */ "S2_pstorerinewt_io\0"
  /* 23274 */ "S2_storerbnew_io\0"
  /* 23291 */ "L2_ploadrbfnew_io\0"
  /* 23309 */ "S4_pstorerbfnew_io\0"
  /* 23328 */ "S4_storeirbfnew_io\0"
  /* 23347 */ "L2_ploadrubfnew_io\0"
  /* 23366 */ "L2_ploadrdfnew_io\0"
  /* 23384 */ "S4_pstorerdfnew_io\0"
  /* 23403 */ "S4_pstorerffnew_io\0"
  /* 23422 */ "L2_ploadrhfnew_io\0"
  /* 23440 */ "S4_pstorerhfnew_io\0"
  /* 23459 */ "S4_storeirhfnew_io\0"
  /* 23478 */ "L2_ploadruhfnew_io\0"
  /* 23497 */ "L2_ploadrifnew_io\0"
  /* 23515 */ "S4_pstorerifnew_io\0"
  /* 23534 */ "S4_storeirifnew_io\0"
  /* 23553 */ "S4_pstorerbnewfnew_io\0"
  /* 23575 */ "S4_pstorerhnewfnew_io\0"
  /* 23597 */ "S4_pstorerinewfnew_io\0"
  /* 23619 */ "S2_storerhnew_io\0"
  /* 23636 */ "S2_storerinew_io\0"
  /* 23653 */ "L2_ploadrbtnew_io\0"
  /* 23671 */ "S4_pstorerbtnew_io\0"
  /* 23690 */ "S4_storeirbtnew_io\0"
  /* 23709 */ "L2_ploadrubtnew_io\0"
  /* 23728 */ "L2_ploadrdtnew_io\0"
  /* 23746 */ "S4_pstorerdtnew_io\0"
  /* 23765 */ "S4_pstorerftnew_io\0"
  /* 23784 */ "L2_ploadrhtnew_io\0"
  /* 23802 */ "S4_pstorerhtnew_io\0"
  /* 23821 */ "S4_storeirhtnew_io\0"
  /* 23840 */ "L2_ploadruhtnew_io\0"
  /* 23859 */ "L2_ploadritnew_io\0"
  /* 23877 */ "S4_pstoreritnew_io\0"
  /* 23896 */ "S4_storeiritnew_io\0"
  /* 23915 */ "S4_pstorerbnewtnew_io\0"
  /* 23937 */ "S4_pstorerhnewtnew_io\0"
  /* 23959 */ "S4_pstorerinewtnew_io\0"
  /* 23981 */ "SS1_storew_io\0"
  /* 23995 */ "L4_sub_memopw_io\0"
  /* 24012 */ "L4_isub_memopw_io\0"
  /* 24030 */ "L4_add_memopw_io\0"
  /* 24047 */ "L4_iadd_memopw_io\0"
  /* 24065 */ "L4_and_memopw_io\0"
  /* 24082 */ "L4_iand_memopw_io\0"
  /* 24100 */ "L4_or_memopw_io\0"
  /* 24116 */ "L4_ior_memopw_io\0"
  /* 24133 */ "V6_lo\0"
  /* 24139 */ "A4_boundscheck_lo\0"
  /* 24157 */ "V6_vasr_into\0"
  /* 24170 */ "F2_dfcmpuo\0"
  /* 24181 */ "F2_sfcmpuo\0"
  /* 24192 */ "V6_vsubcarryo\0"
  /* 24206 */ "V6_vaddcarryo\0"
  /* 24220 */ "S2_cl0p\0"
  /* 24228 */ "S2_ct0p\0"
  /* 24236 */ "S2_cl1p\0"
  /* 24244 */ "S2_ct1p\0"
  /* 24252 */ "S6_rol_i_p\0"
  /* 24263 */ "S2_asl_i_p\0"
  /* 24274 */ "S2_asr_i_p\0"
  /* 24285 */ "S2_lsr_i_p\0"
  /* 24296 */ "F2_dfimm_p\0"
  /* 24307 */ "F2_sfimm_p\0"
  /* 24318 */ "S2_asl_r_p\0"
  /* 24329 */ "S2_lsl_r_p\0"
  /* 24340 */ "S2_asr_r_p\0"
  /* 24351 */ "S2_lsr_r_p\0"
  /* 24362 */ "L4_loadbsw2_ap\0"
  /* 24377 */ "L4_loadbzw2_ap\0"
  /* 24392 */ "L4_loadbsw4_ap\0"
  /* 24407 */ "L4_loadbzw4_ap\0"
  /* 24422 */ "L4_loadalignb_ap\0"
  /* 24439 */ "L4_loadrb_ap\0"
  /* 24452 */ "S4_storerb_ap\0"
  /* 24466 */ "L4_loadrub_ap\0"
  /* 24480 */ "L4_loadrd_ap\0"
  /* 24493 */ "S4_storerd_ap\0"
  /* 24507 */ "S4_storerf_ap\0"
  /* 24521 */ "L4_loadalignh_ap\0"
  /* 24538 */ "L4_loadrh_ap\0"
  /* 24551 */ "S4_storerh_ap\0"
  /* 24565 */ "L4_loadruh_ap\0"
  /* 24579 */ "L4_loadri_ap\0"
  /* 24592 */ "S4_storeri_ap\0"
  /* 24606 */ "S4_storerbnew_ap\0"
  /* 24623 */ "S4_storerhnew_ap\0"
  /* 24640 */ "S4_storerinew_ap\0"
  /* 24657 */ "V6_vtran2x2_map\0"
  /* 24673 */ "A2_vsubb_map\0"
  /* 24686 */ "A2_vaddb_map\0"
  /* 24699 */ "J2_jumpf_nopred_map\0"
  /* 24719 */ "J2_jumprf_nopred_map\0"
  /* 24740 */ "J2_jumpt_nopred_map\0"
  /* 24760 */ "J2_jumprt_nopred_map\0"
  /* 24781 */ "Y2_k1lock_map\0"
  /* 24795 */ "Y2_k1unlock_map\0"
  /* 24811 */ "C2_pxfer_map\0"
  /* 24824 */ "J2_trap1_noregmap\0"
  /* 24842 */ "L2_loadbsw2_zomap\0"
  /* 24860 */ "L2_loadbzw2_zomap\0"
  /* 24878 */ "L2_loadbsw4_zomap\0"
  /* 24896 */ "L2_loadbzw4_zomap\0"
  /* 24914 */ "L2_loadalignb_zomap\0"
  /* 24934 */ "L4_sub_memopb_zomap\0"
  /* 24954 */ "L4_isub_memopb_zomap\0"
  /* 24975 */ "L4_add_memopb_zomap\0"
  /* 24995 */ "L4_iadd_memopb_zomap\0"
  /* 25016 */ "L4_and_memopb_zomap\0"
  /* 25036 */ "L4_iand_memopb_zomap\0"
  /* 25057 */ "L4_or_memopb_zomap\0"
  /* 25076 */ "L4_ior_memopb_zomap\0"
  /* 25096 */ "L2_loadrb_zomap\0"
  /* 25112 */ "S2_storerb_zomap\0"
  /* 25129 */ "S4_storeirb_zomap\0"
  /* 25147 */ "L2_loadrub_zomap\0"
  /* 25164 */ "L2_loadrd_zomap\0"
  /* 25180 */ "S2_storerd_zomap\0"
  /* 25197 */ "L2_ploadrbf_zomap\0"
  /* 25215 */ "S2_pstorerbf_zomap\0"
  /* 25234 */ "S4_storeirbf_zomap\0"
  /* 25253 */ "L2_ploadrubf_zomap\0"
  /* 25272 */ "L2_ploadrdf_zomap\0"
  /* 25290 */ "S2_pstorerdf_zomap\0"
  /* 25309 */ "S2_pstorerff_zomap\0"
  /* 25328 */ "L2_ploadrhf_zomap\0"
  /* 25346 */ "S2_pstorerhf_zomap\0"
  /* 25365 */ "S4_storeirhf_zomap\0"
  /* 25384 */ "L2_ploadruhf_zomap\0"
  /* 25403 */ "L2_ploadrif_zomap\0"
  /* 25421 */ "S2_pstorerif_zomap\0"
  /* 25440 */ "S4_storeirif_zomap\0"
  /* 25459 */ "S2_storerf_zomap\0"
  /* 25476 */ "S2_pstorerbnewf_zomap\0"
  /* 25498 */ "S2_pstorerhnewf_zomap\0"
  /* 25520 */ "S2_pstorerinewf_zomap\0"
  /* 25542 */ "L2_loadalignh_zomap\0"
  /* 25562 */ "L4_sub_memoph_zomap\0"
  /* 25582 */ "L4_isub_memoph_zomap\0"
  /* 25603 */ "L4_add_memoph_zomap\0"
  /* 25623 */ "L4_iadd_memoph_zomap\0"
  /* 25644 */ "L4_and_memoph_zomap\0"
  /* 25664 */ "L4_iand_memoph_zomap\0"
  /* 25685 */ "L4_or_memoph_zomap\0"
  /* 25704 */ "L4_ior_memoph_zomap\0"
  /* 25724 */ "L2_loadrh_zomap\0"
  /* 25740 */ "S2_storerh_zomap\0"
  /* 25757 */ "S4_storeirh_zomap\0"
  /* 25775 */ "L2_loadruh_zomap\0"
  /* 25792 */ "L2_loadri_zomap\0"
  /* 25808 */ "S2_storeri_zomap\0"
  /* 25825 */ "S4_storeiri_zomap\0"
  /* 25843 */ "L2_ploadrbt_zomap\0"
  /* 25861 */ "S2_pstorerbt_zomap\0"
  /* 25880 */ "S4_storeirbt_zomap\0"
  /* 25899 */ "L2_ploadrubt_zomap\0"
  /* 25918 */ "L2_ploadrdt_zomap\0"
  /* 25936 */ "S2_pstorerdt_zomap\0"
  /* 25955 */ "S2_pstorerft_zomap\0"
  /* 25974 */ "L2_ploadrht_zomap\0"
  /* 25992 */ "S2_pstorerht_zomap\0"
  /* 26011 */ "S4_storeirht_zomap\0"
  /* 26030 */ "L2_ploadruht_zomap\0"
  /* 26049 */ "L2_ploadrit_zomap\0"
  /* 26067 */ "S2_pstorerit_zomap\0"
  /* 26086 */ "S4_storeirit_zomap\0"
  /* 26105 */ "S2_pstorerbnewt_zomap\0"
  /* 26127 */ "S2_pstorerhnewt_zomap\0"
  /* 26149 */ "S2_pstorerinewt_zomap\0"
  /* 26171 */ "S2_storerbnew_zomap\0"
  /* 26191 */ "L2_ploadrbfnew_zomap\0"
  /* 26212 */ "S4_pstorerbfnew_zomap\0"
  /* 26234 */ "S4_storeirbfnew_zomap\0"
  /* 26256 */ "L2_ploadrubfnew_zomap\0"
  /* 26278 */ "L2_ploadrdfnew_zomap\0"
  /* 26299 */ "S4_pstorerdfnew_zomap\0"
  /* 26321 */ "S4_pstorerffnew_zomap\0"
  /* 26343 */ "L2_ploadrhfnew_zomap\0"
  /* 26364 */ "S4_pstorerhfnew_zomap\0"
  /* 26386 */ "S4_storeirhfnew_zomap\0"
  /* 26408 */ "L2_ploadruhfnew_zomap\0"
  /* 26430 */ "L2_ploadrifnew_zomap\0"
  /* 26451 */ "S4_pstorerifnew_zomap\0"
  /* 26473 */ "S4_storeirifnew_zomap\0"
  /* 26495 */ "S4_pstorerbnewfnew_zomap\0"
  /* 26520 */ "S4_pstorerhnewfnew_zomap\0"
  /* 26545 */ "S4_pstorerinewfnew_zomap\0"
  /* 26570 */ "S2_storerhnew_zomap\0"
  /* 26590 */ "S2_storerinew_zomap\0"
  /* 26610 */ "L2_ploadrbtnew_zomap\0"
  /* 26631 */ "S4_pstorerbtnew_zomap\0"
  /* 26653 */ "S4_storeirbtnew_zomap\0"
  /* 26675 */ "L2_ploadrubtnew_zomap\0"
  /* 26697 */ "L2_ploadrdtnew_zomap\0"
  /* 26718 */ "S4_pstorerdtnew_zomap\0"
  /* 26740 */ "S4_pstorerftnew_zomap\0"
  /* 26762 */ "L2_ploadrhtnew_zomap\0"
  /* 26783 */ "S4_pstorerhtnew_zomap\0"
  /* 26805 */ "S4_storeirhtnew_zomap\0"
  /* 26827 */ "L2_ploadruhtnew_zomap\0"
  /* 26849 */ "L2_ploadritnew_zomap\0"
  /* 26870 */ "S4_pstoreritnew_zomap\0"
  /* 26892 */ "S4_storeiritnew_zomap\0"
  /* 26914 */ "S4_pstorerbnewtnew_zomap\0"
  /* 26939 */ "S4_pstorerhnewtnew_zomap\0"
  /* 26964 */ "S4_pstorerinewtnew_zomap\0"
  /* 26989 */ "L4_sub_memopw_zomap\0"
  /* 27009 */ "L4_isub_memopw_zomap\0"
  /* 27030 */ "L4_add_memopw_zomap\0"
  /* 27050 */ "L4_iadd_memopw_zomap\0"
  /* 27071 */ "L4_and_memopw_zomap\0"
  /* 27091 */ "L4_iand_memopw_zomap\0"
  /* 27112 */ "L4_or_memopw_zomap\0"
  /* 27131 */ "L4_ior_memopw_zomap\0"
  /* 27151 */ "V6_vswap\0"
  /* 27160 */ "S2_clbp\0"
  /* 27168 */ "S6_vsplatrbp\0"
  /* 27181 */ "A2_subp\0"
  /* 27189 */ "G4_tfrgpcp\0"
  /* 27200 */ "A4_tfrpcp\0"
  /* 27210 */ "Y4_tfrspcp\0"
  /* 27221 */ "A2_addp\0"
  /* 27229 */ "A2_andp\0"
  /* 27237 */ "V6_vassign_fp\0"
  /* 27251 */ "L2_loadrbgp\0"
  /* 27263 */ "S2_storerbgp\0"
  /* 27276 */ "L2_loadrubgp\0"
  /* 27289 */ "L2_loadrdgp\0"
  /* 27301 */ "S2_storerdgp\0"
  /* 27314 */ "A2_negp\0"
  /* 27322 */ "S2_storerfgp\0"
  /* 27335 */ "L2_loadrhgp\0"
  /* 27347 */ "S2_storerhgp\0"
  /* 27360 */ "L2_loadruhgp\0"
  /* 27373 */ "L2_loadrigp\0"
  /* 27385 */ "S2_storerigp\0"
  /* 27398 */ "S2_storerbnewgp\0"
  /* 27414 */ "S2_storerhnewgp\0"
  /* 27430 */ "S2_storerinewgp\0"
  /* 27446 */ "A7_clip\0"
  /* 27454 */ "A7_vclip\0"
  /* 27463 */ "M2_macsip\0"
  /* 27473 */ "M2_mpysip\0"
  /* 27483 */ "V6_vcombine_tmp\0"
  /* 27499 */ "V6_vassign_tmp\0"
  /* 27514 */ "J2_jump\0"
  /* 27522 */ "A4_andnp\0"
  /* 27531 */ "V6_vassignp\0"
  /* 27543 */ "A2_minp\0"
  /* 27551 */ "A4_ornp\0"
  /* 27559 */ "F2_conv_df2d_chop\0"
  /* 27577 */ "F2_conv_sf2d_chop\0"
  /* 27595 */ "F2_conv_df2ud_chop\0"
  /* 27614 */ "F2_conv_sf2ud_chop\0"
  /* 27633 */ "F2_conv_df2w_chop\0"
  /* 27651 */ "F2_conv_sf2w_chop\0"
  /* 27669 */ "F2_conv_df2uw_chop\0"
  /* 27688 */ "F2_conv_sf2uw_chop\0"
  /* 27707 */ "A2_nop\0"
  /* 27714 */ "G4_tfrgcpp\0"
  /* 27725 */ "A4_tfrcpp\0"
  /* 27735 */ "Y4_tfrscpp\0"
  /* 27746 */ "S6_vtrunehb_ppp\0"
  /* 27762 */ "S6_vtrunohb_ppp\0"
  /* 27778 */ "C2_cmpeqp\0"
  /* 27788 */ "M2_vrcmpys_s1rp\0"
  /* 27804 */ "S4_extractp_rp\0"
  /* 27819 */ "S2_insertp_rp\0"
  /* 27833 */ "S2_extractup_rp\0"
  /* 27849 */ "S4_extract_rp\0"
  /* 27863 */ "S2_insert_rp\0"
  /* 27876 */ "S2_extractu_rp\0"
  /* 27891 */ "A2_tfrp\0"
  /* 27899 */ "A2_orp\0"
  /* 27906 */ "A2_xorp\0"
  /* 27914 */ "C2_tfrrp\0"
  /* 27923 */ "SS2_stored_sp\0"
  /* 27937 */ "SL2_loadrd_sp\0"
  /* 27951 */ "SL2_loadri_sp\0"
  /* 27965 */ "SS2_storew_sp\0"
  /* 27979 */ "A2_absp\0"
  /* 27987 */ "SA1_addsp\0"
  /* 27997 */ "A2_addsp\0"
  /* 28006 */ "S2_lfsp\0"
  /* 28014 */ "S4_extractp\0"
  /* 28026 */ "C2_cmpgtp\0"
  /* 28036 */ "S5_popcountp\0"
  /* 28049 */ "A2_notp\0"
  /* 28057 */ "S2_insertp\0"
  /* 28068 */ "M2_mpysu_up\0"
  /* 28080 */ "M2_mpyu_up\0"
  /* 28091 */ "M2_mpy_up\0"
  /* 28101 */ "A2_minup\0"
  /* 28110 */ "S2_extractup\0"
  /* 28123 */ "C2_cmpgtup\0"
  /* 28134 */ "A2_maxup\0"
  /* 28143 */ "S2_brevp\0"
  /* 28152 */ "A2_maxp\0"
  /* 28160 */ "S2_parityp\0"
  /* 28171 */ "V6_vwhist256q\0"
  /* 28185 */ "V6_vwhist128q\0"
  /* 28199 */ "L4_loadd_aq\0"
  /* 28211 */ "L2_loadw_aq\0"
  /* 28223 */ "V6_vsubbq\0"
  /* 28233 */ "V6_vaddbq\0"
  /* 28243 */ "A4_cmpbeq\0"
  /* 28253 */ "A2_vcmpbeq\0"
  /* 28264 */ "A4_cmpheq\0"
  /* 28274 */ "A2_vcmpheq\0"
  /* 28285 */ "C4_cmpneq\0"
  /* 28295 */ "A4_rcmpneq\0"
  /* 28306 */ "C2_cmpeq\0"
  /* 28315 */ "F2_dfcmpeq\0"
  /* 28326 */ "F2_sfcmpeq\0"
  /* 28337 */ "A4_rcmpeq\0"
  /* 28347 */ "A2_vcmpweq\0"
  /* 28358 */ "V6_vsubhq\0"
  /* 28368 */ "V6_vaddhq\0"
  /* 28378 */ "V6_vgathermhq\0"
  /* 28392 */ "V6_vscattermhq\0"
  /* 28407 */ "V6_vsubbnq\0"
  /* 28418 */ "V6_vaddbnq\0"
  /* 28429 */ "V6_vsubhnq\0"
  /* 28440 */ "V6_vaddhnq\0"
  /* 28451 */ "V6_vsubwnq\0"
  /* 28462 */ "V6_vaddwnq\0"
  /* 28473 */ "V6_vhistq\0"
  /* 28483 */ "V6_vsubwq\0"
  /* 28493 */ "V6_vaddwq\0"
  /* 28503 */ "V6_vgathermhwq\0"
  /* 28518 */ "V6_vscattermhwq\0"
  /* 28534 */ "V6_vgathermwq\0"
  /* 28548 */ "V6_vscattermwq\0"
  /* 28563 */ "J2_loop0r\0"
  /* 28573 */ "J2_loop1r\0"
  /* 28583 */ "S6_rol_i_r\0"
  /* 28594 */ "S2_asl_i_r\0"
  /* 28605 */ "S2_asr_i_r\0"
  /* 28616 */ "S2_lsr_i_r\0"
  /* 28627 */ "PS_tailcall_r\0"
  /* 28641 */ "S2_asl_r_r\0"
  /* 28652 */ "S2_lsl_r_r\0"
  /* 28663 */ "S2_asr_r_r\0"
  /* 28674 */ "S2_lsr_r_r\0"
  /* 28685 */ "M2_vcmac_s0_sat_r\0"
  /* 28703 */ "M2_vcmpy_s0_sat_r\0"
  /* 28721 */ "M2_vcmpy_s1_sat_r\0"
  /* 28739 */ "S2_togglebit_r\0"
  /* 28754 */ "S2_clrbit_r\0"
  /* 28766 */ "S2_setbit_r\0"
  /* 28778 */ "S2_tstbit_r\0"
  /* 28790 */ "S4_ntstbit_r\0"
  /* 28803 */ "L2_loadbsw2_pbr\0"
  /* 28819 */ "L2_loadbzw2_pbr\0"
  /* 28835 */ "L2_loadbsw4_pbr\0"
  /* 28851 */ "L2_loadbzw4_pbr\0"
  /* 28867 */ "L2_loadalignb_pbr\0"
  /* 28885 */ "L2_loadrb_pbr\0"
  /* 28899 */ "S2_storerb_pbr\0"
  /* 28914 */ "L2_loadrub_pbr\0"
  /* 28929 */ "L2_loadrd_pbr\0"
  /* 28943 */ "S2_storerd_pbr\0"
  /* 28958 */ "S2_storerf_pbr\0"
  /* 28973 */ "L2_loadalignh_pbr\0"
  /* 28991 */ "L2_loadrh_pbr\0"
  /* 29005 */ "S2_storerh_pbr\0"
  /* 29020 */ "L2_loadruh_pbr\0"
  /* 29035 */ "L2_loadri_pbr\0"
  /* 29049 */ "S2_storeri_pbr\0"
  /* 29064 */ "S2_storerbnew_pbr\0"
  /* 29082 */ "S2_storerhnew_pbr\0"
  /* 29100 */ "S2_storerinew_pbr\0"
  /* 29118 */ "A2_vavgubr\0"
  /* 29129 */ "A2_vnavghcr\0"
  /* 29141 */ "A2_vavghcr\0"
  /* 29152 */ "L2_loadbsw2_pcr\0"
  /* 29168 */ "L2_loadbzw2_pcr\0"
  /* 29184 */ "L2_loadbsw4_pcr\0"
  /* 29200 */ "L2_loadbzw4_pcr\0"
  /* 29216 */ "L2_loadalignb_pcr\0"
  /* 29234 */ "L2_loadrb_pcr\0"
  /* 29248 */ "PS_loadrb_pcr\0"
  /* 29262 */ "S2_storerb_pcr\0"
  /* 29277 */ "PS_storerb_pcr\0"
  /* 29292 */ "L2_loadrub_pcr\0"
  /* 29307 */ "PS_loadrub_pcr\0"
  /* 29322 */ "L2_loadrd_pcr\0"
  /* 29336 */ "PS_loadrd_pcr\0"
  /* 29350 */ "S2_storerd_pcr\0"
  /* 29365 */ "PS_storerd_pcr\0"
  /* 29380 */ "S2_storerf_pcr\0"
  /* 29395 */ "PS_storerf_pcr\0"
  /* 29410 */ "L2_loadalignh_pcr\0"
  /* 29428 */ "L2_loadrh_pcr\0"
  /* 29442 */ "PS_loadrh_pcr\0"
  /* 29456 */ "S2_storerh_pcr\0"
  /* 29471 */ "PS_storerh_pcr\0"
  /* 29486 */ "L2_loadruh_pcr\0"
  /* 29501 */ "PS_loadruh_pcr\0"
  /* 29516 */ "L2_loadri_pcr\0"
  /* 29530 */ "PS_loadri_pcr\0"
  /* 29544 */ "S2_storeri_pcr\0"
  /* 29559 */ "PS_storeri_pcr\0"
  /* 29574 */ "S2_storerbnew_pcr\0"
  /* 29592 */ "S2_storerhnew_pcr\0"
  /* 29610 */ "S2_storerinew_pcr\0"
  /* 29628 */ "G4_tfrgrcr\0"
  /* 29639 */ "A2_tfrrcr\0"
  /* 29649 */ "Y2_tfrsrcr\0"
  /* 29660 */ "A2_vnavgwcr\0"
  /* 29672 */ "A2_vavgwcr\0"
  /* 29683 */ "M4_mpyri_addr\0"
  /* 29697 */ "M4_mpyrr_addr\0"
  /* 29711 */ "Y2_barrier\0"
  /* 29722 */ "SA1_tfr\0"
  /* 29730 */ "dup_A2_tfr\0"
  /* 29741 */ "S4_vxaddsubhr\0"
  /* 29755 */ "S4_vxsubaddhr\0"
  /* 29769 */ "A2_vnavghr\0"
  /* 29780 */ "A2_vavghr\0"
  /* 29790 */ "A2_vavguhr\0"
  /* 29801 */ "dup_A2_andir\0"
  /* 29814 */ "dup_A4_combineir\0"
  /* 29831 */ "A2_orir\0"
  /* 29839 */ "C2_muxir\0"
  /* 29848 */ "C2_bitsclr\0"
  /* 29859 */ "C4_nbitsclr\0"
  /* 29871 */ "J2_callr\0"
  /* 29880 */ "PS_call_nr\0"
  /* 29891 */ "PS_callr_nr\0"
  /* 29903 */ "A2_or\0"
  /* 29909 */ "C2_or\0"
  /* 29915 */ "V6_veqb_or\0"
  /* 29926 */ "V6_vgtb_or\0"
  /* 29937 */ "V6_vgtub_or\0"
  /* 29949 */ "V6_pred_or\0"
  /* 29960 */ "C4_and_or\0"
  /* 29970 */ "M4_and_or\0"
  /* 29980 */ "V6_vgtbf_or\0"
  /* 29992 */ "V6_vgthf_or\0"
  /* 30004 */ "V6_vgtsf_or\0"
  /* 30016 */ "V6_veqh_or\0"
  /* 30027 */ "V6_vgth_or\0"
  /* 30038 */ "V6_vgtuh_or\0"
  /* 30050 */ "S6_rol_i_p_or\0"
  /* 30064 */ "S2_asl_i_p_or\0"
  /* 30078 */ "S2_asr_i_p_or\0"
  /* 30092 */ "S2_lsr_i_p_or\0"
  /* 30106 */ "S2_asl_r_p_or\0"
  /* 30120 */ "S2_lsl_r_p_or\0"
  /* 30134 */ "S2_asr_r_p_or\0"
  /* 30148 */ "S2_lsr_r_p_or\0"
  /* 30162 */ "S6_rol_i_r_or\0"
  /* 30176 */ "S2_asl_i_r_or\0"
  /* 30190 */ "S2_asr_i_r_or\0"
  /* 30204 */ "S2_lsr_i_r_or\0"
  /* 30218 */ "S2_asl_r_r_or\0"
  /* 30232 */ "S2_lsl_r_r_or\0"
  /* 30246 */ "S2_asr_r_r_or\0"
  /* 30260 */ "S2_lsr_r_r_or\0"
  /* 30274 */ "C4_or_or\0"
  /* 30283 */ "M4_or_or\0"
  /* 30292 */ "M4_xor_or\0"
  /* 30302 */ "V6_veqw_or\0"
  /* 30313 */ "V6_vgtw_or\0"
  /* 30324 */ "V6_vgtuw_or\0"
  /* 30336 */ "V6_MAP_equb_ior\0"
  /* 30352 */ "V6_MAP_equh_ior\0"
  /* 30368 */ "V6_MAP_equw_ior\0"
  /* 30384 */ "V6_vror\0"
  /* 30392 */ "V6_vor\0"
  /* 30399 */ "A2_xor\0"
  /* 30406 */ "C2_xor\0"
  /* 30413 */ "V6_veqb_xor\0"
  /* 30425 */ "V6_vgtb_xor\0"
  /* 30437 */ "V6_MAP_equb_xor\0"
  /* 30453 */ "V6_vgtub_xor\0"
  /* 30466 */ "V6_pred_xor\0"
  /* 30478 */ "M4_and_xor\0"
  /* 30489 */ "V6_vgtbf_xor\0"
  /* 30502 */ "V6_vgthf_xor\0"
  /* 30515 */ "V6_vgtsf_xor\0"
  /* 30528 */ "V6_veqh_xor\0"
  /* 30540 */ "V6_vgth_xor\0"
  /* 30552 */ "V6_MAP_equh_xor\0"
  /* 30568 */ "V6_vgtuh_xor\0"
  /* 30581 */ "S2_asl_r_p_xor\0"
  /* 30596 */ "S2_lsl_r_p_xor\0"
  /* 30611 */ "S2_asr_r_p_xor\0"
  /* 30626 */ "S2_lsr_r_p_xor\0"
  /* 30641 */ "M4_or_xor\0"
  /* 30651 */ "V6_veqw_xor\0"
  /* 30663 */ "V6_vgtw_xor\0"
  /* 30675 */ "V6_MAP_equw_xor\0"
  /* 30691 */ "V6_vgtuw_xor\0"
  /* 30704 */ "V6_vxor\0"
  /* 30712 */ "L2_loadbsw2_pr\0"
  /* 30727 */ "L2_loadbzw2_pr\0"
  /* 30742 */ "L2_loadbsw4_pr\0"
  /* 30757 */ "L2_loadbzw4_pr\0"
  /* 30772 */ "L2_loadalignb_pr\0"
  /* 30789 */ "L2_loadrb_pr\0"
  /* 30802 */ "S2_storerb_pr\0"
  /* 30816 */ "L2_loadrub_pr\0"
  /* 30830 */ "L2_loadrd_pr\0"
  /* 30843 */ "S2_storerd_pr\0"
  /* 30857 */ "S2_storerf_pr\0"
  /* 30871 */ "L2_loadalignh_pr\0"
  /* 30888 */ "L2_loadrh_pr\0"
  /* 30901 */ "S2_storerh_pr\0"
  /* 30915 */ "L2_loadruh_pr\0"
  /* 30929 */ "L2_loadri_pr\0"
  /* 30942 */ "S2_storeri_pr\0"
  /* 30956 */ "S2_storerbnew_pr\0"
  /* 30973 */ "S2_storerhnew_pr\0"
  /* 30990 */ "S2_storerinew_pr\0"
  /* 31007 */ "J2_jumpr\0"
  /* 31016 */ "J4_hintjumpr\0"
  /* 31029 */ "C2_tfrpr\0"
  /* 31038 */ "F2_sffixupr\0"
  /* 31050 */ "L4_loadrb_rr\0"
  /* 31063 */ "S4_storerb_rr\0"
  /* 31077 */ "L4_loadrub_rr\0"
  /* 31091 */ "A7_croundd_rr\0"
  /* 31105 */ "A4_round_rr\0"
  /* 31117 */ "A4_cround_rr\0"
  /* 31130 */ "L4_loadrd_rr\0"
  /* 31143 */ "S4_storerd_rr\0"
  /* 31157 */ "L4_ploadrbf_rr\0"
  /* 31172 */ "S4_pstorerbf_rr\0"
  /* 31188 */ "L4_ploadrubf_rr\0"
  /* 31204 */ "L4_ploadrdf_rr\0"
  /* 31219 */ "S4_pstorerdf_rr\0"
  /* 31235 */ "S4_pstorerff_rr\0"
  /* 31251 */ "L4_ploadrhf_rr\0"
  /* 31266 */ "S4_pstorerhf_rr\0"
  /* 31282 */ "L4_ploadruhf_rr\0"
  /* 31298 */ "L4_ploadrif_rr\0"
  /* 31313 */ "S4_pstorerif_rr\0"
  /* 31329 */ "S4_storerf_rr\0"
  /* 31343 */ "S4_pstorerbnewf_rr\0"
  /* 31362 */ "S4_pstorerhnewf_rr\0"
  /* 31381 */ "S4_pstorerinewf_rr\0"
  /* 31400 */ "L4_loadrh_rr\0"
  /* 31413 */ "S4_storerh_rr\0"
  /* 31427 */ "L4_loadruh_rr\0"
  /* 31441 */ "L4_loadri_rr\0"
  /* 31454 */ "S4_storeri_rr\0"
  /* 31468 */ "L4_ploadrbt_rr\0"
  /* 31483 */ "S4_pstorerbt_rr\0"
  /* 31499 */ "L4_ploadrubt_rr\0"
  /* 31515 */ "L4_ploadrdt_rr\0"
  /* 31530 */ "S4_pstorerdt_rr\0"
  /* 31546 */ "S4_pstorerft_rr\0"
  /* 31562 */ "L4_ploadrht_rr\0"
  /* 31577 */ "S4_pstorerht_rr\0"
  /* 31593 */ "L4_ploadruht_rr\0"
  /* 31609 */ "L4_ploadrit_rr\0"
  /* 31624 */ "S4_pstorerit_rr\0"
  /* 31640 */ "S4_pstorerbnewt_rr\0"
  /* 31659 */ "S4_pstorerhnewt_rr\0"
  /* 31678 */ "S4_pstorerinewt_rr\0"
  /* 31697 */ "S4_storerbnew_rr\0"
  /* 31714 */ "L4_ploadrbfnew_rr\0"
  /* 31732 */ "S4_pstorerbfnew_rr\0"
  /* 31751 */ "L4_ploadrubfnew_rr\0"
  /* 31770 */ "L4_ploadrdfnew_rr\0"
  /* 31788 */ "S4_pstorerdfnew_rr\0"
  /* 31807 */ "S4_pstorerffnew_rr\0"
  /* 31826 */ "L4_ploadrhfnew_rr\0"
  /* 31844 */ "S4_pstorerhfnew_rr\0"
  /* 31863 */ "L4_ploadruhfnew_rr\0"
  /* 31882 */ "L4_ploadrifnew_rr\0"
  /* 31900 */ "S4_pstorerifnew_rr\0"
  /* 31919 */ "S4_pstorerbnewfnew_rr\0"
  /* 31941 */ "S4_pstorerhnewfnew_rr\0"
  /* 31963 */ "S4_pstorerinewfnew_rr\0"
  /* 31985 */ "S4_storerhnew_rr\0"
  /* 32002 */ "S4_storerinew_rr\0"
  /* 32019 */ "L4_ploadrbtnew_rr\0"
  /* 32037 */ "S4_pstorerbtnew_rr\0"
  /* 32056 */ "L4_ploadrubtnew_rr\0"
  /* 32075 */ "L4_ploadrdtnew_rr\0"
  /* 32093 */ "S4_pstorerdtnew_rr\0"
  /* 32112 */ "S4_pstorerftnew_rr\0"
  /* 32131 */ "L4_ploadrhtnew_rr\0"
  /* 32149 */ "S4_pstorerhtnew_rr\0"
  /* 32168 */ "L4_ploadruhtnew_rr\0"
  /* 32187 */ "L4_ploadritnew_rr\0"
  /* 32205 */ "S4_pstoreritnew_rr\0"
  /* 32224 */ "S4_pstorerbnewtnew_rr\0"
  /* 32246 */ "S4_pstorerhnewtnew_rr\0"
  /* 32268 */ "S4_pstorerinewtnew_rr\0"
  /* 32290 */ "G4_tfrgcrr\0"
  /* 32301 */ "A2_tfrcrr\0"
  /* 32311 */ "Y2_tfrscrr\0"
  /* 32322 */ "J2_ploop1sr\0"
  /* 32334 */ "J2_ploop2sr\0"
  /* 32346 */ "J2_ploop3sr\0"
  /* 32358 */ "LDriw_ctr\0"
  /* 32368 */ "STriw_ctr\0"
  /* 32378 */ "J4_jumpsetr\0"
  /* 32390 */ "V6_vrotr\0"
  /* 32399 */ "L4_loadbsw2_ur\0"
  /* 32414 */ "L4_loadbzw2_ur\0"
  /* 32429 */ "L4_loadbsw4_ur\0"
  /* 32444 */ "L4_loadbzw4_ur\0"
  /* 32459 */ "L4_loadalignb_ur\0"
  /* 32476 */ "L4_loadrb_ur\0"
  /* 32489 */ "S4_storerb_ur\0"
  /* 32503 */ "L4_loadrub_ur\0"
  /* 32517 */ "L4_loadrd_ur\0"
  /* 32530 */ "S4_storerd_ur\0"
  /* 32544 */ "S4_storerf_ur\0"
  /* 32558 */ "L4_loadalignh_ur\0"
  /* 32575 */ "L4_loadrh_ur\0"
  /* 32588 */ "S4_storerh_ur\0"
  /* 32602 */ "L4_loadruh_ur\0"
  /* 32616 */ "L4_loadri_ur\0"
  /* 32629 */ "S4_storeri_ur\0"
  /* 32643 */ "S4_storerbnew_ur\0"
  /* 32660 */ "S4_storerhnew_ur\0"
  /* 32677 */ "S4_storerinew_ur\0"
  /* 32694 */ "A2_vnavgwr\0"
  /* 32705 */ "A2_vavgwr\0"
  /* 32715 */ "V6_vinsertwr\0"
  /* 32728 */ "A2_vavguwr\0"
  /* 32739 */ "SA1_combinezr\0"
  /* 32753 */ "A2_abs\0"
  /* 32760 */ "L4_ploadrbf_abs\0"
  /* 32776 */ "S4_pstorerbf_abs\0"
  /* 32793 */ "L4_ploadrubf_abs\0"
  /* 32810 */ "L4_ploadrdf_abs\0"
  /* 32826 */ "S4_pstorerdf_abs\0"
  /* 32843 */ "S4_pstorerff_abs\0"
  /* 32860 */ "L4_ploadrhf_abs\0"
  /* 32876 */ "S4_pstorerhf_abs\0"
  /* 32893 */ "L4_ploadruhf_abs\0"
  /* 32910 */ "L4_ploadrif_abs\0"
  /* 32926 */ "S4_pstorerif_abs\0"
  /* 32943 */ "S4_pstorerbnewf_abs\0"
  /* 32963 */ "S4_pstorerhnewf_abs\0"
  /* 32983 */ "S4_pstorerinewf_abs\0"
  /* 33003 */ "L4_ploadrbt_abs\0"
  /* 33019 */ "S4_pstorerbt_abs\0"
  /* 33036 */ "L4_ploadrubt_abs\0"
  /* 33053 */ "L4_ploadrdt_abs\0"
  /* 33069 */ "S4_pstorerdt_abs\0"
  /* 33086 */ "S4_pstorerft_abs\0"
  /* 33103 */ "L4_ploadrht_abs\0"
  /* 33119 */ "S4_pstorerht_abs\0"
  /* 33136 */ "L4_ploadruht_abs\0"
  /* 33153 */ "L4_ploadrit_abs\0"
  /* 33169 */ "S4_pstorerit_abs\0"
  /* 33186 */ "S4_pstorerbnewt_abs\0"
  /* 33206 */ "S4_pstorerhnewt_abs\0"
  /* 33226 */ "S4_pstorerinewt_abs\0"
  /* 33246 */ "L4_ploadrbfnew_abs\0"
  /* 33265 */ "S4_pstorerbfnew_abs\0"
  /* 33285 */ "L4_ploadrubfnew_abs\0"
  /* 33305 */ "L4_ploadrdfnew_abs\0"
  /* 33324 */ "S4_pstorerdfnew_abs\0"
  /* 33344 */ "S4_pstorerffnew_abs\0"
  /* 33364 */ "L4_ploadrhfnew_abs\0"
  /* 33383 */ "S4_pstorerhfnew_abs\0"
  /* 33403 */ "L4_ploadruhfnew_abs\0"
  /* 33423 */ "L4_ploadrifnew_abs\0"
  /* 33442 */ "S4_pstorerifnew_abs\0"
  /* 33462 */ "S4_pstorerbnewfnew_abs\0"
  /* 33485 */ "S4_pstorerhnewfnew_abs\0"
  /* 33508 */ "S4_pstorerinewfnew_abs\0"
  /* 33531 */ "L4_ploadrbtnew_abs\0"
  /* 33550 */ "S4_pstorerbtnew_abs\0"
  /* 33570 */ "L4_ploadrubtnew_abs\0"
  /* 33590 */ "L4_ploadrdtnew_abs\0"
  /* 33609 */ "S4_pstorerdtnew_abs\0"
  /* 33629 */ "S4_pstorerftnew_abs\0"
  /* 33649 */ "L4_ploadrhtnew_abs\0"
  /* 33668 */ "S4_pstorerhtnew_abs\0"
  /* 33688 */ "L4_ploadruhtnew_abs\0"
  /* 33708 */ "L4_ploadritnew_abs\0"
  /* 33727 */ "S4_pstoreritnew_abs\0"
  /* 33747 */ "S4_pstorerbnewtnew_abs\0"
  /* 33770 */ "S4_pstorerhnewtnew_abs\0"
  /* 33793 */ "S4_pstorerinewtnew_abs\0"
  /* 33816 */ "PS_loadrbabs\0"
  /* 33829 */ "PS_storerbabs\0"
  /* 33843 */ "PS_loadrubabs\0"
  /* 33857 */ "PS_loadrdabs\0"
  /* 33870 */ "PS_storerdabs\0"
  /* 33884 */ "PS_storerfabs\0"
  /* 33898 */ "PS_loadrhabs\0"
  /* 33911 */ "PS_storerhabs\0"
  /* 33925 */ "PS_loadruhabs\0"
  /* 33939 */ "PS_loadriabs\0"
  /* 33952 */ "PS_storeriabs\0"
  /* 33966 */ "PS_storerbnewabs\0"
  /* 33983 */ "PS_storerhnewabs\0"
  /* 34000 */ "PS_storerinewabs\0"
  /* 34017 */ "A2_vsububs\0"
  /* 34028 */ "A2_vaddubs\0"
  /* 34039 */ "A5_vaddhubs\0"
  /* 34051 */ "M2_vmac2es\0"
  /* 34062 */ "A2_vsubhs\0"
  /* 34072 */ "A2_svsubhs\0"
  /* 34083 */ "A2_vaddhs\0"
  /* 34093 */ "A2_svaddhs\0"
  /* 34104 */ "A2_svavghs\0"
  /* 34115 */ "A2_vsubuhs\0"
  /* 34126 */ "A2_svsubuhs\0"
  /* 34138 */ "A2_vadduhs\0"
  /* 34149 */ "A2_svadduhs\0"
  /* 34161 */ "S2_vrndpackwhs\0"
  /* 34176 */ "F2_sffms\0"
  /* 34185 */ "V6_vmpyhsrs\0"
  /* 34197 */ "V6_vmpyhvsrs\0"
  /* 34210 */ "F2_dfclass\0"
  /* 34221 */ "F2_sfclass\0"
  /* 34232 */ "V6_vmpyhss\0"
  /* 34243 */ "V6_vmpabus\0"
  /* 34254 */ "V6_vdmpybus\0"
  /* 34266 */ "V6_vrmpybus\0"
  /* 34278 */ "V6_vtmpybus\0"
  /* 34290 */ "V6_vmpybus\0"
  /* 34301 */ "V6_vmpyhus\0"
  /* 34312 */ "V6_vmpyuhvs\0"
  /* 34324 */ "A2_vsubws\0"
  /* 34334 */ "A2_vaddws\0"
  /* 34344 */ "SL2_jumpr31_t\0"
  /* 34358 */ "SL2_return_t\0"
  /* 34371 */ "L4_return_t\0"
  /* 34383 */ "J4_tstbit0_fp0_jump_t\0"
  /* 34405 */ "J4_cmpeqn1_fp0_jump_t\0"
  /* 34427 */ "J4_cmpgtn1_fp0_jump_t\0"
  /* 34449 */ "J4_cmpeqi_fp0_jump_t\0"
  /* 34470 */ "J4_cmpgti_fp0_jump_t\0"
  /* 34491 */ "J4_cmpgtui_fp0_jump_t\0"
  /* 34513 */ "J4_cmpeq_fp0_jump_t\0"
  /* 34533 */ "J4_cmpgt_fp0_jump_t\0"
  /* 34553 */ "J4_cmpgtu_fp0_jump_t\0"
  /* 34574 */ "J4_tstbit0_tp0_jump_t\0"
  /* 34596 */ "J4_cmpeqn1_tp0_jump_t\0"
  /* 34618 */ "J4_cmpgtn1_tp0_jump_t\0"
  /* 34640 */ "J4_cmpeqi_tp0_jump_t\0"
  /* 34661 */ "J4_cmpgti_tp0_jump_t\0"
  /* 34682 */ "J4_cmpgtui_tp0_jump_t\0"
  /* 34704 */ "J4_cmpeq_tp0_jump_t\0"
  /* 34724 */ "J4_cmpgt_tp0_jump_t\0"
  /* 34744 */ "J4_cmpgtu_tp0_jump_t\0"
  /* 34765 */ "J4_tstbit0_fp1_jump_t\0"
  /* 34787 */ "J4_cmpeqn1_fp1_jump_t\0"
  /* 34809 */ "J4_cmpgtn1_fp1_jump_t\0"
  /* 34831 */ "J4_cmpeqi_fp1_jump_t\0"
  /* 34852 */ "J4_cmpgti_fp1_jump_t\0"
  /* 34873 */ "J4_cmpgtui_fp1_jump_t\0"
  /* 34895 */ "J4_cmpeq_fp1_jump_t\0"
  /* 34915 */ "J4_cmpgt_fp1_jump_t\0"
  /* 34935 */ "J4_cmpgtu_fp1_jump_t\0"
  /* 34956 */ "J4_tstbit0_tp1_jump_t\0"
  /* 34978 */ "J4_cmpeqn1_tp1_jump_t\0"
  /* 35000 */ "J4_cmpgtn1_tp1_jump_t\0"
  /* 35022 */ "J4_cmpeqi_tp1_jump_t\0"
  /* 35043 */ "J4_cmpgti_tp1_jump_t\0"
  /* 35064 */ "J4_cmpgtui_tp1_jump_t\0"
  /* 35086 */ "J4_cmpeq_tp1_jump_t\0"
  /* 35106 */ "J4_cmpgt_tp1_jump_t\0"
  /* 35126 */ "J4_cmpgtu_tp1_jump_t\0"
  /* 35147 */ "J4_tstbit0_f_jumpnv_t\0"
  /* 35169 */ "J4_cmpeqn1_f_jumpnv_t\0"
  /* 35191 */ "J4_cmpgtn1_f_jumpnv_t\0"
  /* 35213 */ "J4_cmpeqi_f_jumpnv_t\0"
  /* 35234 */ "J4_cmpgti_f_jumpnv_t\0"
  /* 35255 */ "J4_cmpgtui_f_jumpnv_t\0"
  /* 35277 */ "J4_cmpeq_f_jumpnv_t\0"
  /* 35297 */ "J4_cmpgt_f_jumpnv_t\0"
  /* 35317 */ "J4_cmplt_f_jumpnv_t\0"
  /* 35337 */ "J4_cmpgtu_f_jumpnv_t\0"
  /* 35358 */ "J4_cmpltu_f_jumpnv_t\0"
  /* 35379 */ "J4_tstbit0_t_jumpnv_t\0"
  /* 35401 */ "J4_cmpeqn1_t_jumpnv_t\0"
  /* 35423 */ "J4_cmpgtn1_t_jumpnv_t\0"
  /* 35445 */ "J4_cmpeqi_t_jumpnv_t\0"
  /* 35466 */ "J4_cmpgti_t_jumpnv_t\0"
  /* 35487 */ "J4_cmpgtui_t_jumpnv_t\0"
  /* 35509 */ "J4_cmpeq_t_jumpnv_t\0"
  /* 35529 */ "J4_cmpgt_t_jumpnv_t\0"
  /* 35549 */ "J4_cmplt_t_jumpnv_t\0"
  /* 35569 */ "J4_cmpgtu_t_jumpnv_t\0"
  /* 35590 */ "J4_cmpltu_t_jumpnv_t\0"
  /* 35611 */ "L4_return_map_to_raw_t\0"
  /* 35634 */ "M4_mac_up_s1_sat\0"
  /* 35651 */ "M4_nac_up_s1_sat\0"
  /* 35668 */ "M2_mpy_up_s1_sat\0"
  /* 35685 */ "A2_sat\0"
  /* 35692 */ "V6_vwhist256_sat\0"
  /* 35709 */ "V6_vsubububb_sat\0"
  /* 35726 */ "V6_vaddububb_sat\0"
  /* 35743 */ "V6_vpackhb_sat\0"
  /* 35758 */ "V6_vabsb_sat\0"
  /* 35771 */ "V6_vpackhub_sat\0"
  /* 35787 */ "S5_asrhub_sat\0"
  /* 35801 */ "S5_asrhub_rnd_sat\0"
  /* 35819 */ "V6_vabsh_sat\0"
  /* 35832 */ "V6_vpackwuh_sat\0"
  /* 35848 */ "V6_vpackwh_sat\0"
  /* 35863 */ "A4_round_ri_sat\0"
  /* 35879 */ "V6_vwhist256q_sat\0"
  /* 35897 */ "S2_asl_i_r_sat\0"
  /* 35912 */ "S2_asl_r_r_sat\0"
  /* 35927 */ "S2_asr_r_r_sat\0"
  /* 35942 */ "A4_round_rr_sat\0"
  /* 35958 */ "V6_vabsw_sat\0"
  /* 35971 */ "V6_vsubbsat\0"
  /* 35983 */ "V6_vaddbsat\0"
  /* 35995 */ "V6_vasrhbsat\0"
  /* 36008 */ "V6_vsububsat\0"
  /* 36021 */ "V6_vaddubsat\0"
  /* 36034 */ "V6_vasrhubsat\0"
  /* 36048 */ "V6_vasruhubsat\0"
  /* 36063 */ "V6_vasrvuhubsat\0"
  /* 36079 */ "dep_A2_subsat\0"
  /* 36093 */ "dep_A2_addsat\0"
  /* 36107 */ "V6_vasrhbrndsat\0"
  /* 36123 */ "V6_vasrhubrndsat\0"
  /* 36140 */ "V6_vasruhubrndsat\0"
  /* 36158 */ "V6_vasrvuhubrndsat\0"
  /* 36177 */ "V6_vasrwuhrndsat\0"
  /* 36194 */ "V6_vasruwuhrndsat\0"
  /* 36212 */ "V6_vasrvwuhrndsat\0"
  /* 36230 */ "V6_vasrwhrndsat\0"
  /* 36246 */ "A2_roundsat\0"
  /* 36258 */ "A2_negsat\0"
  /* 36268 */ "V6_vsubhsat\0"
  /* 36280 */ "V6_vaddhsat\0"
  /* 36292 */ "V6_vmpahhsat\0"
  /* 36305 */ "A2_vabshsat\0"
  /* 36317 */ "V6_vsubuhsat\0"
  /* 36330 */ "V6_vadduhsat\0"
  /* 36343 */ "V6_vmpauhuhsat\0"
  /* 36358 */ "V6_vmpsuhuhsat\0"
  /* 36373 */ "V6_vasrwuhsat\0"
  /* 36387 */ "V6_vasruwuhsat\0"
  /* 36402 */ "V6_vasrvwuhsat\0"
  /* 36417 */ "V6_vasrwhsat\0"
  /* 36430 */ "V6_vdmpyhsat\0"
  /* 36443 */ "V6_vdmpyhisat\0"
  /* 36457 */ "V6_vdmpyhsuisat\0"
  /* 36473 */ "A2_addpsat\0"
  /* 36484 */ "A2_abssat\0"
  /* 36494 */ "V6_vdmpyhsusat\0"
  /* 36509 */ "V6_vdmpyhvsat\0"
  /* 36523 */ "V6_vsubwsat\0"
  /* 36535 */ "V6_vaddwsat\0"
  /* 36547 */ "A2_vabswsat\0"
  /* 36559 */ "V6_vsubuwsat\0"
  /* 36572 */ "V6_vadduwsat\0"
  /* 36585 */ "V6_vaddcarrysat\0"
  /* 36601 */ "A4_psxtbt\0"
  /* 36611 */ "A4_pzxtbt\0"
  /* 36621 */ "A2_psubt\0"
  /* 36630 */ "S4_extract\0"
  /* 36641 */ "V6_zextract\0"
  /* 36653 */ "PS_pselect\0"
  /* 36664 */ "PS_vselect\0"
  /* 36675 */ "PS_wselect\0"
  /* 36686 */ "A2_paddt\0"
  /* 36695 */ "A2_pandt\0"
  /* 36704 */ "PS_jmpret\0"
  /* 36714 */ "C2_bitsset\0"
  /* 36725 */ "C4_nbitsset\0"
  /* 36737 */ "A4_cmpbgt\0"
  /* 36747 */ "A4_vcmpbgt\0"
  /* 36758 */ "A4_cmphgt\0"
  /* 36768 */ "A2_vcmphgt\0"
  /* 36779 */ "C2_cmpgt\0"
  /* 36788 */ "F2_dfcmpgt\0"
  /* 36799 */ "F2_sfcmpgt\0"
  /* 36810 */ "A2_vcmpwgt\0"
  /* 36821 */ "Y2_syncht\0"
  /* 36831 */ "A4_paslht\0"
  /* 36841 */ "A4_pasrht\0"
  /* 36851 */ "A4_psxtht\0"
  /* 36861 */ "A4_pzxtht\0"
  /* 36871 */ "Y2_wait\0"
  /* 36879 */ "Y6_dmwait\0"
  /* 36889 */ "A2_paddit\0"
  /* 36899 */ "dup_C2_cmoveit\0"
  /* 36914 */ "A4_bitsplit\0"
  /* 36926 */ "dup_C2_cmovenewit\0"
  /* 36944 */ "V6_v6mpyhubs10_alt\0"
  /* 36963 */ "V6_v6mpyvubs10_alt\0"
  /* 36982 */ "V6_vsubb_alt\0"
  /* 36995 */ "V6_vaddb_alt\0"
  /* 37008 */ "V6_vshuffeb_alt\0"
  /* 37024 */ "V6_vpackeb_alt\0"
  /* 37039 */ "V6_vshufoeb_alt\0"
  /* 37055 */ "V6_vshuffb_alt\0"
  /* 37070 */ "V6_vnavgb_alt\0"
  /* 37084 */ "V6_vavgb_alt\0"
  /* 37097 */ "V6_vmpahb_alt\0"
  /* 37111 */ "V6_vroundhb_alt\0"
  /* 37127 */ "V6_vmpyihb_alt\0"
  /* 37142 */ "V6_vmpauhb_alt\0"
  /* 37157 */ "V6_vdmpyhb_alt\0"
  /* 37172 */ "V6_vtmpyhb_alt\0"
  /* 37187 */ "V6_vunpackb_alt\0"
  /* 37203 */ "V6_vdealb_alt\0"
  /* 37217 */ "V6_vminb_alt\0"
  /* 37230 */ "V6_vshuffob_alt\0"
  /* 37246 */ "V6_vunpackob_alt\0"
  /* 37263 */ "V6_vpackob_alt\0"
  /* 37278 */ "V6_vabsb_alt\0"
  /* 37291 */ "V6_vsb_alt\0"
  /* 37302 */ "V6_vabsdiffub_alt\0"
  /* 37320 */ "V6_vnavgub_alt\0"
  /* 37335 */ "V6_vavgub_alt\0"
  /* 37349 */ "V6_vroundhub_alt\0"
  /* 37366 */ "V6_vsathub_alt\0"
  /* 37381 */ "V6_vrounduhub_alt\0"
  /* 37399 */ "V6_vunpackub_alt\0"
  /* 37416 */ "V6_vminub_alt\0"
  /* 37430 */ "V6_vabsub_alt\0"
  /* 37444 */ "V6_vmpyiwub_alt\0"
  /* 37460 */ "V6_vmaxub_alt\0"
  /* 37474 */ "V6_vrmpyub_alt\0"
  /* 37489 */ "V6_vmpyub_alt\0"
  /* 37503 */ "V6_vmpyiwb_alt\0"
  /* 37518 */ "V6_vmaxb_alt\0"
  /* 37531 */ "V6_vtmpyb_alt\0"
  /* 37545 */ "V6_vzb_alt\0"
  /* 37556 */ "V6_vmpahb_acc_alt\0"
  /* 37574 */ "V6_vmpyihb_acc_alt\0"
  /* 37593 */ "V6_vmpauhb_acc_alt\0"
  /* 37612 */ "V6_vdmpyhb_acc_alt\0"
  /* 37631 */ "V6_vtmpyhb_acc_alt\0"
  /* 37650 */ "V6_vmpyiwub_acc_alt\0"
  /* 37670 */ "V6_vrmpyub_acc_alt\0"
  /* 37689 */ "V6_vmpyub_acc_alt\0"
  /* 37707 */ "V6_vmpyiwb_acc_alt\0"
  /* 37726 */ "V6_vtmpyb_acc_alt\0"
  /* 37744 */ "V6_vaddubh_acc_alt\0"
  /* 37763 */ "V6_vmpyih_acc_alt\0"
  /* 37781 */ "V6_vaslh_acc_alt\0"
  /* 37798 */ "V6_vasrh_acc_alt\0"
  /* 37815 */ "V6_vdsaduh_acc_alt\0"
  /* 37834 */ "V6_vmpyiewuh_acc_alt\0"
  /* 37855 */ "V6_vmpyuh_acc_alt\0"
  /* 37873 */ "V6_vmpyiewh_acc_alt\0"
  /* 37893 */ "V6_vmpyiwh_acc_alt\0"
  /* 37912 */ "V6_vmpyh_acc_alt\0"
  /* 37929 */ "V6_vrsadubi_acc_alt\0"
  /* 37949 */ "V6_vrmpyubi_acc_alt\0"
  /* 37969 */ "V6_vrmpybusi_acc_alt\0"
  /* 37990 */ "V6_vmpabus_acc_alt\0"
  /* 38009 */ "V6_vdmpybus_acc_alt\0"
  /* 38029 */ "V6_vrmpybus_acc_alt\0"
  /* 38049 */ "V6_vtmpybus_acc_alt\0"
  /* 38069 */ "V6_vmpybus_acc_alt\0"
  /* 38088 */ "V6_vmpyhus_acc_alt\0"
  /* 38107 */ "V6_vdmpyhsat_acc_alt\0"
  /* 38128 */ "V6_vmpyhsat_acc_alt\0"
  /* 38148 */ "V6_vdmpyhisat_acc_alt\0"
  /* 38170 */ "V6_vdmpyhsuisat_acc_alt\0"
  /* 38194 */ "V6_vdmpyhsusat_acc_alt\0"
  /* 38217 */ "V6_vdmpyhvsat_acc_alt\0"
  /* 38239 */ "V6_vandqrt_acc_alt\0"
  /* 38258 */ "V6_vandnqrt_acc_alt\0"
  /* 38278 */ "V6_vandvrt_acc_alt\0"
  /* 38297 */ "V6_vrmpybub_rtt_acc_alt\0"
  /* 38321 */ "V6_vrmpyub_rtt_acc_alt\0"
  /* 38344 */ "V6_vmpabuu_acc_alt\0"
  /* 38363 */ "V6_vrmpyubv_acc_alt\0"
  /* 38383 */ "V6_vmpyubv_acc_alt\0"
  /* 38402 */ "V6_vrmpybv_acc_alt\0"
  /* 38421 */ "V6_vmpybv_acc_alt\0"
  /* 38439 */ "V6_vdmpyhb_dv_acc_alt\0"
  /* 38461 */ "V6_vdmpybus_dv_acc_alt\0"
  /* 38484 */ "V6_vmpyuhv_acc_alt\0"
  /* 38503 */ "V6_vmpyhv_acc_alt\0"
  /* 38521 */ "V6_vrmpybusv_acc_alt\0"
  /* 38542 */ "V6_vmpybusv_acc_alt\0"
  /* 38562 */ "V6_vaddhw_acc_alt\0"
  /* 38580 */ "V6_vadduhw_acc_alt\0"
  /* 38599 */ "V6_vaslw_acc_alt\0"
  /* 38616 */ "V6_vasrw_acc_alt\0"
  /* 38633 */ "V6_vmpyowh_rnd_sacc_alt\0"
  /* 38657 */ "V6_vmpyowh_sacc_alt\0"
  /* 38677 */ "V6_vscattermh_add_alt\0"
  /* 38699 */ "V6_vscattermwh_add_alt\0"
  /* 38722 */ "V6_vscattermw_add_alt\0"
  /* 38744 */ "V6_vmpyowh_rnd_alt\0"
  /* 38763 */ "V6_vavgbrnd_alt\0"
  /* 38779 */ "V6_vavgubrnd_alt\0"
  /* 38796 */ "V6_vavghrnd_alt\0"
  /* 38812 */ "V6_vavguhrnd_alt\0"
  /* 38829 */ "V6_vavgwrnd_alt\0"
  /* 38845 */ "V6_vavguwrnd_alt\0"
  /* 38862 */ "V6_vcl0h_alt\0"
  /* 38875 */ "V6_vsububh_alt\0"
  /* 38890 */ "V6_vaddubh_alt\0"
  /* 38905 */ "V6_vsubh_alt\0"
  /* 38918 */ "V6_vaddh_alt\0"
  /* 38931 */ "V6_vshufeh_alt\0"
  /* 38946 */ "V6_vpackeh_alt\0"
  /* 38961 */ "V6_vshufoeh_alt\0"
  /* 38977 */ "V6_vabsdiffh_alt\0"
  /* 38994 */ "V6_vshuffh_alt\0"
  /* 39009 */ "V6_vnavgh_alt\0"
  /* 39023 */ "V6_vavgh_alt\0"
  /* 39036 */ "V6_vmpyih_alt\0"
  /* 39050 */ "V6_vunpackh_alt\0"
  /* 39066 */ "V6_vdealh_alt\0"
  /* 39080 */ "V6_vaslh_alt\0"
  /* 39093 */ "V6_vscattermh_alt\0"
  /* 39111 */ "V6_vminh_alt\0"
  /* 39124 */ "V6_vshufoh_alt\0"
  /* 39139 */ "V6_vunpackoh_alt\0"
  /* 39156 */ "V6_vpackoh_alt\0"
  /* 39171 */ "V6_vasrh_alt\0"
  /* 39184 */ "V6_vlsrh_alt\0"
  /* 39197 */ "V6_vabsh_alt\0"
  /* 39210 */ "V6_vsh_alt\0"
  /* 39221 */ "V6_vnormamth_alt\0"
  /* 39238 */ "V6_vpopcounth_alt\0"
  /* 39256 */ "V6_vdsaduh_alt\0"
  /* 39271 */ "V6_vabsdiffuh_alt\0"
  /* 39289 */ "V6_vavguh_alt\0"
  /* 39303 */ "V6_vunpackuh_alt\0"
  /* 39320 */ "V6_vminuh_alt\0"
  /* 39334 */ "V6_vabsuh_alt\0"
  /* 39348 */ "V6_vroundwuh_alt\0"
  /* 39365 */ "V6_vmpyiewuh_alt\0"
  /* 39382 */ "V6_vmpyewuh_alt\0"
  /* 39398 */ "V6_vrounduwuh_alt\0"
  /* 39416 */ "V6_vsatuwuh_alt\0"
  /* 39432 */ "V6_vmaxuh_alt\0"
  /* 39446 */ "V6_vmpyuh_alt\0"
  /* 39460 */ "V6_vroundwh_alt\0"
  /* 39476 */ "V6_vmpyiwh_alt\0"
  /* 39491 */ "V6_vscattermwh_alt\0"
  /* 39510 */ "V6_vmpyiowh_alt\0"
  /* 39526 */ "V6_vmpyowh_alt\0"
  /* 39541 */ "V6_vsatwh_alt\0"
  /* 39555 */ "V6_vmaxh_alt\0"
  /* 39568 */ "V6_vmpyh_alt\0"
  /* 39581 */ "V6_vzh_alt\0"
  /* 39592 */ "V6_vrsadubi_alt\0"
  /* 39608 */ "V6_vrmpyubi_alt\0"
  /* 39624 */ "V6_vrmpybusi_alt\0"
  /* 39641 */ "V6_vasr_into_alt\0"
  /* 39658 */ "V6_vsubbq_alt\0"
  /* 39672 */ "V6_vaddbq_alt\0"
  /* 39686 */ "V6_vsubhq_alt\0"
  /* 39700 */ "V6_vaddhq_alt\0"
  /* 39714 */ "V6_vscattermhq_alt\0"
  /* 39733 */ "V6_vscattermwhq_alt\0"
  /* 39753 */ "V6_vsubbnq_alt\0"
  /* 39768 */ "V6_vaddbnq_alt\0"
  /* 39783 */ "V6_vsubhnq_alt\0"
  /* 39798 */ "V6_vaddhnq_alt\0"
  /* 39813 */ "V6_vsubwnq_alt\0"
  /* 39828 */ "V6_vaddwnq_alt\0"
  /* 39843 */ "V6_vsubwq_alt\0"
  /* 39857 */ "V6_vaddwq_alt\0"
  /* 39871 */ "V6_vscattermwq_alt\0"
  /* 39890 */ "V6_vrotr_alt\0"
  /* 39903 */ "V6_vmpyhsrs_alt\0"
  /* 39919 */ "V6_vmpyhvsrs_alt\0"
  /* 39936 */ "V6_vmpyhss_alt\0"
  /* 39951 */ "V6_vmpabus_alt\0"
  /* 39966 */ "V6_vdmpybus_alt\0"
  /* 39982 */ "V6_vrmpybus_alt\0"
  /* 39998 */ "V6_vtmpybus_alt\0"
  /* 40014 */ "V6_vmpybus_alt\0"
  /* 40029 */ "V6_vmpyhus_alt\0"
  /* 40044 */ "V6_vpackhb_sat_alt\0"
  /* 40063 */ "V6_vabsb_sat_alt\0"
  /* 40080 */ "V6_vpackhub_sat_alt\0"
  /* 40100 */ "V6_vabsh_sat_alt\0"
  /* 40117 */ "V6_vpackwuh_sat_alt\0"
  /* 40137 */ "V6_vpackwh_sat_alt\0"
  /* 40156 */ "V6_vabsw_sat_alt\0"
  /* 40173 */ "V6_vsubbsat_alt\0"
  /* 40189 */ "V6_vaddbsat_alt\0"
  /* 40205 */ "V6_vsububsat_alt\0"
  /* 40222 */ "V6_vaddubsat_alt\0"
  /* 40239 */ "V6_vsubhsat_alt\0"
  /* 40255 */ "V6_vaddhsat_alt\0"
  /* 40271 */ "V6_vsubuhsat_alt\0"
  /* 40288 */ "V6_vadduhsat_alt\0"
  /* 40305 */ "V6_vdmpyhsat_alt\0"
  /* 40322 */ "V6_vdmpyhisat_alt\0"
  /* 40340 */ "V6_vdmpyhsuisat_alt\0"
  /* 40360 */ "V6_vdmpyhsusat_alt\0"
  /* 40379 */ "V6_vdmpyhvsat_alt\0"
  /* 40397 */ "V6_vsubwsat_alt\0"
  /* 40413 */ "V6_vaddwsat_alt\0"
  /* 40429 */ "V6_vsubuwsat_alt\0"
  /* 40446 */ "V6_vadduwsat_alt\0"
  /* 40463 */ "V6_vandqrt_alt\0"
  /* 40478 */ "V6_vandnqrt_alt\0"
  /* 40494 */ "V6_vandvrt_alt\0"
  /* 40509 */ "V6_vrmpybub_rtt_alt\0"
  /* 40529 */ "V6_vrmpyub_rtt_alt\0"
  /* 40548 */ "V6_vmpabuu_alt\0"
  /* 40563 */ "V6_vrmpyubv_alt\0"
  /* 40579 */ "V6_vmpyubv_alt\0"
  /* 40594 */ "V6_vrmpybv_alt\0"
  /* 40609 */ "V6_vmpybv_alt\0"
  /* 40623 */ "V6_vsubb_dv_alt\0"
  /* 40639 */ "V6_vaddb_dv_alt\0"
  /* 40655 */ "V6_vdmpyhb_dv_alt\0"
  /* 40673 */ "V6_vsubh_dv_alt\0"
  /* 40689 */ "V6_vaddh_dv_alt\0"
  /* 40705 */ "V6_vdmpybus_dv_alt\0"
  /* 40724 */ "V6_vsubbsat_dv_alt\0"
  /* 40743 */ "V6_vaddbsat_dv_alt\0"
  /* 40762 */ "V6_vsububsat_dv_alt\0"
  /* 40782 */ "V6_vaddubsat_dv_alt\0"
  /* 40802 */ "V6_vsubhsat_dv_alt\0"
  /* 40821 */ "V6_vaddhsat_dv_alt\0"
  /* 40840 */ "V6_vsubuhsat_dv_alt\0"
  /* 40860 */ "V6_vadduhsat_dv_alt\0"
  /* 40880 */ "V6_vsubwsat_dv_alt\0"
  /* 40899 */ "V6_vaddwsat_dv_alt\0"
  /* 40918 */ "V6_vsubuwsat_dv_alt\0"
  /* 40938 */ "V6_vadduwsat_dv_alt\0"
  /* 40958 */ "V6_vsubw_dv_alt\0"
  /* 40974 */ "V6_vaddw_dv_alt\0"
  /* 40990 */ "V6_vaslhv_alt\0"
  /* 41004 */ "V6_vasrhv_alt\0"
  /* 41018 */ "V6_vlsrhv_alt\0"
  /* 41032 */ "V6_vmpyuhv_alt\0"
  /* 41047 */ "V6_vmpyhv_alt\0"
  /* 41061 */ "V6_vmpabusv_alt\0"
  /* 41077 */ "V6_vrmpybusv_alt\0"
  /* 41094 */ "V6_vmpybusv_alt\0"
  /* 41110 */ "V6_vmpabuuv_alt\0"
  /* 41126 */ "V6_vaslwv_alt\0"
  /* 41140 */ "V6_vasrwv_alt\0"
  /* 41154 */ "V6_vlsrwv_alt\0"
  /* 41168 */ "V6_vcl0w_alt\0"
  /* 41181 */ "V6_vdealb4w_alt\0"
  /* 41197 */ "V6_vsubw_alt\0"
  /* 41210 */ "V6_vaddw_alt\0"
  /* 41223 */ "V6_vabsdiffw_alt\0"
  /* 41240 */ "V6_vnavgw_alt\0"
  /* 41254 */ "V6_vavgw_alt\0"
  /* 41267 */ "V6_vsubhw_alt\0"
  /* 41281 */ "V6_vaddhw_alt\0"
  /* 41295 */ "V6_vsubuhw_alt\0"
  /* 41310 */ "V6_vadduhw_alt\0"
  /* 41325 */ "V6_vaslw_alt\0"
  /* 41338 */ "V6_vscattermw_alt\0"
  /* 41356 */ "V6_vminw_alt\0"
  /* 41369 */ "V6_vasrw_alt\0"
  /* 41382 */ "V6_vlsrw_alt\0"
  /* 41395 */ "V6_vabsw_alt\0"
  /* 41408 */ "V6_extractw_alt\0"
  /* 41424 */ "V6_vnormamtw_alt\0"
  /* 41441 */ "V6_vavguw_alt\0"
  /* 41455 */ "V6_vabsuw_alt\0"
  /* 41469 */ "V6_vmaxw_alt\0"
  /* 41482 */ "J2_callt\0"
  /* 41491 */ "C2_cmplt\0"
  /* 41500 */ "J4_tstbit0_fp0_jump_nt\0"
  /* 41523 */ "J4_cmpeqn1_fp0_jump_nt\0"
  /* 41546 */ "J4_cmpgtn1_fp0_jump_nt\0"
  /* 41569 */ "J4_cmpeqi_fp0_jump_nt\0"
  /* 41591 */ "J4_cmpgti_fp0_jump_nt\0"
  /* 41613 */ "J4_cmpgtui_fp0_jump_nt\0"
  /* 41636 */ "J4_cmpeq_fp0_jump_nt\0"
  /* 41657 */ "J4_cmpgt_fp0_jump_nt\0"
  /* 41678 */ "J4_cmpgtu_fp0_jump_nt\0"
  /* 41700 */ "J4_tstbit0_tp0_jump_nt\0"
  /* 41723 */ "J4_cmpeqn1_tp0_jump_nt\0"
  /* 41746 */ "J4_cmpgtn1_tp0_jump_nt\0"
  /* 41769 */ "J4_cmpeqi_tp0_jump_nt\0"
  /* 41791 */ "J4_cmpgti_tp0_jump_nt\0"
  /* 41813 */ "J4_cmpgtui_tp0_jump_nt\0"
  /* 41836 */ "J4_cmpeq_tp0_jump_nt\0"
  /* 41857 */ "J4_cmpgt_tp0_jump_nt\0"
  /* 41878 */ "J4_cmpgtu_tp0_jump_nt\0"
  /* 41900 */ "J4_tstbit0_fp1_jump_nt\0"
  /* 41923 */ "J4_cmpeqn1_fp1_jump_nt\0"
  /* 41946 */ "J4_cmpgtn1_fp1_jump_nt\0"
  /* 41969 */ "J4_cmpeqi_fp1_jump_nt\0"
  /* 41991 */ "J4_cmpgti_fp1_jump_nt\0"
  /* 42013 */ "J4_cmpgtui_fp1_jump_nt\0"
  /* 42036 */ "J4_cmpeq_fp1_jump_nt\0"
  /* 42057 */ "J4_cmpgt_fp1_jump_nt\0"
  /* 42078 */ "J4_cmpgtu_fp1_jump_nt\0"
  /* 42100 */ "J4_tstbit0_tp1_jump_nt\0"
  /* 42123 */ "J4_cmpeqn1_tp1_jump_nt\0"
  /* 42146 */ "J4_cmpgtn1_tp1_jump_nt\0"
  /* 42169 */ "J4_cmpeqi_tp1_jump_nt\0"
  /* 42191 */ "J4_cmpgti_tp1_jump_nt\0"
  /* 42213 */ "J4_cmpgtui_tp1_jump_nt\0"
  /* 42236 */ "J4_cmpeq_tp1_jump_nt\0"
  /* 42257 */ "J4_cmpgt_tp1_jump_nt\0"
  /* 42278 */ "J4_cmpgtu_tp1_jump_nt\0"
  /* 42300 */ "J4_tstbit0_f_jumpnv_nt\0"
  /* 42323 */ "J4_cmpeqn1_f_jumpnv_nt\0"
  /* 42346 */ "J4_cmpgtn1_f_jumpnv_nt\0"
  /* 42369 */ "J4_cmpeqi_f_jumpnv_nt\0"
  /* 42391 */ "J4_cmpgti_f_jumpnv_nt\0"
  /* 42413 */ "J4_cmpgtui_f_jumpnv_nt\0"
  /* 42436 */ "J4_cmpeq_f_jumpnv_nt\0"
  /* 42457 */ "J4_cmpgt_f_jumpnv_nt\0"
  /* 42478 */ "J4_cmplt_f_jumpnv_nt\0"
  /* 42499 */ "J4_cmpgtu_f_jumpnv_nt\0"
  /* 42521 */ "J4_cmpltu_f_jumpnv_nt\0"
  /* 42543 */ "J4_tstbit0_t_jumpnv_nt\0"
  /* 42566 */ "J4_cmpeqn1_t_jumpnv_nt\0"
  /* 42589 */ "J4_cmpgtn1_t_jumpnv_nt\0"
  /* 42612 */ "J4_cmpeqi_t_jumpnv_nt\0"
  /* 42634 */ "J4_cmpgti_t_jumpnv_nt\0"
  /* 42656 */ "J4_cmpgtui_t_jumpnv_nt\0"
  /* 42679 */ "J4_cmpeq_t_jumpnv_nt\0"
  /* 42700 */ "J4_cmpgt_t_jumpnv_nt\0"
  /* 42721 */ "J4_cmplt_t_jumpnv_nt\0"
  /* 42742 */ "J4_cmpgtu_t_jumpnv_nt\0"
  /* 42764 */ "J4_cmpltu_t_jumpnv_nt\0"
  /* 42786 */ "L4_return_fnew_pnt\0"
  /* 42805 */ "L4_return_map_to_raw_fnew_pnt\0"
  /* 42835 */ "L4_return_tnew_pnt\0"
  /* 42854 */ "L4_return_map_to_raw_tnew_pnt\0"
  /* 42884 */ "A2_not\0"
  /* 42891 */ "C2_not\0"
  /* 42898 */ "C4_fastcorner9_not\0"
  /* 42917 */ "V6_pred_not\0"
  /* 42929 */ "V6_vnot\0"
  /* 42937 */ "L4_return_fnew_pt\0"
  /* 42955 */ "L4_return_map_to_raw_fnew_pt\0"
  /* 42984 */ "L4_return_tnew_pt\0"
  /* 43002 */ "L4_return_map_to_raw_tnew_pt\0"
  /* 43031 */ "J2_jumpfpt\0"
  /* 43042 */ "J2_jumprfpt\0"
  /* 43054 */ "J2_jumpt\0"
  /* 43063 */ "A2_tfrpt\0"
  /* 43072 */ "J2_jumptpt\0"
  /* 43083 */ "J2_jumprtpt\0"
  /* 43095 */ "J2_jumpfnewpt\0"
  /* 43109 */ "J2_jumprfnewpt\0"
  /* 43124 */ "PS_jmpretfnewpt\0"
  /* 43140 */ "J2_jumptnewpt\0"
  /* 43154 */ "J2_jumprtnewpt\0"
  /* 43169 */ "PS_jmprettnewpt\0"
  /* 43185 */ "J2_jumprgtezpt\0"
  /* 43200 */ "J2_jumprltezpt\0"
  /* 43215 */ "J2_jumprnzpt\0"
  /* 43228 */ "J2_jumprzpt\0"
  /* 43240 */ "V6_vrmpyzbb_rt\0"
  /* 43255 */ "V6_vrmpyzcb_rt\0"
  /* 43270 */ "V6_vrmpyznb_rt\0"
  /* 43285 */ "V6_vrmpyzbub_rt\0"
  /* 43301 */ "V6_vrmpyzcbs_rt\0"
  /* 43317 */ "Y6_dmstart\0"
  /* 43328 */ "S2_insert\0"
  /* 43338 */ "A2_tfrt\0"
  /* 43346 */ "SA1_clrt\0"
  /* 43355 */ "J2_callrt\0"
  /* 43365 */ "A2_port\0"
  /* 43373 */ "A2_pxort\0"
  /* 43382 */ "J2_jumprt\0"
  /* 43392 */ "V6_vandqrt\0"
  /* 43403 */ "V6_vandnqrt\0"
  /* 43415 */ "V6_vandvrt\0"
  /* 43426 */ "V6_vhist\0"
  /* 43435 */ "A2_iconst\0"
  /* 43445 */ "PS_jmprett\0"
  /* 43456 */ "V6_vrmpybub_rtt\0"
  /* 43472 */ "V6_vrmpyub_rtt\0"
  /* 43487 */ "C2_ccombinewt\0"
  /* 43501 */ "C2_ccombinewnewt\0"
  /* 43518 */ "TFRI64_V2_ext\0"
  /* 43532 */ "A4_ext\0"
  /* 43539 */ "J2_loop0iext\0"
  /* 43552 */ "J2_loop1iext\0"
  /* 43565 */ "J2_loop0rext\0"
  /* 43578 */ "J2_loop1rext\0"
  /* 43591 */ "C4_cmplteu\0"
  /* 43602 */ "A2_minu\0"
  /* 43610 */ "A4_modwrapu\0"
  /* 43622 */ "V6_vL32b_ppu\0"
  /* 43635 */ "V6_vS32b_ppu\0"
  /* 43648 */ "V6_vL32Ub_ppu\0"
  /* 43662 */ "V6_vS32Ub_ppu\0"
  /* 43676 */ "V6_zLd_ppu\0"
  /* 43687 */ "V6_vL32b_pred_ppu\0"
  /* 43705 */ "V6_vS32b_pred_ppu\0"
  /* 43723 */ "V6_vS32Ub_pred_ppu\0"
  /* 43742 */ "V6_zLd_pred_ppu\0"
  /* 43758 */ "V6_vL32b_tmp_pred_ppu\0"
  /* 43780 */ "V6_vL32b_nt_tmp_pred_ppu\0"
  /* 43805 */ "V6_vL32b_cur_pred_ppu\0"
  /* 43827 */ "V6_vL32b_nt_cur_pred_ppu\0"
  /* 43852 */ "V6_vL32b_nt_pred_ppu\0"
  /* 43873 */ "V6_vS32b_nt_pred_ppu\0"
  /* 43894 */ "V6_vS32b_new_pred_ppu\0"
  /* 43916 */ "V6_vS32b_nt_new_pred_ppu\0"
  /* 43941 */ "V6_vL32b_npred_ppu\0"
  /* 43960 */ "V6_vS32b_npred_ppu\0"
  /* 43979 */ "V6_vS32Ub_npred_ppu\0"
  /* 43999 */ "V6_vL32b_tmp_npred_ppu\0"
  /* 44022 */ "V6_vL32b_nt_tmp_npred_ppu\0"
  /* 44048 */ "V6_vL32b_cur_npred_ppu\0"
  /* 44071 */ "V6_vL32b_nt_cur_npred_ppu\0"
  /* 44097 */ "V6_vL32b_nt_npred_ppu\0"
  /* 44119 */ "V6_vS32b_nt_npred_ppu\0"
  /* 44141 */ "V6_vS32b_new_npred_ppu\0"
  /* 44164 */ "V6_vS32b_nt_new_npred_ppu\0"
  /* 44190 */ "V6_vS32b_qpred_ppu\0"
  /* 44209 */ "V6_vS32b_nt_qpred_ppu\0"
  /* 44231 */ "V6_vS32b_nqpred_ppu\0"
  /* 44251 */ "V6_vS32b_nt_nqpred_ppu\0"
  /* 44274 */ "V6_vL32b_tmp_ppu\0"
  /* 44291 */ "V6_vL32b_nt_tmp_ppu\0"
  /* 44311 */ "V6_vL32b_cur_ppu\0"
  /* 44328 */ "V6_vL32b_nt_cur_ppu\0"
  /* 44348 */ "V6_vS32b_srls_ppu\0"
  /* 44366 */ "V6_vL32b_nt_ppu\0"
  /* 44382 */ "V6_vS32b_nt_ppu\0"
  /* 44398 */ "V6_vS32b_new_ppu\0"
  /* 44415 */ "V6_vS32b_nt_new_ppu\0"
  /* 44435 */ "M5_vdmacbsu\0"
  /* 44447 */ "M5_vrmacbsu\0"
  /* 44459 */ "M5_vmacbsu\0"
  /* 44470 */ "M5_vdmpybsu\0"
  /* 44482 */ "M5_vrmpybsu\0"
  /* 44494 */ "M5_vmpybsu\0"
  /* 44505 */ "S2_extractu\0"
  /* 44517 */ "A4_cmpbgtu\0"
  /* 44528 */ "A2_vcmpbgtu\0"
  /* 44540 */ "A4_cmphgtu\0"
  /* 44551 */ "A2_vcmphgtu\0"
  /* 44563 */ "C2_cmpgtu\0"
  /* 44573 */ "A2_vcmpwgtu\0"
  /* 44585 */ "C2_cmpltu\0"
  /* 44595 */ "V6_vmpabuu\0"
  /* 44606 */ "M5_vrmacbuu\0"
  /* 44618 */ "M5_vmacbuu\0"
  /* 44629 */ "M5_vrmpybuu\0"
  /* 44641 */ "M5_vmpybuu\0"
  /* 44652 */ "A2_maxu\0"
  /* 44660 */ "V6_vrmpyubv\0"
  /* 44672 */ "V6_vmpyubv\0"
  /* 44683 */ "V6_vrmpybv\0"
  /* 44694 */ "V6_vmpybv\0"
  /* 44704 */ "V6_vsubb_dv\0"
  /* 44716 */ "V6_vaddb_dv\0"
  /* 44728 */ "V6_vdmpyhb_dv\0"
  /* 44742 */ "V6_vsubh_dv\0"
  /* 44754 */ "V6_vaddh_dv\0"
  /* 44766 */ "V6_vdmpybus_dv\0"
  /* 44781 */ "V6_vsubbsat_dv\0"
  /* 44796 */ "V6_vaddbsat_dv\0"
  /* 44811 */ "V6_vsububsat_dv\0"
  /* 44827 */ "V6_vaddubsat_dv\0"
  /* 44843 */ "V6_vsubhsat_dv\0"
  /* 44858 */ "V6_vaddhsat_dv\0"
  /* 44873 */ "V6_vsubuhsat_dv\0"
  /* 44889 */ "V6_vadduhsat_dv\0"
  /* 44905 */ "V6_vsubwsat_dv\0"
  /* 44920 */ "V6_vaddwsat_dv\0"
  /* 44935 */ "V6_vsubuwsat_dv\0"
  /* 44951 */ "V6_vadduwsat_dv\0"
  /* 44967 */ "V6_vsubw_dv\0"
  /* 44979 */ "V6_vaddw_dv\0"
  /* 44991 */ "S2_brev\0"
  /* 44999 */ "V6_vaslhv\0"
  /* 45009 */ "V6_vasrhv\0"
  /* 45019 */ "V6_vlsrhv\0"
  /* 45029 */ "V6_vmpyuhv\0"
  /* 45040 */ "V6_vmpyhv\0"
  /* 45050 */ "V6_vncmov\0"
  /* 45060 */ "V6_vcmov\0"
  /* 45069 */ "V6_vandvnqv\0"
  /* 45081 */ "V6_vandvqv\0"
  /* 45092 */ "V6_vmpabusv\0"
  /* 45104 */ "V6_vrmpybusv\0"
  /* 45117 */ "V6_vmpybusv\0"
  /* 45129 */ "V6_vmpabuuv\0"
  /* 45141 */ "V6_vaslwv\0"
  /* 45151 */ "V6_vasrwv\0"
  /* 45161 */ "V6_vlsrwv\0"
  /* 45171 */ "V6_vcl0w\0"
  /* 45180 */ "F2_conv_df2w\0"
  /* 45193 */ "F2_conv_sf2w\0"
  /* 45206 */ "V6_vdealb4w\0"
  /* 45218 */ "V6_vconv_sf_w\0"
  /* 45232 */ "S6_allocframe_to_raw\0"
  /* 45253 */ "L6_deallocframe_map_to_raw\0"
  /* 45280 */ "L6_return_map_to_raw\0"
  /* 45301 */ "V6_vaddclbw\0"
  /* 45313 */ "S4_vxaddsubw\0"
  /* 45326 */ "A2_vsubw\0"
  /* 45335 */ "V6_vsubw\0"
  /* 45344 */ "S4_vxsubaddw\0"
  /* 45357 */ "A2_vaddw\0"
  /* 45366 */ "V6_vaddw\0"
  /* 45375 */ "V6_vsatdw\0"
  /* 45385 */ "SL2_jumpr31_fnew\0"
  /* 45402 */ "SL2_return_fnew\0"
  /* 45418 */ "A4_psxtbfnew\0"
  /* 45431 */ "A4_pzxtbfnew\0"
  /* 45444 */ "A2_psubfnew\0"
  /* 45456 */ "A2_paddfnew\0"
  /* 45468 */ "A2_pandfnew\0"
  /* 45480 */ "A4_paslhfnew\0"
  /* 45493 */ "A4_pasrhfnew\0"
  /* 45506 */ "A4_psxthfnew\0"
  /* 45519 */ "A4_pzxthfnew\0"
  /* 45532 */ "A2_paddifnew\0"
  /* 45545 */ "J2_jumpfnew\0"
  /* 45557 */ "A2_tfrpfnew\0"
  /* 45569 */ "A2_tfrfnew\0"
  /* 45580 */ "SA1_clrfnew\0"
  /* 45592 */ "A2_porfnew\0"
  /* 45603 */ "A2_pxorfnew\0"
  /* 45615 */ "J2_jumprfnew\0"
  /* 45628 */ "PS_jmpretfnew\0"
  /* 45642 */ "A2_combinew\0"
  /* 45654 */ "SL2_jumpr31_tnew\0"
  /* 45671 */ "SL2_return_tnew\0"
  /* 45687 */ "A4_psxtbtnew\0"
  /* 45700 */ "A4_pzxtbtnew\0"
  /* 45713 */ "A2_psubtnew\0"
  /* 45725 */ "A2_paddtnew\0"
  /* 45737 */ "A2_pandtnew\0"
  /* 45749 */ "A4_paslhtnew\0"
  /* 45762 */ "A4_pasrhtnew\0"
  /* 45775 */ "A4_psxthtnew\0"
  /* 45788 */ "A4_pzxthtnew\0"
  /* 45801 */ "A2_padditnew\0"
  /* 45814 */ "J2_jumptnew\0"
  /* 45826 */ "A2_tfrptnew\0"
  /* 45838 */ "A2_tfrtnew\0"
  /* 45849 */ "SA1_clrtnew\0"
  /* 45861 */ "A2_portnew\0"
  /* 45872 */ "A2_pxortnew\0"
  /* 45884 */ "J2_jumprtnew\0"
  /* 45897 */ "PS_jmprettnew\0"
  /* 45911 */ "M2_vabsdiffw\0"
  /* 45924 */ "V6_vabsdiffw\0"
  /* 45937 */ "A2_vnavgw\0"
  /* 45947 */ "V6_vnavgw\0"
  /* 45957 */ "A2_vavgw\0"
  /* 45966 */ "V6_vavgw\0"
  /* 45975 */ "V6_vsubhw\0"
  /* 45985 */ "V6_vaddhw\0"
  /* 45995 */ "V6_vgathermhw\0"
  /* 46009 */ "V6_vscattermhw\0"
  /* 46024 */ "S2_vsxthw\0"
  /* 46034 */ "S2_vzxthw\0"
  /* 46044 */ "V6_vsubuhw\0"
  /* 46055 */ "V6_vadduhw\0"
  /* 46066 */ "PS_vsplatiw\0"
  /* 46078 */ "M7_dcmpyiw\0"
  /* 46089 */ "M7_wcmpyiw\0"
  /* 46100 */ "V6_vaslw\0"
  /* 46109 */ "PS_vmulw\0"
  /* 46118 */ "V6_vgathermw\0"
  /* 46131 */ "V6_vscattermw\0"
  /* 46145 */ "A4_vrminw\0"
  /* 46155 */ "A2_vminw\0"
  /* 46164 */ "V6_vminw\0"
  /* 46173 */ "V6_shuffeqw\0"
  /* 46185 */ "V6_veqw\0"
  /* 46193 */ "V6_vprefixqw\0"
  /* 46206 */ "V6_vasrw\0"
  /* 46215 */ "V6_vlsrw\0"
  /* 46224 */ "PS_vsplatrw\0"
  /* 46236 */ "M7_dcmpyrw\0"
  /* 46247 */ "M7_wcmpyrw\0"
  /* 46258 */ "A2_vabsw\0"
  /* 46267 */ "V6_vabsw\0"
  /* 46276 */ "V6_lvsplatw\0"
  /* 46288 */ "V6_extractw\0"
  /* 46300 */ "V6_vgtw\0"
  /* 46308 */ "V6_vnormamtw\0"
  /* 46321 */ "A2_sxtw\0"
  /* 46329 */ "F2_conv_df2uw\0"
  /* 46343 */ "F2_conv_sf2uw\0"
  /* 46357 */ "A2_vavguw\0"
  /* 46367 */ "V6_vavguw\0"
  /* 46377 */ "A4_vrminuw\0"
  /* 46388 */ "A2_vminuw\0"
  /* 46398 */ "V6_MAP_equw\0"
  /* 46410 */ "V6_vgtuw\0"
  /* 46419 */ "A4_vrmaxuw\0"
  /* 46430 */ "A2_vmaxuw\0"
  /* 46440 */ "S2_asl_i_vw\0"
  /* 46452 */ "S2_asr_i_vw\0"
  /* 46464 */ "S2_lsr_i_vw\0"
  /* 46476 */ "S2_asl_r_vw\0"
  /* 46488 */ "S2_lsl_r_vw\0"
  /* 46500 */ "S2_asr_r_vw\0"
  /* 46512 */ "S2_lsr_r_vw\0"
  /* 46524 */ "A4_vrmaxw\0"
  /* 46534 */ "A2_vmaxw\0"
  /* 46543 */ "V6_vmaxw\0"
  /* 46552 */ "S2_tableidxw\0"
  /* 46565 */ "M4_pmpyw\0"
  /* 46574 */ "A2_max\0"
  /* 46581 */ "F2_dfmax\0"
  /* 46590 */ "F2_sfmax\0"
  /* 46599 */ "S2_tableidxb_goodsyntax\0"
  /* 46623 */ "S2_asr_i_p_rnd_goodsyntax\0"
  /* 46649 */ "S2_asr_i_r_rnd_goodsyntax\0"
  /* 46675 */ "S5_vasrhrnd_goodsyntax\0"
  /* 46698 */ "S2_tableidxd_goodsyntax\0"
  /* 46722 */ "S2_tableidxh_goodsyntax\0"
  /* 46746 */ "S5_asrhub_rnd_sat_goodsyntax\0"
  /* 46775 */ "S2_tableidxw_goodsyntax\0"
  /* 46799 */ "S4_or_andix\0"
  /* 46811 */ "F2_dfmpyfix\0"
  /* 46823 */ "V6_vsub_qf32_mix\0"
  /* 46840 */ "V6_vadd_qf32_mix\0"
  /* 46857 */ "V6_vsub_qf16_mix\0"
  /* 46874 */ "V6_vadd_qf16_mix\0"
  /* 46891 */ "V6_vrmpyzbb_rx\0"
  /* 46906 */ "V6_vrmpyzcb_rx\0"
  /* 46921 */ "V6_vrmpyznb_rx\0"
  /* 46936 */ "V6_vrmpyzbub_rx\0"
  /* 46952 */ "V6_vrmpyzcbs_rx\0"
  /* 46968 */ "SA1_addrx\0"
  /* 46978 */ "C2_mux\0"
  /* 46985 */ "C2_vmux\0"
  /* 46993 */ "V6_vmux\0"
  /* 47001 */ "V6_v6mpyhubs10_vxx\0"
  /* 47020 */ "V6_v6mpyvubs10_vxx\0"
  /* 47039 */ "V6_v10mpyubs10_vxx\0"
  /* 47058 */ "A4_vcmpbeq_any\0"
  /* 47073 */ "A6_vcmpbeq_notany\0"
  /* 47091 */ "L6_memcpy\0"
  /* 47101 */ "M7_vdmpy\0"
  /* 47110 */ "F2_sfmpy\0"
  /* 47119 */ "V6_vsubcarry\0"
  /* 47132 */ "V6_vaddcarry\0"
  /* 47145 */ "S4_parity\0"
  /* 47155 */ "J2_jumprgtez\0"
  /* 47168 */ "J2_jumprltez\0"
  /* 47181 */ "A2_swiz\0"
  /* 47189 */ "J2_jumprnz\0"
  /* 47200 */ "SA1_combinerz\0"
  /* 47214 */ "J2_jumprz\0"
};
#ifdef __GNUC__
#pragma GCC diagnostic pop
#endif

extern const unsigned HexagonInstrNameIndices[] = {
    6440U, 6836U, 7334U, 7059U, 6525U, 6506U, 6534U, 6672U, 
    6298U, 6313U, 6250U, 6340U, 7692U, 6138U, 8219U, 6263U, 
    6436U, 6515U, 5993U, 8654U, 6065U, 8123U, 5828U, 5944U, 
    5981U, 7148U, 6660U, 8052U, 5913U, 7289U, 6403U, 8041U, 
    6088U, 7262U, 7249U, 7371U, 7923U, 7946U, 6592U, 6639U, 
    6612U, 6551U, 7360U, 8249U, 8279U, 6910U, 5741U, 5154U, 
    6775U, 8441U, 8448U, 6802U, 6809U, 6816U, 6826U, 5806U, 
    7563U, 7526U, 6248U, 6438U, 8577U, 6148U, 6677U, 7891U, 
    7636U, 8160U, 7653U, 7478U, 5508U, 7675U, 8063U, 7605U, 
    8192U, 6173U, 5887U, 5482U, 5869U, 8082U, 6888U, 7396U, 
    5642U, 5586U, 5616U, 5627U, 5567U, 5597U, 6117U, 6101U, 
    7722U, 6354U, 6371U, 5757U, 5160U, 5812U, 5773U, 7568U, 
    7532U, 8561U, 7036U, 8544U, 7019U, 5708U, 5137U, 8479U, 
    6954U, 7179U, 7157U, 5973U, 5841U, 7910U, 8138U, 5460U, 
    7752U, 8263U, 5500U, 8030U, 8018U, 8113U, 6395U, 8242U, 
    6327U, 8272U, 6578U, 7462U, 7448U, 6571U, 7455U, 7598U, 
    6693U, 7234U, 7227U, 7901U, 7116U, 6014U, 7100U, 5965U, 
    7108U, 6006U, 7092U, 5957U, 7132U, 7124U, 6428U, 6420U, 
    7809U, 7799U, 7789U, 7779U, 7829U, 7819U, 8605U, 8615U, 
    7839U, 7852U, 8625U, 8635U, 7865U, 7878U, 5666U, 5116U, 
    6717U, 5083U, 5560U, 8420U, 6781U, 8455U, 6462U, 7308U, 
    4645U, 6388U, 4637U, 0U, 6291U, 8234U, 5472U, 6444U, 
    6453U, 7209U, 7218U, 7616U, 6925U, 7709U, 6182U, 6868U, 
    6878U, 6022U, 6037U, 6846U, 6857U, 5747U, 6470U, 6988U, 
    8513U, 7012U, 8537U, 7623U, 5860U, 5850U, 7329U, 7970U, 
    7998U, 7977U, 7493U, 8666U, 6230U, 8659U, 6212U, 7241U, 
    7201U, 6125U, 6584U, 7668U, 7052U, 8169U, 7469U, 8074U, 
    8100U, 8202U, 7347U, 6052U, 5529U, 5694U, 5123U, 6745U, 
    8427U, 6788U, 5089U, 8177U, 7415U, 7431U, 8645U, 6072U, 
    6163U, 7937U, 7140U, 5673U, 6724U, 5649U, 6700U, 8462U, 
    6937U, 5725U, 6759U, 5790U, 7548U, 7510U, 8496U, 6971U, 
    8520U, 6995U, 8591U, 8598U, 27997U, 43435U, 14403U, 42884U, 
    14031U, 45569U, 27891U, 14022U, 45557U, 20085U, 43063U, 45826U, 
    43338U, 45838U, 24686U, 24673U, 9382U, 20974U, 7075U, 7274U, 
    17875U, 20617U, 41491U, 44585U, 24811U, 21868U, 66U, 2525U, 
    2560U, 268U, 2535U, 2660U, 24699U, 24719U, 24760U, 24740U, 
    24824U, 24914U, 25542U, 24842U, 24878U, 24860U, 24896U, 25096U, 
    25164U, 25724U, 25792U, 25147U, 25775U, 25197U, 26191U, 25843U, 
    26610U, 25272U, 26278U, 25918U, 26697U, 25328U, 26343U, 25974U, 
    26762U, 25403U, 26430U, 26049U, 26849U, 25253U, 26256U, 25899U, 
    26675U, 25384U, 26408U, 26030U, 26827U, 24975U, 25603U, 27030U, 
    25016U, 25644U, 27071U, 24995U, 25623U, 27050U, 25036U, 25664U, 
    27091U, 25076U, 25704U, 27131U, 24954U, 25582U, 27009U, 25057U, 
    25685U, 27112U, 13347U, 42805U, 42955U, 35611U, 42854U, 43002U, 
    24934U, 25562U, 26989U, 45253U, 45280U, 32358U, 12178U, 18008U, 
    20714U, 2708U, 4340U, 27788U, 47101U, 11643U, 8711U, 8673U, 
    21494U, 29880U, 15335U, 13176U, 17896U, 8683U, 17390U, 29248U, 
    17478U, 29336U, 17584U, 29442U, 17672U, 29530U, 17449U, 29307U, 
    17643U, 29501U, 36653U, 13185U, 13269U, 17419U, 29277U, 17507U, 
    29365U, 17537U, 29395U, 17613U, 29471U, 17701U, 29559U, 16102U, 
    28627U, 13261U, 83U, 16889U, 17070U, 17000U, 17134U, 17035U, 
    46109U, 11492U, 36664U, 9096U, 14955U, 46066U, 9292U, 15323U, 
    46224U, 16903U, 17084U, 17017U, 17148U, 17052U, 36675U, 46623U, 
    46649U, 25215U, 25476U, 26105U, 25861U, 25290U, 25936U, 25309U, 
    25955U, 25346U, 25498U, 26127U, 25992U, 25421U, 25520U, 26149U, 
    26067U, 25112U, 26171U, 25180U, 25459U, 25740U, 26570U, 25808U, 
    26590U, 46599U, 46698U, 46722U, 46775U, 26212U, 26495U, 26914U, 
    26631U, 26299U, 26718U, 26321U, 26740U, 26364U, 26520U, 26939U, 
    26783U, 26451U, 26545U, 26964U, 26870U, 25129U, 25234U, 26234U, 
    25880U, 26653U, 25757U, 25365U, 26386U, 26011U, 26805U, 25825U, 
    25440U, 26473U, 26086U, 26892U, 46746U, 46675U, 45232U, 32368U, 
    12189U, 9599U, 12252U, 30336U, 30437U, 15580U, 12378U, 30352U, 
    30552U, 46398U, 12702U, 30368U, 30675U, 98U, 2498U, 41408U, 
    17902U, 91U, 220U, 2394U, 194U, 2373U, 230U, 2406U, 
    2354U, 203U, 2384U, 239U, 2417U, 280U, 2440U, 2509U, 
    24133U, 2491U, 166U, 2363U, 249U, 2429U, 306U, 2461U, 
    2482U, 289U, 2451U, 315U, 2472U, 2517U, 258U, 297U, 
    51U, 47039U, 36944U, 36963U, 37278U, 40063U, 38977U, 37302U, 
    39271U, 41223U, 39197U, 40100U, 37430U, 39334U, 41455U, 41395U, 
    40156U, 36995U, 40639U, 39768U, 39672U, 40189U, 40743U, 38918U, 
    40689U, 39798U, 39700U, 40255U, 40821U, 38562U, 41281U, 37744U, 
    38890U, 40222U, 40782U, 40288U, 40860U, 38580U, 41310U, 40446U, 
    40938U, 41210U, 40974U, 39828U, 39857U, 40413U, 40899U, 38258U, 
    40478U, 38239U, 40463U, 38278U, 40494U, 37781U, 39080U, 40990U, 
    38599U, 41325U, 41126U, 39641U, 37798U, 39171U, 41004U, 38616U, 
    41369U, 41140U, 27531U, 37084U, 38763U, 39023U, 38796U, 37335U, 
    38779U, 39289U, 38812U, 41441U, 38845U, 41254U, 38829U, 38862U, 
    41168U, 117U, 75U, 41181U, 37203U, 39066U, 38009U, 39966U, 
    38461U, 40705U, 37612U, 37157U, 38439U, 40655U, 38148U, 40322U, 
    38107U, 40305U, 38170U, 40340U, 38194U, 40360U, 38217U, 40379U, 
    37815U, 39256U, 21882U, 21902U, 21966U, 21923U, 21987U, 21945U, 
    39184U, 41018U, 41382U, 41154U, 37518U, 39555U, 37460U, 39432U, 
    41469U, 37217U, 39111U, 37416U, 39320U, 41356U, 37990U, 39951U, 
    41061U, 38344U, 40548U, 41110U, 37556U, 37097U, 37593U, 37142U, 
    38069U, 40014U, 38542U, 41094U, 38421U, 40609U, 39382U, 37912U, 
    39568U, 38128U, 39903U, 39936U, 38088U, 40029U, 38503U, 41047U, 
    39919U, 37873U, 37834U, 39365U, 37763U, 39036U, 37574U, 37127U, 
    39510U, 37707U, 37503U, 37893U, 39476U, 37650U, 37444U, 39526U, 
    38744U, 38633U, 38657U, 37689U, 37489U, 38383U, 40579U, 37855U, 
    39446U, 38484U, 41032U, 37070U, 39009U, 37320U, 41240U, 39221U, 
    41424U, 37024U, 38946U, 40044U, 40080U, 37263U, 39156U, 40137U, 
    40117U, 39238U, 38297U, 40509U, 38029U, 39982U, 37969U, 39624U, 
    38521U, 41077U, 38402U, 40594U, 37670U, 37474U, 38321U, 40529U, 
    37949U, 39608U, 38363U, 40563U, 39890U, 37111U, 37349U, 37381U, 
    39398U, 39460U, 39348U, 37929U, 39592U, 37366U, 39416U, 39541U, 
    37291U, 38677U, 39093U, 39714U, 38722U, 41338U, 38699U, 39491U, 
    39733U, 39871U, 39210U, 38931U, 37055U, 37008U, 38994U, 37230U, 
    37039U, 38961U, 39124U, 36982U, 40623U, 39753U, 39658U, 40173U, 
    40724U, 38905U, 40673U, 39783U, 39686U, 40239U, 40802U, 41267U, 
    38875U, 40205U, 40762U, 40271U, 40840U, 41295U, 40429U, 40918U, 
    41197U, 40958U, 39813U, 39843U, 40397U, 40880U, 37726U, 37531U, 
    38049U, 39998U, 37631U, 37172U, 24657U, 37187U, 39050U, 37246U, 
    39139U, 37399U, 39303U, 37545U, 39581U, 109U, 211U, 12200U, 
    14629U, 24781U, 24795U, 12003U, 17779U, 29801U, 17957U, 9357U, 
    15433U, 29730U, 20489U, 9378U, 15454U, 17974U, 29814U, 20377U, 
    13971U, 36899U, 13986U, 36926U, 20174U, 13105U, 22250U, 22337U, 
    22846U, 22943U, 22319U, 22911U, 13070U, 22267U, 22354U, 22863U, 
    22960U, 22285U, 22978U, 32753U, 27979U, 36484U, 12007U, 14868U, 
    21105U, 15004U, 21278U, 14916U, 21183U, 15052U, 21356U, 21135U, 
    21308U, 21221U, 21394U, 17783U, 27221U, 36473U, 36097U, 15222U, 
    21442U, 12214U, 29805U, 27229U, 15081U, 15285U, 14883U, 21150U, 
    15019U, 21323U, 17961U, 45642U, 46574U, 28152U, 44652U, 28134U, 
    21706U, 27543U, 43602U, 28101U, 27314U, 36258U, 27707U, 28049U, 
    29903U, 29831U, 27899U, 13540U, 45456U, 13961U, 45532U, 36889U, 
    45801U, 36686U, 45725U, 13549U, 45468U, 36695U, 45737U, 14058U, 
    45592U, 43365U, 45861U, 13463U, 45444U, 36621U, 45713U, 14066U, 
    45603U, 43373U, 45872U, 36246U, 35685U, 9332U, 15381U, 9636U, 
    15592U, 9611U, 14853U, 21090U, 14989U, 21263U, 14897U, 21164U, 
    15033U, 21337U, 21120U, 21293U, 21202U, 21375U, 27181U, 20368U, 
    36083U, 14681U, 34093U, 34149U, 14843U, 34104U, 14814U, 14585U, 
    34072U, 34126U, 47181U, 9361U, 15437U, 46321U, 29734U, 32301U, 
    14946U, 21254U, 29639U, 20493U, 15344U, 36305U, 46258U, 36547U, 
    14663U, 34083U, 9436U, 34028U, 34138U, 45357U, 34334U, 14825U, 
    29141U, 29780U, 9485U, 29118U, 15516U, 29790U, 46357U, 32728U, 
    45957U, 29672U, 32705U, 28253U, 44528U, 28274U, 36768U, 44551U, 
    28347U, 36810U, 44573U, 20841U, 9729U, 15969U, 9666U, 15696U, 
    46430U, 46534U, 9160U, 15146U, 9579U, 15560U, 46388U, 46155U, 
    14794U, 29129U, 29769U, 45937U, 29660U, 32694U, 9425U, 10204U, 
    9414U, 10189U, 14567U, 34062U, 9404U, 34017U, 34115U, 45326U, 
    34324U, 30399U, 27906U, 15458U, 9847U, 21614U, 27522U, 36914U, 
    20604U, 17908U, 24139U, 28243U, 20094U, 36737U, 20536U, 44517U, 
    20640U, 28264U, 20117U, 36758U, 20559U, 44540U, 20665U, 17978U, 
    29818U, 20381U, 20237U, 31117U, 43532U, 43610U, 21770U, 27551U, 
    13912U, 45480U, 36831U, 45749U, 13922U, 45493U, 36841U, 45762U, 
    13443U, 45418U, 36601U, 45687U, 13941U, 45506U, 36851U, 45775U, 
    13453U, 45431U, 36611U, 45700U, 13951U, 45519U, 36861U, 45788U, 
    28337U, 20188U, 28295U, 20151U, 20225U, 35863U, 31105U, 35942U, 
    9837U, 27725U, 27200U, 14595U, 47058U, 20105U, 36747U, 20547U, 
    20652U, 20128U, 20570U, 20677U, 20199U, 20592U, 20701U, 15959U, 
    15685U, 46419U, 46524U, 15136U, 15549U, 46377U, 46145U, 7629U, 
    34039U, 47073U, 7315U, 27446U, 20211U, 31091U, 27454U, 5024U, 
    12221U, 21606U, 5046U, 29848U, 20394U, 36714U, 14364U, 14378U, 
    43501U, 43487U, 13975U, 36903U, 13990U, 36930U, 28306U, 20178U, 
    27778U, 36779U, 20582U, 28026U, 44563U, 20690U, 28123U, 20999U, 
    46978U, 17991U, 29839U, 20444U, 42891U, 29909U, 21763U, 31029U, 
    27914U, 20963U, 46985U, 30406U, 11907U, 12293U, 21622U, 29960U, 
    21777U, 13251U, 17885U, 43591U, 20628U, 28285U, 20140U, 5054U, 
    42898U, 29859U, 20406U, 36725U, 12647U, 21646U, 30274U, 21788U, 
    13043U, 4556U, 4741U, 2333U, 4535U, 4678U, 4727U, 4859U, 
    4882U, 4983U, 4997U, 5032U, 5069U, 5102U, 5176U, 5546U, 
    5930U, 6198U, 6277U, 7583U, 13472U, 14085U, 11977U, 27559U, 
    14112U, 12945U, 27595U, 46329U, 27669U, 45180U, 27633U, 11990U, 
    27577U, 13499U, 12959U, 27614U, 46343U, 27688U, 45193U, 27651U, 
    13485U, 14098U, 13526U, 14139U, 13513U, 14126U, 12069U, 34210U, 
    28315U, 13010U, 36788U, 24170U, 21571U, 24296U, 46581U, 21713U, 
    46811U, 14935U, 15098U, 21431U, 9618U, 12078U, 34221U, 28326U, 
    13021U, 36799U, 24181U, 12933U, 21751U, 31038U, 8690U, 9058U, 
    11917U, 34176U, 9071U, 21582U, 24307U, 8765U, 46590U, 21722U, 
    47110U, 8732U, 9627U, 27714U, 32290U, 27189U, 29628U, 6441U, 
    21413U, 14004U, 29871U, 14048U, 15265U, 43355U, 41482U, 27514U, 
    14013U, 45545U, 43095U, 43031U, 31007U, 14075U, 45615U, 43109U, 
    43042U, 47155U, 43185U, 15275U, 47168U, 43200U, 47189U, 43215U, 
    43382U, 45884U, 43154U, 43083U, 47214U, 43228U, 43054U, 45814U, 
    43140U, 43072U, 16040U, 43539U, 28563U, 43565U, 16064U, 43552U, 
    28573U, 43578U, 13195U, 20453U, 32322U, 20465U, 32334U, 20477U, 
    32346U, 174U, 2631U, 13215U, 42436U, 35277U, 41636U, 34513U, 
    42036U, 34895U, 42679U, 35509U, 41836U, 34704U, 42236U, 35086U, 
    42369U, 35213U, 41569U, 34449U, 41969U, 34831U, 42612U, 35445U, 
    41769U, 34640U, 42169U, 35022U, 42323U, 35169U, 41523U, 34405U, 
    41923U, 34787U, 42566U, 35401U, 41723U, 34596U, 42123U, 34978U, 
    42457U, 35297U, 41657U, 34533U, 42057U, 34915U, 42700U, 35529U, 
    41857U, 34724U, 42257U, 35106U, 42391U, 35234U, 41591U, 34470U, 
    41991U, 34852U, 42634U, 35466U, 41791U, 34661U, 42191U, 35043U, 
    42346U, 35191U, 41546U, 34427U, 41946U, 34809U, 42589U, 35423U, 
    41746U, 34618U, 42146U, 35000U, 42499U, 35337U, 41678U, 34553U, 
    42078U, 34935U, 42742U, 35569U, 41878U, 34744U, 42278U, 35126U, 
    42413U, 35255U, 41613U, 34491U, 42013U, 34873U, 42656U, 35487U, 
    41813U, 34682U, 42213U, 35064U, 42478U, 35317U, 42721U, 35549U, 
    42521U, 35358U, 42764U, 35590U, 31016U, 20524U, 32378U, 42300U, 
    35147U, 41500U, 34383U, 41900U, 34765U, 42543U, 35379U, 41700U, 
    34574U, 42100U, 34956U, 13089U, 22081U, 28867U, 17358U, 29216U, 
    18128U, 30772U, 22677U, 28973U, 17552U, 29410U, 19026U, 30871U, 
    22007U, 28803U, 17294U, 29152U, 18018U, 30712U, 22037U, 28835U, 
    17326U, 29184U, 18048U, 30742U, 22022U, 28819U, 17310U, 29168U, 
    18033U, 30727U, 22052U, 28851U, 17342U, 29200U, 18063U, 30757U, 
    22237U, 28885U, 17376U, 29234U, 18145U, 30789U, 27251U, 22341U, 
    28929U, 17464U, 29322U, 18756U, 30830U, 27289U, 22833U, 28991U, 
    17570U, 29428U, 19043U, 30888U, 27335U, 22947U, 29035U, 17658U, 
    29516U, 19084U, 30929U, 27373U, 22323U, 28914U, 17434U, 29292U, 
    18172U, 30816U, 27276U, 22897U, 29020U, 17628U, 29486U, 19070U, 
    30915U, 27360U, 28211U, 12145U, 22372U, 18783U, 23291U, 19509U, 
    22997U, 19198U, 23653U, 19814U, 22435U, 18830U, 23366U, 19565U, 
    23060U, 19245U, 23728U, 19870U, 22482U, 18877U, 23422U, 19621U, 
    23107U, 19292U, 23784U, 19926U, 22545U, 18924U, 23497U, 19677U, 
    23170U, 19339U, 23859U, 19982U, 22419U, 18814U, 23347U, 19546U, 
    23044U, 19229U, 23709U, 19851U, 22529U, 18908U, 23478U, 19658U, 
    23154U, 19323U, 23840U, 19963U, 22133U, 22729U, 24030U, 22168U, 
    22764U, 24065U, 22150U, 22746U, 24047U, 22185U, 22781U, 24082U, 
    22219U, 22815U, 24116U, 22115U, 22711U, 24012U, 24422U, 32459U, 
    24521U, 32558U, 24362U, 32399U, 24392U, 32429U, 24377U, 32414U, 
    24407U, 32444U, 28199U, 12112U, 24439U, 31050U, 32476U, 24480U, 
    31130U, 32517U, 24538U, 31400U, 32575U, 24579U, 31441U, 32616U, 
    24466U, 31077U, 32503U, 24565U, 31427U, 32602U, 22203U, 22799U, 
    24100U, 32760U, 31157U, 33246U, 31714U, 33003U, 31468U, 33531U, 
    32019U, 32810U, 31204U, 33305U, 31770U, 33053U, 31515U, 33590U, 
    32075U, 32860U, 31251U, 33364U, 31826U, 33103U, 31562U, 33649U, 
    32131U, 32910U, 31298U, 33423U, 31882U, 33153U, 31609U, 33708U, 
    32187U, 32793U, 31188U, 33285U, 31751U, 33036U, 31499U, 33570U, 
    32056U, 32893U, 31282U, 33403U, 31863U, 33136U, 31593U, 33688U, 
    32168U, 21809U, 13335U, 42786U, 42937U, 34371U, 42835U, 42984U, 
    22098U, 22694U, 23995U, 47091U, 7129U, 17241U, 17938U, 1197U, 
    1904U, 1982U, 4182U, 443U, 2726U, 1223U, 1930U, 2101U, 
    4301U, 469U, 2752U, 2142U, 4328U, 483U, 2766U, 2007U, 
    4207U, 456U, 2739U, 407U, 335U, 496U, 2128U, 425U, 
    353U, 2195U, 4422U, 3462U, 4463U, 4130U, 17224U, 21731U, 
    27463U, 2275U, 4477U, 2047U, 4247U, 2304U, 4506U, 2074U, 
    4274U, 2289U, 4491U, 2060U, 4260U, 2318U, 4520U, 2087U, 
    4287U, 2235U, 4409U, 1185U, 3450U, 2262U, 4450U, 1892U, 
    4118U, 2221U, 4395U, 1172U, 3437U, 2248U, 4436U, 1879U, 
    4105U, 17232U, 655U, 2920U, 1376U, 3602U, 970U, 3235U, 
    1691U, 3917U, 778U, 3043U, 1499U, 3725U, 1093U, 3358U, 
    1814U, 4040U, 830U, 3095U, 1551U, 3777U, 1145U, 3410U, 
    1866U, 4092U, 583U, 2848U, 1304U, 3530U, 898U, 3163U, 
    1619U, 3845U, 757U, 3022U, 1478U, 3704U, 1072U, 3337U, 
    1793U, 4019U, 711U, 2976U, 1432U, 3658U, 1026U, 3291U, 
    1747U, 3973U, 799U, 3064U, 1520U, 3746U, 1114U, 3379U, 
    1835U, 4061U, 690U, 2955U, 1411U, 3637U, 1005U, 3270U, 
    1726U, 3952U, 28091U, 4143U, 35668U, 619U, 2884U, 1340U, 
    3566U, 934U, 3199U, 1655U, 3881U, 743U, 3008U, 1464U, 
    3690U, 1058U, 3323U, 1779U, 4005U, 547U, 2812U, 1268U, 
    3494U, 862U, 3127U, 1583U, 3809U, 672U, 2937U, 1393U, 
    3619U, 987U, 3252U, 1708U, 3934U, 20833U, 21741U, 27473U, 
    28068U, 637U, 2902U, 1358U, 3584U, 952U, 3217U, 1673U, 
    3899U, 816U, 3081U, 1537U, 3763U, 1131U, 3396U, 1852U, 
    4078U, 565U, 2830U, 1286U, 3512U, 880U, 3145U, 1601U, 
    3827U, 28080U, 600U, 2865U, 1321U, 3547U, 915U, 3180U, 
    1636U, 3862U, 728U, 2993U, 1449U, 3675U, 1043U, 3308U, 
    1764U, 3990U, 528U, 2793U, 1249U, 3475U, 843U, 3108U, 
    1564U, 3790U, 17249U, 17947U, 11656U, 14736U, 45911U, 16116U, 
    28685U, 16134U, 28703U, 16152U, 28721U, 1994U, 4194U, 2114U, 
    4314U, 2154U, 4354U, 4653U, 34051U, 2019U, 4219U, 1956U, 
    4156U, 2167U, 4367U, 2033U, 4233U, 1969U, 20859U, 4169U, 
    20876U, 2181U, 4381U, 14653U, 15491U, 1209U, 9777U, 1916U, 
    9807U, 1235U, 9792U, 1942U, 9822U, 14419U, 21027U, 14439U, 
    21047U, 14482U, 21063U, 323U, 2209U, 11832U, 12304U, 21634U, 
    29970U, 30478U, 15810U, 11864U, 15822U, 11877U, 35634U, 17791U, 
    29683U, 4692U, 17805U, 29697U, 35651U, 12657U, 21657U, 30283U, 
    30641U, 46565U, 11533U, 16000U, 10562U, 371U, 2672U, 514U, 
    2779U, 389U, 2690U, 1158U, 3423U, 12667U, 21668U, 30292U, 
    11844U, 44435U, 44470U, 44459U, 44618U, 44494U, 44641U, 44447U, 
    44606U, 44482U, 44629U, 8891U, 9446U, 46078U, 11464U, 11929U, 
    10293U, 46236U, 11518U, 11953U, 10309U, 46089U, 12816U, 11941U, 
    12739U, 46247U, 12831U, 11965U, 12755U, 21015U, 29891U, 36704U, 
    14353U, 45628U, 43124U, 43445U, 45897U, 43169U, 33816U, 33857U, 
    33898U, 33939U, 33843U, 33925U, 33829U, 33966U, 33870U, 33884U, 
    33911U, 33983U, 33952U, 34000U, 2640U, 20723U, 20778U, 4774U, 
    8293U, 5317U, 5190U, 4832U, 8359U, 5391U, 5256U, 20429U, 
    13056U, 24263U, 10653U, 12422U, 9872U, 30064U, 11752U, 28594U, 
    10773U, 12542U, 9992U, 30176U, 35897U, 11800U, 15726U, 46440U, 
    24318U, 10698U, 12467U, 9917U, 30106U, 30581U, 28641U, 10818U, 
    12587U, 10037U, 30218U, 35912U, 15762U, 46476U, 24274U, 10668U, 
    12437U, 9887U, 30078U, 12786U, 28605U, 10788U, 12557U, 10007U, 
    30190U, 12801U, 21819U, 15738U, 46452U, 24340U, 10728U, 12497U, 
    9947U, 30134U, 30611U, 28663U, 10848U, 12617U, 10067U, 30246U, 
    35927U, 21837U, 15786U, 46500U, 44991U, 28143U, 21691U, 159U, 
    24220U, 2613U, 24236U, 9130U, 21534U, 27160U, 16185U, 28754U, 
    2347U, 24228U, 4549U, 24244U, 13292U, 44505U, 27876U, 28110U, 
    27833U, 43328U, 27863U, 28057U, 27819U, 13278U, 28006U, 24329U, 
    10713U, 12482U, 9932U, 30120U, 30596U, 28652U, 10833U, 12602U, 
    10052U, 30232U, 15774U, 46488U, 24285U, 10683U, 12452U, 9902U, 
    30092U, 11768U, 28616U, 10803U, 12572U, 10022U, 30204U, 11816U, 
    15750U, 46464U, 24351U, 10743U, 12512U, 9962U, 30148U, 30626U, 
    28674U, 10863U, 12632U, 10082U, 30260U, 15798U, 46512U, 21007U, 
    21244U, 28160U, 22387U, 18798U, 19527U, 22606U, 18969U, 19714U, 
    23217U, 19400U, 20019U, 23012U, 19213U, 19832U, 22450U, 18845U, 
    19583U, 23075U, 19260U, 19888U, 22466U, 18861U, 19602U, 23091U, 
    19276U, 19907U, 22497U, 18892U, 19639U, 22625U, 18988U, 19736U, 
    23236U, 19419U, 20041U, 23122U, 19307U, 19944U, 22560U, 18939U, 
    19695U, 22644U, 19007U, 19758U, 23255U, 19438U, 20063U, 23185U, 
    19354U, 20000U, 16197U, 28766U, 8845U, 14691U, 9178U, 15176U, 
    22271U, 28899U, 17404U, 29262U, 18158U, 30802U, 27263U, 23274U, 
    29064U, 17716U, 29574U, 19492U, 30956U, 27398U, 22358U, 28943U, 
    17492U, 29350U, 18769U, 30843U, 27301U, 22592U, 28958U, 17522U, 
    29380U, 18955U, 30857U, 27322U, 22867U, 29005U, 17598U, 29456U, 
    19056U, 30901U, 27347U, 23619U, 29082U, 17734U, 29592U, 19780U, 
    30973U, 27414U, 22964U, 29049U, 17686U, 29544U, 19097U, 30942U, 
    27385U, 23636U, 29100U, 17752U, 29610U, 19797U, 30990U, 27430U, 
    12161U, 20759U, 20814U, 9001U, 9540U, 9747U, 12973U, 15987U, 
    46552U, 16170U, 28739U, 16209U, 28778U, 9084U, 9259U, 14784U, 
    13239U, 14773U, 15869U, 34161U, 8991U, 20893U, 9518U, 20910U, 
    15928U, 20946U, 15648U, 20928U, 9280U, 15311U, 9045U, 9246U, 
    14512U, 46024U, 8956U, 15846U, 8979U, 15895U, 14522U, 46034U, 
    17841U, 20265U, 20324U, 20280U, 20339U, 17819U, 17852U, 21545U, 
    36630U, 27849U, 28014U, 27804U, 18000U, 16221U, 28790U, 17864U, 
    46799U, 20419U, 20295U, 20354U, 47145U, 32776U, 31172U, 33265U, 
    23309U, 31732U, 32943U, 31343U, 33462U, 23553U, 31919U, 33186U, 
    31640U, 33747U, 23915U, 32224U, 33019U, 31483U, 33550U, 23671U, 
    32037U, 32826U, 31219U, 33324U, 23384U, 31788U, 33069U, 31530U, 
    33609U, 23746U, 32093U, 32843U, 31235U, 33344U, 23403U, 31807U, 
    33086U, 31546U, 33629U, 23765U, 32112U, 32876U, 31266U, 33383U, 
    23440U, 31844U, 32963U, 31362U, 33485U, 23575U, 31941U, 33206U, 
    31659U, 33770U, 23937U, 32246U, 33119U, 31577U, 33668U, 23802U, 
    32149U, 32926U, 31313U, 33442U, 23515U, 31900U, 32983U, 31381U, 
    33508U, 23597U, 31963U, 33226U, 31678U, 33793U, 23959U, 32268U, 
    33169U, 31624U, 33727U, 23877U, 32205U, 12128U, 20740U, 20795U, 
    22289U, 22403U, 23328U, 23028U, 23690U, 22881U, 22513U, 23459U, 
    23138U, 23821U, 22982U, 22576U, 23534U, 23201U, 23896U, 24452U, 
    31063U, 32489U, 24606U, 31697U, 32643U, 24493U, 31143U, 32530U, 
    24507U, 31329U, 32544U, 24551U, 31413U, 32588U, 24623U, 31985U, 
    32660U, 24592U, 31454U, 32629U, 24640U, 32002U, 32677U, 17830U, 
    20250U, 20309U, 13226U, 10340U, 14554U, 29741U, 45313U, 14640U, 
    29755U, 45344U, 35801U, 35787U, 28036U, 12883U, 24252U, 10638U, 
    12407U, 9857U, 30050U, 11736U, 28583U, 10758U, 12527U, 9977U, 
    30162U, 11784U, 27168U, 27746U, 27762U, 17770U, 46968U, 27987U, 
    2569U, 14039U, 45580U, 43346U, 45849U, 20163U, 16026U, 16050U, 
    16074U, 16088U, 47200U, 32739U, 11856U, 11890U, 20515U, 2620U, 
    9348U, 15424U, 29722U, 9369U, 15445U, 4809U, 6480U, 8390U, 
    5426U, 5287U, 8332U, 5360U, 5229U, 22929U, 22304U, 13088U, 
    2548U, 13308U, 45385U, 34344U, 45654U, 22236U, 27937U, 22832U, 
    27951U, 22896U, 21798U, 13322U, 45402U, 34358U, 45671U, 22067U, 
    23981U, 13055U, 133U, 2587U, 27923U, 22663U, 27965U, 146U, 
    2600U, 43518U, 4764U, 46288U, 9320U, 15369U, 46276U, 12281U, 
    21557U, 42917U, 29949U, 21593U, 4662U, 4709U, 30466U, 15232U, 
    46173U, 21U, 47001U, 36U, 47020U, 16258U, 18102U, 43648U, 
    16234U, 16918U, 16638U, 18540U, 44048U, 19146U, 44311U, 16406U, 
    18308U, 43805U, 16536U, 18438U, 43941U, 16970U, 16934U, 16660U, 
    18562U, 44071U, 19162U, 44328U, 16427U, 18329U, 43827U, 16685U, 
    18587U, 44097U, 19370U, 44366U, 16451U, 18353U, 43852U, 16870U, 
    16613U, 18515U, 44022U, 19127U, 44291U, 16382U, 18284U, 43780U, 
    18078U, 43622U, 16294U, 18196U, 43687U, 16854U, 16591U, 18493U, 
    43999U, 19111U, 44274U, 16361U, 18263U, 43758U, 16271U, 16572U, 
    18474U, 43979U, 18115U, 43662U, 16328U, 18230U, 43723U, 16246U, 
    17099U, 16727U, 18629U, 44141U, 19457U, 44398U, 16491U, 18393U, 
    43894U, 16554U, 18456U, 43960U, 16813U, 18715U, 44231U, 16985U, 
    17115U, 16749U, 18651U, 44164U, 19473U, 44415U, 16512U, 18414U, 
    43916U, 16706U, 18608U, 44119U, 16832U, 18734U, 44251U, 19385U, 
    44382U, 16471U, 18373U, 43873U, 16792U, 18694U, 44209U, 18090U, 
    43635U, 16311U, 18213U, 43705U, 16774U, 18676U, 44190U, 16953U, 
    19181U, 44348U, 13838U, 14296U, 9304U, 35758U, 14749U, 9460U, 
    15502U, 45924U, 15353U, 35819U, 46267U, 35958U, 13638U, 13663U, 
    4927U, 46874U, 4577U, 46840U, 14180U, 13384U, 13705U, 14233U, 
    8836U, 44716U, 28418U, 28233U, 35983U, 44796U, 47132U, 24206U, 
    36585U, 14500U, 45301U, 14672U, 44754U, 28440U, 28368U, 36280U, 
    44858U, 45985U, 11435U, 14543U, 10430U, 36021U, 44827U, 35726U, 
    36330U, 44889U, 46055U, 11449U, 36572U, 44951U, 45366U, 44979U, 
    28462U, 28493U, 36535U, 44920U, 9149U, 17176U, 12731U, 43403U, 
    11191U, 43392U, 11176U, 45069U, 45081U, 43415U, 11207U, 15089U, 
    10459U, 44999U, 46100U, 11479U, 45141U, 24157U, 15293U, 10472U, 
    36107U, 35995U, 36123U, 36034U, 45009U, 36140U, 36048U, 36194U, 
    36387U, 36158U, 36063U, 36212U, 36402U, 46206U, 11505U, 15918U, 
    36230U, 36417U, 36177U, 36373U, 45151U, 21680U, 27237U, 27499U, 
    8925U, 12846U, 14834U, 12871U, 9495U, 12858U, 15526U, 12895U, 
    46367U, 12920U, 45966U, 12908U, 13151U, 14410U, 45171U, 45060U, 
    13164U, 27483U, 13787U, 14468U, 4940U, 4590U, 4607U, 45218U, 
    14307U, 13600U, 14191U, 13774U, 8814U, 14455U, 14205U, 9390U, 
    15466U, 13719U, 13613U, 13801U, 21081U, 9120U, 45206U, 15071U, 
    12100U, 8755U, 13733U, 10393U, 34254U, 10893U, 44766U, 11354U, 
    9023U, 10159U, 44728U, 11336U, 36443U, 11004U, 36430U, 10971U, 
    36457U, 11022U, 36494U, 11042U, 36509U, 11061U, 15480U, 10485U, 
    9225U, 12228U, 29915U, 30413U, 15244U, 12354U, 30016U, 30528U, 
    46185U, 12678U, 30302U, 30651U, 13849U, 14321U, 13815U, 14273U, 
    13762U, 14261U, 15109U, 28378U, 45995U, 28503U, 46118U, 28534U, 
    9340U, 12240U, 29926U, 30425U, 13434U, 12315U, 29980U, 30489U, 
    15389U, 12366U, 30027U, 30540U, 13932U, 12328U, 29992U, 30502U, 
    14344U, 12341U, 30004U, 30515U, 9645U, 12268U, 29937U, 30453U, 
    15601U, 12394U, 30038U, 30568U, 46410U, 12718U, 30324U, 30691U, 
    46300U, 12690U, 30313U, 30663U, 43426U, 28473U, 32715U, 9137U, 
    17163U, 9271U, 15302U, 45019U, 46215U, 45161U, 4873U, 9707U, 
    21466U, 11666U, 17258U, 17212U, 15948U, 21480U, 11683U, 17276U, 
    17926U, 13423U, 13861U, 14333U, 9738U, 15978U, 9676U, 15706U, 
    46543U, 13412U, 13827U, 14285U, 9169U, 15155U, 9589U, 15570U, 
    46164U, 34243U, 10878U, 45092U, 44595U, 11261U, 45129U, 8934U, 
    10115U, 36292U, 9012U, 10144U, 36343U, 36358U, 13677U, 10375U, 
    4957U, 13584U, 13892U, 4624U, 13568U, 13872U, 4896U, 14153U, 
    13398U, 10357U, 13748U, 10412U, 14247U, 34290U, 10941U, 45117U, 
    11419U, 44694U, 11322U, 15636U, 4749U, 16010U, 10576U, 10988U, 
    34185U, 34232U, 34301U, 10956U, 45040U, 11388U, 34197U, 15164U, 
    10531U, 15623U, 10500U, 14967U, 10445U, 8968U, 10129U, 15883U, 
    9718U, 10264U, 15858U, 10547U, 9654U, 10219U, 15907U, 10097U, 
    12771U, 11700U, 11720U, 9697U, 10250U, 44672U, 11292U, 15716U, 
    10517U, 13032U, 10325U, 45029U, 11373U, 34312U, 46993U, 8915U, 
    14804U, 9474U, 45947U, 13137U, 45050U, 15397U, 46308U, 42929U, 
    30392U, 8868U, 14713U, 35743U, 35771U, 9214U, 15211U, 35848U, 
    35832U, 15410U, 9233U, 15252U, 46193U, 8744U, 43456U, 11222U, 
    34266U, 10909U, 20502U, 10621U, 45104U, 11402U, 44683U, 11307U, 
    9686U, 10235U, 43472U, 11242U, 17200U, 10605U, 44660U, 11276U, 
    43240U, 11079U, 46891U, 11546U, 43285U, 11136U, 46936U, 11603U, 
    43255U, 11098U, 46906U, 11565U, 43301U, 11156U, 46952U, 11623U, 
    43270U, 11117U, 46921U, 11584U, 30384U, 32390U, 8944U, 9505U, 
    9552U, 15659U, 15834U, 15610U, 17188U, 10589U, 45375U, 9529U, 
    15673U, 15938U, 9313U, 15122U, 12014U, 28392U, 46009U, 12032U, 
    28518U, 46131U, 12051U, 28548U, 15362U, 14702U, 13558U, 8904U, 
    8856U, 14762U, 9189U, 12087U, 8879U, 14724U, 15187U, 13627U, 
    13649U, 4914U, 46857U, 4564U, 46823U, 14169U, 13370U, 13691U, 
    14219U, 8827U, 44704U, 28407U, 28223U, 35971U, 44781U, 47119U, 
    24192U, 14576U, 44742U, 28429U, 28358U, 36268U, 44843U, 45975U, 
    14532U, 36008U, 44811U, 35709U, 36317U, 44873U, 46044U, 36559U, 
    44935U, 45335U, 44967U, 28451U, 28483U, 36523U, 44905U, 27151U, 
    9760U, 10279U, 34278U, 10925U, 9034U, 10174U, 9108U, 14977U, 
    9201U, 15198U, 9566U, 15536U, 5011U, 21452U, 28185U, 21519U, 
    4970U, 35692U, 28171U, 35879U, 30704U, 9770U, 16019U, 16284U, 
    18186U, 43676U, 16346U, 18248U, 43742U, 36641U, 29711U, 20850U, 
    183U, 8699U, 8799U, 21855U, 8779U, 8721U, 8789U, 11898U, 
    36821U, 32311U, 29649U, 36871U, 2649U, 9U, 14607U, 27735U, 
    27210U, 12986U, 14618U, 14395U, 124U, 2578U, 20989U, 13204U, 
    21421U, 13125U, 43317U, 36879U, 36093U, 36079U, 21240U, 12995U, 
};

static inline void InitHexagonMCInstrInfo(MCInstrInfo *II) {
  II->InitMCInstrInfo(HexagonInsts, HexagonInstrNameIndices, HexagonInstrNameData, nullptr, nullptr, 3248);
}

} // end namespace llvm
#endif // GET_INSTRINFO_MC_DESC

#ifdef GET_INSTRINFO_HEADER
#undef GET_INSTRINFO_HEADER
namespace llvm {
struct HexagonGenInstrInfo : public TargetInstrInfo {
  explicit HexagonGenInstrInfo(unsigned CFSetupOpcode = ~0u, unsigned CFDestroyOpcode = ~0u, unsigned CatchRetOpcode = ~0u, unsigned ReturnOpcode = ~0u);
  ~HexagonGenInstrInfo() override = default;

};
} // end namespace llvm
#endif // GET_INSTRINFO_HEADER

#ifdef GET_INSTRINFO_HELPER_DECLS
#undef GET_INSTRINFO_HELPER_DECLS


#endif // GET_INSTRINFO_HELPER_DECLS

#ifdef GET_INSTRINFO_HELPERS
#undef GET_INSTRINFO_HELPERS

#endif // GET_INSTRINFO_HELPERS

#ifdef GET_INSTRINFO_CTOR_DTOR
#undef GET_INSTRINFO_CTOR_DTOR
namespace llvm {
extern const MCInstrDesc HexagonInsts[];
extern const unsigned HexagonInstrNameIndices[];
extern const char HexagonInstrNameData[];
HexagonGenInstrInfo::HexagonGenInstrInfo(unsigned CFSetupOpcode, unsigned CFDestroyOpcode, unsigned CatchRetOpcode, unsigned ReturnOpcode)
  : TargetInstrInfo(CFSetupOpcode, CFDestroyOpcode, CatchRetOpcode, ReturnOpcode) {
  InitMCInstrInfo(HexagonInsts, HexagonInstrNameIndices, HexagonInstrNameData, nullptr, nullptr, 3248);
}
} // end namespace llvm
#endif // GET_INSTRINFO_CTOR_DTOR

#ifdef GET_INSTRINFO_OPERAND_ENUM
#undef GET_INSTRINFO_OPERAND_ENUM
namespace llvm {
namespace Hexagon {
namespace OpName {
enum {
  OPERAND_LAST
};
} // end namespace OpName
} // end namespace Hexagon
} // end namespace llvm
#endif //GET_INSTRINFO_OPERAND_ENUM

#ifdef GET_INSTRINFO_NAMED_OPS
#undef GET_INSTRINFO_NAMED_OPS
namespace llvm {
namespace Hexagon {
LLVM_READONLY
int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx) {
  return -1;
}
} // end namespace Hexagon
} // end namespace llvm
#endif //GET_INSTRINFO_NAMED_OPS

#ifdef GET_INSTRINFO_OPERAND_TYPES_ENUM
#undef GET_INSTRINFO_OPERAND_TYPES_ENUM
namespace llvm {
namespace Hexagon {
namespace OpTypes {
enum OperandType {
  a30_2Imm = 0,
  b13_2Imm = 1,
  b15_2Imm = 2,
  b30_2Imm = 3,
  bblabel = 4,
  f32Imm = 5,
  f32imm = 6,
  f64Imm = 7,
  f64imm = 8,
  globaladdress = 9,
  globaladdressExt = 10,
  i16imm = 11,
  i1imm = 12,
  i32imm = 13,
  i64imm = 14,
  i8imm = 15,
  m32_0Imm = 16,
  n1Const = 17,
  ptype0 = 18,
  ptype1 = 19,
  ptype2 = 20,
  ptype3 = 21,
  ptype4 = 22,
  ptype5 = 23,
  s27_2Imm = 24,
  s29_3Imm = 25,
  s30_2Imm = 26,
  s31_1Imm = 27,
  s32_0Imm = 28,
  s3_0Imm = 29,
  s4_0Imm = 30,
  s4_1Imm = 31,
  s4_2Imm = 32,
  s4_3Imm = 33,
  s6_0Imm = 34,
  s6_3Imm = 35,
  s8_0Imm = 36,
  s9_0Imm = 37,
  sgp10Const = 38,
  type0 = 39,
  type1 = 40,
  type2 = 41,
  type3 = 42,
  type4 = 43,
  type5 = 44,
  u10_0Imm = 45,
  u11_3Imm = 46,
  u16_0Imm = 47,
  u1_0Imm = 48,
  u26_6Imm = 49,
  u29_3Imm = 50,
  u2_0Imm = 51,
  u30_2Imm = 52,
  u31_1Imm = 53,
  u32_0Imm = 54,
  u3_0Imm = 55,
  u3_1Imm = 56,
  u4_0Imm = 57,
  u4_2Imm = 58,
  u5_0Imm = 59,
  u5_2Imm = 60,
  u5_3Imm = 61,
  u64_0Imm = 62,
  u6_0Imm = 63,
  u6_1Imm = 64,
  u6_2Imm = 65,
  u7_0Imm = 66,
  u8_0Imm = 67,
  untyped_imm_0 = 68,
  CtrRegs = 69,
  CtrRegs64 = 70,
  DoubleRegs = 71,
  GeneralDoubleLow8Regs = 72,
  GeneralSubRegs = 73,
  GuestRegs = 74,
  GuestRegs64 = 75,
  HvxQR = 76,
  HvxVQR = 77,
  HvxVR = 78,
  HvxWR = 79,
  IntRegs = 80,
  IntRegsLow8 = 81,
  ModRegs = 82,
  PredRegs = 83,
  SysRegs = 84,
  SysRegs64 = 85,
  UsrBits = 86,
  V62Regs = 87,
  V65Regs = 88,
  VectRegRev = 89,
  OPERAND_TYPE_LIST_END
};
} // end namespace OpTypes
} // end namespace Hexagon
} // end namespace llvm
#endif // GET_INSTRINFO_OPERAND_TYPES_ENUM

#ifdef GET_INSTRINFO_OPERAND_TYPE
#undef GET_INSTRINFO_OPERAND_TYPE
namespace llvm {
namespace Hexagon {
LLVM_READONLY
static int getOperandType(uint16_t Opcode, uint16_t OpIdx) {
  static const uint16_t Offsets[] = {
    /* PHI */
    0,
    /* INLINEASM */
    1,
    /* INLINEASM_BR */
    1,
    /* CFI_INSTRUCTION */
    1,
    /* EH_LABEL */
    2,
    /* GC_LABEL */
    3,
    /* ANNOTATION_LABEL */
    4,
    /* KILL */
    5,
    /* EXTRACT_SUBREG */
    5,
    /* INSERT_SUBREG */
    8,
    /* IMPLICIT_DEF */
    12,
    /* SUBREG_TO_REG */
    13,
    /* COPY_TO_REGCLASS */
    17,
    /* DBG_VALUE */
    20,
    /* DBG_VALUE_LIST */
    20,
    /* DBG_INSTR_REF */
    20,
    /* DBG_PHI */
    20,
    /* DBG_LABEL */
    20,
    /* REG_SEQUENCE */
    21,
    /* COPY */
    23,
    /* BUNDLE */
    25,
    /* LIFETIME_START */
    25,
    /* LIFETIME_END */
    26,
    /* PSEUDO_PROBE */
    27,
    /* ARITH_FENCE */
    31,
    /* STACKMAP */
    33,
    /* FENTRY_CALL */
    35,
    /* PATCHPOINT */
    35,
    /* LOAD_STACK_GUARD */
    41,
    /* PREALLOCATED_SETUP */
    42,
    /* PREALLOCATED_ARG */
    43,
    /* STATEPOINT */
    46,
    /* LOCAL_ESCAPE */
    46,
    /* FAULTING_OP */
    48,
    /* PATCHABLE_OP */
    49,
    /* PATCHABLE_FUNCTION_ENTER */
    49,
    /* PATCHABLE_RET */
    49,
    /* PATCHABLE_FUNCTION_EXIT */
    49,
    /* PATCHABLE_TAIL_CALL */
    49,
    /* PATCHABLE_EVENT_CALL */
    49,
    /* PATCHABLE_TYPED_EVENT_CALL */
    51,
    /* ICALL_BRANCH_FUNNEL */
    54,
    /* MEMBARRIER */
    54,
    /* G_ASSERT_SEXT */
    54,
    /* G_ASSERT_ZEXT */
    57,
    /* G_ASSERT_ALIGN */
    60,
    /* G_ADD */
    63,
    /* G_SUB */
    66,
    /* G_MUL */
    69,
    /* G_SDIV */
    72,
    /* G_UDIV */
    75,
    /* G_SREM */
    78,
    /* G_UREM */
    81,
    /* G_SDIVREM */
    84,
    /* G_UDIVREM */
    88,
    /* G_AND */
    92,
    /* G_OR */
    95,
    /* G_XOR */
    98,
    /* G_IMPLICIT_DEF */
    101,
    /* G_PHI */
    102,
    /* G_FRAME_INDEX */
    103,
    /* G_GLOBAL_VALUE */
    105,
    /* G_CONSTANT_POOL */
    107,
    /* G_EXTRACT */
    109,
    /* G_UNMERGE_VALUES */
    112,
    /* G_INSERT */
    114,
    /* G_MERGE_VALUES */
    118,
    /* G_BUILD_VECTOR */
    120,
    /* G_BUILD_VECTOR_TRUNC */
    122,
    /* G_CONCAT_VECTORS */
    124,
    /* G_PTRTOINT */
    126,
    /* G_INTTOPTR */
    128,
    /* G_BITCAST */
    130,
    /* G_FREEZE */
    132,
    /* G_INTRINSIC_FPTRUNC_ROUND */
    134,
    /* G_INTRINSIC_TRUNC */
    137,
    /* G_INTRINSIC_ROUND */
    139,
    /* G_INTRINSIC_LRINT */
    141,
    /* G_INTRINSIC_ROUNDEVEN */
    143,
    /* G_READCYCLECOUNTER */
    145,
    /* G_LOAD */
    146,
    /* G_SEXTLOAD */
    148,
    /* G_ZEXTLOAD */
    150,
    /* G_INDEXED_LOAD */
    152,
    /* G_INDEXED_SEXTLOAD */
    157,
    /* G_INDEXED_ZEXTLOAD */
    162,
    /* G_STORE */
    167,
    /* G_INDEXED_STORE */
    169,
    /* G_ATOMIC_CMPXCHG_WITH_SUCCESS */
    174,
    /* G_ATOMIC_CMPXCHG */
    179,
    /* G_ATOMICRMW_XCHG */
    183,
    /* G_ATOMICRMW_ADD */
    186,
    /* G_ATOMICRMW_SUB */
    189,
    /* G_ATOMICRMW_AND */
    192,
    /* G_ATOMICRMW_NAND */
    195,
    /* G_ATOMICRMW_OR */
    198,
    /* G_ATOMICRMW_XOR */
    201,
    /* G_ATOMICRMW_MAX */
    204,
    /* G_ATOMICRMW_MIN */
    207,
    /* G_ATOMICRMW_UMAX */
    210,
    /* G_ATOMICRMW_UMIN */
    213,
    /* G_ATOMICRMW_FADD */
    216,
    /* G_ATOMICRMW_FSUB */
    219,
    /* G_ATOMICRMW_FMAX */
    222,
    /* G_ATOMICRMW_FMIN */
    225,
    /* G_ATOMICRMW_UINC_WRAP */
    228,
    /* G_ATOMICRMW_UDEC_WRAP */
    231,
    /* G_FENCE */
    234,
    /* G_BRCOND */
    236,
    /* G_BRINDIRECT */
    238,
    /* G_INVOKE_REGION_START */
    239,
    /* G_INTRINSIC */
    239,
    /* G_INTRINSIC_W_SIDE_EFFECTS */
    240,
    /* G_ANYEXT */
    241,
    /* G_TRUNC */
    243,
    /* G_CONSTANT */
    245,
    /* G_FCONSTANT */
    247,
    /* G_VASTART */
    249,
    /* G_VAARG */
    250,
    /* G_SEXT */
    253,
    /* G_SEXT_INREG */
    255,
    /* G_ZEXT */
    258,
    /* G_SHL */
    260,
    /* G_LSHR */
    263,
    /* G_ASHR */
    266,
    /* G_FSHL */
    269,
    /* G_FSHR */
    273,
    /* G_ROTR */
    277,
    /* G_ROTL */
    280,
    /* G_ICMP */
    283,
    /* G_FCMP */
    287,
    /* G_SELECT */
    291,
    /* G_UADDO */
    295,
    /* G_UADDE */
    299,
    /* G_USUBO */
    304,
    /* G_USUBE */
    308,
    /* G_SADDO */
    313,
    /* G_SADDE */
    317,
    /* G_SSUBO */
    322,
    /* G_SSUBE */
    326,
    /* G_UMULO */
    331,
    /* G_SMULO */
    335,
    /* G_UMULH */
    339,
    /* G_SMULH */
    342,
    /* G_UADDSAT */
    345,
    /* G_SADDSAT */
    348,
    /* G_USUBSAT */
    351,
    /* G_SSUBSAT */
    354,
    /* G_USHLSAT */
    357,
    /* G_SSHLSAT */
    360,
    /* G_SMULFIX */
    363,
    /* G_UMULFIX */
    367,
    /* G_SMULFIXSAT */
    371,
    /* G_UMULFIXSAT */
    375,
    /* G_SDIVFIX */
    379,
    /* G_UDIVFIX */
    383,
    /* G_SDIVFIXSAT */
    387,
    /* G_UDIVFIXSAT */
    391,
    /* G_FADD */
    395,
    /* G_FSUB */
    398,
    /* G_FMUL */
    401,
    /* G_FMA */
    404,
    /* G_FMAD */
    408,
    /* G_FDIV */
    412,
    /* G_FREM */
    415,
    /* G_FPOW */
    418,
    /* G_FPOWI */
    421,
    /* G_FEXP */
    424,
    /* G_FEXP2 */
    426,
    /* G_FLOG */
    428,
    /* G_FLOG2 */
    430,
    /* G_FLOG10 */
    432,
    /* G_FNEG */
    434,
    /* G_FPEXT */
    436,
    /* G_FPTRUNC */
    438,
    /* G_FPTOSI */
    440,
    /* G_FPTOUI */
    442,
    /* G_SITOFP */
    444,
    /* G_UITOFP */
    446,
    /* G_FABS */
    448,
    /* G_FCOPYSIGN */
    450,
    /* G_IS_FPCLASS */
    453,
    /* G_FCANONICALIZE */
    456,
    /* G_FMINNUM */
    458,
    /* G_FMAXNUM */
    461,
    /* G_FMINNUM_IEEE */
    464,
    /* G_FMAXNUM_IEEE */
    467,
    /* G_FMINIMUM */
    470,
    /* G_FMAXIMUM */
    473,
    /* G_PTR_ADD */
    476,
    /* G_PTRMASK */
    479,
    /* G_SMIN */
    482,
    /* G_SMAX */
    485,
    /* G_UMIN */
    488,
    /* G_UMAX */
    491,
    /* G_ABS */
    494,
    /* G_LROUND */
    496,
    /* G_LLROUND */
    498,
    /* G_BR */
    500,
    /* G_BRJT */
    501,
    /* G_INSERT_VECTOR_ELT */
    504,
    /* G_EXTRACT_VECTOR_ELT */
    508,
    /* G_SHUFFLE_VECTOR */
    511,
    /* G_CTTZ */
    515,
    /* G_CTTZ_ZERO_UNDEF */
    517,
    /* G_CTLZ */
    519,
    /* G_CTLZ_ZERO_UNDEF */
    521,
    /* G_CTPOP */
    523,
    /* G_BSWAP */
    525,
    /* G_BITREVERSE */
    527,
    /* G_FCEIL */
    529,
    /* G_FCOS */
    531,
    /* G_FSIN */
    533,
    /* G_FSQRT */
    535,
    /* G_FFLOOR */
    537,
    /* G_FRINT */
    539,
    /* G_FNEARBYINT */
    541,
    /* G_ADDRSPACE_CAST */
    543,
    /* G_BLOCK_ADDR */
    545,
    /* G_JUMP_TABLE */
    547,
    /* G_DYN_STACKALLOC */
    549,
    /* G_STRICT_FADD */
    552,
    /* G_STRICT_FSUB */
    555,
    /* G_STRICT_FMUL */
    558,
    /* G_STRICT_FDIV */
    561,
    /* G_STRICT_FREM */
    564,
    /* G_STRICT_FMA */
    567,
    /* G_STRICT_FSQRT */
    571,
    /* G_READ_REGISTER */
    573,
    /* G_WRITE_REGISTER */
    575,
    /* G_MEMCPY */
    577,
    /* G_MEMCPY_INLINE */
    581,
    /* G_MEMMOVE */
    584,
    /* G_MEMSET */
    588,
    /* G_BZERO */
    592,
    /* G_VECREDUCE_SEQ_FADD */
    595,
    /* G_VECREDUCE_SEQ_FMUL */
    598,
    /* G_VECREDUCE_FADD */
    601,
    /* G_VECREDUCE_FMUL */
    603,
    /* G_VECREDUCE_FMAX */
    605,
    /* G_VECREDUCE_FMIN */
    607,
    /* G_VECREDUCE_ADD */
    609,
    /* G_VECREDUCE_MUL */
    611,
    /* G_VECREDUCE_AND */
    613,
    /* G_VECREDUCE_OR */
    615,
    /* G_VECREDUCE_XOR */
    617,
    /* G_VECREDUCE_SMAX */
    619,
    /* G_VECREDUCE_SMIN */
    621,
    /* G_VECREDUCE_UMAX */
    623,
    /* G_VECREDUCE_UMIN */
    625,
    /* G_SBFX */
    627,
    /* G_UBFX */
    631,
    /* A2_addsp */
    635,
    /* A2_iconst */
    638,
    /* A2_neg */
    640,
    /* A2_not */
    642,
    /* A2_tfrf */
    644,
    /* A2_tfrfnew */
    647,
    /* A2_tfrp */
    650,
    /* A2_tfrpf */
    652,
    /* A2_tfrpfnew */
    655,
    /* A2_tfrpi */
    658,
    /* A2_tfrpt */
    660,
    /* A2_tfrptnew */
    663,
    /* A2_tfrt */
    666,
    /* A2_tfrtnew */
    669,
    /* A2_vaddb_map */
    672,
    /* A2_vsubb_map */
    675,
    /* A2_zxtb */
    678,
    /* A4_boundscheck */
    680,
    /* ADJCALLSTACKDOWN */
    683,
    /* ADJCALLSTACKUP */
    685,
    /* C2_cmpgei */
    687,
    /* C2_cmpgeui */
    690,
    /* C2_cmplt */
    693,
    /* C2_cmpltu */
    696,
    /* C2_pxfer_map */
    699,
    /* DUPLEX_Pseudo */
    701,
    /* ENDLOOP0 */
    702,
    /* ENDLOOP01 */
    703,
    /* ENDLOOP1 */
    704,
    /* J2_endloop0 */
    705,
    /* J2_endloop01 */
    705,
    /* J2_endloop1 */
    705,
    /* J2_jumpf_nopred_map */
    705,
    /* J2_jumprf_nopred_map */
    707,
    /* J2_jumprt_nopred_map */
    709,
    /* J2_jumpt_nopred_map */
    711,
    /* J2_trap1_noregmap */
    713,
    /* L2_loadalignb_zomap */
    714,
    /* L2_loadalignh_zomap */
    717,
    /* L2_loadbsw2_zomap */
    720,
    /* L2_loadbsw4_zomap */
    722,
    /* L2_loadbzw2_zomap */
    724,
    /* L2_loadbzw4_zomap */
    726,
    /* L2_loadrb_zomap */
    728,
    /* L2_loadrd_zomap */
    730,
    /* L2_loadrh_zomap */
    732,
    /* L2_loadri_zomap */
    734,
    /* L2_loadrub_zomap */
    736,
    /* L2_loadruh_zomap */
    738,
    /* L2_ploadrbf_zomap */
    740,
    /* L2_ploadrbfnew_zomap */
    743,
    /* L2_ploadrbt_zomap */
    746,
    /* L2_ploadrbtnew_zomap */
    749,
    /* L2_ploadrdf_zomap */
    752,
    /* L2_ploadrdfnew_zomap */
    755,
    /* L2_ploadrdt_zomap */
    758,
    /* L2_ploadrdtnew_zomap */
    761,
    /* L2_ploadrhf_zomap */
    764,
    /* L2_ploadrhfnew_zomap */
    767,
    /* L2_ploadrht_zomap */
    770,
    /* L2_ploadrhtnew_zomap */
    773,
    /* L2_ploadrif_zomap */
    776,
    /* L2_ploadrifnew_zomap */
    779,
    /* L2_ploadrit_zomap */
    782,
    /* L2_ploadritnew_zomap */
    785,
    /* L2_ploadrubf_zomap */
    788,
    /* L2_ploadrubfnew_zomap */
    791,
    /* L2_ploadrubt_zomap */
    794,
    /* L2_ploadrubtnew_zomap */
    797,
    /* L2_ploadruhf_zomap */
    800,
    /* L2_ploadruhfnew_zomap */
    803,
    /* L2_ploadruht_zomap */
    806,
    /* L2_ploadruhtnew_zomap */
    809,
    /* L4_add_memopb_zomap */
    812,
    /* L4_add_memoph_zomap */
    814,
    /* L4_add_memopw_zomap */
    816,
    /* L4_and_memopb_zomap */
    818,
    /* L4_and_memoph_zomap */
    820,
    /* L4_and_memopw_zomap */
    822,
    /* L4_iadd_memopb_zomap */
    824,
    /* L4_iadd_memoph_zomap */
    826,
    /* L4_iadd_memopw_zomap */
    828,
    /* L4_iand_memopb_zomap */
    830,
    /* L4_iand_memoph_zomap */
    832,
    /* L4_iand_memopw_zomap */
    834,
    /* L4_ior_memopb_zomap */
    836,
    /* L4_ior_memoph_zomap */
    838,
    /* L4_ior_memopw_zomap */
    840,
    /* L4_isub_memopb_zomap */
    842,
    /* L4_isub_memoph_zomap */
    844,
    /* L4_isub_memopw_zomap */
    846,
    /* L4_or_memopb_zomap */
    848,
    /* L4_or_memoph_zomap */
    850,
    /* L4_or_memopw_zomap */
    852,
    /* L4_return_map_to_raw_f */
    854,
    /* L4_return_map_to_raw_fnew_pnt */
    855,
    /* L4_return_map_to_raw_fnew_pt */
    856,
    /* L4_return_map_to_raw_t */
    857,
    /* L4_return_map_to_raw_tnew_pnt */
    858,
    /* L4_return_map_to_raw_tnew_pt */
    859,
    /* L4_sub_memopb_zomap */
    860,
    /* L4_sub_memoph_zomap */
    862,
    /* L4_sub_memopw_zomap */
    864,
    /* L6_deallocframe_map_to_raw */
    866,
    /* L6_return_map_to_raw */
    866,
    /* LDriw_ctr */
    866,
    /* LDriw_pred */
    869,
    /* M2_mpysmi */
    872,
    /* M2_mpyui */
    875,
    /* M2_vrcmpys_acc_s1 */
    878,
    /* M2_vrcmpys_s1 */
    882,
    /* M2_vrcmpys_s1rp */
    885,
    /* M7_vdmpy */
    888,
    /* M7_vdmpy_acc */
    891,
    /* PS_aligna */
    895,
    /* PS_alloca */
    897,
    /* PS_call_instrprof_custom */
    900,
    /* PS_call_nr */
    902,
    /* PS_crash */
    903,
    /* PS_false */
    903,
    /* PS_fi */
    904,
    /* PS_fia */
    907,
    /* PS_loadrb_pci */
    911,
    /* PS_loadrb_pcr */
    917,
    /* PS_loadrd_pci */
    922,
    /* PS_loadrd_pcr */
    928,
    /* PS_loadrh_pci */
    933,
    /* PS_loadrh_pcr */
    939,
    /* PS_loadri_pci */
    944,
    /* PS_loadri_pcr */
    950,
    /* PS_loadrub_pci */
    955,
    /* PS_loadrub_pcr */
    961,
    /* PS_loadruh_pci */
    966,
    /* PS_loadruh_pcr */
    972,
    /* PS_pselect */
    977,
    /* PS_qfalse */
    981,
    /* PS_qtrue */
    982,
    /* PS_storerb_pci */
    983,
    /* PS_storerb_pcr */
    989,
    /* PS_storerd_pci */
    994,
    /* PS_storerd_pcr */
    1000,
    /* PS_storerf_pci */
    1005,
    /* PS_storerf_pcr */
    1011,
    /* PS_storerh_pci */
    1016,
    /* PS_storerh_pcr */
    1022,
    /* PS_storeri_pci */
    1027,
    /* PS_storeri_pcr */
    1033,
    /* PS_tailcall_i */
    1038,
    /* PS_tailcall_r */
    1039,
    /* PS_true */
    1040,
    /* PS_vdd0 */
    1041,
    /* PS_vloadrq_ai */
    1042,
    /* PS_vloadrv_ai */
    1045,
    /* PS_vloadrv_nt_ai */
    1048,
    /* PS_vloadrw_ai */
    1051,
    /* PS_vloadrw_nt_ai */
    1054,
    /* PS_vmulw */
    1057,
    /* PS_vmulw_acc */
    1060,
    /* PS_vselect */
    1064,
    /* PS_vsplatib */
    1068,
    /* PS_vsplatih */
    1070,
    /* PS_vsplatiw */
    1072,
    /* PS_vsplatrb */
    1074,
    /* PS_vsplatrh */
    1076,
    /* PS_vsplatrw */
    1078,
    /* PS_vstorerq_ai */
    1080,
    /* PS_vstorerv_ai */
    1083,
    /* PS_vstorerv_nt_ai */
    1086,
    /* PS_vstorerw_ai */
    1089,
    /* PS_vstorerw_nt_ai */
    1092,
    /* PS_wselect */
    1095,
    /* S2_asr_i_p_rnd_goodsyntax */
    1099,
    /* S2_asr_i_r_rnd_goodsyntax */
    1102,
    /* S2_pstorerbf_zomap */
    1105,
    /* S2_pstorerbnewf_zomap */
    1108,
    /* S2_pstorerbnewt_zomap */
    1111,
    /* S2_pstorerbt_zomap */
    1114,
    /* S2_pstorerdf_zomap */
    1117,
    /* S2_pstorerdt_zomap */
    1120,
    /* S2_pstorerff_zomap */
    1123,
    /* S2_pstorerft_zomap */
    1126,
    /* S2_pstorerhf_zomap */
    1129,
    /* S2_pstorerhnewf_zomap */
    1132,
    /* S2_pstorerhnewt_zomap */
    1135,
    /* S2_pstorerht_zomap */
    1138,
    /* S2_pstorerif_zomap */
    1141,
    /* S2_pstorerinewf_zomap */
    1144,
    /* S2_pstorerinewt_zomap */
    1147,
    /* S2_pstorerit_zomap */
    1150,
    /* S2_storerb_zomap */
    1153,
    /* S2_storerbnew_zomap */
    1155,
    /* S2_storerd_zomap */
    1157,
    /* S2_storerf_zomap */
    1159,
    /* S2_storerh_zomap */
    1161,
    /* S2_storerhnew_zomap */
    1163,
    /* S2_storeri_zomap */
    1165,
    /* S2_storerinew_zomap */
    1167,
    /* S2_tableidxb_goodsyntax */
    1169,
    /* S2_tableidxd_goodsyntax */
    1174,
    /* S2_tableidxh_goodsyntax */
    1179,
    /* S2_tableidxw_goodsyntax */
    1184,
    /* S4_pstorerbfnew_zomap */
    1189,
    /* S4_pstorerbnewfnew_zomap */
    1192,
    /* S4_pstorerbnewtnew_zomap */
    1195,
    /* S4_pstorerbtnew_zomap */
    1198,
    /* S4_pstorerdfnew_zomap */
    1201,
    /* S4_pstorerdtnew_zomap */
    1204,
    /* S4_pstorerffnew_zomap */
    1207,
    /* S4_pstorerftnew_zomap */
    1210,
    /* S4_pstorerhfnew_zomap */
    1213,
    /* S4_pstorerhnewfnew_zomap */
    1216,
    /* S4_pstorerhnewtnew_zomap */
    1219,
    /* S4_pstorerhtnew_zomap */
    1222,
    /* S4_pstorerifnew_zomap */
    1225,
    /* S4_pstorerinewfnew_zomap */
    1228,
    /* S4_pstorerinewtnew_zomap */
    1231,
    /* S4_pstoreritnew_zomap */
    1234,
    /* S4_storeirb_zomap */
    1237,
    /* S4_storeirbf_zomap */
    1239,
    /* S4_storeirbfnew_zomap */
    1242,
    /* S4_storeirbt_zomap */
    1245,
    /* S4_storeirbtnew_zomap */
    1248,
    /* S4_storeirh_zomap */
    1251,
    /* S4_storeirhf_zomap */
    1253,
    /* S4_storeirhfnew_zomap */
    1256,
    /* S4_storeirht_zomap */
    1259,
    /* S4_storeirhtnew_zomap */
    1262,
    /* S4_storeiri_zomap */
    1265,
    /* S4_storeirif_zomap */
    1267,
    /* S4_storeirifnew_zomap */
    1270,
    /* S4_storeirit_zomap */
    1273,
    /* S4_storeiritnew_zomap */
    1276,
    /* S5_asrhub_rnd_sat_goodsyntax */
    1279,
    /* S5_vasrhrnd_goodsyntax */
    1282,
    /* S6_allocframe_to_raw */
    1285,
    /* STriw_ctr */
    1286,
    /* STriw_pred */
    1289,
    /* V6_MAP_equb */
    1292,
    /* V6_MAP_equb_and */
    1295,
    /* V6_MAP_equb_ior */
    1299,
    /* V6_MAP_equb_xor */
    1303,
    /* V6_MAP_equh */
    1307,
    /* V6_MAP_equh_and */
    1310,
    /* V6_MAP_equh_ior */
    1314,
    /* V6_MAP_equh_xor */
    1318,
    /* V6_MAP_equw */
    1322,
    /* V6_MAP_equw_and */
    1325,
    /* V6_MAP_equw_ior */
    1329,
    /* V6_MAP_equw_xor */
    1333,
    /* V6_dbl_ld0 */
    1337,
    /* V6_dbl_st0 */
    1339,
    /* V6_extractw_alt */
    1341,
    /* V6_hi */
    1344,
    /* V6_ld0 */
    1346,
    /* V6_ldcnp0 */
    1348,
    /* V6_ldcnpnt0 */
    1351,
    /* V6_ldcp0 */
    1354,
    /* V6_ldcpnt0 */
    1357,
    /* V6_ldnp0 */
    1360,
    /* V6_ldnpnt0 */
    1363,
    /* V6_ldnt0 */
    1366,
    /* V6_ldp0 */
    1368,
    /* V6_ldpnt0 */
    1371,
    /* V6_ldtnp0 */
    1374,
    /* V6_ldtnpnt0 */
    1377,
    /* V6_ldtp0 */
    1380,
    /* V6_ldtpnt0 */
    1383,
    /* V6_ldu0 */
    1386,
    /* V6_lo */
    1388,
    /* V6_st0 */
    1390,
    /* V6_stn0 */
    1392,
    /* V6_stnnt0 */
    1394,
    /* V6_stnp0 */
    1396,
    /* V6_stnpnt0 */
    1399,
    /* V6_stnq0 */
    1402,
    /* V6_stnqnt0 */
    1405,
    /* V6_stnt0 */
    1408,
    /* V6_stp0 */
    1410,
    /* V6_stpnt0 */
    1413,
    /* V6_stq0 */
    1416,
    /* V6_stqnt0 */
    1419,
    /* V6_stu0 */
    1422,
    /* V6_stunp0 */
    1424,
    /* V6_stup0 */
    1427,
    /* V6_v10mpyubs10 */
    1430,
    /* V6_v10mpyubs10_vxx */
    1434,
    /* V6_v6mpyhubs10_alt */
    1439,
    /* V6_v6mpyvubs10_alt */
    1443,
    /* V6_vabsb_alt */
    1447,
    /* V6_vabsb_sat_alt */
    1449,
    /* V6_vabsdiffh_alt */
    1451,
    /* V6_vabsdiffub_alt */
    1454,
    /* V6_vabsdiffuh_alt */
    1457,
    /* V6_vabsdiffw_alt */
    1460,
    /* V6_vabsh_alt */
    1463,
    /* V6_vabsh_sat_alt */
    1465,
    /* V6_vabsub_alt */
    1467,
    /* V6_vabsuh_alt */
    1469,
    /* V6_vabsuw_alt */
    1471,
    /* V6_vabsw_alt */
    1473,
    /* V6_vabsw_sat_alt */
    1475,
    /* V6_vaddb_alt */
    1477,
    /* V6_vaddb_dv_alt */
    1480,
    /* V6_vaddbnq_alt */
    1483,
    /* V6_vaddbq_alt */
    1487,
    /* V6_vaddbsat_alt */
    1491,
    /* V6_vaddbsat_dv_alt */
    1494,
    /* V6_vaddh_alt */
    1497,
    /* V6_vaddh_dv_alt */
    1500,
    /* V6_vaddhnq_alt */
    1503,
    /* V6_vaddhq_alt */
    1507,
    /* V6_vaddhsat_alt */
    1511,
    /* V6_vaddhsat_dv_alt */
    1514,
    /* V6_vaddhw_acc_alt */
    1517,
    /* V6_vaddhw_alt */
    1521,
    /* V6_vaddubh_acc_alt */
    1524,
    /* V6_vaddubh_alt */
    1528,
    /* V6_vaddubsat_alt */
    1531,
    /* V6_vaddubsat_dv_alt */
    1534,
    /* V6_vadduhsat_alt */
    1537,
    /* V6_vadduhsat_dv_alt */
    1540,
    /* V6_vadduhw_acc_alt */
    1543,
    /* V6_vadduhw_alt */
    1547,
    /* V6_vadduwsat_alt */
    1550,
    /* V6_vadduwsat_dv_alt */
    1553,
    /* V6_vaddw_alt */
    1556,
    /* V6_vaddw_dv_alt */
    1559,
    /* V6_vaddwnq_alt */
    1562,
    /* V6_vaddwq_alt */
    1566,
    /* V6_vaddwsat_alt */
    1570,
    /* V6_vaddwsat_dv_alt */
    1573,
    /* V6_vandnqrt_acc_alt */
    1576,
    /* V6_vandnqrt_alt */
    1580,
    /* V6_vandqrt_acc_alt */
    1583,
    /* V6_vandqrt_alt */
    1587,
    /* V6_vandvrt_acc_alt */
    1590,
    /* V6_vandvrt_alt */
    1594,
    /* V6_vaslh_acc_alt */
    1597,
    /* V6_vaslh_alt */
    1601,
    /* V6_vaslhv_alt */
    1604,
    /* V6_vaslw_acc_alt */
    1607,
    /* V6_vaslw_alt */
    1611,
    /* V6_vaslwv_alt */
    1614,
    /* V6_vasr_into_alt */
    1617,
    /* V6_vasrh_acc_alt */
    1621,
    /* V6_vasrh_alt */
    1625,
    /* V6_vasrhv_alt */
    1628,
    /* V6_vasrw_acc_alt */
    1631,
    /* V6_vasrw_alt */
    1635,
    /* V6_vasrwv_alt */
    1638,
    /* V6_vassignp */
    1641,
    /* V6_vavgb_alt */
    1643,
    /* V6_vavgbrnd_alt */
    1646,
    /* V6_vavgh_alt */
    1649,
    /* V6_vavghrnd_alt */
    1652,
    /* V6_vavgub_alt */
    1655,
    /* V6_vavgubrnd_alt */
    1658,
    /* V6_vavguh_alt */
    1661,
    /* V6_vavguhrnd_alt */
    1664,
    /* V6_vavguw_alt */
    1667,
    /* V6_vavguwrnd_alt */
    1670,
    /* V6_vavgw_alt */
    1673,
    /* V6_vavgwrnd_alt */
    1676,
    /* V6_vcl0h_alt */
    1679,
    /* V6_vcl0w_alt */
    1681,
    /* V6_vd0 */
    1683,
    /* V6_vdd0 */
    1684,
    /* V6_vdealb4w_alt */
    1685,
    /* V6_vdealb_alt */
    1688,
    /* V6_vdealh_alt */
    1690,
    /* V6_vdmpybus_acc_alt */
    1692,
    /* V6_vdmpybus_alt */
    1696,
    /* V6_vdmpybus_dv_acc_alt */
    1699,
    /* V6_vdmpybus_dv_alt */
    1703,
    /* V6_vdmpyhb_acc_alt */
    1706,
    /* V6_vdmpyhb_alt */
    1710,
    /* V6_vdmpyhb_dv_acc_alt */
    1713,
    /* V6_vdmpyhb_dv_alt */
    1717,
    /* V6_vdmpyhisat_acc_alt */
    1720,
    /* V6_vdmpyhisat_alt */
    1724,
    /* V6_vdmpyhsat_acc_alt */
    1727,
    /* V6_vdmpyhsat_alt */
    1731,
    /* V6_vdmpyhsuisat_acc_alt */
    1734,
    /* V6_vdmpyhsuisat_alt */
    1738,
    /* V6_vdmpyhsusat_acc_alt */
    1741,
    /* V6_vdmpyhsusat_alt */
    1745,
    /* V6_vdmpyhvsat_acc_alt */
    1748,
    /* V6_vdmpyhvsat_alt */
    1752,
    /* V6_vdsaduh_acc_alt */
    1755,
    /* V6_vdsaduh_alt */
    1759,
    /* V6_vgathermh_pseudo */
    1762,
    /* V6_vgathermhq_pseudo */
    1767,
    /* V6_vgathermhw_pseudo */
    1773,
    /* V6_vgathermhwq_pseudo */
    1778,
    /* V6_vgathermw_pseudo */
    1784,
    /* V6_vgathermwq_pseudo */
    1789,
    /* V6_vlsrh_alt */
    1795,
    /* V6_vlsrhv_alt */
    1798,
    /* V6_vlsrw_alt */
    1801,
    /* V6_vlsrwv_alt */
    1804,
    /* V6_vmaxb_alt */
    1807,
    /* V6_vmaxh_alt */
    1810,
    /* V6_vmaxub_alt */
    1813,
    /* V6_vmaxuh_alt */
    1816,
    /* V6_vmaxw_alt */
    1819,
    /* V6_vminb_alt */
    1822,
    /* V6_vminh_alt */
    1825,
    /* V6_vminub_alt */
    1828,
    /* V6_vminuh_alt */
    1831,
    /* V6_vminw_alt */
    1834,
    /* V6_vmpabus_acc_alt */
    1837,
    /* V6_vmpabus_alt */
    1841,
    /* V6_vmpabusv_alt */
    1844,
    /* V6_vmpabuu_acc_alt */
    1847,
    /* V6_vmpabuu_alt */
    1851,
    /* V6_vmpabuuv_alt */
    1854,
    /* V6_vmpahb_acc_alt */
    1857,
    /* V6_vmpahb_alt */
    1861,
    /* V6_vmpauhb_acc_alt */
    1864,
    /* V6_vmpauhb_alt */
    1868,
    /* V6_vmpybus_acc_alt */
    1871,
    /* V6_vmpybus_alt */
    1875,
    /* V6_vmpybusv_acc_alt */
    1878,
    /* V6_vmpybusv_alt */
    1882,
    /* V6_vmpybv_acc_alt */
    1885,
    /* V6_vmpybv_alt */
    1889,
    /* V6_vmpyewuh_alt */
    1892,
    /* V6_vmpyh_acc_alt */
    1895,
    /* V6_vmpyh_alt */
    1899,
    /* V6_vmpyhsat_acc_alt */
    1902,
    /* V6_vmpyhsrs_alt */
    1906,
    /* V6_vmpyhss_alt */
    1909,
    /* V6_vmpyhus_acc_alt */
    1912,
    /* V6_vmpyhus_alt */
    1916,
    /* V6_vmpyhv_acc_alt */
    1919,
    /* V6_vmpyhv_alt */
    1923,
    /* V6_vmpyhvsrs_alt */
    1926,
    /* V6_vmpyiewh_acc_alt */
    1929,
    /* V6_vmpyiewuh_acc_alt */
    1933,
    /* V6_vmpyiewuh_alt */
    1937,
    /* V6_vmpyih_acc_alt */
    1940,
    /* V6_vmpyih_alt */
    1944,
    /* V6_vmpyihb_acc_alt */
    1947,
    /* V6_vmpyihb_alt */
    1951,
    /* V6_vmpyiowh_alt */
    1954,
    /* V6_vmpyiwb_acc_alt */
    1957,
    /* V6_vmpyiwb_alt */
    1961,
    /* V6_vmpyiwh_acc_alt */
    1964,
    /* V6_vmpyiwh_alt */
    1968,
    /* V6_vmpyiwub_acc_alt */
    1971,
    /* V6_vmpyiwub_alt */
    1975,
    /* V6_vmpyowh_alt */
    1978,
    /* V6_vmpyowh_rnd_alt */
    1981,
    /* V6_vmpyowh_rnd_sacc_alt */
    1984,
    /* V6_vmpyowh_sacc_alt */
    1988,
    /* V6_vmpyub_acc_alt */
    1992,
    /* V6_vmpyub_alt */
    1996,
    /* V6_vmpyubv_acc_alt */
    1999,
    /* V6_vmpyubv_alt */
    2003,
    /* V6_vmpyuh_acc_alt */
    2006,
    /* V6_vmpyuh_alt */
    2010,
    /* V6_vmpyuhv_acc_alt */
    2013,
    /* V6_vmpyuhv_alt */
    2017,
    /* V6_vnavgb_alt */
    2020,
    /* V6_vnavgh_alt */
    2023,
    /* V6_vnavgub_alt */
    2026,
    /* V6_vnavgw_alt */
    2029,
    /* V6_vnormamth_alt */
    2032,
    /* V6_vnormamtw_alt */
    2034,
    /* V6_vpackeb_alt */
    2036,
    /* V6_vpackeh_alt */
    2039,
    /* V6_vpackhb_sat_alt */
    2042,
    /* V6_vpackhub_sat_alt */
    2045,
    /* V6_vpackob_alt */
    2048,
    /* V6_vpackoh_alt */
    2051,
    /* V6_vpackwh_sat_alt */
    2054,
    /* V6_vpackwuh_sat_alt */
    2057,
    /* V6_vpopcounth_alt */
    2060,
    /* V6_vrmpybub_rtt_acc_alt */
    2062,
    /* V6_vrmpybub_rtt_alt */
    2066,
    /* V6_vrmpybus_acc_alt */
    2069,
    /* V6_vrmpybus_alt */
    2073,
    /* V6_vrmpybusi_acc_alt */
    2076,
    /* V6_vrmpybusi_alt */
    2081,
    /* V6_vrmpybusv_acc_alt */
    2085,
    /* V6_vrmpybusv_alt */
    2089,
    /* V6_vrmpybv_acc_alt */
    2092,
    /* V6_vrmpybv_alt */
    2096,
    /* V6_vrmpyub_acc_alt */
    2099,
    /* V6_vrmpyub_alt */
    2103,
    /* V6_vrmpyub_rtt_acc_alt */
    2106,
    /* V6_vrmpyub_rtt_alt */
    2110,
    /* V6_vrmpyubi_acc_alt */
    2113,
    /* V6_vrmpyubi_alt */
    2118,
    /* V6_vrmpyubv_acc_alt */
    2122,
    /* V6_vrmpyubv_alt */
    2126,
    /* V6_vrotr_alt */
    2129,
    /* V6_vroundhb_alt */
    2132,
    /* V6_vroundhub_alt */
    2135,
    /* V6_vrounduhub_alt */
    2138,
    /* V6_vrounduwuh_alt */
    2141,
    /* V6_vroundwh_alt */
    2144,
    /* V6_vroundwuh_alt */
    2147,
    /* V6_vrsadubi_acc_alt */
    2150,
    /* V6_vrsadubi_alt */
    2155,
    /* V6_vsathub_alt */
    2159,
    /* V6_vsatuwuh_alt */
    2162,
    /* V6_vsatwh_alt */
    2165,
    /* V6_vsb_alt */
    2168,
    /* V6_vscattermh_add_alt */
    2170,
    /* V6_vscattermh_alt */
    2174,
    /* V6_vscattermhq_alt */
    2178,
    /* V6_vscattermw_add_alt */
    2183,
    /* V6_vscattermw_alt */
    2187,
    /* V6_vscattermwh_add_alt */
    2191,
    /* V6_vscattermwh_alt */
    2195,
    /* V6_vscattermwhq_alt */
    2199,
    /* V6_vscattermwq_alt */
    2204,
    /* V6_vsh_alt */
    2209,
    /* V6_vshufeh_alt */
    2211,
    /* V6_vshuffb_alt */
    2214,
    /* V6_vshuffeb_alt */
    2216,
    /* V6_vshuffh_alt */
    2219,
    /* V6_vshuffob_alt */
    2221,
    /* V6_vshufoeb_alt */
    2224,
    /* V6_vshufoeh_alt */
    2227,
    /* V6_vshufoh_alt */
    2230,
    /* V6_vsubb_alt */
    2233,
    /* V6_vsubb_dv_alt */
    2236,
    /* V6_vsubbnq_alt */
    2239,
    /* V6_vsubbq_alt */
    2243,
    /* V6_vsubbsat_alt */
    2247,
    /* V6_vsubbsat_dv_alt */
    2250,
    /* V6_vsubh_alt */
    2253,
    /* V6_vsubh_dv_alt */
    2256,
    /* V6_vsubhnq_alt */
    2259,
    /* V6_vsubhq_alt */
    2263,
    /* V6_vsubhsat_alt */
    2267,
    /* V6_vsubhsat_dv_alt */
    2270,
    /* V6_vsubhw_alt */
    2273,
    /* V6_vsububh_alt */
    2276,
    /* V6_vsububsat_alt */
    2279,
    /* V6_vsububsat_dv_alt */
    2282,
    /* V6_vsubuhsat_alt */
    2285,
    /* V6_vsubuhsat_dv_alt */
    2288,
    /* V6_vsubuhw_alt */
    2291,
    /* V6_vsubuwsat_alt */
    2294,
    /* V6_vsubuwsat_dv_alt */
    2297,
    /* V6_vsubw_alt */
    2300,
    /* V6_vsubw_dv_alt */
    2303,
    /* V6_vsubwnq_alt */
    2306,
    /* V6_vsubwq_alt */
    2310,
    /* V6_vsubwsat_alt */
    2314,
    /* V6_vsubwsat_dv_alt */
    2317,
    /* V6_vtmpyb_acc_alt */
    2320,
    /* V6_vtmpyb_alt */
    2324,
    /* V6_vtmpybus_acc_alt */
    2327,
    /* V6_vtmpybus_alt */
    2331,
    /* V6_vtmpyhb_acc_alt */
    2334,
    /* V6_vtmpyhb_alt */
    2338,
    /* V6_vtran2x2_map */
    2341,
    /* V6_vunpackb_alt */
    2346,
    /* V6_vunpackh_alt */
    2348,
    /* V6_vunpackob_alt */
    2350,
    /* V6_vunpackoh_alt */
    2353,
    /* V6_vunpackub_alt */
    2356,
    /* V6_vunpackuh_alt */
    2358,
    /* V6_vzb_alt */
    2360,
    /* V6_vzh_alt */
    2362,
    /* V6_zld0 */
    2364,
    /* V6_zldp0 */
    2365,
    /* Y2_crswap_old */
    2367,
    /* Y2_dcfetch */
    2369,
    /* Y2_k1lock_map */
    2370,
    /* Y2_k1unlock_map */
    2370,
    /* dup_A2_add */
    2370,
    /* dup_A2_addi */
    2373,
    /* dup_A2_andir */
    2376,
    /* dup_A2_combineii */
    2379,
    /* dup_A2_sxtb */
    2382,
    /* dup_A2_sxth */
    2384,
    /* dup_A2_tfr */
    2386,
    /* dup_A2_tfrsi */
    2388,
    /* dup_A2_zxtb */
    2390,
    /* dup_A2_zxth */
    2392,
    /* dup_A4_combineii */
    2394,
    /* dup_A4_combineir */
    2397,
    /* dup_A4_combineri */
    2400,
    /* dup_C2_cmoveif */
    2403,
    /* dup_C2_cmoveit */
    2406,
    /* dup_C2_cmovenewif */
    2409,
    /* dup_C2_cmovenewit */
    2412,
    /* dup_C2_cmpeqi */
    2415,
    /* dup_L2_deallocframe */
    2418,
    /* dup_L2_loadrb_io */
    2420,
    /* dup_L2_loadrd_io */
    2423,
    /* dup_L2_loadrh_io */
    2426,
    /* dup_L2_loadri_io */
    2429,
    /* dup_L2_loadrub_io */
    2432,
    /* dup_L2_loadruh_io */
    2435,
    /* dup_S2_allocframe */
    2438,
    /* dup_S2_storerb_io */
    2441,
    /* dup_S2_storerd_io */
    2444,
    /* dup_S2_storerh_io */
    2447,
    /* dup_S2_storeri_io */
    2450,
    /* dup_S4_storeirb_io */
    2453,
    /* dup_S4_storeiri_io */
    2456,
    /* A2_abs */
    2459,
    /* A2_absp */
    2461,
    /* A2_abssat */
    2463,
    /* A2_add */
    2465,
    /* A2_addh_h16_hh */
    2468,
    /* A2_addh_h16_hl */
    2471,
    /* A2_addh_h16_lh */
    2474,
    /* A2_addh_h16_ll */
    2477,
    /* A2_addh_h16_sat_hh */
    2480,
    /* A2_addh_h16_sat_hl */
    2483,
    /* A2_addh_h16_sat_lh */
    2486,
    /* A2_addh_h16_sat_ll */
    2489,
    /* A2_addh_l16_hl */
    2492,
    /* A2_addh_l16_ll */
    2495,
    /* A2_addh_l16_sat_hl */
    2498,
    /* A2_addh_l16_sat_ll */
    2501,
    /* A2_addi */
    2504,
    /* A2_addp */
    2507,
    /* A2_addpsat */
    2510,
    /* A2_addsat */
    2513,
    /* A2_addsph */
    2516,
    /* A2_addspl */
    2519,
    /* A2_and */
    2522,
    /* A2_andir */
    2525,
    /* A2_andp */
    2528,
    /* A2_aslh */
    2531,
    /* A2_asrh */
    2533,
    /* A2_combine_hh */
    2535,
    /* A2_combine_hl */
    2538,
    /* A2_combine_lh */
    2541,
    /* A2_combine_ll */
    2544,
    /* A2_combineii */
    2547,
    /* A2_combinew */
    2550,
    /* A2_max */
    2553,
    /* A2_maxp */
    2556,
    /* A2_maxu */
    2559,
    /* A2_maxup */
    2562,
    /* A2_min */
    2565,
    /* A2_minp */
    2568,
    /* A2_minu */
    2571,
    /* A2_minup */
    2574,
    /* A2_negp */
    2577,
    /* A2_negsat */
    2579,
    /* A2_nop */
    2581,
    /* A2_notp */
    2581,
    /* A2_or */
    2583,
    /* A2_orir */
    2586,
    /* A2_orp */
    2589,
    /* A2_paddf */
    2592,
    /* A2_paddfnew */
    2596,
    /* A2_paddif */
    2600,
    /* A2_paddifnew */
    2604,
    /* A2_paddit */
    2608,
    /* A2_padditnew */
    2612,
    /* A2_paddt */
    2616,
    /* A2_paddtnew */
    2620,
    /* A2_pandf */
    2624,
    /* A2_pandfnew */
    2628,
    /* A2_pandt */
    2632,
    /* A2_pandtnew */
    2636,
    /* A2_porf */
    2640,
    /* A2_porfnew */
    2644,
    /* A2_port */
    2648,
    /* A2_portnew */
    2652,
    /* A2_psubf */
    2656,
    /* A2_psubfnew */
    2660,
    /* A2_psubt */
    2664,
    /* A2_psubtnew */
    2668,
    /* A2_pxorf */
    2672,
    /* A2_pxorfnew */
    2676,
    /* A2_pxort */
    2680,
    /* A2_pxortnew */
    2684,
    /* A2_roundsat */
    2688,
    /* A2_sat */
    2690,
    /* A2_satb */
    2692,
    /* A2_sath */
    2694,
    /* A2_satub */
    2696,
    /* A2_satuh */
    2698,
    /* A2_sub */
    2700,
    /* A2_subh_h16_hh */
    2703,
    /* A2_subh_h16_hl */
    2706,
    /* A2_subh_h16_lh */
    2709,
    /* A2_subh_h16_ll */
    2712,
    /* A2_subh_h16_sat_hh */
    2715,
    /* A2_subh_h16_sat_hl */
    2718,
    /* A2_subh_h16_sat_lh */
    2721,
    /* A2_subh_h16_sat_ll */
    2724,
    /* A2_subh_l16_hl */
    2727,
    /* A2_subh_l16_ll */
    2730,
    /* A2_subh_l16_sat_hl */
    2733,
    /* A2_subh_l16_sat_ll */
    2736,
    /* A2_subp */
    2739,
    /* A2_subri */
    2742,
    /* A2_subsat */
    2745,
    /* A2_svaddh */
    2748,
    /* A2_svaddhs */
    2751,
    /* A2_svadduhs */
    2754,
    /* A2_svavgh */
    2757,
    /* A2_svavghs */
    2760,
    /* A2_svnavgh */
    2763,
    /* A2_svsubh */
    2766,
    /* A2_svsubhs */
    2769,
    /* A2_svsubuhs */
    2772,
    /* A2_swiz */
    2775,
    /* A2_sxtb */
    2777,
    /* A2_sxth */
    2779,
    /* A2_sxtw */
    2781,
    /* A2_tfr */
    2783,
    /* A2_tfrcrr */
    2785,
    /* A2_tfrih */
    2787,
    /* A2_tfril */
    2790,
    /* A2_tfrrcr */
    2793,
    /* A2_tfrsi */
    2795,
    /* A2_vabsh */
    2797,
    /* A2_vabshsat */
    2799,
    /* A2_vabsw */
    2801,
    /* A2_vabswsat */
    2803,
    /* A2_vaddh */
    2805,
    /* A2_vaddhs */
    2808,
    /* A2_vaddub */
    2811,
    /* A2_vaddubs */
    2814,
    /* A2_vadduhs */
    2817,
    /* A2_vaddw */
    2820,
    /* A2_vaddws */
    2823,
    /* A2_vavgh */
    2826,
    /* A2_vavghcr */
    2829,
    /* A2_vavghr */
    2832,
    /* A2_vavgub */
    2835,
    /* A2_vavgubr */
    2838,
    /* A2_vavguh */
    2841,
    /* A2_vavguhr */
    2844,
    /* A2_vavguw */
    2847,
    /* A2_vavguwr */
    2850,
    /* A2_vavgw */
    2853,
    /* A2_vavgwcr */
    2856,
    /* A2_vavgwr */
    2859,
    /* A2_vcmpbeq */
    2862,
    /* A2_vcmpbgtu */
    2865,
    /* A2_vcmpheq */
    2868,
    /* A2_vcmphgt */
    2871,
    /* A2_vcmphgtu */
    2874,
    /* A2_vcmpweq */
    2877,
    /* A2_vcmpwgt */
    2880,
    /* A2_vcmpwgtu */
    2883,
    /* A2_vconj */
    2886,
    /* A2_vmaxb */
    2888,
    /* A2_vmaxh */
    2891,
    /* A2_vmaxub */
    2894,
    /* A2_vmaxuh */
    2897,
    /* A2_vmaxuw */
    2900,
    /* A2_vmaxw */
    2903,
    /* A2_vminb */
    2906,
    /* A2_vminh */
    2909,
    /* A2_vminub */
    2912,
    /* A2_vminuh */
    2915,
    /* A2_vminuw */
    2918,
    /* A2_vminw */
    2921,
    /* A2_vnavgh */
    2924,
    /* A2_vnavghcr */
    2927,
    /* A2_vnavghr */
    2930,
    /* A2_vnavgw */
    2933,
    /* A2_vnavgwcr */
    2936,
    /* A2_vnavgwr */
    2939,
    /* A2_vraddub */
    2942,
    /* A2_vraddub_acc */
    2945,
    /* A2_vrsadub */
    2949,
    /* A2_vrsadub_acc */
    2952,
    /* A2_vsubh */
    2956,
    /* A2_vsubhs */
    2959,
    /* A2_vsubub */
    2962,
    /* A2_vsububs */
    2965,
    /* A2_vsubuhs */
    2968,
    /* A2_vsubw */
    2971,
    /* A2_vsubws */
    2974,
    /* A2_xor */
    2977,
    /* A2_xorp */
    2980,
    /* A2_zxth */
    2983,
    /* A4_addp_c */
    2985,
    /* A4_andn */
    2990,
    /* A4_andnp */
    2993,
    /* A4_bitsplit */
    2996,
    /* A4_bitspliti */
    2999,
    /* A4_boundscheck_hi */
    3002,
    /* A4_boundscheck_lo */
    3005,
    /* A4_cmpbeq */
    3008,
    /* A4_cmpbeqi */
    3011,
    /* A4_cmpbgt */
    3014,
    /* A4_cmpbgti */
    3017,
    /* A4_cmpbgtu */
    3020,
    /* A4_cmpbgtui */
    3023,
    /* A4_cmpheq */
    3026,
    /* A4_cmpheqi */
    3029,
    /* A4_cmphgt */
    3032,
    /* A4_cmphgti */
    3035,
    /* A4_cmphgtu */
    3038,
    /* A4_cmphgtui */
    3041,
    /* A4_combineii */
    3044,
    /* A4_combineir */
    3047,
    /* A4_combineri */
    3050,
    /* A4_cround_ri */
    3053,
    /* A4_cround_rr */
    3056,
    /* A4_ext */
    3059,
    /* A4_modwrapu */
    3060,
    /* A4_orn */
    3063,
    /* A4_ornp */
    3066,
    /* A4_paslhf */
    3069,
    /* A4_paslhfnew */
    3072,
    /* A4_paslht */
    3075,
    /* A4_paslhtnew */
    3078,
    /* A4_pasrhf */
    3081,
    /* A4_pasrhfnew */
    3084,
    /* A4_pasrht */
    3087,
    /* A4_pasrhtnew */
    3090,
    /* A4_psxtbf */
    3093,
    /* A4_psxtbfnew */
    3096,
    /* A4_psxtbt */
    3099,
    /* A4_psxtbtnew */
    3102,
    /* A4_psxthf */
    3105,
    /* A4_psxthfnew */
    3108,
    /* A4_psxtht */
    3111,
    /* A4_psxthtnew */
    3114,
    /* A4_pzxtbf */
    3117,
    /* A4_pzxtbfnew */
    3120,
    /* A4_pzxtbt */
    3123,
    /* A4_pzxtbtnew */
    3126,
    /* A4_pzxthf */
    3129,
    /* A4_pzxthfnew */
    3132,
    /* A4_pzxtht */
    3135,
    /* A4_pzxthtnew */
    3138,
    /* A4_rcmpeq */
    3141,
    /* A4_rcmpeqi */
    3144,
    /* A4_rcmpneq */
    3147,
    /* A4_rcmpneqi */
    3150,
    /* A4_round_ri */
    3153,
    /* A4_round_ri_sat */
    3156,
    /* A4_round_rr */
    3159,
    /* A4_round_rr_sat */
    3162,
    /* A4_subp_c */
    3165,
    /* A4_tfrcpp */
    3170,
    /* A4_tfrpcp */
    3172,
    /* A4_tlbmatch */
    3174,
    /* A4_vcmpbeq_any */
    3177,
    /* A4_vcmpbeqi */
    3180,
    /* A4_vcmpbgt */
    3183,
    /* A4_vcmpbgti */
    3186,
    /* A4_vcmpbgtui */
    3189,
    /* A4_vcmpheqi */
    3192,
    /* A4_vcmphgti */
    3195,
    /* A4_vcmphgtui */
    3198,
    /* A4_vcmpweqi */
    3201,
    /* A4_vcmpwgti */
    3204,
    /* A4_vcmpwgtui */
    3207,
    /* A4_vrmaxh */
    3210,
    /* A4_vrmaxuh */
    3214,
    /* A4_vrmaxuw */
    3218,
    /* A4_vrmaxw */
    3222,
    /* A4_vrminh */
    3226,
    /* A4_vrminuh */
    3230,
    /* A4_vrminuw */
    3234,
    /* A4_vrminw */
    3238,
    /* A5_ACS */
    3242,
    /* A5_vaddhubs */
    3247,
    /* A6_vcmpbeq_notany */
    3250,
    /* A6_vminub_RdP */
    3253,
    /* A7_clip */
    3257,
    /* A7_croundd_ri */
    3260,
    /* A7_croundd_rr */
    3263,
    /* A7_vclip */
    3266,
    /* C2_all8 */
    3269,
    /* C2_and */
    3271,
    /* C2_andn */
    3274,
    /* C2_any8 */
    3277,
    /* C2_bitsclr */
    3279,
    /* C2_bitsclri */
    3282,
    /* C2_bitsset */
    3285,
    /* C2_ccombinewf */
    3288,
    /* C2_ccombinewnewf */
    3292,
    /* C2_ccombinewnewt */
    3296,
    /* C2_ccombinewt */
    3300,
    /* C2_cmoveif */
    3304,
    /* C2_cmoveit */
    3307,
    /* C2_cmovenewif */
    3310,
    /* C2_cmovenewit */
    3313,
    /* C2_cmpeq */
    3316,
    /* C2_cmpeqi */
    3319,
    /* C2_cmpeqp */
    3322,
    /* C2_cmpgt */
    3325,
    /* C2_cmpgti */
    3328,
    /* C2_cmpgtp */
    3331,
    /* C2_cmpgtu */
    3334,
    /* C2_cmpgtui */
    3337,
    /* C2_cmpgtup */
    3340,
    /* C2_mask */
    3343,
    /* C2_mux */
    3345,
    /* C2_muxii */
    3349,
    /* C2_muxir */
    3353,
    /* C2_muxri */
    3357,
    /* C2_not */
    3361,
    /* C2_or */
    3363,
    /* C2_orn */
    3366,
    /* C2_tfrpr */
    3369,
    /* C2_tfrrp */
    3371,
    /* C2_vitpack */
    3373,
    /* C2_vmux */
    3376,
    /* C2_xor */
    3380,
    /* C4_addipc */
    3383,
    /* C4_and_and */
    3385,
    /* C4_and_andn */
    3389,
    /* C4_and_or */
    3393,
    /* C4_and_orn */
    3397,
    /* C4_cmplte */
    3401,
    /* C4_cmpltei */
    3404,
    /* C4_cmplteu */
    3407,
    /* C4_cmplteui */
    3410,
    /* C4_cmpneq */
    3413,
    /* C4_cmpneqi */
    3416,
    /* C4_fastcorner9 */
    3419,
    /* C4_fastcorner9_not */
    3422,
    /* C4_nbitsclr */
    3425,
    /* C4_nbitsclri */
    3428,
    /* C4_nbitsset */
    3431,
    /* C4_or_and */
    3434,
    /* C4_or_andn */
    3438,
    /* C4_or_or */
    3442,
    /* C4_or_orn */
    3446,
    /* CALLProfile */
    3450,
    /* CONST32 */
    3451,
    /* CONST64 */
    3453,
    /* DuplexIClass0 */
    3455,
    /* DuplexIClass1 */
    3455,
    /* DuplexIClass2 */
    3455,
    /* DuplexIClass3 */
    3455,
    /* DuplexIClass4 */
    3455,
    /* DuplexIClass5 */
    3455,
    /* DuplexIClass6 */
    3455,
    /* DuplexIClass7 */
    3455,
    /* DuplexIClass8 */
    3455,
    /* DuplexIClass9 */
    3455,
    /* DuplexIClassA */
    3455,
    /* DuplexIClassB */
    3455,
    /* DuplexIClassC */
    3455,
    /* DuplexIClassD */
    3455,
    /* DuplexIClassE */
    3455,
    /* DuplexIClassF */
    3455,
    /* EH_RETURN_JMPR */
    3455,
    /* F2_conv_d2df */
    3456,
    /* F2_conv_d2sf */
    3458,
    /* F2_conv_df2d */
    3460,
    /* F2_conv_df2d_chop */
    3462,
    /* F2_conv_df2sf */
    3464,
    /* F2_conv_df2ud */
    3466,
    /* F2_conv_df2ud_chop */
    3468,
    /* F2_conv_df2uw */
    3470,
    /* F2_conv_df2uw_chop */
    3472,
    /* F2_conv_df2w */
    3474,
    /* F2_conv_df2w_chop */
    3476,
    /* F2_conv_sf2d */
    3478,
    /* F2_conv_sf2d_chop */
    3480,
    /* F2_conv_sf2df */
    3482,
    /* F2_conv_sf2ud */
    3484,
    /* F2_conv_sf2ud_chop */
    3486,
    /* F2_conv_sf2uw */
    3488,
    /* F2_conv_sf2uw_chop */
    3490,
    /* F2_conv_sf2w */
    3492,
    /* F2_conv_sf2w_chop */
    3494,
    /* F2_conv_ud2df */
    3496,
    /* F2_conv_ud2sf */
    3498,
    /* F2_conv_uw2df */
    3500,
    /* F2_conv_uw2sf */
    3502,
    /* F2_conv_w2df */
    3504,
    /* F2_conv_w2sf */
    3506,
    /* F2_dfadd */
    3508,
    /* F2_dfclass */
    3511,
    /* F2_dfcmpeq */
    3514,
    /* F2_dfcmpge */
    3517,
    /* F2_dfcmpgt */
    3520,
    /* F2_dfcmpuo */
    3523,
    /* F2_dfimm_n */
    3526,
    /* F2_dfimm_p */
    3528,
    /* F2_dfmax */
    3530,
    /* F2_dfmin */
    3533,
    /* F2_dfmpyfix */
    3536,
    /* F2_dfmpyhh */
    3539,
    /* F2_dfmpylh */
    3543,
    /* F2_dfmpyll */
    3547,
    /* F2_dfsub */
    3550,
    /* F2_sfadd */
    3553,
    /* F2_sfclass */
    3556,
    /* F2_sfcmpeq */
    3559,
    /* F2_sfcmpge */
    3562,
    /* F2_sfcmpgt */
    3565,
    /* F2_sfcmpuo */
    3568,
    /* F2_sffixupd */
    3571,
    /* F2_sffixupn */
    3574,
    /* F2_sffixupr */
    3577,
    /* F2_sffma */
    3579,
    /* F2_sffma_lib */
    3583,
    /* F2_sffma_sc */
    3587,
    /* F2_sffms */
    3592,
    /* F2_sffms_lib */
    3596,
    /* F2_sfimm_n */
    3600,
    /* F2_sfimm_p */
    3602,
    /* F2_sfinvsqrta */
    3604,
    /* F2_sfmax */
    3607,
    /* F2_sfmin */
    3610,
    /* F2_sfmpy */
    3613,
    /* F2_sfrecipa */
    3616,
    /* F2_sfsub */
    3620,
    /* G4_tfrgcpp */
    3623,
    /* G4_tfrgcrr */
    3625,
    /* G4_tfrgpcp */
    3627,
    /* G4_tfrgrcr */
    3629,
    /* HI */
    3631,
    /* J2_call */
    3633,
    /* J2_callf */
    3634,
    /* J2_callr */
    3636,
    /* J2_callrf */
    3637,
    /* J2_callrh */
    3639,
    /* J2_callrt */
    3640,
    /* J2_callt */
    3642,
    /* J2_jump */
    3644,
    /* J2_jumpf */
    3645,
    /* J2_jumpfnew */
    3647,
    /* J2_jumpfnewpt */
    3649,
    /* J2_jumpfpt */
    3651,
    /* J2_jumpr */
    3653,
    /* J2_jumprf */
    3654,
    /* J2_jumprfnew */
    3656,
    /* J2_jumprfnewpt */
    3658,
    /* J2_jumprfpt */
    3660,
    /* J2_jumprgtez */
    3662,
    /* J2_jumprgtezpt */
    3664,
    /* J2_jumprh */
    3666,
    /* J2_jumprltez */
    3667,
    /* J2_jumprltezpt */
    3669,
    /* J2_jumprnz */
    3671,
    /* J2_jumprnzpt */
    3673,
    /* J2_jumprt */
    3675,
    /* J2_jumprtnew */
    3677,
    /* J2_jumprtnewpt */
    3679,
    /* J2_jumprtpt */
    3681,
    /* J2_jumprz */
    3683,
    /* J2_jumprzpt */
    3685,
    /* J2_jumpt */
    3687,
    /* J2_jumptnew */
    3689,
    /* J2_jumptnewpt */
    3691,
    /* J2_jumptpt */
    3693,
    /* J2_loop0i */
    3695,
    /* J2_loop0iext */
    3697,
    /* J2_loop0r */
    3699,
    /* J2_loop0rext */
    3701,
    /* J2_loop1i */
    3703,
    /* J2_loop1iext */
    3705,
    /* J2_loop1r */
    3707,
    /* J2_loop1rext */
    3709,
    /* J2_pause */
    3711,
    /* J2_ploop1si */
    3712,
    /* J2_ploop1sr */
    3714,
    /* J2_ploop2si */
    3716,
    /* J2_ploop2sr */
    3718,
    /* J2_ploop3si */
    3720,
    /* J2_ploop3sr */
    3722,
    /* J2_trap0 */
    3724,
    /* J2_trap1 */
    3725,
    /* J2_unpause */
    3728,
    /* J4_cmpeq_f_jumpnv_nt */
    3728,
    /* J4_cmpeq_f_jumpnv_t */
    3731,
    /* J4_cmpeq_fp0_jump_nt */
    3734,
    /* J4_cmpeq_fp0_jump_t */
    3737,
    /* J4_cmpeq_fp1_jump_nt */
    3740,
    /* J4_cmpeq_fp1_jump_t */
    3743,
    /* J4_cmpeq_t_jumpnv_nt */
    3746,
    /* J4_cmpeq_t_jumpnv_t */
    3749,
    /* J4_cmpeq_tp0_jump_nt */
    3752,
    /* J4_cmpeq_tp0_jump_t */
    3755,
    /* J4_cmpeq_tp1_jump_nt */
    3758,
    /* J4_cmpeq_tp1_jump_t */
    3761,
    /* J4_cmpeqi_f_jumpnv_nt */
    3764,
    /* J4_cmpeqi_f_jumpnv_t */
    3767,
    /* J4_cmpeqi_fp0_jump_nt */
    3770,
    /* J4_cmpeqi_fp0_jump_t */
    3773,
    /* J4_cmpeqi_fp1_jump_nt */
    3776,
    /* J4_cmpeqi_fp1_jump_t */
    3779,
    /* J4_cmpeqi_t_jumpnv_nt */
    3782,
    /* J4_cmpeqi_t_jumpnv_t */
    3785,
    /* J4_cmpeqi_tp0_jump_nt */
    3788,
    /* J4_cmpeqi_tp0_jump_t */
    3791,
    /* J4_cmpeqi_tp1_jump_nt */
    3794,
    /* J4_cmpeqi_tp1_jump_t */
    3797,
    /* J4_cmpeqn1_f_jumpnv_nt */
    3800,
    /* J4_cmpeqn1_f_jumpnv_t */
    3803,
    /* J4_cmpeqn1_fp0_jump_nt */
    3806,
    /* J4_cmpeqn1_fp0_jump_t */
    3809,
    /* J4_cmpeqn1_fp1_jump_nt */
    3812,
    /* J4_cmpeqn1_fp1_jump_t */
    3815,
    /* J4_cmpeqn1_t_jumpnv_nt */
    3818,
    /* J4_cmpeqn1_t_jumpnv_t */
    3821,
    /* J4_cmpeqn1_tp0_jump_nt */
    3824,
    /* J4_cmpeqn1_tp0_jump_t */
    3827,
    /* J4_cmpeqn1_tp1_jump_nt */
    3830,
    /* J4_cmpeqn1_tp1_jump_t */
    3833,
    /* J4_cmpgt_f_jumpnv_nt */
    3836,
    /* J4_cmpgt_f_jumpnv_t */
    3839,
    /* J4_cmpgt_fp0_jump_nt */
    3842,
    /* J4_cmpgt_fp0_jump_t */
    3845,
    /* J4_cmpgt_fp1_jump_nt */
    3848,
    /* J4_cmpgt_fp1_jump_t */
    3851,
    /* J4_cmpgt_t_jumpnv_nt */
    3854,
    /* J4_cmpgt_t_jumpnv_t */
    3857,
    /* J4_cmpgt_tp0_jump_nt */
    3860,
    /* J4_cmpgt_tp0_jump_t */
    3863,
    /* J4_cmpgt_tp1_jump_nt */
    3866,
    /* J4_cmpgt_tp1_jump_t */
    3869,
    /* J4_cmpgti_f_jumpnv_nt */
    3872,
    /* J4_cmpgti_f_jumpnv_t */
    3875,
    /* J4_cmpgti_fp0_jump_nt */
    3878,
    /* J4_cmpgti_fp0_jump_t */
    3881,
    /* J4_cmpgti_fp1_jump_nt */
    3884,
    /* J4_cmpgti_fp1_jump_t */
    3887,
    /* J4_cmpgti_t_jumpnv_nt */
    3890,
    /* J4_cmpgti_t_jumpnv_t */
    3893,
    /* J4_cmpgti_tp0_jump_nt */
    3896,
    /* J4_cmpgti_tp0_jump_t */
    3899,
    /* J4_cmpgti_tp1_jump_nt */
    3902,
    /* J4_cmpgti_tp1_jump_t */
    3905,
    /* J4_cmpgtn1_f_jumpnv_nt */
    3908,
    /* J4_cmpgtn1_f_jumpnv_t */
    3911,
    /* J4_cmpgtn1_fp0_jump_nt */
    3914,
    /* J4_cmpgtn1_fp0_jump_t */
    3917,
    /* J4_cmpgtn1_fp1_jump_nt */
    3920,
    /* J4_cmpgtn1_fp1_jump_t */
    3923,
    /* J4_cmpgtn1_t_jumpnv_nt */
    3926,
    /* J4_cmpgtn1_t_jumpnv_t */
    3929,
    /* J4_cmpgtn1_tp0_jump_nt */
    3932,
    /* J4_cmpgtn1_tp0_jump_t */
    3935,
    /* J4_cmpgtn1_tp1_jump_nt */
    3938,
    /* J4_cmpgtn1_tp1_jump_t */
    3941,
    /* J4_cmpgtu_f_jumpnv_nt */
    3944,
    /* J4_cmpgtu_f_jumpnv_t */
    3947,
    /* J4_cmpgtu_fp0_jump_nt */
    3950,
    /* J4_cmpgtu_fp0_jump_t */
    3953,
    /* J4_cmpgtu_fp1_jump_nt */
    3956,
    /* J4_cmpgtu_fp1_jump_t */
    3959,
    /* J4_cmpgtu_t_jumpnv_nt */
    3962,
    /* J4_cmpgtu_t_jumpnv_t */
    3965,
    /* J4_cmpgtu_tp0_jump_nt */
    3968,
    /* J4_cmpgtu_tp0_jump_t */
    3971,
    /* J4_cmpgtu_tp1_jump_nt */
    3974,
    /* J4_cmpgtu_tp1_jump_t */
    3977,
    /* J4_cmpgtui_f_jumpnv_nt */
    3980,
    /* J4_cmpgtui_f_jumpnv_t */
    3983,
    /* J4_cmpgtui_fp0_jump_nt */
    3986,
    /* J4_cmpgtui_fp0_jump_t */
    3989,
    /* J4_cmpgtui_fp1_jump_nt */
    3992,
    /* J4_cmpgtui_fp1_jump_t */
    3995,
    /* J4_cmpgtui_t_jumpnv_nt */
    3998,
    /* J4_cmpgtui_t_jumpnv_t */
    4001,
    /* J4_cmpgtui_tp0_jump_nt */
    4004,
    /* J4_cmpgtui_tp0_jump_t */
    4007,
    /* J4_cmpgtui_tp1_jump_nt */
    4010,
    /* J4_cmpgtui_tp1_jump_t */
    4013,
    /* J4_cmplt_f_jumpnv_nt */
    4016,
    /* J4_cmplt_f_jumpnv_t */
    4019,
    /* J4_cmplt_t_jumpnv_nt */
    4022,
    /* J4_cmplt_t_jumpnv_t */
    4025,
    /* J4_cmpltu_f_jumpnv_nt */
    4028,
    /* J4_cmpltu_f_jumpnv_t */
    4031,
    /* J4_cmpltu_t_jumpnv_nt */
    4034,
    /* J4_cmpltu_t_jumpnv_t */
    4037,
    /* J4_hintjumpr */
    4040,
    /* J4_jumpseti */
    4041,
    /* J4_jumpsetr */
    4044,
    /* J4_tstbit0_f_jumpnv_nt */
    4047,
    /* J4_tstbit0_f_jumpnv_t */
    4049,
    /* J4_tstbit0_fp0_jump_nt */
    4051,
    /* J4_tstbit0_fp0_jump_t */
    4053,
    /* J4_tstbit0_fp1_jump_nt */
    4055,
    /* J4_tstbit0_fp1_jump_t */
    4057,
    /* J4_tstbit0_t_jumpnv_nt */
    4059,
    /* J4_tstbit0_t_jumpnv_t */
    4061,
    /* J4_tstbit0_tp0_jump_nt */
    4063,
    /* J4_tstbit0_tp0_jump_t */
    4065,
    /* J4_tstbit0_tp1_jump_nt */
    4067,
    /* J4_tstbit0_tp1_jump_t */
    4069,
    /* L2_deallocframe */
    4071,
    /* L2_loadalignb_io */
    4073,
    /* L2_loadalignb_pbr */
    4077,
    /* L2_loadalignb_pci */
    4082,
    /* L2_loadalignb_pcr */
    4088,
    /* L2_loadalignb_pi */
    4093,
    /* L2_loadalignb_pr */
    4098,
    /* L2_loadalignh_io */
    4103,
    /* L2_loadalignh_pbr */
    4107,
    /* L2_loadalignh_pci */
    4112,
    /* L2_loadalignh_pcr */
    4118,
    /* L2_loadalignh_pi */
    4123,
    /* L2_loadalignh_pr */
    4128,
    /* L2_loadbsw2_io */
    4133,
    /* L2_loadbsw2_pbr */
    4136,
    /* L2_loadbsw2_pci */
    4140,
    /* L2_loadbsw2_pcr */
    4145,
    /* L2_loadbsw2_pi */
    4149,
    /* L2_loadbsw2_pr */
    4153,
    /* L2_loadbsw4_io */
    4157,
    /* L2_loadbsw4_pbr */
    4160,
    /* L2_loadbsw4_pci */
    4164,
    /* L2_loadbsw4_pcr */
    4169,
    /* L2_loadbsw4_pi */
    4173,
    /* L2_loadbsw4_pr */
    4177,
    /* L2_loadbzw2_io */
    4181,
    /* L2_loadbzw2_pbr */
    4184,
    /* L2_loadbzw2_pci */
    4188,
    /* L2_loadbzw2_pcr */
    4193,
    /* L2_loadbzw2_pi */
    4197,
    /* L2_loadbzw2_pr */
    4201,
    /* L2_loadbzw4_io */
    4205,
    /* L2_loadbzw4_pbr */
    4208,
    /* L2_loadbzw4_pci */
    4212,
    /* L2_loadbzw4_pcr */
    4217,
    /* L2_loadbzw4_pi */
    4221,
    /* L2_loadbzw4_pr */
    4225,
    /* L2_loadrb_io */
    4229,
    /* L2_loadrb_pbr */
    4232,
    /* L2_loadrb_pci */
    4236,
    /* L2_loadrb_pcr */
    4241,
    /* L2_loadrb_pi */
    4245,
    /* L2_loadrb_pr */
    4249,
    /* L2_loadrbgp */
    4253,
    /* L2_loadrd_io */
    4255,
    /* L2_loadrd_pbr */
    4258,
    /* L2_loadrd_pci */
    4262,
    /* L2_loadrd_pcr */
    4267,
    /* L2_loadrd_pi */
    4271,
    /* L2_loadrd_pr */
    4275,
    /* L2_loadrdgp */
    4279,
    /* L2_loadrh_io */
    4281,
    /* L2_loadrh_pbr */
    4284,
    /* L2_loadrh_pci */
    4288,
    /* L2_loadrh_pcr */
    4293,
    /* L2_loadrh_pi */
    4297,
    /* L2_loadrh_pr */
    4301,
    /* L2_loadrhgp */
    4305,
    /* L2_loadri_io */
    4307,
    /* L2_loadri_pbr */
    4310,
    /* L2_loadri_pci */
    4314,
    /* L2_loadri_pcr */
    4319,
    /* L2_loadri_pi */
    4323,
    /* L2_loadri_pr */
    4327,
    /* L2_loadrigp */
    4331,
    /* L2_loadrub_io */
    4333,
    /* L2_loadrub_pbr */
    4336,
    /* L2_loadrub_pci */
    4340,
    /* L2_loadrub_pcr */
    4345,
    /* L2_loadrub_pi */
    4349,
    /* L2_loadrub_pr */
    4353,
    /* L2_loadrubgp */
    4357,
    /* L2_loadruh_io */
    4359,
    /* L2_loadruh_pbr */
    4362,
    /* L2_loadruh_pci */
    4366,
    /* L2_loadruh_pcr */
    4371,
    /* L2_loadruh_pi */
    4375,
    /* L2_loadruh_pr */
    4379,
    /* L2_loadruhgp */
    4383,
    /* L2_loadw_aq */
    4385,
    /* L2_loadw_locked */
    4387,
    /* L2_ploadrbf_io */
    4389,
    /* L2_ploadrbf_pi */
    4393,
    /* L2_ploadrbfnew_io */
    4398,
    /* L2_ploadrbfnew_pi */
    4402,
    /* L2_ploadrbt_io */
    4407,
    /* L2_ploadrbt_pi */
    4411,
    /* L2_ploadrbtnew_io */
    4416,
    /* L2_ploadrbtnew_pi */
    4420,
    /* L2_ploadrdf_io */
    4425,
    /* L2_ploadrdf_pi */
    4429,
    /* L2_ploadrdfnew_io */
    4434,
    /* L2_ploadrdfnew_pi */
    4438,
    /* L2_ploadrdt_io */
    4443,
    /* L2_ploadrdt_pi */
    4447,
    /* L2_ploadrdtnew_io */
    4452,
    /* L2_ploadrdtnew_pi */
    4456,
    /* L2_ploadrhf_io */
    4461,
    /* L2_ploadrhf_pi */
    4465,
    /* L2_ploadrhfnew_io */
    4470,
    /* L2_ploadrhfnew_pi */
    4474,
    /* L2_ploadrht_io */
    4479,
    /* L2_ploadrht_pi */
    4483,
    /* L2_ploadrhtnew_io */
    4488,
    /* L2_ploadrhtnew_pi */
    4492,
    /* L2_ploadrif_io */
    4497,
    /* L2_ploadrif_pi */
    4501,
    /* L2_ploadrifnew_io */
    4506,
    /* L2_ploadrifnew_pi */
    4510,
    /* L2_ploadrit_io */
    4515,
    /* L2_ploadrit_pi */
    4519,
    /* L2_ploadritnew_io */
    4524,
    /* L2_ploadritnew_pi */
    4528,
    /* L2_ploadrubf_io */
    4533,
    /* L2_ploadrubf_pi */
    4537,
    /* L2_ploadrubfnew_io */
    4542,
    /* L2_ploadrubfnew_pi */
    4546,
    /* L2_ploadrubt_io */
    4551,
    /* L2_ploadrubt_pi */
    4555,
    /* L2_ploadrubtnew_io */
    4560,
    /* L2_ploadrubtnew_pi */
    4564,
    /* L2_ploadruhf_io */
    4569,
    /* L2_ploadruhf_pi */
    4573,
    /* L2_ploadruhfnew_io */
    4578,
    /* L2_ploadruhfnew_pi */
    4582,
    /* L2_ploadruht_io */
    4587,
    /* L2_ploadruht_pi */
    4591,
    /* L2_ploadruhtnew_io */
    4596,
    /* L2_ploadruhtnew_pi */
    4600,
    /* L4_add_memopb_io */
    4605,
    /* L4_add_memoph_io */
    4608,
    /* L4_add_memopw_io */
    4611,
    /* L4_and_memopb_io */
    4614,
    /* L4_and_memoph_io */
    4617,
    /* L4_and_memopw_io */
    4620,
    /* L4_iadd_memopb_io */
    4623,
    /* L4_iadd_memoph_io */
    4626,
    /* L4_iadd_memopw_io */
    4629,
    /* L4_iand_memopb_io */
    4632,
    /* L4_iand_memoph_io */
    4635,
    /* L4_iand_memopw_io */
    4638,
    /* L4_ior_memopb_io */
    4641,
    /* L4_ior_memoph_io */
    4644,
    /* L4_ior_memopw_io */
    4647,
    /* L4_isub_memopb_io */
    4650,
    /* L4_isub_memoph_io */
    4653,
    /* L4_isub_memopw_io */
    4656,
    /* L4_loadalignb_ap */
    4659,
    /* L4_loadalignb_ur */
    4663,
    /* L4_loadalignh_ap */
    4668,
    /* L4_loadalignh_ur */
    4672,
    /* L4_loadbsw2_ap */
    4677,
    /* L4_loadbsw2_ur */
    4680,
    /* L4_loadbsw4_ap */
    4684,
    /* L4_loadbsw4_ur */
    4687,
    /* L4_loadbzw2_ap */
    4691,
    /* L4_loadbzw2_ur */
    4694,
    /* L4_loadbzw4_ap */
    4698,
    /* L4_loadbzw4_ur */
    4701,
    /* L4_loadd_aq */
    4705,
    /* L4_loadd_locked */
    4707,
    /* L4_loadrb_ap */
    4709,
    /* L4_loadrb_rr */
    4712,
    /* L4_loadrb_ur */
    4716,
    /* L4_loadrd_ap */
    4720,
    /* L4_loadrd_rr */
    4723,
    /* L4_loadrd_ur */
    4727,
    /* L4_loadrh_ap */
    4731,
    /* L4_loadrh_rr */
    4734,
    /* L4_loadrh_ur */
    4738,
    /* L4_loadri_ap */
    4742,
    /* L4_loadri_rr */
    4745,
    /* L4_loadri_ur */
    4749,
    /* L4_loadrub_ap */
    4753,
    /* L4_loadrub_rr */
    4756,
    /* L4_loadrub_ur */
    4760,
    /* L4_loadruh_ap */
    4764,
    /* L4_loadruh_rr */
    4767,
    /* L4_loadruh_ur */
    4771,
    /* L4_or_memopb_io */
    4775,
    /* L4_or_memoph_io */
    4778,
    /* L4_or_memopw_io */
    4781,
    /* L4_ploadrbf_abs */
    4784,
    /* L4_ploadrbf_rr */
    4787,
    /* L4_ploadrbfnew_abs */
    4792,
    /* L4_ploadrbfnew_rr */
    4795,
    /* L4_ploadrbt_abs */
    4800,
    /* L4_ploadrbt_rr */
    4803,
    /* L4_ploadrbtnew_abs */
    4808,
    /* L4_ploadrbtnew_rr */
    4811,
    /* L4_ploadrdf_abs */
    4816,
    /* L4_ploadrdf_rr */
    4819,
    /* L4_ploadrdfnew_abs */
    4824,
    /* L4_ploadrdfnew_rr */
    4827,
    /* L4_ploadrdt_abs */
    4832,
    /* L4_ploadrdt_rr */
    4835,
    /* L4_ploadrdtnew_abs */
    4840,
    /* L4_ploadrdtnew_rr */
    4843,
    /* L4_ploadrhf_abs */
    4848,
    /* L4_ploadrhf_rr */
    4851,
    /* L4_ploadrhfnew_abs */
    4856,
    /* L4_ploadrhfnew_rr */
    4859,
    /* L4_ploadrht_abs */
    4864,
    /* L4_ploadrht_rr */
    4867,
    /* L4_ploadrhtnew_abs */
    4872,
    /* L4_ploadrhtnew_rr */
    4875,
    /* L4_ploadrif_abs */
    4880,
    /* L4_ploadrif_rr */
    4883,
    /* L4_ploadrifnew_abs */
    4888,
    /* L4_ploadrifnew_rr */
    4891,
    /* L4_ploadrit_abs */
    4896,
    /* L4_ploadrit_rr */
    4899,
    /* L4_ploadritnew_abs */
    4904,
    /* L4_ploadritnew_rr */
    4907,
    /* L4_ploadrubf_abs */
    4912,
    /* L4_ploadrubf_rr */
    4915,
    /* L4_ploadrubfnew_abs */
    4920,
    /* L4_ploadrubfnew_rr */
    4923,
    /* L4_ploadrubt_abs */
    4928,
    /* L4_ploadrubt_rr */
    4931,
    /* L4_ploadrubtnew_abs */
    4936,
    /* L4_ploadrubtnew_rr */
    4939,
    /* L4_ploadruhf_abs */
    4944,
    /* L4_ploadruhf_rr */
    4947,
    /* L4_ploadruhfnew_abs */
    4952,
    /* L4_ploadruhfnew_rr */
    4955,
    /* L4_ploadruht_abs */
    4960,
    /* L4_ploadruht_rr */
    4963,
    /* L4_ploadruhtnew_abs */
    4968,
    /* L4_ploadruhtnew_rr */
    4971,
    /* L4_return */
    4976,
    /* L4_return_f */
    4978,
    /* L4_return_fnew_pnt */
    4981,
    /* L4_return_fnew_pt */
    4984,
    /* L4_return_t */
    4987,
    /* L4_return_tnew_pnt */
    4990,
    /* L4_return_tnew_pt */
    4993,
    /* L4_sub_memopb_io */
    4996,
    /* L4_sub_memoph_io */
    4999,
    /* L4_sub_memopw_io */
    5002,
    /* L6_memcpy */
    5005,
    /* LO */
    5008,
    /* M2_acci */
    5010,
    /* M2_accii */
    5014,
    /* M2_cmaci_s0 */
    5018,
    /* M2_cmacr_s0 */
    5022,
    /* M2_cmacs_s0 */
    5026,
    /* M2_cmacs_s1 */
    5030,
    /* M2_cmacsc_s0 */
    5034,
    /* M2_cmacsc_s1 */
    5038,
    /* M2_cmpyi_s0 */
    5042,
    /* M2_cmpyr_s0 */
    5045,
    /* M2_cmpyrs_s0 */
    5048,
    /* M2_cmpyrs_s1 */
    5051,
    /* M2_cmpyrsc_s0 */
    5054,
    /* M2_cmpyrsc_s1 */
    5057,
    /* M2_cmpys_s0 */
    5060,
    /* M2_cmpys_s1 */
    5063,
    /* M2_cmpysc_s0 */
    5066,
    /* M2_cmpysc_s1 */
    5069,
    /* M2_cnacs_s0 */
    5072,
    /* M2_cnacs_s1 */
    5076,
    /* M2_cnacsc_s0 */
    5080,
    /* M2_cnacsc_s1 */
    5084,
    /* M2_dpmpyss_acc_s0 */
    5088,
    /* M2_dpmpyss_nac_s0 */
    5092,
    /* M2_dpmpyss_rnd_s0 */
    5096,
    /* M2_dpmpyss_s0 */
    5099,
    /* M2_dpmpyuu_acc_s0 */
    5102,
    /* M2_dpmpyuu_nac_s0 */
    5106,
    /* M2_dpmpyuu_s0 */
    5110,
    /* M2_hmmpyh_rs1 */
    5113,
    /* M2_hmmpyh_s1 */
    5116,
    /* M2_hmmpyl_rs1 */
    5119,
    /* M2_hmmpyl_s1 */
    5122,
    /* M2_maci */
    5125,
    /* M2_macsin */
    5129,
    /* M2_macsip */
    5133,
    /* M2_mmachs_rs0 */
    5137,
    /* M2_mmachs_rs1 */
    5141,
    /* M2_mmachs_s0 */
    5145,
    /* M2_mmachs_s1 */
    5149,
    /* M2_mmacls_rs0 */
    5153,
    /* M2_mmacls_rs1 */
    5157,
    /* M2_mmacls_s0 */
    5161,
    /* M2_mmacls_s1 */
    5165,
    /* M2_mmacuhs_rs0 */
    5169,
    /* M2_mmacuhs_rs1 */
    5173,
    /* M2_mmacuhs_s0 */
    5177,
    /* M2_mmacuhs_s1 */
    5181,
    /* M2_mmaculs_rs0 */
    5185,
    /* M2_mmaculs_rs1 */
    5189,
    /* M2_mmaculs_s0 */
    5193,
    /* M2_mmaculs_s1 */
    5197,
    /* M2_mmpyh_rs0 */
    5201,
    /* M2_mmpyh_rs1 */
    5204,
    /* M2_mmpyh_s0 */
    5207,
    /* M2_mmpyh_s1 */
    5210,
    /* M2_mmpyl_rs0 */
    5213,
    /* M2_mmpyl_rs1 */
    5216,
    /* M2_mmpyl_s0 */
    5219,
    /* M2_mmpyl_s1 */
    5222,
    /* M2_mmpyuh_rs0 */
    5225,
    /* M2_mmpyuh_rs1 */
    5228,
    /* M2_mmpyuh_s0 */
    5231,
    /* M2_mmpyuh_s1 */
    5234,
    /* M2_mmpyul_rs0 */
    5237,
    /* M2_mmpyul_rs1 */
    5240,
    /* M2_mmpyul_s0 */
    5243,
    /* M2_mmpyul_s1 */
    5246,
    /* M2_mnaci */
    5249,
    /* M2_mpy_acc_hh_s0 */
    5253,
    /* M2_mpy_acc_hh_s1 */
    5257,
    /* M2_mpy_acc_hl_s0 */
    5261,
    /* M2_mpy_acc_hl_s1 */
    5265,
    /* M2_mpy_acc_lh_s0 */
    5269,
    /* M2_mpy_acc_lh_s1 */
    5273,
    /* M2_mpy_acc_ll_s0 */
    5277,
    /* M2_mpy_acc_ll_s1 */
    5281,
    /* M2_mpy_acc_sat_hh_s0 */
    5285,
    /* M2_mpy_acc_sat_hh_s1 */
    5289,
    /* M2_mpy_acc_sat_hl_s0 */
    5293,
    /* M2_mpy_acc_sat_hl_s1 */
    5297,
    /* M2_mpy_acc_sat_lh_s0 */
    5301,
    /* M2_mpy_acc_sat_lh_s1 */
    5305,
    /* M2_mpy_acc_sat_ll_s0 */
    5309,
    /* M2_mpy_acc_sat_ll_s1 */
    5313,
    /* M2_mpy_hh_s0 */
    5317,
    /* M2_mpy_hh_s1 */
    5320,
    /* M2_mpy_hl_s0 */
    5323,
    /* M2_mpy_hl_s1 */
    5326,
    /* M2_mpy_lh_s0 */
    5329,
    /* M2_mpy_lh_s1 */
    5332,
    /* M2_mpy_ll_s0 */
    5335,
    /* M2_mpy_ll_s1 */
    5338,
    /* M2_mpy_nac_hh_s0 */
    5341,
    /* M2_mpy_nac_hh_s1 */
    5345,
    /* M2_mpy_nac_hl_s0 */
    5349,
    /* M2_mpy_nac_hl_s1 */
    5353,
    /* M2_mpy_nac_lh_s0 */
    5357,
    /* M2_mpy_nac_lh_s1 */
    5361,
    /* M2_mpy_nac_ll_s0 */
    5365,
    /* M2_mpy_nac_ll_s1 */
    5369,
    /* M2_mpy_nac_sat_hh_s0 */
    5373,
    /* M2_mpy_nac_sat_hh_s1 */
    5377,
    /* M2_mpy_nac_sat_hl_s0 */
    5381,
    /* M2_mpy_nac_sat_hl_s1 */
    5385,
    /* M2_mpy_nac_sat_lh_s0 */
    5389,
    /* M2_mpy_nac_sat_lh_s1 */
    5393,
    /* M2_mpy_nac_sat_ll_s0 */
    5397,
    /* M2_mpy_nac_sat_ll_s1 */
    5401,
    /* M2_mpy_rnd_hh_s0 */
    5405,
    /* M2_mpy_rnd_hh_s1 */
    5408,
    /* M2_mpy_rnd_hl_s0 */
    5411,
    /* M2_mpy_rnd_hl_s1 */
    5414,
    /* M2_mpy_rnd_lh_s0 */
    5417,
    /* M2_mpy_rnd_lh_s1 */
    5420,
    /* M2_mpy_rnd_ll_s0 */
    5423,
    /* M2_mpy_rnd_ll_s1 */
    5426,
    /* M2_mpy_sat_hh_s0 */
    5429,
    /* M2_mpy_sat_hh_s1 */
    5432,
    /* M2_mpy_sat_hl_s0 */
    5435,
    /* M2_mpy_sat_hl_s1 */
    5438,
    /* M2_mpy_sat_lh_s0 */
    5441,
    /* M2_mpy_sat_lh_s1 */
    5444,
    /* M2_mpy_sat_ll_s0 */
    5447,
    /* M2_mpy_sat_ll_s1 */
    5450,
    /* M2_mpy_sat_rnd_hh_s0 */
    5453,
    /* M2_mpy_sat_rnd_hh_s1 */
    5456,
    /* M2_mpy_sat_rnd_hl_s0 */
    5459,
    /* M2_mpy_sat_rnd_hl_s1 */
    5462,
    /* M2_mpy_sat_rnd_lh_s0 */
    5465,
    /* M2_mpy_sat_rnd_lh_s1 */
    5468,
    /* M2_mpy_sat_rnd_ll_s0 */
    5471,
    /* M2_mpy_sat_rnd_ll_s1 */
    5474,
    /* M2_mpy_up */
    5477,
    /* M2_mpy_up_s1 */
    5480,
    /* M2_mpy_up_s1_sat */
    5483,
    /* M2_mpyd_acc_hh_s0 */
    5486,
    /* M2_mpyd_acc_hh_s1 */
    5490,
    /* M2_mpyd_acc_hl_s0 */
    5494,
    /* M2_mpyd_acc_hl_s1 */
    5498,
    /* M2_mpyd_acc_lh_s0 */
    5502,
    /* M2_mpyd_acc_lh_s1 */
    5506,
    /* M2_mpyd_acc_ll_s0 */
    5510,
    /* M2_mpyd_acc_ll_s1 */
    5514,
    /* M2_mpyd_hh_s0 */
    5518,
    /* M2_mpyd_hh_s1 */
    5521,
    /* M2_mpyd_hl_s0 */
    5524,
    /* M2_mpyd_hl_s1 */
    5527,
    /* M2_mpyd_lh_s0 */
    5530,
    /* M2_mpyd_lh_s1 */
    5533,
    /* M2_mpyd_ll_s0 */
    5536,
    /* M2_mpyd_ll_s1 */
    5539,
    /* M2_mpyd_nac_hh_s0 */
    5542,
    /* M2_mpyd_nac_hh_s1 */
    5546,
    /* M2_mpyd_nac_hl_s0 */
    5550,
    /* M2_mpyd_nac_hl_s1 */
    5554,
    /* M2_mpyd_nac_lh_s0 */
    5558,
    /* M2_mpyd_nac_lh_s1 */
    5562,
    /* M2_mpyd_nac_ll_s0 */
    5566,
    /* M2_mpyd_nac_ll_s1 */
    5570,
    /* M2_mpyd_rnd_hh_s0 */
    5574,
    /* M2_mpyd_rnd_hh_s1 */
    5577,
    /* M2_mpyd_rnd_hl_s0 */
    5580,
    /* M2_mpyd_rnd_hl_s1 */
    5583,
    /* M2_mpyd_rnd_lh_s0 */
    5586,
    /* M2_mpyd_rnd_lh_s1 */
    5589,
    /* M2_mpyd_rnd_ll_s0 */
    5592,
    /* M2_mpyd_rnd_ll_s1 */
    5595,
    /* M2_mpyi */
    5598,
    /* M2_mpysin */
    5601,
    /* M2_mpysip */
    5604,
    /* M2_mpysu_up */
    5607,
    /* M2_mpyu_acc_hh_s0 */
    5610,
    /* M2_mpyu_acc_hh_s1 */
    5614,
    /* M2_mpyu_acc_hl_s0 */
    5618,
    /* M2_mpyu_acc_hl_s1 */
    5622,
    /* M2_mpyu_acc_lh_s0 */
    5626,
    /* M2_mpyu_acc_lh_s1 */
    5630,
    /* M2_mpyu_acc_ll_s0 */
    5634,
    /* M2_mpyu_acc_ll_s1 */
    5638,
    /* M2_mpyu_hh_s0 */
    5642,
    /* M2_mpyu_hh_s1 */
    5645,
    /* M2_mpyu_hl_s0 */
    5648,
    /* M2_mpyu_hl_s1 */
    5651,
    /* M2_mpyu_lh_s0 */
    5654,
    /* M2_mpyu_lh_s1 */
    5657,
    /* M2_mpyu_ll_s0 */
    5660,
    /* M2_mpyu_ll_s1 */
    5663,
    /* M2_mpyu_nac_hh_s0 */
    5666,
    /* M2_mpyu_nac_hh_s1 */
    5670,
    /* M2_mpyu_nac_hl_s0 */
    5674,
    /* M2_mpyu_nac_hl_s1 */
    5678,
    /* M2_mpyu_nac_lh_s0 */
    5682,
    /* M2_mpyu_nac_lh_s1 */
    5686,
    /* M2_mpyu_nac_ll_s0 */
    5690,
    /* M2_mpyu_nac_ll_s1 */
    5694,
    /* M2_mpyu_up */
    5698,
    /* M2_mpyud_acc_hh_s0 */
    5701,
    /* M2_mpyud_acc_hh_s1 */
    5705,
    /* M2_mpyud_acc_hl_s0 */
    5709,
    /* M2_mpyud_acc_hl_s1 */
    5713,
    /* M2_mpyud_acc_lh_s0 */
    5717,
    /* M2_mpyud_acc_lh_s1 */
    5721,
    /* M2_mpyud_acc_ll_s0 */
    5725,
    /* M2_mpyud_acc_ll_s1 */
    5729,
    /* M2_mpyud_hh_s0 */
    5733,
    /* M2_mpyud_hh_s1 */
    5736,
    /* M2_mpyud_hl_s0 */
    5739,
    /* M2_mpyud_hl_s1 */
    5742,
    /* M2_mpyud_lh_s0 */
    5745,
    /* M2_mpyud_lh_s1 */
    5748,
    /* M2_mpyud_ll_s0 */
    5751,
    /* M2_mpyud_ll_s1 */
    5754,
    /* M2_mpyud_nac_hh_s0 */
    5757,
    /* M2_mpyud_nac_hh_s1 */
    5761,
    /* M2_mpyud_nac_hl_s0 */
    5765,
    /* M2_mpyud_nac_hl_s1 */
    5769,
    /* M2_mpyud_nac_lh_s0 */
    5773,
    /* M2_mpyud_nac_lh_s1 */
    5777,
    /* M2_mpyud_nac_ll_s0 */
    5781,
    /* M2_mpyud_nac_ll_s1 */
    5785,
    /* M2_nacci */
    5789,
    /* M2_naccii */
    5793,
    /* M2_subacc */
    5797,
    /* M2_vabsdiffh */
    5801,
    /* M2_vabsdiffw */
    5804,
    /* M2_vcmac_s0_sat_i */
    5807,
    /* M2_vcmac_s0_sat_r */
    5811,
    /* M2_vcmpy_s0_sat_i */
    5815,
    /* M2_vcmpy_s0_sat_r */
    5818,
    /* M2_vcmpy_s1_sat_i */
    5821,
    /* M2_vcmpy_s1_sat_r */
    5824,
    /* M2_vdmacs_s0 */
    5827,
    /* M2_vdmacs_s1 */
    5831,
    /* M2_vdmpyrs_s0 */
    5835,
    /* M2_vdmpyrs_s1 */
    5838,
    /* M2_vdmpys_s0 */
    5841,
    /* M2_vdmpys_s1 */
    5844,
    /* M2_vmac2 */
    5847,
    /* M2_vmac2es */
    5851,
    /* M2_vmac2es_s0 */
    5855,
    /* M2_vmac2es_s1 */
    5859,
    /* M2_vmac2s_s0 */
    5863,
    /* M2_vmac2s_s1 */
    5867,
    /* M2_vmac2su_s0 */
    5871,
    /* M2_vmac2su_s1 */
    5875,
    /* M2_vmpy2es_s0 */
    5879,
    /* M2_vmpy2es_s1 */
    5882,
    /* M2_vmpy2s_s0 */
    5885,
    /* M2_vmpy2s_s0pack */
    5888,
    /* M2_vmpy2s_s1 */
    5891,
    /* M2_vmpy2s_s1pack */
    5894,
    /* M2_vmpy2su_s0 */
    5897,
    /* M2_vmpy2su_s1 */
    5900,
    /* M2_vraddh */
    5903,
    /* M2_vradduh */
    5906,
    /* M2_vrcmaci_s0 */
    5909,
    /* M2_vrcmaci_s0c */
    5913,
    /* M2_vrcmacr_s0 */
    5917,
    /* M2_vrcmacr_s0c */
    5921,
    /* M2_vrcmpyi_s0 */
    5925,
    /* M2_vrcmpyi_s0c */
    5928,
    /* M2_vrcmpyr_s0 */
    5931,
    /* M2_vrcmpyr_s0c */
    5934,
    /* M2_vrcmpys_acc_s1_h */
    5937,
    /* M2_vrcmpys_acc_s1_l */
    5941,
    /* M2_vrcmpys_s1_h */
    5945,
    /* M2_vrcmpys_s1_l */
    5948,
    /* M2_vrcmpys_s1rp_h */
    5951,
    /* M2_vrcmpys_s1rp_l */
    5954,
    /* M2_vrmac_s0 */
    5957,
    /* M2_vrmpy_s0 */
    5961,
    /* M2_xor_xacc */
    5964,
    /* M4_and_and */
    5968,
    /* M4_and_andn */
    5972,
    /* M4_and_or */
    5976,
    /* M4_and_xor */
    5980,
    /* M4_cmpyi_wh */
    5984,
    /* M4_cmpyi_whc */
    5987,
    /* M4_cmpyr_wh */
    5990,
    /* M4_cmpyr_whc */
    5993,
    /* M4_mac_up_s1_sat */
    5996,
    /* M4_mpyri_addi */
    6000,
    /* M4_mpyri_addr */
    6004,
    /* M4_mpyri_addr_u2 */
    6008,
    /* M4_mpyrr_addi */
    6012,
    /* M4_mpyrr_addr */
    6016,
    /* M4_nac_up_s1_sat */
    6020,
    /* M4_or_and */
    6024,
    /* M4_or_andn */
    6028,
    /* M4_or_or */
    6032,
    /* M4_or_xor */
    6036,
    /* M4_pmpyw */
    6040,
    /* M4_pmpyw_acc */
    6043,
    /* M4_vpmpyh */
    6047,
    /* M4_vpmpyh_acc */
    6050,
    /* M4_vrmpyeh_acc_s0 */
    6054,
    /* M4_vrmpyeh_acc_s1 */
    6058,
    /* M4_vrmpyeh_s0 */
    6062,
    /* M4_vrmpyeh_s1 */
    6065,
    /* M4_vrmpyoh_acc_s0 */
    6068,
    /* M4_vrmpyoh_acc_s1 */
    6072,
    /* M4_vrmpyoh_s0 */
    6076,
    /* M4_vrmpyoh_s1 */
    6079,
    /* M4_xor_and */
    6082,
    /* M4_xor_andn */
    6086,
    /* M4_xor_or */
    6090,
    /* M4_xor_xacc */
    6094,
    /* M5_vdmacbsu */
    6098,
    /* M5_vdmpybsu */
    6102,
    /* M5_vmacbsu */
    6105,
    /* M5_vmacbuu */
    6109,
    /* M5_vmpybsu */
    6113,
    /* M5_vmpybuu */
    6116,
    /* M5_vrmacbsu */
    6119,
    /* M5_vrmacbuu */
    6123,
    /* M5_vrmpybsu */
    6127,
    /* M5_vrmpybuu */
    6130,
    /* M6_vabsdiffb */
    6133,
    /* M6_vabsdiffub */
    6136,
    /* M7_dcmpyiw */
    6139,
    /* M7_dcmpyiw_acc */
    6142,
    /* M7_dcmpyiwc */
    6146,
    /* M7_dcmpyiwc_acc */
    6149,
    /* M7_dcmpyrw */
    6153,
    /* M7_dcmpyrw_acc */
    6156,
    /* M7_dcmpyrwc */
    6160,
    /* M7_dcmpyrwc_acc */
    6163,
    /* M7_wcmpyiw */
    6167,
    /* M7_wcmpyiw_rnd */
    6170,
    /* M7_wcmpyiwc */
    6173,
    /* M7_wcmpyiwc_rnd */
    6176,
    /* M7_wcmpyrw */
    6179,
    /* M7_wcmpyrw_rnd */
    6182,
    /* M7_wcmpyrwc */
    6185,
    /* M7_wcmpyrwc_rnd */
    6188,
    /* PS_call_stk */
    6191,
    /* PS_callr_nr */
    6192,
    /* PS_jmpret */
    6193,
    /* PS_jmpretf */
    6194,
    /* PS_jmpretfnew */
    6196,
    /* PS_jmpretfnewpt */
    6198,
    /* PS_jmprett */
    6200,
    /* PS_jmprettnew */
    6202,
    /* PS_jmprettnewpt */
    6204,
    /* PS_loadrbabs */
    6206,
    /* PS_loadrdabs */
    6208,
    /* PS_loadrhabs */
    6210,
    /* PS_loadriabs */
    6212,
    /* PS_loadrubabs */
    6214,
    /* PS_loadruhabs */
    6216,
    /* PS_storerbabs */
    6218,
    /* PS_storerbnewabs */
    6220,
    /* PS_storerdabs */
    6222,
    /* PS_storerfabs */
    6224,
    /* PS_storerhabs */
    6226,
    /* PS_storerhnewabs */
    6228,
    /* PS_storeriabs */
    6230,
    /* PS_storerinewabs */
    6232,
    /* PS_trap1 */
    6234,
    /* R6_release_at_vi */
    6235,
    /* R6_release_st_vi */
    6236,
    /* RESTORE_DEALLOC_BEFORE_TAILCALL_V4 */
    6237,
    /* RESTORE_DEALLOC_BEFORE_TAILCALL_V4_EXT */
    6238,
    /* RESTORE_DEALLOC_BEFORE_TAILCALL_V4_EXT_PIC */
    6239,
    /* RESTORE_DEALLOC_BEFORE_TAILCALL_V4_PIC */
    6240,
    /* RESTORE_DEALLOC_RET_JMP_V4 */
    6241,
    /* RESTORE_DEALLOC_RET_JMP_V4_EXT */
    6242,
    /* RESTORE_DEALLOC_RET_JMP_V4_EXT_PIC */
    6243,
    /* RESTORE_DEALLOC_RET_JMP_V4_PIC */
    6244,
    /* S2_addasl_rrri */
    6245,
    /* S2_allocframe */
    6249,
    /* S2_asl_i_p */
    6252,
    /* S2_asl_i_p_acc */
    6255,
    /* S2_asl_i_p_and */
    6259,
    /* S2_asl_i_p_nac */
    6263,
    /* S2_asl_i_p_or */
    6267,
    /* S2_asl_i_p_xacc */
    6271,
    /* S2_asl_i_r */
    6275,
    /* S2_asl_i_r_acc */
    6278,
    /* S2_asl_i_r_and */
    6282,
    /* S2_asl_i_r_nac */
    6286,
    /* S2_asl_i_r_or */
    6290,
    /* S2_asl_i_r_sat */
    6294,
    /* S2_asl_i_r_xacc */
    6297,
    /* S2_asl_i_vh */
    6301,
    /* S2_asl_i_vw */
    6304,
    /* S2_asl_r_p */
    6307,
    /* S2_asl_r_p_acc */
    6310,
    /* S2_asl_r_p_and */
    6314,
    /* S2_asl_r_p_nac */
    6318,
    /* S2_asl_r_p_or */
    6322,
    /* S2_asl_r_p_xor */
    6326,
    /* S2_asl_r_r */
    6330,
    /* S2_asl_r_r_acc */
    6333,
    /* S2_asl_r_r_and */
    6337,
    /* S2_asl_r_r_nac */
    6341,
    /* S2_asl_r_r_or */
    6345,
    /* S2_asl_r_r_sat */
    6349,
    /* S2_asl_r_vh */
    6352,
    /* S2_asl_r_vw */
    6355,
    /* S2_asr_i_p */
    6358,
    /* S2_asr_i_p_acc */
    6361,
    /* S2_asr_i_p_and */
    6365,
    /* S2_asr_i_p_nac */
    6369,
    /* S2_asr_i_p_or */
    6373,
    /* S2_asr_i_p_rnd */
    6377,
    /* S2_asr_i_r */
    6380,
    /* S2_asr_i_r_acc */
    6383,
    /* S2_asr_i_r_and */
    6387,
    /* S2_asr_i_r_nac */
    6391,
    /* S2_asr_i_r_or */
    6395,
    /* S2_asr_i_r_rnd */
    6399,
    /* S2_asr_i_svw_trun */
    6402,
    /* S2_asr_i_vh */
    6405,
    /* S2_asr_i_vw */
    6408,
    /* S2_asr_r_p */
    6411,
    /* S2_asr_r_p_acc */
    6414,
    /* S2_asr_r_p_and */
    6418,
    /* S2_asr_r_p_nac */
    6422,
    /* S2_asr_r_p_or */
    6426,
    /* S2_asr_r_p_xor */
    6430,
    /* S2_asr_r_r */
    6434,
    /* S2_asr_r_r_acc */
    6437,
    /* S2_asr_r_r_and */
    6441,
    /* S2_asr_r_r_nac */
    6445,
    /* S2_asr_r_r_or */
    6449,
    /* S2_asr_r_r_sat */
    6453,
    /* S2_asr_r_svw_trun */
    6456,
    /* S2_asr_r_vh */
    6459,
    /* S2_asr_r_vw */
    6462,
    /* S2_brev */
    6465,
    /* S2_brevp */
    6467,
    /* S2_cabacdecbin */
    6469,
    /* S2_cl0 */
    6472,
    /* S2_cl0p */
    6474,
    /* S2_cl1 */
    6476,
    /* S2_cl1p */
    6478,
    /* S2_clb */
    6480,
    /* S2_clbnorm */
    6482,
    /* S2_clbp */
    6484,
    /* S2_clrbit_i */
    6486,
    /* S2_clrbit_r */
    6489,
    /* S2_ct0 */
    6492,
    /* S2_ct0p */
    6494,
    /* S2_ct1 */
    6496,
    /* S2_ct1p */
    6498,
    /* S2_deinterleave */
    6500,
    /* S2_extractu */
    6502,
    /* S2_extractu_rp */
    6506,
    /* S2_extractup */
    6509,
    /* S2_extractup_rp */
    6513,
    /* S2_insert */
    6516,
    /* S2_insert_rp */
    6521,
    /* S2_insertp */
    6525,
    /* S2_insertp_rp */
    6530,
    /* S2_interleave */
    6534,
    /* S2_lfsp */
    6536,
    /* S2_lsl_r_p */
    6539,
    /* S2_lsl_r_p_acc */
    6542,
    /* S2_lsl_r_p_and */
    6546,
    /* S2_lsl_r_p_nac */
    6550,
    /* S2_lsl_r_p_or */
    6554,
    /* S2_lsl_r_p_xor */
    6558,
    /* S2_lsl_r_r */
    6562,
    /* S2_lsl_r_r_acc */
    6565,
    /* S2_lsl_r_r_and */
    6569,
    /* S2_lsl_r_r_nac */
    6573,
    /* S2_lsl_r_r_or */
    6577,
    /* S2_lsl_r_vh */
    6581,
    /* S2_lsl_r_vw */
    6584,
    /* S2_lsr_i_p */
    6587,
    /* S2_lsr_i_p_acc */
    6590,
    /* S2_lsr_i_p_and */
    6594,
    /* S2_lsr_i_p_nac */
    6598,
    /* S2_lsr_i_p_or */
    6602,
    /* S2_lsr_i_p_xacc */
    6606,
    /* S2_lsr_i_r */
    6610,
    /* S2_lsr_i_r_acc */
    6613,
    /* S2_lsr_i_r_and */
    6617,
    /* S2_lsr_i_r_nac */
    6621,
    /* S2_lsr_i_r_or */
    6625,
    /* S2_lsr_i_r_xacc */
    6629,
    /* S2_lsr_i_vh */
    6633,
    /* S2_lsr_i_vw */
    6636,
    /* S2_lsr_r_p */
    6639,
    /* S2_lsr_r_p_acc */
    6642,
    /* S2_lsr_r_p_and */
    6646,
    /* S2_lsr_r_p_nac */
    6650,
    /* S2_lsr_r_p_or */
    6654,
    /* S2_lsr_r_p_xor */
    6658,
    /* S2_lsr_r_r */
    6662,
    /* S2_lsr_r_r_acc */
    6665,
    /* S2_lsr_r_r_and */
    6669,
    /* S2_lsr_r_r_nac */
    6673,
    /* S2_lsr_r_r_or */
    6677,
    /* S2_lsr_r_vh */
    6681,
    /* S2_lsr_r_vw */
    6684,
    /* S2_mask */
    6687,
    /* S2_packhl */
    6690,
    /* S2_parityp */
    6693,
    /* S2_pstorerbf_io */
    6696,
    /* S2_pstorerbf_pi */
    6700,
    /* S2_pstorerbfnew_pi */
    6705,
    /* S2_pstorerbnewf_io */
    6710,
    /* S2_pstorerbnewf_pi */
    6714,
    /* S2_pstorerbnewfnew_pi */
    6719,
    /* S2_pstorerbnewt_io */
    6724,
    /* S2_pstorerbnewt_pi */
    6728,
    /* S2_pstorerbnewtnew_pi */
    6733,
    /* S2_pstorerbt_io */
    6738,
    /* S2_pstorerbt_pi */
    6742,
    /* S2_pstorerbtnew_pi */
    6747,
    /* S2_pstorerdf_io */
    6752,
    /* S2_pstorerdf_pi */
    6756,
    /* S2_pstorerdfnew_pi */
    6761,
    /* S2_pstorerdt_io */
    6766,
    /* S2_pstorerdt_pi */
    6770,
    /* S2_pstorerdtnew_pi */
    6775,
    /* S2_pstorerff_io */
    6780,
    /* S2_pstorerff_pi */
    6784,
    /* S2_pstorerffnew_pi */
    6789,
    /* S2_pstorerft_io */
    6794,
    /* S2_pstorerft_pi */
    6798,
    /* S2_pstorerftnew_pi */
    6803,
    /* S2_pstorerhf_io */
    6808,
    /* S2_pstorerhf_pi */
    6812,
    /* S2_pstorerhfnew_pi */
    6817,
    /* S2_pstorerhnewf_io */
    6822,
    /* S2_pstorerhnewf_pi */
    6826,
    /* S2_pstorerhnewfnew_pi */
    6831,
    /* S2_pstorerhnewt_io */
    6836,
    /* S2_pstorerhnewt_pi */
    6840,
    /* S2_pstorerhnewtnew_pi */
    6845,
    /* S2_pstorerht_io */
    6850,
    /* S2_pstorerht_pi */
    6854,
    /* S2_pstorerhtnew_pi */
    6859,
    /* S2_pstorerif_io */
    6864,
    /* S2_pstorerif_pi */
    6868,
    /* S2_pstorerifnew_pi */
    6873,
    /* S2_pstorerinewf_io */
    6878,
    /* S2_pstorerinewf_pi */
    6882,
    /* S2_pstorerinewfnew_pi */
    6887,
    /* S2_pstorerinewt_io */
    6892,
    /* S2_pstorerinewt_pi */
    6896,
    /* S2_pstorerinewtnew_pi */
    6901,
    /* S2_pstorerit_io */
    6906,
    /* S2_pstorerit_pi */
    6910,
    /* S2_pstoreritnew_pi */
    6915,
    /* S2_setbit_i */
    6920,
    /* S2_setbit_r */
    6923,
    /* S2_shuffeb */
    6926,
    /* S2_shuffeh */
    6929,
    /* S2_shuffob */
    6932,
    /* S2_shuffoh */
    6935,
    /* S2_storerb_io */
    6938,
    /* S2_storerb_pbr */
    6941,
    /* S2_storerb_pci */
    6945,
    /* S2_storerb_pcr */
    6950,
    /* S2_storerb_pi */
    6954,
    /* S2_storerb_pr */
    6958,
    /* S2_storerbgp */
    6962,
    /* S2_storerbnew_io */
    6964,
    /* S2_storerbnew_pbr */
    6967,
    /* S2_storerbnew_pci */
    6971,
    /* S2_storerbnew_pcr */
    6976,
    /* S2_storerbnew_pi */
    6980,
    /* S2_storerbnew_pr */
    6984,
    /* S2_storerbnewgp */
    6988,
    /* S2_storerd_io */
    6990,
    /* S2_storerd_pbr */
    6993,
    /* S2_storerd_pci */
    6997,
    /* S2_storerd_pcr */
    7002,
    /* S2_storerd_pi */
    7006,
    /* S2_storerd_pr */
    7010,
    /* S2_storerdgp */
    7014,
    /* S2_storerf_io */
    7016,
    /* S2_storerf_pbr */
    7019,
    /* S2_storerf_pci */
    7023,
    /* S2_storerf_pcr */
    7028,
    /* S2_storerf_pi */
    7032,
    /* S2_storerf_pr */
    7036,
    /* S2_storerfgp */
    7040,
    /* S2_storerh_io */
    7042,
    /* S2_storerh_pbr */
    7045,
    /* S2_storerh_pci */
    7049,
    /* S2_storerh_pcr */
    7054,
    /* S2_storerh_pi */
    7058,
    /* S2_storerh_pr */
    7062,
    /* S2_storerhgp */
    7066,
    /* S2_storerhnew_io */
    7068,
    /* S2_storerhnew_pbr */
    7071,
    /* S2_storerhnew_pci */
    7075,
    /* S2_storerhnew_pcr */
    7080,
    /* S2_storerhnew_pi */
    7084,
    /* S2_storerhnew_pr */
    7088,
    /* S2_storerhnewgp */
    7092,
    /* S2_storeri_io */
    7094,
    /* S2_storeri_pbr */
    7097,
    /* S2_storeri_pci */
    7101,
    /* S2_storeri_pcr */
    7106,
    /* S2_storeri_pi */
    7110,
    /* S2_storeri_pr */
    7114,
    /* S2_storerigp */
    7118,
    /* S2_storerinew_io */
    7120,
    /* S2_storerinew_pbr */
    7123,
    /* S2_storerinew_pci */
    7127,
    /* S2_storerinew_pcr */
    7132,
    /* S2_storerinew_pi */
    7136,
    /* S2_storerinew_pr */
    7140,
    /* S2_storerinewgp */
    7144,
    /* S2_storew_locked */
    7146,
    /* S2_storew_rl_at_vi */
    7149,
    /* S2_storew_rl_st_vi */
    7151,
    /* S2_svsathb */
    7153,
    /* S2_svsathub */
    7155,
    /* S2_tableidxb */
    7157,
    /* S2_tableidxd */
    7162,
    /* S2_tableidxh */
    7167,
    /* S2_tableidxw */
    7172,
    /* S2_togglebit_i */
    7177,
    /* S2_togglebit_r */
    7180,
    /* S2_tstbit_i */
    7183,
    /* S2_tstbit_r */
    7186,
    /* S2_valignib */
    7189,
    /* S2_valignrb */
    7193,
    /* S2_vcnegh */
    7197,
    /* S2_vcrotate */
    7200,
    /* S2_vrcnegh */
    7203,
    /* S2_vrndpackwh */
    7207,
    /* S2_vrndpackwhs */
    7209,
    /* S2_vsathb */
    7211,
    /* S2_vsathb_nopack */
    7213,
    /* S2_vsathub */
    7215,
    /* S2_vsathub_nopack */
    7217,
    /* S2_vsatwh */
    7219,
    /* S2_vsatwh_nopack */
    7221,
    /* S2_vsatwuh */
    7223,
    /* S2_vsatwuh_nopack */
    7225,
    /* S2_vsplatrb */
    7227,
    /* S2_vsplatrh */
    7229,
    /* S2_vspliceib */
    7231,
    /* S2_vsplicerb */
    7235,
    /* S2_vsxtbh */
    7239,
    /* S2_vsxthw */
    7241,
    /* S2_vtrunehb */
    7243,
    /* S2_vtrunewh */
    7245,
    /* S2_vtrunohb */
    7248,
    /* S2_vtrunowh */
    7250,
    /* S2_vzxtbh */
    7253,
    /* S2_vzxthw */
    7255,
    /* S4_addaddi */
    7257,
    /* S4_addi_asl_ri */
    7261,
    /* S4_addi_lsr_ri */
    7265,
    /* S4_andi_asl_ri */
    7269,
    /* S4_andi_lsr_ri */
    7273,
    /* S4_clbaddi */
    7277,
    /* S4_clbpaddi */
    7280,
    /* S4_clbpnorm */
    7283,
    /* S4_extract */
    7285,
    /* S4_extract_rp */
    7289,
    /* S4_extractp */
    7292,
    /* S4_extractp_rp */
    7296,
    /* S4_lsli */
    7299,
    /* S4_ntstbit_i */
    7302,
    /* S4_ntstbit_r */
    7305,
    /* S4_or_andi */
    7308,
    /* S4_or_andix */
    7312,
    /* S4_or_ori */
    7316,
    /* S4_ori_asl_ri */
    7320,
    /* S4_ori_lsr_ri */
    7324,
    /* S4_parity */
    7328,
    /* S4_pstorerbf_abs */
    7331,
    /* S4_pstorerbf_rr */
    7334,
    /* S4_pstorerbfnew_abs */
    7339,
    /* S4_pstorerbfnew_io */
    7342,
    /* S4_pstorerbfnew_rr */
    7346,
    /* S4_pstorerbnewf_abs */
    7351,
    /* S4_pstorerbnewf_rr */
    7354,
    /* S4_pstorerbnewfnew_abs */
    7359,
    /* S4_pstorerbnewfnew_io */
    7362,
    /* S4_pstorerbnewfnew_rr */
    7366,
    /* S4_pstorerbnewt_abs */
    7371,
    /* S4_pstorerbnewt_rr */
    7374,
    /* S4_pstorerbnewtnew_abs */
    7379,
    /* S4_pstorerbnewtnew_io */
    7382,
    /* S4_pstorerbnewtnew_rr */
    7386,
    /* S4_pstorerbt_abs */
    7391,
    /* S4_pstorerbt_rr */
    7394,
    /* S4_pstorerbtnew_abs */
    7399,
    /* S4_pstorerbtnew_io */
    7402,
    /* S4_pstorerbtnew_rr */
    7406,
    /* S4_pstorerdf_abs */
    7411,
    /* S4_pstorerdf_rr */
    7414,
    /* S4_pstorerdfnew_abs */
    7419,
    /* S4_pstorerdfnew_io */
    7422,
    /* S4_pstorerdfnew_rr */
    7426,
    /* S4_pstorerdt_abs */
    7431,
    /* S4_pstorerdt_rr */
    7434,
    /* S4_pstorerdtnew_abs */
    7439,
    /* S4_pstorerdtnew_io */
    7442,
    /* S4_pstorerdtnew_rr */
    7446,
    /* S4_pstorerff_abs */
    7451,
    /* S4_pstorerff_rr */
    7454,
    /* S4_pstorerffnew_abs */
    7459,
    /* S4_pstorerffnew_io */
    7462,
    /* S4_pstorerffnew_rr */
    7466,
    /* S4_pstorerft_abs */
    7471,
    /* S4_pstorerft_rr */
    7474,
    /* S4_pstorerftnew_abs */
    7479,
    /* S4_pstorerftnew_io */
    7482,
    /* S4_pstorerftnew_rr */
    7486,
    /* S4_pstorerhf_abs */
    7491,
    /* S4_pstorerhf_rr */
    7494,
    /* S4_pstorerhfnew_abs */
    7499,
    /* S4_pstorerhfnew_io */
    7502,
    /* S4_pstorerhfnew_rr */
    7506,
    /* S4_pstorerhnewf_abs */
    7511,
    /* S4_pstorerhnewf_rr */
    7514,
    /* S4_pstorerhnewfnew_abs */
    7519,
    /* S4_pstorerhnewfnew_io */
    7522,
    /* S4_pstorerhnewfnew_rr */
    7526,
    /* S4_pstorerhnewt_abs */
    7531,
    /* S4_pstorerhnewt_rr */
    7534,
    /* S4_pstorerhnewtnew_abs */
    7539,
    /* S4_pstorerhnewtnew_io */
    7542,
    /* S4_pstorerhnewtnew_rr */
    7546,
    /* S4_pstorerht_abs */
    7551,
    /* S4_pstorerht_rr */
    7554,
    /* S4_pstorerhtnew_abs */
    7559,
    /* S4_pstorerhtnew_io */
    7562,
    /* S4_pstorerhtnew_rr */
    7566,
    /* S4_pstorerif_abs */
    7571,
    /* S4_pstorerif_rr */
    7574,
    /* S4_pstorerifnew_abs */
    7579,
    /* S4_pstorerifnew_io */
    7582,
    /* S4_pstorerifnew_rr */
    7586,
    /* S4_pstorerinewf_abs */
    7591,
    /* S4_pstorerinewf_rr */
    7594,
    /* S4_pstorerinewfnew_abs */
    7599,
    /* S4_pstorerinewfnew_io */
    7602,
    /* S4_pstorerinewfnew_rr */
    7606,
    /* S4_pstorerinewt_abs */
    7611,
    /* S4_pstorerinewt_rr */
    7614,
    /* S4_pstorerinewtnew_abs */
    7619,
    /* S4_pstorerinewtnew_io */
    7622,
    /* S4_pstorerinewtnew_rr */
    7626,
    /* S4_pstorerit_abs */
    7631,
    /* S4_pstorerit_rr */
    7634,
    /* S4_pstoreritnew_abs */
    7639,
    /* S4_pstoreritnew_io */
    7642,
    /* S4_pstoreritnew_rr */
    7646,
    /* S4_stored_locked */
    7651,
    /* S4_stored_rl_at_vi */
    7654,
    /* S4_stored_rl_st_vi */
    7656,
    /* S4_storeirb_io */
    7658,
    /* S4_storeirbf_io */
    7661,
    /* S4_storeirbfnew_io */
    7665,
    /* S4_storeirbt_io */
    7669,
    /* S4_storeirbtnew_io */
    7673,
    /* S4_storeirh_io */
    7677,
    /* S4_storeirhf_io */
    7680,
    /* S4_storeirhfnew_io */
    7684,
    /* S4_storeirht_io */
    7688,
    /* S4_storeirhtnew_io */
    7692,
    /* S4_storeiri_io */
    7696,
    /* S4_storeirif_io */
    7699,
    /* S4_storeirifnew_io */
    7703,
    /* S4_storeirit_io */
    7707,
    /* S4_storeiritnew_io */
    7711,
    /* S4_storerb_ap */
    7715,
    /* S4_storerb_rr */
    7718,
    /* S4_storerb_ur */
    7722,
    /* S4_storerbnew_ap */
    7726,
    /* S4_storerbnew_rr */
    7729,
    /* S4_storerbnew_ur */
    7733,
    /* S4_storerd_ap */
    7737,
    /* S4_storerd_rr */
    7740,
    /* S4_storerd_ur */
    7744,
    /* S4_storerf_ap */
    7748,
    /* S4_storerf_rr */
    7751,
    /* S4_storerf_ur */
    7755,
    /* S4_storerh_ap */
    7759,
    /* S4_storerh_rr */
    7762,
    /* S4_storerh_ur */
    7766,
    /* S4_storerhnew_ap */
    7770,
    /* S4_storerhnew_rr */
    7773,
    /* S4_storerhnew_ur */
    7777,
    /* S4_storeri_ap */
    7781,
    /* S4_storeri_rr */
    7784,
    /* S4_storeri_ur */
    7788,
    /* S4_storerinew_ap */
    7792,
    /* S4_storerinew_rr */
    7795,
    /* S4_storerinew_ur */
    7799,
    /* S4_subaddi */
    7803,
    /* S4_subi_asl_ri */
    7807,
    /* S4_subi_lsr_ri */
    7811,
    /* S4_vrcrotate */
    7815,
    /* S4_vrcrotate_acc */
    7819,
    /* S4_vxaddsubh */
    7824,
    /* S4_vxaddsubhr */
    7827,
    /* S4_vxaddsubw */
    7830,
    /* S4_vxsubaddh */
    7833,
    /* S4_vxsubaddhr */
    7836,
    /* S4_vxsubaddw */
    7839,
    /* S5_asrhub_rnd_sat */
    7842,
    /* S5_asrhub_sat */
    7845,
    /* S5_popcountp */
    7848,
    /* S5_vasrhrnd */
    7850,
    /* S6_rol_i_p */
    7853,
    /* S6_rol_i_p_acc */
    7856,
    /* S6_rol_i_p_and */
    7860,
    /* S6_rol_i_p_nac */
    7864,
    /* S6_rol_i_p_or */
    7868,
    /* S6_rol_i_p_xacc */
    7872,
    /* S6_rol_i_r */
    7876,
    /* S6_rol_i_r_acc */
    7879,
    /* S6_rol_i_r_and */
    7883,
    /* S6_rol_i_r_nac */
    7887,
    /* S6_rol_i_r_or */
    7891,
    /* S6_rol_i_r_xacc */
    7895,
    /* S6_vsplatrbp */
    7899,
    /* S6_vtrunehb_ppp */
    7901,
    /* S6_vtrunohb_ppp */
    7904,
    /* SA1_addi */
    7907,
    /* SA1_addrx */
    7910,
    /* SA1_addsp */
    7913,
    /* SA1_and1 */
    7915,
    /* SA1_clrf */
    7917,
    /* SA1_clrfnew */
    7918,
    /* SA1_clrt */
    7919,
    /* SA1_clrtnew */
    7920,
    /* SA1_cmpeqi */
    7921,
    /* SA1_combine0i */
    7923,
    /* SA1_combine1i */
    7925,
    /* SA1_combine2i */
    7927,
    /* SA1_combine3i */
    7929,
    /* SA1_combinerz */
    7931,
    /* SA1_combinezr */
    7933,
    /* SA1_dec */
    7935,
    /* SA1_inc */
    7938,
    /* SA1_seti */
    7940,
    /* SA1_setin1 */
    7942,
    /* SA1_sxtb */
    7944,
    /* SA1_sxth */
    7946,
    /* SA1_tfr */
    7948,
    /* SA1_zxtb */
    7950,
    /* SA1_zxth */
    7952,
    /* SAVE_REGISTERS_CALL_V4 */
    7954,
    /* SAVE_REGISTERS_CALL_V4STK */
    7955,
    /* SAVE_REGISTERS_CALL_V4STK_EXT */
    7956,
    /* SAVE_REGISTERS_CALL_V4STK_EXT_PIC */
    7957,
    /* SAVE_REGISTERS_CALL_V4STK_PIC */
    7958,
    /* SAVE_REGISTERS_CALL_V4_EXT */
    7959,
    /* SAVE_REGISTERS_CALL_V4_EXT_PIC */
    7960,
    /* SAVE_REGISTERS_CALL_V4_PIC */
    7961,
    /* SL1_loadri_io */
    7962,
    /* SL1_loadrub_io */
    7965,
    /* SL2_deallocframe */
    7968,
    /* SL2_jumpr31 */
    7968,
    /* SL2_jumpr31_f */
    7968,
    /* SL2_jumpr31_fnew */
    7968,
    /* SL2_jumpr31_t */
    7968,
    /* SL2_jumpr31_tnew */
    7968,
    /* SL2_loadrb_io */
    7968,
    /* SL2_loadrd_sp */
    7971,
    /* SL2_loadrh_io */
    7973,
    /* SL2_loadri_sp */
    7976,
    /* SL2_loadruh_io */
    7978,
    /* SL2_return */
    7981,
    /* SL2_return_f */
    7981,
    /* SL2_return_fnew */
    7981,
    /* SL2_return_t */
    7981,
    /* SL2_return_tnew */
    7981,
    /* SS1_storeb_io */
    7981,
    /* SS1_storew_io */
    7984,
    /* SS2_allocframe */
    7987,
    /* SS2_storebi0 */
    7988,
    /* SS2_storebi1 */
    7990,
    /* SS2_stored_sp */
    7992,
    /* SS2_storeh_io */
    7994,
    /* SS2_storew_sp */
    7997,
    /* SS2_storewi0 */
    7999,
    /* SS2_storewi1 */
    8001,
    /* TFRI64_V2_ext */
    8003,
    /* TFRI64_V4 */
    8006,
    /* V6_extractw */
    8008,
    /* V6_lvsplatb */
    8011,
    /* V6_lvsplath */
    8013,
    /* V6_lvsplatw */
    8015,
    /* V6_pred_and */
    8017,
    /* V6_pred_and_n */
    8020,
    /* V6_pred_not */
    8023,
    /* V6_pred_or */
    8025,
    /* V6_pred_or_n */
    8028,
    /* V6_pred_scalar2 */
    8031,
    /* V6_pred_scalar2v2 */
    8033,
    /* V6_pred_xor */
    8035,
    /* V6_shuffeqh */
    8038,
    /* V6_shuffeqw */
    8041,
    /* V6_v6mpyhubs10 */
    8044,
    /* V6_v6mpyhubs10_vxx */
    8048,
    /* V6_v6mpyvubs10 */
    8053,
    /* V6_v6mpyvubs10_vxx */
    8057,
    /* V6_vL32Ub_ai */
    8062,
    /* V6_vL32Ub_pi */
    8065,
    /* V6_vL32Ub_ppu */
    8069,
    /* V6_vL32b_ai */
    8073,
    /* V6_vL32b_cur_ai */
    8076,
    /* V6_vL32b_cur_npred_ai */
    8079,
    /* V6_vL32b_cur_npred_pi */
    8083,
    /* V6_vL32b_cur_npred_ppu */
    8088,
    /* V6_vL32b_cur_pi */
    8093,
    /* V6_vL32b_cur_ppu */
    8097,
    /* V6_vL32b_cur_pred_ai */
    8101,
    /* V6_vL32b_cur_pred_pi */
    8105,
    /* V6_vL32b_cur_pred_ppu */
    8110,
    /* V6_vL32b_npred_ai */
    8115,
    /* V6_vL32b_npred_pi */
    8119,
    /* V6_vL32b_npred_ppu */
    8124,
    /* V6_vL32b_nt_ai */
    8129,
    /* V6_vL32b_nt_cur_ai */
    8132,
    /* V6_vL32b_nt_cur_npred_ai */
    8135,
    /* V6_vL32b_nt_cur_npred_pi */
    8139,
    /* V6_vL32b_nt_cur_npred_ppu */
    8144,
    /* V6_vL32b_nt_cur_pi */
    8149,
    /* V6_vL32b_nt_cur_ppu */
    8153,
    /* V6_vL32b_nt_cur_pred_ai */
    8157,
    /* V6_vL32b_nt_cur_pred_pi */
    8161,
    /* V6_vL32b_nt_cur_pred_ppu */
    8166,
    /* V6_vL32b_nt_npred_ai */
    8171,
    /* V6_vL32b_nt_npred_pi */
    8175,
    /* V6_vL32b_nt_npred_ppu */
    8180,
    /* V6_vL32b_nt_pi */
    8185,
    /* V6_vL32b_nt_ppu */
    8189,
    /* V6_vL32b_nt_pred_ai */
    8193,
    /* V6_vL32b_nt_pred_pi */
    8197,
    /* V6_vL32b_nt_pred_ppu */
    8202,
    /* V6_vL32b_nt_tmp_ai */
    8207,
    /* V6_vL32b_nt_tmp_npred_ai */
    8210,
    /* V6_vL32b_nt_tmp_npred_pi */
    8214,
    /* V6_vL32b_nt_tmp_npred_ppu */
    8219,
    /* V6_vL32b_nt_tmp_pi */
    8224,
    /* V6_vL32b_nt_tmp_ppu */
    8228,
    /* V6_vL32b_nt_tmp_pred_ai */
    8232,
    /* V6_vL32b_nt_tmp_pred_pi */
    8236,
    /* V6_vL32b_nt_tmp_pred_ppu */
    8241,
    /* V6_vL32b_pi */
    8246,
    /* V6_vL32b_ppu */
    8250,
    /* V6_vL32b_pred_ai */
    8254,
    /* V6_vL32b_pred_pi */
    8258,
    /* V6_vL32b_pred_ppu */
    8263,
    /* V6_vL32b_tmp_ai */
    8268,
    /* V6_vL32b_tmp_npred_ai */
    8271,
    /* V6_vL32b_tmp_npred_pi */
    8275,
    /* V6_vL32b_tmp_npred_ppu */
    8280,
    /* V6_vL32b_tmp_pi */
    8285,
    /* V6_vL32b_tmp_ppu */
    8289,
    /* V6_vL32b_tmp_pred_ai */
    8293,
    /* V6_vL32b_tmp_pred_pi */
    8297,
    /* V6_vL32b_tmp_pred_ppu */
    8302,
    /* V6_vS32Ub_ai */
    8307,
    /* V6_vS32Ub_npred_ai */
    8310,
    /* V6_vS32Ub_npred_pi */
    8314,
    /* V6_vS32Ub_npred_ppu */
    8319,
    /* V6_vS32Ub_pi */
    8324,
    /* V6_vS32Ub_ppu */
    8328,
    /* V6_vS32Ub_pred_ai */
    8332,
    /* V6_vS32Ub_pred_pi */
    8336,
    /* V6_vS32Ub_pred_ppu */
    8341,
    /* V6_vS32b_ai */
    8346,
    /* V6_vS32b_new_ai */
    8349,
    /* V6_vS32b_new_npred_ai */
    8352,
    /* V6_vS32b_new_npred_pi */
    8356,
    /* V6_vS32b_new_npred_ppu */
    8361,
    /* V6_vS32b_new_pi */
    8366,
    /* V6_vS32b_new_ppu */
    8370,
    /* V6_vS32b_new_pred_ai */
    8374,
    /* V6_vS32b_new_pred_pi */
    8378,
    /* V6_vS32b_new_pred_ppu */
    8383,
    /* V6_vS32b_npred_ai */
    8388,
    /* V6_vS32b_npred_pi */
    8392,
    /* V6_vS32b_npred_ppu */
    8397,
    /* V6_vS32b_nqpred_ai */
    8402,
    /* V6_vS32b_nqpred_pi */
    8406,
    /* V6_vS32b_nqpred_ppu */
    8411,
    /* V6_vS32b_nt_ai */
    8416,
    /* V6_vS32b_nt_new_ai */
    8419,
    /* V6_vS32b_nt_new_npred_ai */
    8422,
    /* V6_vS32b_nt_new_npred_pi */
    8426,
    /* V6_vS32b_nt_new_npred_ppu */
    8431,
    /* V6_vS32b_nt_new_pi */
    8436,
    /* V6_vS32b_nt_new_ppu */
    8440,
    /* V6_vS32b_nt_new_pred_ai */
    8444,
    /* V6_vS32b_nt_new_pred_pi */
    8448,
    /* V6_vS32b_nt_new_pred_ppu */
    8453,
    /* V6_vS32b_nt_npred_ai */
    8458,
    /* V6_vS32b_nt_npred_pi */
    8462,
    /* V6_vS32b_nt_npred_ppu */
    8467,
    /* V6_vS32b_nt_nqpred_ai */
    8472,
    /* V6_vS32b_nt_nqpred_pi */
    8476,
    /* V6_vS32b_nt_nqpred_ppu */
    8481,
    /* V6_vS32b_nt_pi */
    8486,
    /* V6_vS32b_nt_ppu */
    8490,
    /* V6_vS32b_nt_pred_ai */
    8494,
    /* V6_vS32b_nt_pred_pi */
    8498,
    /* V6_vS32b_nt_pred_ppu */
    8503,
    /* V6_vS32b_nt_qpred_ai */
    8508,
    /* V6_vS32b_nt_qpred_pi */
    8512,
    /* V6_vS32b_nt_qpred_ppu */
    8517,
    /* V6_vS32b_pi */
    8522,
    /* V6_vS32b_ppu */
    8526,
    /* V6_vS32b_pred_ai */
    8530,
    /* V6_vS32b_pred_pi */
    8534,
    /* V6_vS32b_pred_ppu */
    8539,
    /* V6_vS32b_qpred_ai */
    8544,
    /* V6_vS32b_qpred_pi */
    8548,
    /* V6_vS32b_qpred_ppu */
    8553,
    /* V6_vS32b_srls_ai */
    8558,
    /* V6_vS32b_srls_pi */
    8560,
    /* V6_vS32b_srls_ppu */
    8563,
    /* V6_vabs_hf */
    8566,
    /* V6_vabs_sf */
    8568,
    /* V6_vabsb */
    8570,
    /* V6_vabsb_sat */
    8572,
    /* V6_vabsdiffh */
    8574,
    /* V6_vabsdiffub */
    8577,
    /* V6_vabsdiffuh */
    8580,
    /* V6_vabsdiffw */
    8583,
    /* V6_vabsh */
    8586,
    /* V6_vabsh_sat */
    8588,
    /* V6_vabsw */
    8590,
    /* V6_vabsw_sat */
    8592,
    /* V6_vadd_hf */
    8594,
    /* V6_vadd_hf_hf */
    8597,
    /* V6_vadd_qf16 */
    8600,
    /* V6_vadd_qf16_mix */
    8603,
    /* V6_vadd_qf32 */
    8606,
    /* V6_vadd_qf32_mix */
    8609,
    /* V6_vadd_sf */
    8612,
    /* V6_vadd_sf_bf */
    8615,
    /* V6_vadd_sf_hf */
    8618,
    /* V6_vadd_sf_sf */
    8621,
    /* V6_vaddb */
    8624,
    /* V6_vaddb_dv */
    8627,
    /* V6_vaddbnq */
    8630,
    /* V6_vaddbq */
    8634,
    /* V6_vaddbsat */
    8638,
    /* V6_vaddbsat_dv */
    8641,
    /* V6_vaddcarry */
    8644,
    /* V6_vaddcarryo */
    8649,
    /* V6_vaddcarrysat */
    8653,
    /* V6_vaddclbh */
    8657,
    /* V6_vaddclbw */
    8660,
    /* V6_vaddh */
    8663,
    /* V6_vaddh_dv */
    8666,
    /* V6_vaddhnq */
    8669,
    /* V6_vaddhq */
    8673,
    /* V6_vaddhsat */
    8677,
    /* V6_vaddhsat_dv */
    8680,
    /* V6_vaddhw */
    8683,
    /* V6_vaddhw_acc */
    8686,
    /* V6_vaddubh */
    8690,
    /* V6_vaddubh_acc */
    8693,
    /* V6_vaddubsat */
    8697,
    /* V6_vaddubsat_dv */
    8700,
    /* V6_vaddububb_sat */
    8703,
    /* V6_vadduhsat */
    8706,
    /* V6_vadduhsat_dv */
    8709,
    /* V6_vadduhw */
    8712,
    /* V6_vadduhw_acc */
    8715,
    /* V6_vadduwsat */
    8719,
    /* V6_vadduwsat_dv */
    8722,
    /* V6_vaddw */
    8725,
    /* V6_vaddw_dv */
    8728,
    /* V6_vaddwnq */
    8731,
    /* V6_vaddwq */
    8735,
    /* V6_vaddwsat */
    8739,
    /* V6_vaddwsat_dv */
    8742,
    /* V6_valignb */
    8745,
    /* V6_valignbi */
    8749,
    /* V6_vand */
    8753,
    /* V6_vandnqrt */
    8756,
    /* V6_vandnqrt_acc */
    8759,
    /* V6_vandqrt */
    8763,
    /* V6_vandqrt_acc */
    8766,
    /* V6_vandvnqv */
    8770,
    /* V6_vandvqv */
    8773,
    /* V6_vandvrt */
    8776,
    /* V6_vandvrt_acc */
    8779,
    /* V6_vaslh */
    8783,
    /* V6_vaslh_acc */
    8786,
    /* V6_vaslhv */
    8790,
    /* V6_vaslw */
    8793,
    /* V6_vaslw_acc */
    8796,
    /* V6_vaslwv */
    8800,
    /* V6_vasr_into */
    8803,
    /* V6_vasrh */
    8807,
    /* V6_vasrh_acc */
    8810,
    /* V6_vasrhbrndsat */
    8814,
    /* V6_vasrhbsat */
    8818,
    /* V6_vasrhubrndsat */
    8822,
    /* V6_vasrhubsat */
    8826,
    /* V6_vasrhv */
    8830,
    /* V6_vasruhubrndsat */
    8833,
    /* V6_vasruhubsat */
    8837,
    /* V6_vasruwuhrndsat */
    8841,
    /* V6_vasruwuhsat */
    8845,
    /* V6_vasrvuhubrndsat */
    8849,
    /* V6_vasrvuhubsat */
    8852,
    /* V6_vasrvwuhrndsat */
    8855,
    /* V6_vasrvwuhsat */
    8858,
    /* V6_vasrw */
    8861,
    /* V6_vasrw_acc */
    8864,
    /* V6_vasrwh */
    8868,
    /* V6_vasrwhrndsat */
    8872,
    /* V6_vasrwhsat */
    8876,
    /* V6_vasrwuhrndsat */
    8880,
    /* V6_vasrwuhsat */
    8884,
    /* V6_vasrwv */
    8888,
    /* V6_vassign */
    8891,
    /* V6_vassign_fp */
    8893,
    /* V6_vassign_tmp */
    8895,
    /* V6_vavgb */
    8897,
    /* V6_vavgbrnd */
    8900,
    /* V6_vavgh */
    8903,
    /* V6_vavghrnd */
    8906,
    /* V6_vavgub */
    8909,
    /* V6_vavgubrnd */
    8912,
    /* V6_vavguh */
    8915,
    /* V6_vavguhrnd */
    8918,
    /* V6_vavguw */
    8921,
    /* V6_vavguwrnd */
    8924,
    /* V6_vavgw */
    8927,
    /* V6_vavgwrnd */
    8930,
    /* V6_vccombine */
    8933,
    /* V6_vcl0h */
    8937,
    /* V6_vcl0w */
    8939,
    /* V6_vcmov */
    8941,
    /* V6_vcombine */
    8944,
    /* V6_vcombine_tmp */
    8947,
    /* V6_vconv_h_hf */
    8950,
    /* V6_vconv_hf_h */
    8952,
    /* V6_vconv_hf_qf16 */
    8954,
    /* V6_vconv_hf_qf32 */
    8956,
    /* V6_vconv_sf_qf32 */
    8958,
    /* V6_vconv_sf_w */
    8960,
    /* V6_vconv_w_sf */
    8962,
    /* V6_vcvt_b_hf */
    8964,
    /* V6_vcvt_bf_sf */
    8967,
    /* V6_vcvt_h_hf */
    8970,
    /* V6_vcvt_hf_b */
    8972,
    /* V6_vcvt_hf_h */
    8974,
    /* V6_vcvt_hf_sf */
    8976,
    /* V6_vcvt_hf_ub */
    8979,
    /* V6_vcvt_hf_uh */
    8981,
    /* V6_vcvt_sf_hf */
    8983,
    /* V6_vcvt_ub_hf */
    8985,
    /* V6_vcvt_uh_hf */
    8988,
    /* V6_vdeal */
    8990,
    /* V6_vdealb */
    8995,
    /* V6_vdealb4w */
    8997,
    /* V6_vdealh */
    9000,
    /* V6_vdealvdd */
    9002,
    /* V6_vdelta */
    9006,
    /* V6_vdmpy_sf_hf */
    9009,
    /* V6_vdmpy_sf_hf_acc */
    9012,
    /* V6_vdmpybus */
    9016,
    /* V6_vdmpybus_acc */
    9019,
    /* V6_vdmpybus_dv */
    9023,
    /* V6_vdmpybus_dv_acc */
    9026,
    /* V6_vdmpyhb */
    9030,
    /* V6_vdmpyhb_acc */
    9033,
    /* V6_vdmpyhb_dv */
    9037,
    /* V6_vdmpyhb_dv_acc */
    9040,
    /* V6_vdmpyhisat */
    9044,
    /* V6_vdmpyhisat_acc */
    9047,
    /* V6_vdmpyhsat */
    9051,
    /* V6_vdmpyhsat_acc */
    9054,
    /* V6_vdmpyhsuisat */
    9058,
    /* V6_vdmpyhsuisat_acc */
    9061,
    /* V6_vdmpyhsusat */
    9065,
    /* V6_vdmpyhsusat_acc */
    9068,
    /* V6_vdmpyhvsat */
    9072,
    /* V6_vdmpyhvsat_acc */
    9075,
    /* V6_vdsaduh */
    9079,
    /* V6_vdsaduh_acc */
    9082,
    /* V6_veqb */
    9086,
    /* V6_veqb_and */
    9089,
    /* V6_veqb_or */
    9093,
    /* V6_veqb_xor */
    9097,
    /* V6_veqh */
    9101,
    /* V6_veqh_and */
    9104,
    /* V6_veqh_or */
    9108,
    /* V6_veqh_xor */
    9112,
    /* V6_veqw */
    9116,
    /* V6_veqw_and */
    9119,
    /* V6_veqw_or */
    9123,
    /* V6_veqw_xor */
    9127,
    /* V6_vfmax_hf */
    9131,
    /* V6_vfmax_sf */
    9134,
    /* V6_vfmin_hf */
    9137,
    /* V6_vfmin_sf */
    9140,
    /* V6_vfneg_hf */
    9143,
    /* V6_vfneg_sf */
    9145,
    /* V6_vgathermh */
    9147,
    /* V6_vgathermhq */
    9150,
    /* V6_vgathermhw */
    9154,
    /* V6_vgathermhwq */
    9157,
    /* V6_vgathermw */
    9161,
    /* V6_vgathermwq */
    9164,
    /* V6_vgtb */
    9168,
    /* V6_vgtb_and */
    9171,
    /* V6_vgtb_or */
    9175,
    /* V6_vgtb_xor */
    9179,
    /* V6_vgtbf */
    9183,
    /* V6_vgtbf_and */
    9186,
    /* V6_vgtbf_or */
    9190,
    /* V6_vgtbf_xor */
    9194,
    /* V6_vgth */
    9198,
    /* V6_vgth_and */
    9201,
    /* V6_vgth_or */
    9205,
    /* V6_vgth_xor */
    9209,
    /* V6_vgthf */
    9213,
    /* V6_vgthf_and */
    9216,
    /* V6_vgthf_or */
    9220,
    /* V6_vgthf_xor */
    9224,
    /* V6_vgtsf */
    9228,
    /* V6_vgtsf_and */
    9231,
    /* V6_vgtsf_or */
    9235,
    /* V6_vgtsf_xor */
    9239,
    /* V6_vgtub */
    9243,
    /* V6_vgtub_and */
    9246,
    /* V6_vgtub_or */
    9250,
    /* V6_vgtub_xor */
    9254,
    /* V6_vgtuh */
    9258,
    /* V6_vgtuh_and */
    9261,
    /* V6_vgtuh_or */
    9265,
    /* V6_vgtuh_xor */
    9269,
    /* V6_vgtuw */
    9273,
    /* V6_vgtuw_and */
    9276,
    /* V6_vgtuw_or */
    9280,
    /* V6_vgtuw_xor */
    9284,
    /* V6_vgtw */
    9288,
    /* V6_vgtw_and */
    9291,
    /* V6_vgtw_or */
    9295,
    /* V6_vgtw_xor */
    9299,
    /* V6_vhist */
    9303,
    /* V6_vhistq */
    9303,
    /* V6_vinsertwr */
    9304,
    /* V6_vlalignb */
    9307,
    /* V6_vlalignbi */
    9311,
    /* V6_vlsrb */
    9315,
    /* V6_vlsrh */
    9318,
    /* V6_vlsrhv */
    9321,
    /* V6_vlsrw */
    9324,
    /* V6_vlsrwv */
    9327,
    /* V6_vlut4 */
    9330,
    /* V6_vlutvvb */
    9333,
    /* V6_vlutvvb_nm */
    9337,
    /* V6_vlutvvb_oracc */
    9341,
    /* V6_vlutvvb_oracci */
    9346,
    /* V6_vlutvvbi */
    9351,
    /* V6_vlutvwh */
    9355,
    /* V6_vlutvwh_nm */
    9359,
    /* V6_vlutvwh_oracc */
    9363,
    /* V6_vlutvwh_oracci */
    9368,
    /* V6_vlutvwhi */
    9373,
    /* V6_vmax_bf */
    9377,
    /* V6_vmax_hf */
    9380,
    /* V6_vmax_sf */
    9383,
    /* V6_vmaxb */
    9386,
    /* V6_vmaxh */
    9389,
    /* V6_vmaxub */
    9392,
    /* V6_vmaxuh */
    9395,
    /* V6_vmaxw */
    9398,
    /* V6_vmin_bf */
    9401,
    /* V6_vmin_hf */
    9404,
    /* V6_vmin_sf */
    9407,
    /* V6_vminb */
    9410,
    /* V6_vminh */
    9413,
    /* V6_vminub */
    9416,
    /* V6_vminuh */
    9419,
    /* V6_vminw */
    9422,
    /* V6_vmpabus */
    9425,
    /* V6_vmpabus_acc */
    9428,
    /* V6_vmpabusv */
    9432,
    /* V6_vmpabuu */
    9435,
    /* V6_vmpabuu_acc */
    9438,
    /* V6_vmpabuuv */
    9442,
    /* V6_vmpahb */
    9445,
    /* V6_vmpahb_acc */
    9448,
    /* V6_vmpahhsat */
    9452,
    /* V6_vmpauhb */
    9456,
    /* V6_vmpauhb_acc */
    9459,
    /* V6_vmpauhuhsat */
    9463,
    /* V6_vmpsuhuhsat */
    9467,
    /* V6_vmpy_hf_hf */
    9471,
    /* V6_vmpy_hf_hf_acc */
    9474,
    /* V6_vmpy_qf16 */
    9478,
    /* V6_vmpy_qf16_hf */
    9481,
    /* V6_vmpy_qf16_mix_hf */
    9484,
    /* V6_vmpy_qf32 */
    9487,
    /* V6_vmpy_qf32_hf */
    9490,
    /* V6_vmpy_qf32_mix_hf */
    9493,
    /* V6_vmpy_qf32_qf16 */
    9496,
    /* V6_vmpy_qf32_sf */
    9499,
    /* V6_vmpy_sf_bf */
    9502,
    /* V6_vmpy_sf_bf_acc */
    9505,
    /* V6_vmpy_sf_hf */
    9509,
    /* V6_vmpy_sf_hf_acc */
    9512,
    /* V6_vmpy_sf_sf */
    9516,
    /* V6_vmpybus */
    9519,
    /* V6_vmpybus_acc */
    9522,
    /* V6_vmpybusv */
    9526,
    /* V6_vmpybusv_acc */
    9529,
    /* V6_vmpybv */
    9533,
    /* V6_vmpybv_acc */
    9536,
    /* V6_vmpyewuh */
    9540,
    /* V6_vmpyewuh_64 */
    9543,
    /* V6_vmpyh */
    9546,
    /* V6_vmpyh_acc */
    9549,
    /* V6_vmpyhsat_acc */
    9553,
    /* V6_vmpyhsrs */
    9557,
    /* V6_vmpyhss */
    9560,
    /* V6_vmpyhus */
    9563,
    /* V6_vmpyhus_acc */
    9566,
    /* V6_vmpyhv */
    9570,
    /* V6_vmpyhv_acc */
    9573,
    /* V6_vmpyhvsrs */
    9577,
    /* V6_vmpyieoh */
    9580,
    /* V6_vmpyiewh_acc */
    9583,
    /* V6_vmpyiewuh */
    9587,
    /* V6_vmpyiewuh_acc */
    9590,
    /* V6_vmpyih */
    9594,
    /* V6_vmpyih_acc */
    9597,
    /* V6_vmpyihb */
    9601,
    /* V6_vmpyihb_acc */
    9604,
    /* V6_vmpyiowh */
    9608,
    /* V6_vmpyiwb */
    9611,
    /* V6_vmpyiwb_acc */
    9614,
    /* V6_vmpyiwh */
    9618,
    /* V6_vmpyiwh_acc */
    9621,
    /* V6_vmpyiwub */
    9625,
    /* V6_vmpyiwub_acc */
    9628,
    /* V6_vmpyowh */
    9632,
    /* V6_vmpyowh_64_acc */
    9635,
    /* V6_vmpyowh_rnd */
    9639,
    /* V6_vmpyowh_rnd_sacc */
    9642,
    /* V6_vmpyowh_sacc */
    9646,
    /* V6_vmpyub */
    9650,
    /* V6_vmpyub_acc */
    9653,
    /* V6_vmpyubv */
    9657,
    /* V6_vmpyubv_acc */
    9660,
    /* V6_vmpyuh */
    9664,
    /* V6_vmpyuh_acc */
    9667,
    /* V6_vmpyuhe */
    9671,
    /* V6_vmpyuhe_acc */
    9674,
    /* V6_vmpyuhv */
    9678,
    /* V6_vmpyuhv_acc */
    9681,
    /* V6_vmpyuhvs */
    9685,
    /* V6_vmux */
    9688,
    /* V6_vnavgb */
    9692,
    /* V6_vnavgh */
    9695,
    /* V6_vnavgub */
    9698,
    /* V6_vnavgw */
    9701,
    /* V6_vnccombine */
    9704,
    /* V6_vncmov */
    9708,
    /* V6_vnormamth */
    9711,
    /* V6_vnormamtw */
    9713,
    /* V6_vnot */
    9715,
    /* V6_vor */
    9717,
    /* V6_vpackeb */
    9720,
    /* V6_vpackeh */
    9723,
    /* V6_vpackhb_sat */
    9726,
    /* V6_vpackhub_sat */
    9729,
    /* V6_vpackob */
    9732,
    /* V6_vpackoh */
    9735,
    /* V6_vpackwh_sat */
    9738,
    /* V6_vpackwuh_sat */
    9741,
    /* V6_vpopcounth */
    9744,
    /* V6_vprefixqb */
    9746,
    /* V6_vprefixqh */
    9748,
    /* V6_vprefixqw */
    9750,
    /* V6_vrdelta */
    9752,
    /* V6_vrmpybub_rtt */
    9755,
    /* V6_vrmpybub_rtt_acc */
    9758,
    /* V6_vrmpybus */
    9762,
    /* V6_vrmpybus_acc */
    9765,
    /* V6_vrmpybusi */
    9769,
    /* V6_vrmpybusi_acc */
    9773,
    /* V6_vrmpybusv */
    9778,
    /* V6_vrmpybusv_acc */
    9781,
    /* V6_vrmpybv */
    9785,
    /* V6_vrmpybv_acc */
    9788,
    /* V6_vrmpyub */
    9792,
    /* V6_vrmpyub_acc */
    9795,
    /* V6_vrmpyub_rtt */
    9799,
    /* V6_vrmpyub_rtt_acc */
    9802,
    /* V6_vrmpyubi */
    9806,
    /* V6_vrmpyubi_acc */
    9810,
    /* V6_vrmpyubv */
    9815,
    /* V6_vrmpyubv_acc */
    9818,
    /* V6_vrmpyzbb_rt */
    9822,
    /* V6_vrmpyzbb_rt_acc */
    9825,
    /* V6_vrmpyzbb_rx */
    9829,
    /* V6_vrmpyzbb_rx_acc */
    9833,
    /* V6_vrmpyzbub_rt */
    9838,
    /* V6_vrmpyzbub_rt_acc */
    9841,
    /* V6_vrmpyzbub_rx */
    9845,
    /* V6_vrmpyzbub_rx_acc */
    9849,
    /* V6_vrmpyzcb_rt */
    9854,
    /* V6_vrmpyzcb_rt_acc */
    9857,
    /* V6_vrmpyzcb_rx */
    9861,
    /* V6_vrmpyzcb_rx_acc */
    9865,
    /* V6_vrmpyzcbs_rt */
    9870,
    /* V6_vrmpyzcbs_rt_acc */
    9873,
    /* V6_vrmpyzcbs_rx */
    9877,
    /* V6_vrmpyzcbs_rx_acc */
    9881,
    /* V6_vrmpyznb_rt */
    9886,
    /* V6_vrmpyznb_rt_acc */
    9889,
    /* V6_vrmpyznb_rx */
    9893,
    /* V6_vrmpyznb_rx_acc */
    9897,
    /* V6_vror */
    9902,
    /* V6_vrotr */
    9905,
    /* V6_vroundhb */
    9908,
    /* V6_vroundhub */
    9911,
    /* V6_vrounduhub */
    9914,
    /* V6_vrounduwuh */
    9917,
    /* V6_vroundwh */
    9920,
    /* V6_vroundwuh */
    9923,
    /* V6_vrsadubi */
    9926,
    /* V6_vrsadubi_acc */
    9930,
    /* V6_vsatdw */
    9935,
    /* V6_vsathub */
    9938,
    /* V6_vsatuwuh */
    9941,
    /* V6_vsatwh */
    9944,
    /* V6_vsb */
    9947,
    /* V6_vscattermh */
    9949,
    /* V6_vscattermh_add */
    9953,
    /* V6_vscattermhq */
    9957,
    /* V6_vscattermhw */
    9962,
    /* V6_vscattermhw_add */
    9966,
    /* V6_vscattermhwq */
    9970,
    /* V6_vscattermw */
    9975,
    /* V6_vscattermw_add */
    9979,
    /* V6_vscattermwq */
    9983,
    /* V6_vsh */
    9988,
    /* V6_vshufeh */
    9990,
    /* V6_vshuff */
    9993,
    /* V6_vshuffb */
    9998,
    /* V6_vshuffeb */
    10000,
    /* V6_vshuffh */
    10003,
    /* V6_vshuffob */
    10005,
    /* V6_vshuffvdd */
    10008,
    /* V6_vshufoeb */
    10012,
    /* V6_vshufoeh */
    10015,
    /* V6_vshufoh */
    10018,
    /* V6_vsub_hf */
    10021,
    /* V6_vsub_hf_hf */
    10024,
    /* V6_vsub_qf16 */
    10027,
    /* V6_vsub_qf16_mix */
    10030,
    /* V6_vsub_qf32 */
    10033,
    /* V6_vsub_qf32_mix */
    10036,
    /* V6_vsub_sf */
    10039,
    /* V6_vsub_sf_bf */
    10042,
    /* V6_vsub_sf_hf */
    10045,
    /* V6_vsub_sf_sf */
    10048,
    /* V6_vsubb */
    10051,
    /* V6_vsubb_dv */
    10054,
    /* V6_vsubbnq */
    10057,
    /* V6_vsubbq */
    10061,
    /* V6_vsubbsat */
    10065,
    /* V6_vsubbsat_dv */
    10068,
    /* V6_vsubcarry */
    10071,
    /* V6_vsubcarryo */
    10076,
    /* V6_vsubh */
    10080,
    /* V6_vsubh_dv */
    10083,
    /* V6_vsubhnq */
    10086,
    /* V6_vsubhq */
    10090,
    /* V6_vsubhsat */
    10094,
    /* V6_vsubhsat_dv */
    10097,
    /* V6_vsubhw */
    10100,
    /* V6_vsububh */
    10103,
    /* V6_vsububsat */
    10106,
    /* V6_vsububsat_dv */
    10109,
    /* V6_vsubububb_sat */
    10112,
    /* V6_vsubuhsat */
    10115,
    /* V6_vsubuhsat_dv */
    10118,
    /* V6_vsubuhw */
    10121,
    /* V6_vsubuwsat */
    10124,
    /* V6_vsubuwsat_dv */
    10127,
    /* V6_vsubw */
    10130,
    /* V6_vsubw_dv */
    10133,
    /* V6_vsubwnq */
    10136,
    /* V6_vsubwq */
    10140,
    /* V6_vsubwsat */
    10144,
    /* V6_vsubwsat_dv */
    10147,
    /* V6_vswap */
    10150,
    /* V6_vtmpyb */
    10154,
    /* V6_vtmpyb_acc */
    10157,
    /* V6_vtmpybus */
    10161,
    /* V6_vtmpybus_acc */
    10164,
    /* V6_vtmpyhb */
    10168,
    /* V6_vtmpyhb_acc */
    10171,
    /* V6_vunpackb */
    10175,
    /* V6_vunpackh */
    10177,
    /* V6_vunpackob */
    10179,
    /* V6_vunpackoh */
    10182,
    /* V6_vunpackub */
    10185,
    /* V6_vunpackuh */
    10187,
    /* V6_vwhist128 */
    10189,
    /* V6_vwhist128m */
    10189,
    /* V6_vwhist128q */
    10190,
    /* V6_vwhist128qm */
    10191,
    /* V6_vwhist256 */
    10193,
    /* V6_vwhist256_sat */
    10193,
    /* V6_vwhist256q */
    10193,
    /* V6_vwhist256q_sat */
    10194,
    /* V6_vxor */
    10195,
    /* V6_vzb */
    10198,
    /* V6_vzh */
    10200,
    /* V6_zLd_ai */
    10202,
    /* V6_zLd_pi */
    10204,
    /* V6_zLd_ppu */
    10207,
    /* V6_zLd_pred_ai */
    10210,
    /* V6_zLd_pred_pi */
    10213,
    /* V6_zLd_pred_ppu */
    10217,
    /* V6_zextract */
    10221,
    /* Y2_barrier */
    10223,
    /* Y2_break */
    10223,
    /* Y2_crswap0 */
    10223,
    /* Y2_dccleana */
    10225,
    /* Y2_dccleaninva */
    10226,
    /* Y2_dcfetchbo */
    10227,
    /* Y2_dcinva */
    10229,
    /* Y2_dczeroa */
    10230,
    /* Y2_icinva */
    10231,
    /* Y2_isync */
    10232,
    /* Y2_syncht */
    10232,
    /* Y2_tfrscrr */
    10232,
    /* Y2_tfrsrcr */
    10234,
    /* Y2_wait */
    10236,
    /* Y4_crswap1 */
    10237,
    /* Y4_crswap10 */
    10239,
    /* Y4_l2fetch */
    10242,
    /* Y4_tfrscpp */
    10244,
    /* Y4_tfrspcp */
    10246,
    /* Y4_trace */
    10248,
    /* Y5_l2fetch */
    10249,
    /* Y6_diag */
    10251,
    /* Y6_diag0 */
    10252,
    /* Y6_diag1 */
    10254,
    /* Y6_dmlink */
    10256,
    /* Y6_dmpause */
    10258,
    /* Y6_dmpoll */
    10259,
    /* Y6_dmresume */
    10260,
    /* Y6_dmstart */
    10261,
    /* Y6_dmwait */
    10262,
    /* dep_A2_addsat */
    10263,
    /* dep_A2_subsat */
    10266,
    /* dep_S2_packhl */
    10269,
    /* invalid_decode */
    10272,
  };

  using namespace OpTypes;
  static const int8_t OpcodeOperandTypes[] = {
    
    /* PHI */
    -1, 
    /* INLINEASM */
    /* INLINEASM_BR */
    /* CFI_INSTRUCTION */
    i32imm, 
    /* EH_LABEL */
    i32imm, 
    /* GC_LABEL */
    i32imm, 
    /* ANNOTATION_LABEL */
    i32imm, 
    /* KILL */
    /* EXTRACT_SUBREG */
    -1, -1, i32imm, 
    /* INSERT_SUBREG */
    -1, -1, -1, i32imm, 
    /* IMPLICIT_DEF */
    -1, 
    /* SUBREG_TO_REG */
    -1, -1, -1, i32imm, 
    /* COPY_TO_REGCLASS */
    -1, -1, i32imm, 
    /* DBG_VALUE */
    /* DBG_VALUE_LIST */
    /* DBG_INSTR_REF */
    /* DBG_PHI */
    /* DBG_LABEL */
    -1, 
    /* REG_SEQUENCE */
    -1, -1, 
    /* COPY */
    -1, -1, 
    /* BUNDLE */
    /* LIFETIME_START */
    i32imm, 
    /* LIFETIME_END */
    i32imm, 
    /* PSEUDO_PROBE */
    i64imm, i64imm, i8imm, i32imm, 
    /* ARITH_FENCE */
    -1, -1, 
    /* STACKMAP */
    i64imm, i32imm, 
    /* FENTRY_CALL */
    /* PATCHPOINT */
    -1, i64imm, i32imm, -1, i32imm, i32imm, 
    /* LOAD_STACK_GUARD */
    -1, 
    /* PREALLOCATED_SETUP */
    i32imm, 
    /* PREALLOCATED_ARG */
    -1, i32imm, i32imm, 
    /* STATEPOINT */
    /* LOCAL_ESCAPE */
    -1, i32imm, 
    /* FAULTING_OP */
    -1, 
    /* PATCHABLE_OP */
    /* PATCHABLE_FUNCTION_ENTER */
    /* PATCHABLE_RET */
    /* PATCHABLE_FUNCTION_EXIT */
    /* PATCHABLE_TAIL_CALL */
    /* PATCHABLE_EVENT_CALL */
    -1, -1, 
    /* PATCHABLE_TYPED_EVENT_CALL */
    -1, -1, -1, 
    /* ICALL_BRANCH_FUNNEL */
    /* MEMBARRIER */
    /* G_ASSERT_SEXT */
    type0, type0, untyped_imm_0, 
    /* G_ASSERT_ZEXT */
    type0, type0, untyped_imm_0, 
    /* G_ASSERT_ALIGN */
    type0, type0, untyped_imm_0, 
    /* G_ADD */
    type0, type0, type0, 
    /* G_SUB */
    type0, type0, type0, 
    /* G_MUL */
    type0, type0, type0, 
    /* G_SDIV */
    type0, type0, type0, 
    /* G_UDIV */
    type0, type0, type0, 
    /* G_SREM */
    type0, type0, type0, 
    /* G_UREM */
    type0, type0, type0, 
    /* G_SDIVREM */
    type0, type0, type0, type0, 
    /* G_UDIVREM */
    type0, type0, type0, type0, 
    /* G_AND */
    type0, type0, type0, 
    /* G_OR */
    type0, type0, type0, 
    /* G_XOR */
    type0, type0, type0, 
    /* G_IMPLICIT_DEF */
    type0, 
    /* G_PHI */
    type0, 
    /* G_FRAME_INDEX */
    type0, -1, 
    /* G_GLOBAL_VALUE */
    type0, -1, 
    /* G_CONSTANT_POOL */
    type0, -1, 
    /* G_EXTRACT */
    type0, type1, untyped_imm_0, 
    /* G_UNMERGE_VALUES */
    type0, type1, 
    /* G_INSERT */
    type0, type0, type1, untyped_imm_0, 
    /* G_MERGE_VALUES */
    type0, type1, 
    /* G_BUILD_VECTOR */
    type0, type1, 
    /* G_BUILD_VECTOR_TRUNC */
    type0, type1, 
    /* G_CONCAT_VECTORS */
    type0, type1, 
    /* G_PTRTOINT */
    type0, type1, 
    /* G_INTTOPTR */
    type0, type1, 
    /* G_BITCAST */
    type0, type1, 
    /* G_FREEZE */
    type0, type0, 
    /* G_INTRINSIC_FPTRUNC_ROUND */
    type0, type1, i32imm, 
    /* G_INTRINSIC_TRUNC */
    type0, type0, 
    /* G_INTRINSIC_ROUND */
    type0, type0, 
    /* G_INTRINSIC_LRINT */
    type0, type1, 
    /* G_INTRINSIC_ROUNDEVEN */
    type0, type0, 
    /* G_READCYCLECOUNTER */
    type0, 
    /* G_LOAD */
    type0, ptype1, 
    /* G_SEXTLOAD */
    type0, ptype1, 
    /* G_ZEXTLOAD */
    type0, ptype1, 
    /* G_INDEXED_LOAD */
    type0, ptype1, ptype1, type2, -1, 
    /* G_INDEXED_SEXTLOAD */
    type0, ptype1, ptype1, type2, -1, 
    /* G_INDEXED_ZEXTLOAD */
    type0, ptype1, ptype1, type2, -1, 
    /* G_STORE */
    type0, ptype1, 
    /* G_INDEXED_STORE */
    ptype0, type1, ptype0, ptype2, -1, 
    /* G_ATOMIC_CMPXCHG_WITH_SUCCESS */
    type0, type1, type2, type0, type0, 
    /* G_ATOMIC_CMPXCHG */
    type0, ptype1, type0, type0, 
    /* G_ATOMICRMW_XCHG */
    type0, ptype1, type0, 
    /* G_ATOMICRMW_ADD */
    type0, ptype1, type0, 
    /* G_ATOMICRMW_SUB */
    type0, ptype1, type0, 
    /* G_ATOMICRMW_AND */
    type0, ptype1, type0, 
    /* G_ATOMICRMW_NAND */
    type0, ptype1, type0, 
    /* G_ATOMICRMW_OR */
    type0, ptype1, type0, 
    /* G_ATOMICRMW_XOR */
    type0, ptype1, type0, 
    /* G_ATOMICRMW_MAX */
    type0, ptype1, type0, 
    /* G_ATOMICRMW_MIN */
    type0, ptype1, type0, 
    /* G_ATOMICRMW_UMAX */
    type0, ptype1, type0, 
    /* G_ATOMICRMW_UMIN */
    type0, ptype1, type0, 
    /* G_ATOMICRMW_FADD */
    type0, ptype1, type0, 
    /* G_ATOMICRMW_FSUB */
    type0, ptype1, type0, 
    /* G_ATOMICRMW_FMAX */
    type0, ptype1, type0, 
    /* G_ATOMICRMW_FMIN */
    type0, ptype1, type0, 
    /* G_ATOMICRMW_UINC_WRAP */
    type0, ptype1, type0, 
    /* G_ATOMICRMW_UDEC_WRAP */
    type0, ptype1, type0, 
    /* G_FENCE */
    i32imm, i32imm, 
    /* G_BRCOND */
    type0, -1, 
    /* G_BRINDIRECT */
    type0, 
    /* G_INVOKE_REGION_START */
    /* G_INTRINSIC */
    -1, 
    /* G_INTRINSIC_W_SIDE_EFFECTS */
    -1, 
    /* G_ANYEXT */
    type0, type1, 
    /* G_TRUNC */
    type0, type1, 
    /* G_CONSTANT */
    type0, -1, 
    /* G_FCONSTANT */
    type0, -1, 
    /* G_VASTART */
    type0, 
    /* G_VAARG */
    type0, type1, -1, 
    /* G_SEXT */
    type0, type1, 
    /* G_SEXT_INREG */
    type0, type0, untyped_imm_0, 
    /* G_ZEXT */
    type0, type1, 
    /* G_SHL */
    type0, type0, type1, 
    /* G_LSHR */
    type0, type0, type1, 
    /* G_ASHR */
    type0, type0, type1, 
    /* G_FSHL */
    type0, type0, type0, type1, 
    /* G_FSHR */
    type0, type0, type0, type1, 
    /* G_ROTR */
    type0, type0, type1, 
    /* G_ROTL */
    type0, type0, type1, 
    /* G_ICMP */
    type0, -1, type1, type1, 
    /* G_FCMP */
    type0, -1, type1, type1, 
    /* G_SELECT */
    type0, type1, type0, type0, 
    /* G_UADDO */
    type0, type1, type0, type0, 
    /* G_UADDE */
    type0, type1, type0, type0, type1, 
    /* G_USUBO */
    type0, type1, type0, type0, 
    /* G_USUBE */
    type0, type1, type0, type0, type1, 
    /* G_SADDO */
    type0, type1, type0, type0, 
    /* G_SADDE */
    type0, type1, type0, type0, type1, 
    /* G_SSUBO */
    type0, type1, type0, type0, 
    /* G_SSUBE */
    type0, type1, type0, type0, type1, 
    /* G_UMULO */
    type0, type1, type0, type0, 
    /* G_SMULO */
    type0, type1, type0, type0, 
    /* G_UMULH */
    type0, type0, type0, 
    /* G_SMULH */
    type0, type0, type0, 
    /* G_UADDSAT */
    type0, type0, type0, 
    /* G_SADDSAT */
    type0, type0, type0, 
    /* G_USUBSAT */
    type0, type0, type0, 
    /* G_SSUBSAT */
    type0, type0, type0, 
    /* G_USHLSAT */
    type0, type0, type1, 
    /* G_SSHLSAT */
    type0, type0, type1, 
    /* G_SMULFIX */
    type0, type0, type0, untyped_imm_0, 
    /* G_UMULFIX */
    type0, type0, type0, untyped_imm_0, 
    /* G_SMULFIXSAT */
    type0, type0, type0, untyped_imm_0, 
    /* G_UMULFIXSAT */
    type0, type0, type0, untyped_imm_0, 
    /* G_SDIVFIX */
    type0, type0, type0, untyped_imm_0, 
    /* G_UDIVFIX */
    type0, type0, type0, untyped_imm_0, 
    /* G_SDIVFIXSAT */
    type0, type0, type0, untyped_imm_0, 
    /* G_UDIVFIXSAT */
    type0, type0, type0, untyped_imm_0, 
    /* G_FADD */
    type0, type0, type0, 
    /* G_FSUB */
    type0, type0, type0, 
    /* G_FMUL */
    type0, type0, type0, 
    /* G_FMA */
    type0, type0, type0, type0, 
    /* G_FMAD */
    type0, type0, type0, type0, 
    /* G_FDIV */
    type0, type0, type0, 
    /* G_FREM */
    type0, type0, type0, 
    /* G_FPOW */
    type0, type0, type0, 
    /* G_FPOWI */
    type0, type0, type1, 
    /* G_FEXP */
    type0, type0, 
    /* G_FEXP2 */
    type0, type0, 
    /* G_FLOG */
    type0, type0, 
    /* G_FLOG2 */
    type0, type0, 
    /* G_FLOG10 */
    type0, type0, 
    /* G_FNEG */
    type0, type0, 
    /* G_FPEXT */
    type0, type1, 
    /* G_FPTRUNC */
    type0, type1, 
    /* G_FPTOSI */
    type0, type1, 
    /* G_FPTOUI */
    type0, type1, 
    /* G_SITOFP */
    type0, type1, 
    /* G_UITOFP */
    type0, type1, 
    /* G_FABS */
    type0, type0, 
    /* G_FCOPYSIGN */
    type0, type0, type1, 
    /* G_IS_FPCLASS */
    type0, type1, -1, 
    /* G_FCANONICALIZE */
    type0, type0, 
    /* G_FMINNUM */
    type0, type0, type0, 
    /* G_FMAXNUM */
    type0, type0, type0, 
    /* G_FMINNUM_IEEE */
    type0, type0, type0, 
    /* G_FMAXNUM_IEEE */
    type0, type0, type0, 
    /* G_FMINIMUM */
    type0, type0, type0, 
    /* G_FMAXIMUM */
    type0, type0, type0, 
    /* G_PTR_ADD */
    ptype0, ptype0, type1, 
    /* G_PTRMASK */
    ptype0, ptype0, type1, 
    /* G_SMIN */
    type0, type0, type0, 
    /* G_SMAX */
    type0, type0, type0, 
    /* G_UMIN */
    type0, type0, type0, 
    /* G_UMAX */
    type0, type0, type0, 
    /* G_ABS */
    type0, type0, 
    /* G_LROUND */
    type0, type1, 
    /* G_LLROUND */
    type0, type1, 
    /* G_BR */
    -1, 
    /* G_BRJT */
    ptype0, -1, type1, 
    /* G_INSERT_VECTOR_ELT */
    type0, type0, type1, type2, 
    /* G_EXTRACT_VECTOR_ELT */
    type0, type1, type2, 
    /* G_SHUFFLE_VECTOR */
    type0, type1, type1, -1, 
    /* G_CTTZ */
    type0, type1, 
    /* G_CTTZ_ZERO_UNDEF */
    type0, type1, 
    /* G_CTLZ */
    type0, type1, 
    /* G_CTLZ_ZERO_UNDEF */
    type0, type1, 
    /* G_CTPOP */
    type0, type1, 
    /* G_BSWAP */
    type0, type0, 
    /* G_BITREVERSE */
    type0, type0, 
    /* G_FCEIL */
    type0, type0, 
    /* G_FCOS */
    type0, type0, 
    /* G_FSIN */
    type0, type0, 
    /* G_FSQRT */
    type0, type0, 
    /* G_FFLOOR */
    type0, type0, 
    /* G_FRINT */
    type0, type0, 
    /* G_FNEARBYINT */
    type0, type0, 
    /* G_ADDRSPACE_CAST */
    type0, type1, 
    /* G_BLOCK_ADDR */
    type0, -1, 
    /* G_JUMP_TABLE */
    type0, -1, 
    /* G_DYN_STACKALLOC */
    ptype0, type1, i32imm, 
    /* G_STRICT_FADD */
    type0, type0, type0, 
    /* G_STRICT_FSUB */
    type0, type0, type0, 
    /* G_STRICT_FMUL */
    type0, type0, type0, 
    /* G_STRICT_FDIV */
    type0, type0, type0, 
    /* G_STRICT_FREM */
    type0, type0, type0, 
    /* G_STRICT_FMA */
    type0, type0, type0, type0, 
    /* G_STRICT_FSQRT */
    type0, type0, 
    /* G_READ_REGISTER */
    type0, -1, 
    /* G_WRITE_REGISTER */
    -1, type0, 
    /* G_MEMCPY */
    ptype0, ptype1, type2, untyped_imm_0, 
    /* G_MEMCPY_INLINE */
    ptype0, ptype1, type2, 
    /* G_MEMMOVE */
    ptype0, ptype1, type2, untyped_imm_0, 
    /* G_MEMSET */
    ptype0, type1, type2, untyped_imm_0, 
    /* G_BZERO */
    ptype0, type1, untyped_imm_0, 
    /* G_VECREDUCE_SEQ_FADD */
    type0, type1, type2, 
    /* G_VECREDUCE_SEQ_FMUL */
    type0, type1, type2, 
    /* G_VECREDUCE_FADD */
    type0, type1, 
    /* G_VECREDUCE_FMUL */
    type0, type1, 
    /* G_VECREDUCE_FMAX */
    type0, type1, 
    /* G_VECREDUCE_FMIN */
    type0, type1, 
    /* G_VECREDUCE_ADD */
    type0, type1, 
    /* G_VECREDUCE_MUL */
    type0, type1, 
    /* G_VECREDUCE_AND */
    type0, type1, 
    /* G_VECREDUCE_OR */
    type0, type1, 
    /* G_VECREDUCE_XOR */
    type0, type1, 
    /* G_VECREDUCE_SMAX */
    type0, type1, 
    /* G_VECREDUCE_SMIN */
    type0, type1, 
    /* G_VECREDUCE_UMAX */
    type0, type1, 
    /* G_VECREDUCE_UMIN */
    type0, type1, 
    /* G_SBFX */
    type0, type0, type1, type1, 
    /* G_UBFX */
    type0, type0, type1, type1, 
    /* A2_addsp */
    DoubleRegs, IntRegs, DoubleRegs, 
    /* A2_iconst */
    IntRegs, s27_2Imm, 
    /* A2_neg */
    IntRegs, IntRegs, 
    /* A2_not */
    IntRegs, IntRegs, 
    /* A2_tfrf */
    IntRegs, PredRegs, IntRegs, 
    /* A2_tfrfnew */
    IntRegs, PredRegs, IntRegs, 
    /* A2_tfrp */
    DoubleRegs, DoubleRegs, 
    /* A2_tfrpf */
    DoubleRegs, PredRegs, DoubleRegs, 
    /* A2_tfrpfnew */
    DoubleRegs, PredRegs, DoubleRegs, 
    /* A2_tfrpi */
    DoubleRegs, s8_0Imm, 
    /* A2_tfrpt */
    DoubleRegs, PredRegs, DoubleRegs, 
    /* A2_tfrptnew */
    DoubleRegs, PredRegs, DoubleRegs, 
    /* A2_tfrt */
    IntRegs, PredRegs, IntRegs, 
    /* A2_tfrtnew */
    IntRegs, PredRegs, IntRegs, 
    /* A2_vaddb_map */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vsubb_map */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_zxtb */
    IntRegs, IntRegs, 
    /* A4_boundscheck */
    PredRegs, IntRegs, DoubleRegs, 
    /* ADJCALLSTACKDOWN */
    i32imm, i32imm, 
    /* ADJCALLSTACKUP */
    i32imm, i32imm, 
    /* C2_cmpgei */
    PredRegs, IntRegs, s8_0Imm, 
    /* C2_cmpgeui */
    PredRegs, IntRegs, u8_0Imm, 
    /* C2_cmplt */
    PredRegs, IntRegs, IntRegs, 
    /* C2_cmpltu */
    PredRegs, IntRegs, IntRegs, 
    /* C2_pxfer_map */
    PredRegs, PredRegs, 
    /* DUPLEX_Pseudo */
    s32_0Imm, 
    /* ENDLOOP0 */
    b30_2Imm, 
    /* ENDLOOP01 */
    b30_2Imm, 
    /* ENDLOOP1 */
    b30_2Imm, 
    /* J2_endloop0 */
    /* J2_endloop01 */
    /* J2_endloop1 */
    /* J2_jumpf_nopred_map */
    PredRegs, b15_2Imm, 
    /* J2_jumprf_nopred_map */
    PredRegs, IntRegs, 
    /* J2_jumprt_nopred_map */
    PredRegs, IntRegs, 
    /* J2_jumpt_nopred_map */
    PredRegs, b15_2Imm, 
    /* J2_trap1_noregmap */
    u8_0Imm, 
    /* L2_loadalignb_zomap */
    DoubleRegs, DoubleRegs, IntRegs, 
    /* L2_loadalignh_zomap */
    DoubleRegs, DoubleRegs, IntRegs, 
    /* L2_loadbsw2_zomap */
    IntRegs, IntRegs, 
    /* L2_loadbsw4_zomap */
    DoubleRegs, IntRegs, 
    /* L2_loadbzw2_zomap */
    IntRegs, IntRegs, 
    /* L2_loadbzw4_zomap */
    DoubleRegs, IntRegs, 
    /* L2_loadrb_zomap */
    IntRegs, IntRegs, 
    /* L2_loadrd_zomap */
    DoubleRegs, IntRegs, 
    /* L2_loadrh_zomap */
    IntRegs, IntRegs, 
    /* L2_loadri_zomap */
    IntRegs, IntRegs, 
    /* L2_loadrub_zomap */
    IntRegs, IntRegs, 
    /* L2_loadruh_zomap */
    IntRegs, IntRegs, 
    /* L2_ploadrbf_zomap */
    IntRegs, PredRegs, IntRegs, 
    /* L2_ploadrbfnew_zomap */
    IntRegs, PredRegs, IntRegs, 
    /* L2_ploadrbt_zomap */
    IntRegs, PredRegs, IntRegs, 
    /* L2_ploadrbtnew_zomap */
    IntRegs, PredRegs, IntRegs, 
    /* L2_ploadrdf_zomap */
    DoubleRegs, PredRegs, IntRegs, 
    /* L2_ploadrdfnew_zomap */
    DoubleRegs, PredRegs, IntRegs, 
    /* L2_ploadrdt_zomap */
    DoubleRegs, PredRegs, IntRegs, 
    /* L2_ploadrdtnew_zomap */
    DoubleRegs, PredRegs, IntRegs, 
    /* L2_ploadrhf_zomap */
    IntRegs, PredRegs, IntRegs, 
    /* L2_ploadrhfnew_zomap */
    IntRegs, PredRegs, IntRegs, 
    /* L2_ploadrht_zomap */
    IntRegs, PredRegs, IntRegs, 
    /* L2_ploadrhtnew_zomap */
    IntRegs, PredRegs, IntRegs, 
    /* L2_ploadrif_zomap */
    IntRegs, PredRegs, IntRegs, 
    /* L2_ploadrifnew_zomap */
    IntRegs, PredRegs, IntRegs, 
    /* L2_ploadrit_zomap */
    IntRegs, PredRegs, IntRegs, 
    /* L2_ploadritnew_zomap */
    IntRegs, PredRegs, IntRegs, 
    /* L2_ploadrubf_zomap */
    IntRegs, PredRegs, IntRegs, 
    /* L2_ploadrubfnew_zomap */
    IntRegs, PredRegs, IntRegs, 
    /* L2_ploadrubt_zomap */
    IntRegs, PredRegs, IntRegs, 
    /* L2_ploadrubtnew_zomap */
    IntRegs, PredRegs, IntRegs, 
    /* L2_ploadruhf_zomap */
    IntRegs, PredRegs, IntRegs, 
    /* L2_ploadruhfnew_zomap */
    IntRegs, PredRegs, IntRegs, 
    /* L2_ploadruht_zomap */
    IntRegs, PredRegs, IntRegs, 
    /* L2_ploadruhtnew_zomap */
    IntRegs, PredRegs, IntRegs, 
    /* L4_add_memopb_zomap */
    IntRegs, IntRegs, 
    /* L4_add_memoph_zomap */
    IntRegs, IntRegs, 
    /* L4_add_memopw_zomap */
    IntRegs, IntRegs, 
    /* L4_and_memopb_zomap */
    IntRegs, IntRegs, 
    /* L4_and_memoph_zomap */
    IntRegs, IntRegs, 
    /* L4_and_memopw_zomap */
    IntRegs, IntRegs, 
    /* L4_iadd_memopb_zomap */
    IntRegs, u5_0Imm, 
    /* L4_iadd_memoph_zomap */
    IntRegs, u5_0Imm, 
    /* L4_iadd_memopw_zomap */
    IntRegs, u5_0Imm, 
    /* L4_iand_memopb_zomap */
    IntRegs, u5_0Imm, 
    /* L4_iand_memoph_zomap */
    IntRegs, u5_0Imm, 
    /* L4_iand_memopw_zomap */
    IntRegs, u5_0Imm, 
    /* L4_ior_memopb_zomap */
    IntRegs, u5_0Imm, 
    /* L4_ior_memoph_zomap */
    IntRegs, u5_0Imm, 
    /* L4_ior_memopw_zomap */
    IntRegs, u5_0Imm, 
    /* L4_isub_memopb_zomap */
    IntRegs, u5_0Imm, 
    /* L4_isub_memoph_zomap */
    IntRegs, u5_0Imm, 
    /* L4_isub_memopw_zomap */
    IntRegs, u5_0Imm, 
    /* L4_or_memopb_zomap */
    IntRegs, IntRegs, 
    /* L4_or_memoph_zomap */
    IntRegs, IntRegs, 
    /* L4_or_memopw_zomap */
    IntRegs, IntRegs, 
    /* L4_return_map_to_raw_f */
    PredRegs, 
    /* L4_return_map_to_raw_fnew_pnt */
    PredRegs, 
    /* L4_return_map_to_raw_fnew_pt */
    PredRegs, 
    /* L4_return_map_to_raw_t */
    PredRegs, 
    /* L4_return_map_to_raw_tnew_pnt */
    PredRegs, 
    /* L4_return_map_to_raw_tnew_pt */
    PredRegs, 
    /* L4_sub_memopb_zomap */
    IntRegs, IntRegs, 
    /* L4_sub_memoph_zomap */
    IntRegs, IntRegs, 
    /* L4_sub_memopw_zomap */
    IntRegs, IntRegs, 
    /* L6_deallocframe_map_to_raw */
    /* L6_return_map_to_raw */
    /* LDriw_ctr */
    CtrRegs, IntRegs, s32_0Imm, 
    /* LDriw_pred */
    PredRegs, IntRegs, s32_0Imm, 
    /* M2_mpysmi */
    IntRegs, IntRegs, m32_0Imm, 
    /* M2_mpyui */
    IntRegs, IntRegs, IntRegs, 
    /* M2_vrcmpys_acc_s1 */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* M2_vrcmpys_s1 */
    DoubleRegs, DoubleRegs, IntRegs, 
    /* M2_vrcmpys_s1rp */
    IntRegs, DoubleRegs, IntRegs, 
    /* M7_vdmpy */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M7_vdmpy_acc */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* PS_aligna */
    IntRegs, u32_0Imm, 
    /* PS_alloca */
    IntRegs, IntRegs, u32_0Imm, 
    /* PS_call_instrprof_custom */
    s32_0Imm, u32_0Imm, 
    /* PS_call_nr */
    s32_0Imm, 
    /* PS_crash */
    /* PS_false */
    PredRegs, 
    /* PS_fi */
    IntRegs, IntRegs, s32_0Imm, 
    /* PS_fia */
    IntRegs, IntRegs, IntRegs, s32_0Imm, 
    /* PS_loadrb_pci */
    IntRegs, IntRegs, IntRegs, s4_0Imm, ModRegs, IntRegs, 
    /* PS_loadrb_pcr */
    IntRegs, IntRegs, IntRegs, ModRegs, IntRegs, 
    /* PS_loadrd_pci */
    DoubleRegs, IntRegs, IntRegs, s4_0Imm, ModRegs, IntRegs, 
    /* PS_loadrd_pcr */
    DoubleRegs, IntRegs, IntRegs, ModRegs, IntRegs, 
    /* PS_loadrh_pci */
    IntRegs, IntRegs, IntRegs, s4_0Imm, ModRegs, IntRegs, 
    /* PS_loadrh_pcr */
    IntRegs, IntRegs, IntRegs, ModRegs, IntRegs, 
    /* PS_loadri_pci */
    IntRegs, IntRegs, IntRegs, s4_0Imm, ModRegs, IntRegs, 
    /* PS_loadri_pcr */
    IntRegs, IntRegs, IntRegs, ModRegs, IntRegs, 
    /* PS_loadrub_pci */
    IntRegs, IntRegs, IntRegs, s4_0Imm, ModRegs, IntRegs, 
    /* PS_loadrub_pcr */
    IntRegs, IntRegs, IntRegs, ModRegs, IntRegs, 
    /* PS_loadruh_pci */
    IntRegs, IntRegs, IntRegs, s4_0Imm, ModRegs, IntRegs, 
    /* PS_loadruh_pcr */
    IntRegs, IntRegs, IntRegs, ModRegs, IntRegs, 
    /* PS_pselect */
    DoubleRegs, PredRegs, DoubleRegs, DoubleRegs, 
    /* PS_qfalse */
    HvxQR, 
    /* PS_qtrue */
    HvxQR, 
    /* PS_storerb_pci */
    IntRegs, IntRegs, s4_0Imm, ModRegs, IntRegs, IntRegs, 
    /* PS_storerb_pcr */
    IntRegs, IntRegs, ModRegs, IntRegs, IntRegs, 
    /* PS_storerd_pci */
    IntRegs, IntRegs, s4_0Imm, ModRegs, DoubleRegs, IntRegs, 
    /* PS_storerd_pcr */
    IntRegs, IntRegs, ModRegs, DoubleRegs, IntRegs, 
    /* PS_storerf_pci */
    IntRegs, IntRegs, s4_0Imm, ModRegs, IntRegs, IntRegs, 
    /* PS_storerf_pcr */
    IntRegs, IntRegs, ModRegs, IntRegs, IntRegs, 
    /* PS_storerh_pci */
    IntRegs, IntRegs, s4_0Imm, ModRegs, IntRegs, IntRegs, 
    /* PS_storerh_pcr */
    IntRegs, IntRegs, ModRegs, IntRegs, IntRegs, 
    /* PS_storeri_pci */
    IntRegs, IntRegs, s4_0Imm, ModRegs, IntRegs, IntRegs, 
    /* PS_storeri_pcr */
    IntRegs, IntRegs, ModRegs, IntRegs, IntRegs, 
    /* PS_tailcall_i */
    a30_2Imm, 
    /* PS_tailcall_r */
    IntRegs, 
    /* PS_true */
    PredRegs, 
    /* PS_vdd0 */
    HvxWR, 
    /* PS_vloadrq_ai */
    HvxQR, IntRegs, s32_0Imm, 
    /* PS_vloadrv_ai */
    HvxVR, IntRegs, s32_0Imm, 
    /* PS_vloadrv_nt_ai */
    HvxVR, IntRegs, s32_0Imm, 
    /* PS_vloadrw_ai */
    HvxWR, IntRegs, s32_0Imm, 
    /* PS_vloadrw_nt_ai */
    HvxWR, IntRegs, s32_0Imm, 
    /* PS_vmulw */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* PS_vmulw_acc */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* PS_vselect */
    HvxVR, PredRegs, HvxVR, HvxVR, 
    /* PS_vsplatib */
    HvxVR, s32_0Imm, 
    /* PS_vsplatih */
    HvxVR, s32_0Imm, 
    /* PS_vsplatiw */
    HvxVR, s32_0Imm, 
    /* PS_vsplatrb */
    HvxVR, IntRegs, 
    /* PS_vsplatrh */
    HvxVR, IntRegs, 
    /* PS_vsplatrw */
    HvxVR, IntRegs, 
    /* PS_vstorerq_ai */
    IntRegs, s32_0Imm, HvxQR, 
    /* PS_vstorerv_ai */
    IntRegs, s32_0Imm, HvxVR, 
    /* PS_vstorerv_nt_ai */
    IntRegs, s32_0Imm, HvxVR, 
    /* PS_vstorerw_ai */
    IntRegs, s32_0Imm, HvxWR, 
    /* PS_vstorerw_nt_ai */
    IntRegs, s32_0Imm, HvxWR, 
    /* PS_wselect */
    HvxWR, PredRegs, HvxWR, HvxWR, 
    /* S2_asr_i_p_rnd_goodsyntax */
    DoubleRegs, DoubleRegs, u6_0Imm, 
    /* S2_asr_i_r_rnd_goodsyntax */
    IntRegs, IntRegs, u5_0Imm, 
    /* S2_pstorerbf_zomap */
    PredRegs, IntRegs, IntRegs, 
    /* S2_pstorerbnewf_zomap */
    PredRegs, IntRegs, IntRegs, 
    /* S2_pstorerbnewt_zomap */
    PredRegs, IntRegs, IntRegs, 
    /* S2_pstorerbt_zomap */
    PredRegs, IntRegs, IntRegs, 
    /* S2_pstorerdf_zomap */
    PredRegs, IntRegs, DoubleRegs, 
    /* S2_pstorerdt_zomap */
    PredRegs, IntRegs, DoubleRegs, 
    /* S2_pstorerff_zomap */
    PredRegs, IntRegs, IntRegs, 
    /* S2_pstorerft_zomap */
    PredRegs, IntRegs, IntRegs, 
    /* S2_pstorerhf_zomap */
    PredRegs, IntRegs, IntRegs, 
    /* S2_pstorerhnewf_zomap */
    PredRegs, IntRegs, IntRegs, 
    /* S2_pstorerhnewt_zomap */
    PredRegs, IntRegs, IntRegs, 
    /* S2_pstorerht_zomap */
    PredRegs, IntRegs, IntRegs, 
    /* S2_pstorerif_zomap */
    PredRegs, IntRegs, IntRegs, 
    /* S2_pstorerinewf_zomap */
    PredRegs, IntRegs, IntRegs, 
    /* S2_pstorerinewt_zomap */
    PredRegs, IntRegs, IntRegs, 
    /* S2_pstorerit_zomap */
    PredRegs, IntRegs, IntRegs, 
    /* S2_storerb_zomap */
    IntRegs, IntRegs, 
    /* S2_storerbnew_zomap */
    IntRegs, IntRegs, 
    /* S2_storerd_zomap */
    IntRegs, DoubleRegs, 
    /* S2_storerf_zomap */
    IntRegs, IntRegs, 
    /* S2_storerh_zomap */
    IntRegs, IntRegs, 
    /* S2_storerhnew_zomap */
    IntRegs, IntRegs, 
    /* S2_storeri_zomap */
    IntRegs, IntRegs, 
    /* S2_storerinew_zomap */
    IntRegs, IntRegs, 
    /* S2_tableidxb_goodsyntax */
    IntRegs, IntRegs, IntRegs, u4_0Imm, u5_0Imm, 
    /* S2_tableidxd_goodsyntax */
    IntRegs, IntRegs, IntRegs, u4_0Imm, u5_0Imm, 
    /* S2_tableidxh_goodsyntax */
    IntRegs, IntRegs, IntRegs, u4_0Imm, u5_0Imm, 
    /* S2_tableidxw_goodsyntax */
    IntRegs, IntRegs, IntRegs, u4_0Imm, u5_0Imm, 
    /* S4_pstorerbfnew_zomap */
    PredRegs, IntRegs, IntRegs, 
    /* S4_pstorerbnewfnew_zomap */
    PredRegs, IntRegs, IntRegs, 
    /* S4_pstorerbnewtnew_zomap */
    PredRegs, IntRegs, IntRegs, 
    /* S4_pstorerbtnew_zomap */
    PredRegs, IntRegs, IntRegs, 
    /* S4_pstorerdfnew_zomap */
    PredRegs, IntRegs, DoubleRegs, 
    /* S4_pstorerdtnew_zomap */
    PredRegs, IntRegs, DoubleRegs, 
    /* S4_pstorerffnew_zomap */
    PredRegs, IntRegs, IntRegs, 
    /* S4_pstorerftnew_zomap */
    PredRegs, IntRegs, IntRegs, 
    /* S4_pstorerhfnew_zomap */
    PredRegs, IntRegs, IntRegs, 
    /* S4_pstorerhnewfnew_zomap */
    PredRegs, IntRegs, IntRegs, 
    /* S4_pstorerhnewtnew_zomap */
    PredRegs, IntRegs, IntRegs, 
    /* S4_pstorerhtnew_zomap */
    PredRegs, IntRegs, IntRegs, 
    /* S4_pstorerifnew_zomap */
    PredRegs, IntRegs, IntRegs, 
    /* S4_pstorerinewfnew_zomap */
    PredRegs, IntRegs, IntRegs, 
    /* S4_pstorerinewtnew_zomap */
    PredRegs, IntRegs, IntRegs, 
    /* S4_pstoreritnew_zomap */
    PredRegs, IntRegs, IntRegs, 
    /* S4_storeirb_zomap */
    IntRegs, s8_0Imm, 
    /* S4_storeirbf_zomap */
    PredRegs, IntRegs, s6_0Imm, 
    /* S4_storeirbfnew_zomap */
    PredRegs, IntRegs, s6_0Imm, 
    /* S4_storeirbt_zomap */
    PredRegs, IntRegs, s6_0Imm, 
    /* S4_storeirbtnew_zomap */
    PredRegs, IntRegs, s6_0Imm, 
    /* S4_storeirh_zomap */
    IntRegs, s8_0Imm, 
    /* S4_storeirhf_zomap */
    PredRegs, IntRegs, s6_0Imm, 
    /* S4_storeirhfnew_zomap */
    PredRegs, IntRegs, s6_0Imm, 
    /* S4_storeirht_zomap */
    PredRegs, IntRegs, s6_0Imm, 
    /* S4_storeirhtnew_zomap */
    PredRegs, IntRegs, s6_0Imm, 
    /* S4_storeiri_zomap */
    IntRegs, s8_0Imm, 
    /* S4_storeirif_zomap */
    PredRegs, IntRegs, s6_0Imm, 
    /* S4_storeirifnew_zomap */
    PredRegs, IntRegs, s6_0Imm, 
    /* S4_storeirit_zomap */
    PredRegs, IntRegs, s6_0Imm, 
    /* S4_storeiritnew_zomap */
    PredRegs, IntRegs, s6_0Imm, 
    /* S5_asrhub_rnd_sat_goodsyntax */
    IntRegs, DoubleRegs, u4_0Imm, 
    /* S5_vasrhrnd_goodsyntax */
    DoubleRegs, DoubleRegs, u4_0Imm, 
    /* S6_allocframe_to_raw */
    u11_3Imm, 
    /* STriw_ctr */
    IntRegs, s32_0Imm, CtrRegs, 
    /* STriw_pred */
    IntRegs, s32_0Imm, PredRegs, 
    /* V6_MAP_equb */
    HvxQR, HvxVR, HvxVR, 
    /* V6_MAP_equb_and */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_MAP_equb_ior */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_MAP_equb_xor */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_MAP_equh */
    HvxQR, HvxVR, HvxVR, 
    /* V6_MAP_equh_and */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_MAP_equh_ior */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_MAP_equh_xor */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_MAP_equw */
    HvxQR, HvxVR, HvxVR, 
    /* V6_MAP_equw_and */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_MAP_equw_ior */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_MAP_equw_xor */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_dbl_ld0 */
    HvxWR, IntRegs, 
    /* V6_dbl_st0 */
    IntRegs, HvxWR, 
    /* V6_extractw_alt */
    IntRegs, HvxVR, IntRegs, 
    /* V6_hi */
    HvxVR, HvxWR, 
    /* V6_ld0 */
    HvxVR, IntRegs, 
    /* V6_ldcnp0 */
    HvxVR, PredRegs, IntRegs, 
    /* V6_ldcnpnt0 */
    HvxVR, PredRegs, IntRegs, 
    /* V6_ldcp0 */
    HvxVR, PredRegs, IntRegs, 
    /* V6_ldcpnt0 */
    HvxVR, PredRegs, IntRegs, 
    /* V6_ldnp0 */
    HvxVR, PredRegs, IntRegs, 
    /* V6_ldnpnt0 */
    HvxVR, PredRegs, IntRegs, 
    /* V6_ldnt0 */
    HvxVR, IntRegs, 
    /* V6_ldp0 */
    HvxVR, PredRegs, IntRegs, 
    /* V6_ldpnt0 */
    HvxVR, PredRegs, IntRegs, 
    /* V6_ldtnp0 */
    HvxVR, PredRegs, IntRegs, 
    /* V6_ldtnpnt0 */
    HvxVR, PredRegs, IntRegs, 
    /* V6_ldtp0 */
    HvxVR, PredRegs, IntRegs, 
    /* V6_ldtpnt0 */
    HvxVR, PredRegs, IntRegs, 
    /* V6_ldu0 */
    HvxVR, IntRegs, 
    /* V6_lo */
    HvxVR, HvxWR, 
    /* V6_st0 */
    IntRegs, HvxVR, 
    /* V6_stn0 */
    IntRegs, HvxVR, 
    /* V6_stnnt0 */
    IntRegs, HvxVR, 
    /* V6_stnp0 */
    PredRegs, IntRegs, HvxVR, 
    /* V6_stnpnt0 */
    PredRegs, IntRegs, HvxVR, 
    /* V6_stnq0 */
    HvxQR, IntRegs, HvxVR, 
    /* V6_stnqnt0 */
    HvxQR, IntRegs, HvxVR, 
    /* V6_stnt0 */
    IntRegs, HvxVR, 
    /* V6_stp0 */
    PredRegs, IntRegs, HvxVR, 
    /* V6_stpnt0 */
    PredRegs, IntRegs, HvxVR, 
    /* V6_stq0 */
    HvxQR, IntRegs, HvxVR, 
    /* V6_stqnt0 */
    HvxQR, IntRegs, HvxVR, 
    /* V6_stu0 */
    IntRegs, HvxVR, 
    /* V6_stunp0 */
    PredRegs, IntRegs, HvxVR, 
    /* V6_stup0 */
    PredRegs, IntRegs, HvxVR, 
    /* V6_v10mpyubs10 */
    HvxWR, HvxWR, HvxWR, u1_0Imm, 
    /* V6_v10mpyubs10_vxx */
    HvxWR, HvxWR, HvxWR, HvxWR, u1_0Imm, 
    /* V6_v6mpyhubs10_alt */
    HvxWR, HvxWR, HvxWR, u2_0Imm, 
    /* V6_v6mpyvubs10_alt */
    HvxWR, HvxWR, HvxWR, u2_0Imm, 
    /* V6_vabsb_alt */
    HvxVR, HvxVR, 
    /* V6_vabsb_sat_alt */
    HvxVR, HvxVR, 
    /* V6_vabsdiffh_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vabsdiffub_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vabsdiffuh_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vabsdiffw_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vabsh_alt */
    HvxVR, HvxVR, 
    /* V6_vabsh_sat_alt */
    HvxVR, HvxVR, 
    /* V6_vabsub_alt */
    HvxVR, HvxVR, 
    /* V6_vabsuh_alt */
    HvxVR, HvxVR, 
    /* V6_vabsuw_alt */
    HvxVR, HvxVR, 
    /* V6_vabsw_alt */
    HvxVR, HvxVR, 
    /* V6_vabsw_sat_alt */
    HvxVR, HvxVR, 
    /* V6_vaddb_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vaddb_dv_alt */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vaddbnq_alt */
    HvxVR, HvxQR, HvxVR, HvxVR, 
    /* V6_vaddbq_alt */
    HvxVR, HvxQR, HvxVR, HvxVR, 
    /* V6_vaddbsat_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vaddbsat_dv_alt */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vaddh_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vaddh_dv_alt */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vaddhnq_alt */
    HvxVR, HvxQR, HvxVR, HvxVR, 
    /* V6_vaddhq_alt */
    HvxVR, HvxQR, HvxVR, HvxVR, 
    /* V6_vaddhsat_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vaddhsat_dv_alt */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vaddhw_acc_alt */
    HvxWR, HvxWR, HvxVR, HvxVR, 
    /* V6_vaddhw_alt */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vaddubh_acc_alt */
    HvxWR, HvxWR, HvxVR, HvxVR, 
    /* V6_vaddubh_alt */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vaddubsat_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vaddubsat_dv_alt */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vadduhsat_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vadduhsat_dv_alt */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vadduhw_acc_alt */
    HvxWR, HvxWR, HvxVR, HvxVR, 
    /* V6_vadduhw_alt */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vadduwsat_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vadduwsat_dv_alt */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vaddw_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vaddw_dv_alt */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vaddwnq_alt */
    HvxVR, HvxQR, HvxVR, HvxVR, 
    /* V6_vaddwq_alt */
    HvxVR, HvxQR, HvxVR, HvxVR, 
    /* V6_vaddwsat_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vaddwsat_dv_alt */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vandnqrt_acc_alt */
    HvxVR, HvxVR, HvxQR, IntRegs, 
    /* V6_vandnqrt_alt */
    HvxVR, HvxQR, IntRegs, 
    /* V6_vandqrt_acc_alt */
    HvxVR, HvxVR, HvxQR, IntRegs, 
    /* V6_vandqrt_alt */
    HvxVR, HvxQR, IntRegs, 
    /* V6_vandvrt_acc_alt */
    HvxQR, HvxQR, HvxVR, IntRegs, 
    /* V6_vandvrt_alt */
    HvxQR, HvxVR, IntRegs, 
    /* V6_vaslh_acc_alt */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vaslh_alt */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vaslhv_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vaslw_acc_alt */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vaslw_alt */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vaslwv_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vasr_into_alt */
    HvxWR, HvxWR, HvxVR, HvxVR, 
    /* V6_vasrh_acc_alt */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vasrh_alt */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vasrhv_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vasrw_acc_alt */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vasrw_alt */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vasrwv_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vassignp */
    HvxWR, HvxWR, 
    /* V6_vavgb_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vavgbrnd_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vavgh_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vavghrnd_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vavgub_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vavgubrnd_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vavguh_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vavguhrnd_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vavguw_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vavguwrnd_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vavgw_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vavgwrnd_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vcl0h_alt */
    HvxVR, HvxVR, 
    /* V6_vcl0w_alt */
    HvxVR, HvxVR, 
    /* V6_vd0 */
    HvxVR, 
    /* V6_vdd0 */
    HvxWR, 
    /* V6_vdealb4w_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vdealb_alt */
    HvxVR, HvxVR, 
    /* V6_vdealh_alt */
    HvxVR, HvxVR, 
    /* V6_vdmpybus_acc_alt */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vdmpybus_alt */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vdmpybus_dv_acc_alt */
    HvxWR, HvxWR, HvxWR, IntRegs, 
    /* V6_vdmpybus_dv_alt */
    HvxWR, HvxWR, IntRegs, 
    /* V6_vdmpyhb_acc_alt */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vdmpyhb_alt */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vdmpyhb_dv_acc_alt */
    HvxWR, HvxWR, HvxWR, IntRegs, 
    /* V6_vdmpyhb_dv_alt */
    HvxWR, HvxWR, IntRegs, 
    /* V6_vdmpyhisat_acc_alt */
    HvxVR, HvxVR, HvxWR, IntRegs, 
    /* V6_vdmpyhisat_alt */
    HvxVR, HvxWR, IntRegs, 
    /* V6_vdmpyhsat_acc_alt */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vdmpyhsat_alt */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vdmpyhsuisat_acc_alt */
    HvxVR, HvxVR, HvxWR, IntRegs, 
    /* V6_vdmpyhsuisat_alt */
    HvxVR, HvxWR, IntRegs, 
    /* V6_vdmpyhsusat_acc_alt */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vdmpyhsusat_alt */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vdmpyhvsat_acc_alt */
    HvxVR, HvxVR, HvxVR, HvxVR, 
    /* V6_vdmpyhvsat_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vdsaduh_acc_alt */
    HvxWR, HvxWR, HvxWR, IntRegs, 
    /* V6_vdsaduh_alt */
    HvxWR, HvxWR, IntRegs, 
    /* V6_vgathermh_pseudo */
    IntRegs, s4_0Imm, IntRegs, ModRegs, HvxVR, 
    /* V6_vgathermhq_pseudo */
    IntRegs, s4_0Imm, HvxQR, IntRegs, ModRegs, HvxVR, 
    /* V6_vgathermhw_pseudo */
    IntRegs, s4_0Imm, IntRegs, ModRegs, HvxWR, 
    /* V6_vgathermhwq_pseudo */
    IntRegs, s4_0Imm, HvxQR, IntRegs, ModRegs, HvxWR, 
    /* V6_vgathermw_pseudo */
    IntRegs, s4_0Imm, IntRegs, ModRegs, HvxVR, 
    /* V6_vgathermwq_pseudo */
    IntRegs, s4_0Imm, HvxQR, IntRegs, ModRegs, HvxVR, 
    /* V6_vlsrh_alt */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vlsrhv_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vlsrw_alt */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vlsrwv_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmaxb_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmaxh_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmaxub_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmaxuh_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmaxw_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vminb_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vminh_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vminub_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vminuh_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vminw_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmpabus_acc_alt */
    HvxWR, HvxWR, HvxWR, IntRegs, 
    /* V6_vmpabus_alt */
    HvxWR, HvxWR, IntRegs, 
    /* V6_vmpabusv_alt */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vmpabuu_acc_alt */
    HvxWR, HvxWR, HvxWR, IntRegs, 
    /* V6_vmpabuu_alt */
    HvxWR, HvxWR, IntRegs, 
    /* V6_vmpabuuv_alt */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vmpahb_acc_alt */
    HvxWR, HvxWR, HvxWR, IntRegs, 
    /* V6_vmpahb_alt */
    HvxWR, HvxWR, IntRegs, 
    /* V6_vmpauhb_acc_alt */
    HvxWR, HvxWR, HvxWR, IntRegs, 
    /* V6_vmpauhb_alt */
    HvxWR, HvxWR, IntRegs, 
    /* V6_vmpybus_acc_alt */
    HvxWR, HvxWR, HvxVR, IntRegs, 
    /* V6_vmpybus_alt */
    HvxWR, HvxVR, IntRegs, 
    /* V6_vmpybusv_acc_alt */
    HvxWR, HvxWR, HvxVR, HvxVR, 
    /* V6_vmpybusv_alt */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vmpybv_acc_alt */
    HvxWR, HvxWR, HvxVR, HvxVR, 
    /* V6_vmpybv_alt */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vmpyewuh_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmpyh_acc_alt */
    HvxWR, HvxWR, HvxVR, IntRegs, 
    /* V6_vmpyh_alt */
    HvxWR, HvxVR, IntRegs, 
    /* V6_vmpyhsat_acc_alt */
    HvxWR, HvxWR, HvxVR, IntRegs, 
    /* V6_vmpyhsrs_alt */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vmpyhss_alt */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vmpyhus_acc_alt */
    HvxWR, HvxWR, HvxVR, HvxVR, 
    /* V6_vmpyhus_alt */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vmpyhv_acc_alt */
    HvxWR, HvxWR, HvxVR, HvxVR, 
    /* V6_vmpyhv_alt */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vmpyhvsrs_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmpyiewh_acc_alt */
    HvxVR, HvxVR, HvxVR, HvxVR, 
    /* V6_vmpyiewuh_acc_alt */
    HvxVR, HvxVR, HvxVR, HvxVR, 
    /* V6_vmpyiewuh_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmpyih_acc_alt */
    HvxVR, HvxVR, HvxVR, HvxVR, 
    /* V6_vmpyih_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmpyihb_acc_alt */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vmpyihb_alt */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vmpyiowh_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmpyiwb_acc_alt */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vmpyiwb_alt */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vmpyiwh_acc_alt */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vmpyiwh_alt */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vmpyiwub_acc_alt */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vmpyiwub_alt */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vmpyowh_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmpyowh_rnd_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmpyowh_rnd_sacc_alt */
    HvxVR, HvxVR, HvxVR, HvxVR, 
    /* V6_vmpyowh_sacc_alt */
    HvxVR, HvxVR, HvxVR, HvxVR, 
    /* V6_vmpyub_acc_alt */
    HvxWR, HvxWR, HvxVR, IntRegs, 
    /* V6_vmpyub_alt */
    HvxWR, HvxVR, IntRegs, 
    /* V6_vmpyubv_acc_alt */
    HvxWR, HvxWR, HvxVR, HvxVR, 
    /* V6_vmpyubv_alt */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vmpyuh_acc_alt */
    HvxWR, HvxWR, HvxVR, IntRegs, 
    /* V6_vmpyuh_alt */
    HvxWR, HvxVR, IntRegs, 
    /* V6_vmpyuhv_acc_alt */
    HvxWR, HvxWR, HvxVR, HvxVR, 
    /* V6_vmpyuhv_alt */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vnavgb_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vnavgh_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vnavgub_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vnavgw_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vnormamth_alt */
    HvxVR, HvxVR, 
    /* V6_vnormamtw_alt */
    HvxVR, HvxVR, 
    /* V6_vpackeb_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vpackeh_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vpackhb_sat_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vpackhub_sat_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vpackob_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vpackoh_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vpackwh_sat_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vpackwuh_sat_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vpopcounth_alt */
    HvxVR, HvxVR, 
    /* V6_vrmpybub_rtt_acc_alt */
    HvxWR, HvxWR, HvxVR, DoubleRegs, 
    /* V6_vrmpybub_rtt_alt */
    HvxWR, HvxVR, DoubleRegs, 
    /* V6_vrmpybus_acc_alt */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vrmpybus_alt */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vrmpybusi_acc_alt */
    HvxWR, HvxWR, HvxWR, IntRegs, u1_0Imm, 
    /* V6_vrmpybusi_alt */
    HvxWR, HvxWR, IntRegs, u1_0Imm, 
    /* V6_vrmpybusv_acc_alt */
    HvxVR, HvxVR, HvxVR, HvxVR, 
    /* V6_vrmpybusv_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vrmpybv_acc_alt */
    HvxVR, HvxVR, HvxVR, HvxVR, 
    /* V6_vrmpybv_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vrmpyub_acc_alt */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vrmpyub_alt */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vrmpyub_rtt_acc_alt */
    HvxWR, HvxWR, HvxVR, DoubleRegs, 
    /* V6_vrmpyub_rtt_alt */
    HvxWR, HvxVR, DoubleRegs, 
    /* V6_vrmpyubi_acc_alt */
    HvxWR, HvxWR, HvxWR, IntRegs, u1_0Imm, 
    /* V6_vrmpyubi_alt */
    HvxWR, HvxWR, IntRegs, u1_0Imm, 
    /* V6_vrmpyubv_acc_alt */
    HvxVR, HvxVR, HvxVR, HvxVR, 
    /* V6_vrmpyubv_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vrotr_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vroundhb_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vroundhub_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vrounduhub_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vrounduwuh_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vroundwh_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vroundwuh_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vrsadubi_acc_alt */
    HvxWR, HvxWR, HvxWR, IntRegs, u1_0Imm, 
    /* V6_vrsadubi_alt */
    HvxWR, HvxWR, IntRegs, u1_0Imm, 
    /* V6_vsathub_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsatuwuh_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsatwh_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsb_alt */
    HvxWR, HvxVR, 
    /* V6_vscattermh_add_alt */
    IntRegs, ModRegs, HvxVR, HvxVR, 
    /* V6_vscattermh_alt */
    IntRegs, ModRegs, HvxVR, HvxVR, 
    /* V6_vscattermhq_alt */
    HvxQR, IntRegs, ModRegs, HvxVR, HvxVR, 
    /* V6_vscattermw_add_alt */
    IntRegs, ModRegs, HvxVR, HvxVR, 
    /* V6_vscattermw_alt */
    IntRegs, ModRegs, HvxVR, HvxVR, 
    /* V6_vscattermwh_add_alt */
    IntRegs, ModRegs, HvxWR, HvxVR, 
    /* V6_vscattermwh_alt */
    IntRegs, ModRegs, HvxWR, HvxVR, 
    /* V6_vscattermwhq_alt */
    HvxQR, IntRegs, ModRegs, HvxWR, HvxVR, 
    /* V6_vscattermwq_alt */
    HvxQR, IntRegs, ModRegs, HvxVR, HvxVR, 
    /* V6_vsh_alt */
    HvxWR, HvxVR, 
    /* V6_vshufeh_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vshuffb_alt */
    HvxVR, HvxVR, 
    /* V6_vshuffeb_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vshuffh_alt */
    HvxVR, HvxVR, 
    /* V6_vshuffob_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vshufoeb_alt */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vshufoeh_alt */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vshufoh_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsubb_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsubb_dv_alt */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vsubbnq_alt */
    HvxVR, HvxQR, HvxVR, HvxVR, 
    /* V6_vsubbq_alt */
    HvxVR, HvxQR, HvxVR, HvxVR, 
    /* V6_vsubbsat_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsubbsat_dv_alt */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vsubh_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsubh_dv_alt */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vsubhnq_alt */
    HvxVR, HvxQR, HvxVR, HvxVR, 
    /* V6_vsubhq_alt */
    HvxVR, HvxQR, HvxVR, HvxVR, 
    /* V6_vsubhsat_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsubhsat_dv_alt */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vsubhw_alt */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vsububh_alt */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vsububsat_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsububsat_dv_alt */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vsubuhsat_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsubuhsat_dv_alt */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vsubuhw_alt */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vsubuwsat_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsubuwsat_dv_alt */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vsubw_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsubw_dv_alt */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vsubwnq_alt */
    HvxVR, HvxQR, HvxVR, HvxVR, 
    /* V6_vsubwq_alt */
    HvxVR, HvxQR, HvxVR, HvxVR, 
    /* V6_vsubwsat_alt */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsubwsat_dv_alt */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vtmpyb_acc_alt */
    HvxWR, HvxWR, HvxWR, IntRegs, 
    /* V6_vtmpyb_alt */
    HvxWR, HvxWR, IntRegs, 
    /* V6_vtmpybus_acc_alt */
    HvxWR, HvxWR, HvxWR, IntRegs, 
    /* V6_vtmpybus_alt */
    HvxWR, HvxWR, IntRegs, 
    /* V6_vtmpyhb_acc_alt */
    HvxWR, HvxWR, HvxWR, IntRegs, 
    /* V6_vtmpyhb_alt */
    HvxWR, HvxWR, IntRegs, 
    /* V6_vtran2x2_map */
    HvxVR, HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vunpackb_alt */
    HvxWR, HvxVR, 
    /* V6_vunpackh_alt */
    HvxWR, HvxVR, 
    /* V6_vunpackob_alt */
    HvxWR, HvxWR, HvxVR, 
    /* V6_vunpackoh_alt */
    HvxWR, HvxWR, HvxVR, 
    /* V6_vunpackub_alt */
    HvxWR, HvxVR, 
    /* V6_vunpackuh_alt */
    HvxWR, HvxVR, 
    /* V6_vzb_alt */
    HvxWR, HvxVR, 
    /* V6_vzh_alt */
    HvxWR, HvxVR, 
    /* V6_zld0 */
    IntRegs, 
    /* V6_zldp0 */
    PredRegs, IntRegs, 
    /* Y2_crswap_old */
    IntRegs, IntRegs, 
    /* Y2_dcfetch */
    IntRegs, 
    /* Y2_k1lock_map */
    /* Y2_k1unlock_map */
    /* dup_A2_add */
    IntRegs, IntRegs, IntRegs, 
    /* dup_A2_addi */
    IntRegs, IntRegs, s32_0Imm, 
    /* dup_A2_andir */
    IntRegs, IntRegs, s32_0Imm, 
    /* dup_A2_combineii */
    DoubleRegs, s32_0Imm, s8_0Imm, 
    /* dup_A2_sxtb */
    IntRegs, IntRegs, 
    /* dup_A2_sxth */
    IntRegs, IntRegs, 
    /* dup_A2_tfr */
    IntRegs, IntRegs, 
    /* dup_A2_tfrsi */
    IntRegs, s32_0Imm, 
    /* dup_A2_zxtb */
    IntRegs, IntRegs, 
    /* dup_A2_zxth */
    IntRegs, IntRegs, 
    /* dup_A4_combineii */
    DoubleRegs, s8_0Imm, u32_0Imm, 
    /* dup_A4_combineir */
    DoubleRegs, s32_0Imm, IntRegs, 
    /* dup_A4_combineri */
    DoubleRegs, IntRegs, s32_0Imm, 
    /* dup_C2_cmoveif */
    IntRegs, PredRegs, s32_0Imm, 
    /* dup_C2_cmoveit */
    IntRegs, PredRegs, s32_0Imm, 
    /* dup_C2_cmovenewif */
    IntRegs, PredRegs, s32_0Imm, 
    /* dup_C2_cmovenewit */
    IntRegs, PredRegs, s32_0Imm, 
    /* dup_C2_cmpeqi */
    PredRegs, IntRegs, s32_0Imm, 
    /* dup_L2_deallocframe */
    DoubleRegs, IntRegs, 
    /* dup_L2_loadrb_io */
    IntRegs, IntRegs, s32_0Imm, 
    /* dup_L2_loadrd_io */
    DoubleRegs, IntRegs, s29_3Imm, 
    /* dup_L2_loadrh_io */
    IntRegs, IntRegs, s31_1Imm, 
    /* dup_L2_loadri_io */
    IntRegs, IntRegs, s30_2Imm, 
    /* dup_L2_loadrub_io */
    IntRegs, IntRegs, s32_0Imm, 
    /* dup_L2_loadruh_io */
    IntRegs, IntRegs, s31_1Imm, 
    /* dup_S2_allocframe */
    IntRegs, IntRegs, u11_3Imm, 
    /* dup_S2_storerb_io */
    IntRegs, s32_0Imm, IntRegs, 
    /* dup_S2_storerd_io */
    IntRegs, s29_3Imm, DoubleRegs, 
    /* dup_S2_storerh_io */
    IntRegs, s31_1Imm, IntRegs, 
    /* dup_S2_storeri_io */
    IntRegs, s30_2Imm, IntRegs, 
    /* dup_S4_storeirb_io */
    IntRegs, u6_0Imm, s32_0Imm, 
    /* dup_S4_storeiri_io */
    IntRegs, u6_2Imm, s32_0Imm, 
    /* A2_abs */
    IntRegs, IntRegs, 
    /* A2_absp */
    DoubleRegs, DoubleRegs, 
    /* A2_abssat */
    IntRegs, IntRegs, 
    /* A2_add */
    IntRegs, IntRegs, IntRegs, 
    /* A2_addh_h16_hh */
    IntRegs, IntRegs, IntRegs, 
    /* A2_addh_h16_hl */
    IntRegs, IntRegs, IntRegs, 
    /* A2_addh_h16_lh */
    IntRegs, IntRegs, IntRegs, 
    /* A2_addh_h16_ll */
    IntRegs, IntRegs, IntRegs, 
    /* A2_addh_h16_sat_hh */
    IntRegs, IntRegs, IntRegs, 
    /* A2_addh_h16_sat_hl */
    IntRegs, IntRegs, IntRegs, 
    /* A2_addh_h16_sat_lh */
    IntRegs, IntRegs, IntRegs, 
    /* A2_addh_h16_sat_ll */
    IntRegs, IntRegs, IntRegs, 
    /* A2_addh_l16_hl */
    IntRegs, IntRegs, IntRegs, 
    /* A2_addh_l16_ll */
    IntRegs, IntRegs, IntRegs, 
    /* A2_addh_l16_sat_hl */
    IntRegs, IntRegs, IntRegs, 
    /* A2_addh_l16_sat_ll */
    IntRegs, IntRegs, IntRegs, 
    /* A2_addi */
    IntRegs, IntRegs, s32_0Imm, 
    /* A2_addp */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_addpsat */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_addsat */
    IntRegs, IntRegs, IntRegs, 
    /* A2_addsph */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_addspl */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_and */
    IntRegs, IntRegs, IntRegs, 
    /* A2_andir */
    IntRegs, IntRegs, s32_0Imm, 
    /* A2_andp */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_aslh */
    IntRegs, IntRegs, 
    /* A2_asrh */
    IntRegs, IntRegs, 
    /* A2_combine_hh */
    IntRegs, IntRegs, IntRegs, 
    /* A2_combine_hl */
    IntRegs, IntRegs, IntRegs, 
    /* A2_combine_lh */
    IntRegs, IntRegs, IntRegs, 
    /* A2_combine_ll */
    IntRegs, IntRegs, IntRegs, 
    /* A2_combineii */
    DoubleRegs, s32_0Imm, s8_0Imm, 
    /* A2_combinew */
    DoubleRegs, IntRegs, IntRegs, 
    /* A2_max */
    IntRegs, IntRegs, IntRegs, 
    /* A2_maxp */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_maxu */
    IntRegs, IntRegs, IntRegs, 
    /* A2_maxup */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_min */
    IntRegs, IntRegs, IntRegs, 
    /* A2_minp */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_minu */
    IntRegs, IntRegs, IntRegs, 
    /* A2_minup */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_negp */
    DoubleRegs, DoubleRegs, 
    /* A2_negsat */
    IntRegs, IntRegs, 
    /* A2_nop */
    /* A2_notp */
    DoubleRegs, DoubleRegs, 
    /* A2_or */
    IntRegs, IntRegs, IntRegs, 
    /* A2_orir */
    IntRegs, IntRegs, s32_0Imm, 
    /* A2_orp */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_paddf */
    IntRegs, PredRegs, IntRegs, IntRegs, 
    /* A2_paddfnew */
    IntRegs, PredRegs, IntRegs, IntRegs, 
    /* A2_paddif */
    IntRegs, PredRegs, IntRegs, s32_0Imm, 
    /* A2_paddifnew */
    IntRegs, PredRegs, IntRegs, s32_0Imm, 
    /* A2_paddit */
    IntRegs, PredRegs, IntRegs, s32_0Imm, 
    /* A2_padditnew */
    IntRegs, PredRegs, IntRegs, s32_0Imm, 
    /* A2_paddt */
    IntRegs, PredRegs, IntRegs, IntRegs, 
    /* A2_paddtnew */
    IntRegs, PredRegs, IntRegs, IntRegs, 
    /* A2_pandf */
    IntRegs, PredRegs, IntRegs, IntRegs, 
    /* A2_pandfnew */
    IntRegs, PredRegs, IntRegs, IntRegs, 
    /* A2_pandt */
    IntRegs, PredRegs, IntRegs, IntRegs, 
    /* A2_pandtnew */
    IntRegs, PredRegs, IntRegs, IntRegs, 
    /* A2_porf */
    IntRegs, PredRegs, IntRegs, IntRegs, 
    /* A2_porfnew */
    IntRegs, PredRegs, IntRegs, IntRegs, 
    /* A2_port */
    IntRegs, PredRegs, IntRegs, IntRegs, 
    /* A2_portnew */
    IntRegs, PredRegs, IntRegs, IntRegs, 
    /* A2_psubf */
    IntRegs, PredRegs, IntRegs, IntRegs, 
    /* A2_psubfnew */
    IntRegs, PredRegs, IntRegs, IntRegs, 
    /* A2_psubt */
    IntRegs, PredRegs, IntRegs, IntRegs, 
    /* A2_psubtnew */
    IntRegs, PredRegs, IntRegs, IntRegs, 
    /* A2_pxorf */
    IntRegs, PredRegs, IntRegs, IntRegs, 
    /* A2_pxorfnew */
    IntRegs, PredRegs, IntRegs, IntRegs, 
    /* A2_pxort */
    IntRegs, PredRegs, IntRegs, IntRegs, 
    /* A2_pxortnew */
    IntRegs, PredRegs, IntRegs, IntRegs, 
    /* A2_roundsat */
    IntRegs, DoubleRegs, 
    /* A2_sat */
    IntRegs, DoubleRegs, 
    /* A2_satb */
    IntRegs, IntRegs, 
    /* A2_sath */
    IntRegs, IntRegs, 
    /* A2_satub */
    IntRegs, IntRegs, 
    /* A2_satuh */
    IntRegs, IntRegs, 
    /* A2_sub */
    IntRegs, IntRegs, IntRegs, 
    /* A2_subh_h16_hh */
    IntRegs, IntRegs, IntRegs, 
    /* A2_subh_h16_hl */
    IntRegs, IntRegs, IntRegs, 
    /* A2_subh_h16_lh */
    IntRegs, IntRegs, IntRegs, 
    /* A2_subh_h16_ll */
    IntRegs, IntRegs, IntRegs, 
    /* A2_subh_h16_sat_hh */
    IntRegs, IntRegs, IntRegs, 
    /* A2_subh_h16_sat_hl */
    IntRegs, IntRegs, IntRegs, 
    /* A2_subh_h16_sat_lh */
    IntRegs, IntRegs, IntRegs, 
    /* A2_subh_h16_sat_ll */
    IntRegs, IntRegs, IntRegs, 
    /* A2_subh_l16_hl */
    IntRegs, IntRegs, IntRegs, 
    /* A2_subh_l16_ll */
    IntRegs, IntRegs, IntRegs, 
    /* A2_subh_l16_sat_hl */
    IntRegs, IntRegs, IntRegs, 
    /* A2_subh_l16_sat_ll */
    IntRegs, IntRegs, IntRegs, 
    /* A2_subp */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_subri */
    IntRegs, s32_0Imm, IntRegs, 
    /* A2_subsat */
    IntRegs, IntRegs, IntRegs, 
    /* A2_svaddh */
    IntRegs, IntRegs, IntRegs, 
    /* A2_svaddhs */
    IntRegs, IntRegs, IntRegs, 
    /* A2_svadduhs */
    IntRegs, IntRegs, IntRegs, 
    /* A2_svavgh */
    IntRegs, IntRegs, IntRegs, 
    /* A2_svavghs */
    IntRegs, IntRegs, IntRegs, 
    /* A2_svnavgh */
    IntRegs, IntRegs, IntRegs, 
    /* A2_svsubh */
    IntRegs, IntRegs, IntRegs, 
    /* A2_svsubhs */
    IntRegs, IntRegs, IntRegs, 
    /* A2_svsubuhs */
    IntRegs, IntRegs, IntRegs, 
    /* A2_swiz */
    IntRegs, IntRegs, 
    /* A2_sxtb */
    IntRegs, IntRegs, 
    /* A2_sxth */
    IntRegs, IntRegs, 
    /* A2_sxtw */
    DoubleRegs, IntRegs, 
    /* A2_tfr */
    IntRegs, IntRegs, 
    /* A2_tfrcrr */
    IntRegs, CtrRegs, 
    /* A2_tfrih */
    IntRegs, IntRegs, u16_0Imm, 
    /* A2_tfril */
    IntRegs, IntRegs, u16_0Imm, 
    /* A2_tfrrcr */
    CtrRegs, IntRegs, 
    /* A2_tfrsi */
    IntRegs, s32_0Imm, 
    /* A2_vabsh */
    DoubleRegs, DoubleRegs, 
    /* A2_vabshsat */
    DoubleRegs, DoubleRegs, 
    /* A2_vabsw */
    DoubleRegs, DoubleRegs, 
    /* A2_vabswsat */
    DoubleRegs, DoubleRegs, 
    /* A2_vaddh */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vaddhs */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vaddub */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vaddubs */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vadduhs */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vaddw */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vaddws */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vavgh */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vavghcr */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vavghr */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vavgub */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vavgubr */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vavguh */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vavguhr */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vavguw */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vavguwr */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vavgw */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vavgwcr */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vavgwr */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vcmpbeq */
    PredRegs, DoubleRegs, DoubleRegs, 
    /* A2_vcmpbgtu */
    PredRegs, DoubleRegs, DoubleRegs, 
    /* A2_vcmpheq */
    PredRegs, DoubleRegs, DoubleRegs, 
    /* A2_vcmphgt */
    PredRegs, DoubleRegs, DoubleRegs, 
    /* A2_vcmphgtu */
    PredRegs, DoubleRegs, DoubleRegs, 
    /* A2_vcmpweq */
    PredRegs, DoubleRegs, DoubleRegs, 
    /* A2_vcmpwgt */
    PredRegs, DoubleRegs, DoubleRegs, 
    /* A2_vcmpwgtu */
    PredRegs, DoubleRegs, DoubleRegs, 
    /* A2_vconj */
    DoubleRegs, DoubleRegs, 
    /* A2_vmaxb */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vmaxh */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vmaxub */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vmaxuh */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vmaxuw */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vmaxw */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vminb */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vminh */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vminub */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vminuh */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vminuw */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vminw */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vnavgh */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vnavghcr */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vnavghr */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vnavgw */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vnavgwcr */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vnavgwr */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vraddub */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vraddub_acc */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vrsadub */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vrsadub_acc */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vsubh */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vsubhs */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vsubub */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vsububs */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vsubuhs */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vsubw */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_vsubws */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_xor */
    IntRegs, IntRegs, IntRegs, 
    /* A2_xorp */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A2_zxth */
    IntRegs, IntRegs, 
    /* A4_addp_c */
    DoubleRegs, PredRegs, DoubleRegs, DoubleRegs, PredRegs, 
    /* A4_andn */
    IntRegs, IntRegs, IntRegs, 
    /* A4_andnp */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A4_bitsplit */
    DoubleRegs, IntRegs, IntRegs, 
    /* A4_bitspliti */
    DoubleRegs, IntRegs, u5_0Imm, 
    /* A4_boundscheck_hi */
    PredRegs, DoubleRegs, DoubleRegs, 
    /* A4_boundscheck_lo */
    PredRegs, DoubleRegs, DoubleRegs, 
    /* A4_cmpbeq */
    PredRegs, IntRegs, IntRegs, 
    /* A4_cmpbeqi */
    PredRegs, IntRegs, u8_0Imm, 
    /* A4_cmpbgt */
    PredRegs, IntRegs, IntRegs, 
    /* A4_cmpbgti */
    PredRegs, IntRegs, s8_0Imm, 
    /* A4_cmpbgtu */
    PredRegs, IntRegs, IntRegs, 
    /* A4_cmpbgtui */
    PredRegs, IntRegs, u32_0Imm, 
    /* A4_cmpheq */
    PredRegs, IntRegs, IntRegs, 
    /* A4_cmpheqi */
    PredRegs, IntRegs, s32_0Imm, 
    /* A4_cmphgt */
    PredRegs, IntRegs, IntRegs, 
    /* A4_cmphgti */
    PredRegs, IntRegs, s32_0Imm, 
    /* A4_cmphgtu */
    PredRegs, IntRegs, IntRegs, 
    /* A4_cmphgtui */
    PredRegs, IntRegs, u32_0Imm, 
    /* A4_combineii */
    DoubleRegs, s8_0Imm, u32_0Imm, 
    /* A4_combineir */
    DoubleRegs, s32_0Imm, IntRegs, 
    /* A4_combineri */
    DoubleRegs, IntRegs, s32_0Imm, 
    /* A4_cround_ri */
    IntRegs, IntRegs, u5_0Imm, 
    /* A4_cround_rr */
    IntRegs, IntRegs, IntRegs, 
    /* A4_ext */
    u26_6Imm, 
    /* A4_modwrapu */
    IntRegs, IntRegs, IntRegs, 
    /* A4_orn */
    IntRegs, IntRegs, IntRegs, 
    /* A4_ornp */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A4_paslhf */
    IntRegs, PredRegs, IntRegs, 
    /* A4_paslhfnew */
    IntRegs, PredRegs, IntRegs, 
    /* A4_paslht */
    IntRegs, PredRegs, IntRegs, 
    /* A4_paslhtnew */
    IntRegs, PredRegs, IntRegs, 
    /* A4_pasrhf */
    IntRegs, PredRegs, IntRegs, 
    /* A4_pasrhfnew */
    IntRegs, PredRegs, IntRegs, 
    /* A4_pasrht */
    IntRegs, PredRegs, IntRegs, 
    /* A4_pasrhtnew */
    IntRegs, PredRegs, IntRegs, 
    /* A4_psxtbf */
    IntRegs, PredRegs, IntRegs, 
    /* A4_psxtbfnew */
    IntRegs, PredRegs, IntRegs, 
    /* A4_psxtbt */
    IntRegs, PredRegs, IntRegs, 
    /* A4_psxtbtnew */
    IntRegs, PredRegs, IntRegs, 
    /* A4_psxthf */
    IntRegs, PredRegs, IntRegs, 
    /* A4_psxthfnew */
    IntRegs, PredRegs, IntRegs, 
    /* A4_psxtht */
    IntRegs, PredRegs, IntRegs, 
    /* A4_psxthtnew */
    IntRegs, PredRegs, IntRegs, 
    /* A4_pzxtbf */
    IntRegs, PredRegs, IntRegs, 
    /* A4_pzxtbfnew */
    IntRegs, PredRegs, IntRegs, 
    /* A4_pzxtbt */
    IntRegs, PredRegs, IntRegs, 
    /* A4_pzxtbtnew */
    IntRegs, PredRegs, IntRegs, 
    /* A4_pzxthf */
    IntRegs, PredRegs, IntRegs, 
    /* A4_pzxthfnew */
    IntRegs, PredRegs, IntRegs, 
    /* A4_pzxtht */
    IntRegs, PredRegs, IntRegs, 
    /* A4_pzxthtnew */
    IntRegs, PredRegs, IntRegs, 
    /* A4_rcmpeq */
    IntRegs, IntRegs, IntRegs, 
    /* A4_rcmpeqi */
    IntRegs, IntRegs, s32_0Imm, 
    /* A4_rcmpneq */
    IntRegs, IntRegs, IntRegs, 
    /* A4_rcmpneqi */
    IntRegs, IntRegs, s32_0Imm, 
    /* A4_round_ri */
    IntRegs, IntRegs, u5_0Imm, 
    /* A4_round_ri_sat */
    IntRegs, IntRegs, u5_0Imm, 
    /* A4_round_rr */
    IntRegs, IntRegs, IntRegs, 
    /* A4_round_rr_sat */
    IntRegs, IntRegs, IntRegs, 
    /* A4_subp_c */
    DoubleRegs, PredRegs, DoubleRegs, DoubleRegs, PredRegs, 
    /* A4_tfrcpp */
    DoubleRegs, CtrRegs64, 
    /* A4_tfrpcp */
    CtrRegs64, DoubleRegs, 
    /* A4_tlbmatch */
    PredRegs, DoubleRegs, IntRegs, 
    /* A4_vcmpbeq_any */
    PredRegs, DoubleRegs, DoubleRegs, 
    /* A4_vcmpbeqi */
    PredRegs, DoubleRegs, u8_0Imm, 
    /* A4_vcmpbgt */
    PredRegs, DoubleRegs, DoubleRegs, 
    /* A4_vcmpbgti */
    PredRegs, DoubleRegs, s8_0Imm, 
    /* A4_vcmpbgtui */
    PredRegs, DoubleRegs, u7_0Imm, 
    /* A4_vcmpheqi */
    PredRegs, DoubleRegs, s8_0Imm, 
    /* A4_vcmphgti */
    PredRegs, DoubleRegs, s8_0Imm, 
    /* A4_vcmphgtui */
    PredRegs, DoubleRegs, u7_0Imm, 
    /* A4_vcmpweqi */
    PredRegs, DoubleRegs, s8_0Imm, 
    /* A4_vcmpwgti */
    PredRegs, DoubleRegs, s8_0Imm, 
    /* A4_vcmpwgtui */
    PredRegs, DoubleRegs, u7_0Imm, 
    /* A4_vrmaxh */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* A4_vrmaxuh */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* A4_vrmaxuw */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* A4_vrmaxw */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* A4_vrminh */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* A4_vrminuh */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* A4_vrminuw */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* A4_vrminw */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* A5_ACS */
    DoubleRegs, PredRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* A5_vaddhubs */
    IntRegs, DoubleRegs, DoubleRegs, 
    /* A6_vcmpbeq_notany */
    PredRegs, DoubleRegs, DoubleRegs, 
    /* A6_vminub_RdP */
    DoubleRegs, PredRegs, DoubleRegs, DoubleRegs, 
    /* A7_clip */
    IntRegs, IntRegs, u5_0Imm, 
    /* A7_croundd_ri */
    DoubleRegs, DoubleRegs, u6_0Imm, 
    /* A7_croundd_rr */
    DoubleRegs, DoubleRegs, IntRegs, 
    /* A7_vclip */
    DoubleRegs, DoubleRegs, u5_0Imm, 
    /* C2_all8 */
    PredRegs, PredRegs, 
    /* C2_and */
    PredRegs, PredRegs, PredRegs, 
    /* C2_andn */
    PredRegs, PredRegs, PredRegs, 
    /* C2_any8 */
    PredRegs, PredRegs, 
    /* C2_bitsclr */
    PredRegs, IntRegs, IntRegs, 
    /* C2_bitsclri */
    PredRegs, IntRegs, u6_0Imm, 
    /* C2_bitsset */
    PredRegs, IntRegs, IntRegs, 
    /* C2_ccombinewf */
    DoubleRegs, PredRegs, IntRegs, IntRegs, 
    /* C2_ccombinewnewf */
    DoubleRegs, PredRegs, IntRegs, IntRegs, 
    /* C2_ccombinewnewt */
    DoubleRegs, PredRegs, IntRegs, IntRegs, 
    /* C2_ccombinewt */
    DoubleRegs, PredRegs, IntRegs, IntRegs, 
    /* C2_cmoveif */
    IntRegs, PredRegs, s32_0Imm, 
    /* C2_cmoveit */
    IntRegs, PredRegs, s32_0Imm, 
    /* C2_cmovenewif */
    IntRegs, PredRegs, s32_0Imm, 
    /* C2_cmovenewit */
    IntRegs, PredRegs, s32_0Imm, 
    /* C2_cmpeq */
    PredRegs, IntRegs, IntRegs, 
    /* C2_cmpeqi */
    PredRegs, IntRegs, s32_0Imm, 
    /* C2_cmpeqp */
    PredRegs, DoubleRegs, DoubleRegs, 
    /* C2_cmpgt */
    PredRegs, IntRegs, IntRegs, 
    /* C2_cmpgti */
    PredRegs, IntRegs, s32_0Imm, 
    /* C2_cmpgtp */
    PredRegs, DoubleRegs, DoubleRegs, 
    /* C2_cmpgtu */
    PredRegs, IntRegs, IntRegs, 
    /* C2_cmpgtui */
    PredRegs, IntRegs, u32_0Imm, 
    /* C2_cmpgtup */
    PredRegs, DoubleRegs, DoubleRegs, 
    /* C2_mask */
    DoubleRegs, PredRegs, 
    /* C2_mux */
    IntRegs, PredRegs, IntRegs, IntRegs, 
    /* C2_muxii */
    IntRegs, PredRegs, s32_0Imm, s8_0Imm, 
    /* C2_muxir */
    IntRegs, PredRegs, IntRegs, s32_0Imm, 
    /* C2_muxri */
    IntRegs, PredRegs, s32_0Imm, IntRegs, 
    /* C2_not */
    PredRegs, PredRegs, 
    /* C2_or */
    PredRegs, PredRegs, PredRegs, 
    /* C2_orn */
    PredRegs, PredRegs, PredRegs, 
    /* C2_tfrpr */
    IntRegs, PredRegs, 
    /* C2_tfrrp */
    PredRegs, IntRegs, 
    /* C2_vitpack */
    IntRegs, PredRegs, PredRegs, 
    /* C2_vmux */
    DoubleRegs, PredRegs, DoubleRegs, DoubleRegs, 
    /* C2_xor */
    PredRegs, PredRegs, PredRegs, 
    /* C4_addipc */
    IntRegs, u32_0Imm, 
    /* C4_and_and */
    PredRegs, PredRegs, PredRegs, PredRegs, 
    /* C4_and_andn */
    PredRegs, PredRegs, PredRegs, PredRegs, 
    /* C4_and_or */
    PredRegs, PredRegs, PredRegs, PredRegs, 
    /* C4_and_orn */
    PredRegs, PredRegs, PredRegs, PredRegs, 
    /* C4_cmplte */
    PredRegs, IntRegs, IntRegs, 
    /* C4_cmpltei */
    PredRegs, IntRegs, s32_0Imm, 
    /* C4_cmplteu */
    PredRegs, IntRegs, IntRegs, 
    /* C4_cmplteui */
    PredRegs, IntRegs, u32_0Imm, 
    /* C4_cmpneq */
    PredRegs, IntRegs, IntRegs, 
    /* C4_cmpneqi */
    PredRegs, IntRegs, s32_0Imm, 
    /* C4_fastcorner9 */
    PredRegs, PredRegs, PredRegs, 
    /* C4_fastcorner9_not */
    PredRegs, PredRegs, PredRegs, 
    /* C4_nbitsclr */
    PredRegs, IntRegs, IntRegs, 
    /* C4_nbitsclri */
    PredRegs, IntRegs, u6_0Imm, 
    /* C4_nbitsset */
    PredRegs, IntRegs, IntRegs, 
    /* C4_or_and */
    PredRegs, PredRegs, PredRegs, PredRegs, 
    /* C4_or_andn */
    PredRegs, PredRegs, PredRegs, PredRegs, 
    /* C4_or_or */
    PredRegs, PredRegs, PredRegs, PredRegs, 
    /* C4_or_orn */
    PredRegs, PredRegs, PredRegs, PredRegs, 
    /* CALLProfile */
    a30_2Imm, 
    /* CONST32 */
    IntRegs, i32imm, 
    /* CONST64 */
    DoubleRegs, i64imm, 
    /* DuplexIClass0 */
    /* DuplexIClass1 */
    /* DuplexIClass2 */
    /* DuplexIClass3 */
    /* DuplexIClass4 */
    /* DuplexIClass5 */
    /* DuplexIClass6 */
    /* DuplexIClass7 */
    /* DuplexIClass8 */
    /* DuplexIClass9 */
    /* DuplexIClassA */
    /* DuplexIClassB */
    /* DuplexIClassC */
    /* DuplexIClassD */
    /* DuplexIClassE */
    /* DuplexIClassF */
    /* EH_RETURN_JMPR */
    IntRegs, 
    /* F2_conv_d2df */
    DoubleRegs, DoubleRegs, 
    /* F2_conv_d2sf */
    IntRegs, DoubleRegs, 
    /* F2_conv_df2d */
    DoubleRegs, DoubleRegs, 
    /* F2_conv_df2d_chop */
    DoubleRegs, DoubleRegs, 
    /* F2_conv_df2sf */
    IntRegs, DoubleRegs, 
    /* F2_conv_df2ud */
    DoubleRegs, DoubleRegs, 
    /* F2_conv_df2ud_chop */
    DoubleRegs, DoubleRegs, 
    /* F2_conv_df2uw */
    IntRegs, DoubleRegs, 
    /* F2_conv_df2uw_chop */
    IntRegs, DoubleRegs, 
    /* F2_conv_df2w */
    IntRegs, DoubleRegs, 
    /* F2_conv_df2w_chop */
    IntRegs, DoubleRegs, 
    /* F2_conv_sf2d */
    DoubleRegs, IntRegs, 
    /* F2_conv_sf2d_chop */
    DoubleRegs, IntRegs, 
    /* F2_conv_sf2df */
    DoubleRegs, IntRegs, 
    /* F2_conv_sf2ud */
    DoubleRegs, IntRegs, 
    /* F2_conv_sf2ud_chop */
    DoubleRegs, IntRegs, 
    /* F2_conv_sf2uw */
    IntRegs, IntRegs, 
    /* F2_conv_sf2uw_chop */
    IntRegs, IntRegs, 
    /* F2_conv_sf2w */
    IntRegs, IntRegs, 
    /* F2_conv_sf2w_chop */
    IntRegs, IntRegs, 
    /* F2_conv_ud2df */
    DoubleRegs, DoubleRegs, 
    /* F2_conv_ud2sf */
    IntRegs, DoubleRegs, 
    /* F2_conv_uw2df */
    DoubleRegs, IntRegs, 
    /* F2_conv_uw2sf */
    IntRegs, IntRegs, 
    /* F2_conv_w2df */
    DoubleRegs, IntRegs, 
    /* F2_conv_w2sf */
    IntRegs, IntRegs, 
    /* F2_dfadd */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* F2_dfclass */
    PredRegs, DoubleRegs, u5_0Imm, 
    /* F2_dfcmpeq */
    PredRegs, DoubleRegs, DoubleRegs, 
    /* F2_dfcmpge */
    PredRegs, DoubleRegs, DoubleRegs, 
    /* F2_dfcmpgt */
    PredRegs, DoubleRegs, DoubleRegs, 
    /* F2_dfcmpuo */
    PredRegs, DoubleRegs, DoubleRegs, 
    /* F2_dfimm_n */
    DoubleRegs, u10_0Imm, 
    /* F2_dfimm_p */
    DoubleRegs, u10_0Imm, 
    /* F2_dfmax */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* F2_dfmin */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* F2_dfmpyfix */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* F2_dfmpyhh */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* F2_dfmpylh */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* F2_dfmpyll */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* F2_dfsub */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* F2_sfadd */
    IntRegs, IntRegs, IntRegs, 
    /* F2_sfclass */
    PredRegs, IntRegs, u5_0Imm, 
    /* F2_sfcmpeq */
    PredRegs, IntRegs, IntRegs, 
    /* F2_sfcmpge */
    PredRegs, IntRegs, IntRegs, 
    /* F2_sfcmpgt */
    PredRegs, IntRegs, IntRegs, 
    /* F2_sfcmpuo */
    PredRegs, IntRegs, IntRegs, 
    /* F2_sffixupd */
    IntRegs, IntRegs, IntRegs, 
    /* F2_sffixupn */
    IntRegs, IntRegs, IntRegs, 
    /* F2_sffixupr */
    IntRegs, IntRegs, 
    /* F2_sffma */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* F2_sffma_lib */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* F2_sffma_sc */
    IntRegs, IntRegs, IntRegs, IntRegs, PredRegs, 
    /* F2_sffms */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* F2_sffms_lib */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* F2_sfimm_n */
    IntRegs, u10_0Imm, 
    /* F2_sfimm_p */
    IntRegs, u10_0Imm, 
    /* F2_sfinvsqrta */
    IntRegs, PredRegs, IntRegs, 
    /* F2_sfmax */
    IntRegs, IntRegs, IntRegs, 
    /* F2_sfmin */
    IntRegs, IntRegs, IntRegs, 
    /* F2_sfmpy */
    IntRegs, IntRegs, IntRegs, 
    /* F2_sfrecipa */
    IntRegs, PredRegs, IntRegs, IntRegs, 
    /* F2_sfsub */
    IntRegs, IntRegs, IntRegs, 
    /* G4_tfrgcpp */
    DoubleRegs, GuestRegs64, 
    /* G4_tfrgcrr */
    IntRegs, GuestRegs, 
    /* G4_tfrgpcp */
    GuestRegs64, DoubleRegs, 
    /* G4_tfrgrcr */
    GuestRegs, IntRegs, 
    /* HI */
    IntRegs, u16_0Imm, 
    /* J2_call */
    a30_2Imm, 
    /* J2_callf */
    PredRegs, a30_2Imm, 
    /* J2_callr */
    IntRegs, 
    /* J2_callrf */
    PredRegs, IntRegs, 
    /* J2_callrh */
    IntRegs, 
    /* J2_callrt */
    PredRegs, IntRegs, 
    /* J2_callt */
    PredRegs, a30_2Imm, 
    /* J2_jump */
    b30_2Imm, 
    /* J2_jumpf */
    PredRegs, b30_2Imm, 
    /* J2_jumpfnew */
    PredRegs, b30_2Imm, 
    /* J2_jumpfnewpt */
    PredRegs, b30_2Imm, 
    /* J2_jumpfpt */
    PredRegs, b30_2Imm, 
    /* J2_jumpr */
    IntRegs, 
    /* J2_jumprf */
    PredRegs, IntRegs, 
    /* J2_jumprfnew */
    PredRegs, IntRegs, 
    /* J2_jumprfnewpt */
    PredRegs, IntRegs, 
    /* J2_jumprfpt */
    PredRegs, IntRegs, 
    /* J2_jumprgtez */
    IntRegs, b13_2Imm, 
    /* J2_jumprgtezpt */
    IntRegs, b13_2Imm, 
    /* J2_jumprh */
    IntRegs, 
    /* J2_jumprltez */
    IntRegs, b13_2Imm, 
    /* J2_jumprltezpt */
    IntRegs, b13_2Imm, 
    /* J2_jumprnz */
    IntRegs, b13_2Imm, 
    /* J2_jumprnzpt */
    IntRegs, b13_2Imm, 
    /* J2_jumprt */
    PredRegs, IntRegs, 
    /* J2_jumprtnew */
    PredRegs, IntRegs, 
    /* J2_jumprtnewpt */
    PredRegs, IntRegs, 
    /* J2_jumprtpt */
    PredRegs, IntRegs, 
    /* J2_jumprz */
    IntRegs, b13_2Imm, 
    /* J2_jumprzpt */
    IntRegs, b13_2Imm, 
    /* J2_jumpt */
    PredRegs, b30_2Imm, 
    /* J2_jumptnew */
    PredRegs, b30_2Imm, 
    /* J2_jumptnewpt */
    PredRegs, b30_2Imm, 
    /* J2_jumptpt */
    PredRegs, b30_2Imm, 
    /* J2_loop0i */
    b30_2Imm, u10_0Imm, 
    /* J2_loop0iext */
    b30_2Imm, u10_0Imm, 
    /* J2_loop0r */
    b30_2Imm, IntRegs, 
    /* J2_loop0rext */
    b30_2Imm, IntRegs, 
    /* J2_loop1i */
    b30_2Imm, u10_0Imm, 
    /* J2_loop1iext */
    b30_2Imm, u10_0Imm, 
    /* J2_loop1r */
    b30_2Imm, IntRegs, 
    /* J2_loop1rext */
    b30_2Imm, IntRegs, 
    /* J2_pause */
    u10_0Imm, 
    /* J2_ploop1si */
    b30_2Imm, u10_0Imm, 
    /* J2_ploop1sr */
    b30_2Imm, IntRegs, 
    /* J2_ploop2si */
    b30_2Imm, u10_0Imm, 
    /* J2_ploop2sr */
    b30_2Imm, IntRegs, 
    /* J2_ploop3si */
    b30_2Imm, u10_0Imm, 
    /* J2_ploop3sr */
    b30_2Imm, IntRegs, 
    /* J2_trap0 */
    u8_0Imm, 
    /* J2_trap1 */
    IntRegs, IntRegs, u8_0Imm, 
    /* J2_unpause */
    /* J4_cmpeq_f_jumpnv_nt */
    IntRegs, IntRegs, b30_2Imm, 
    /* J4_cmpeq_f_jumpnv_t */
    IntRegs, IntRegs, b30_2Imm, 
    /* J4_cmpeq_fp0_jump_nt */
    GeneralSubRegs, GeneralSubRegs, b30_2Imm, 
    /* J4_cmpeq_fp0_jump_t */
    GeneralSubRegs, GeneralSubRegs, b30_2Imm, 
    /* J4_cmpeq_fp1_jump_nt */
    GeneralSubRegs, GeneralSubRegs, b30_2Imm, 
    /* J4_cmpeq_fp1_jump_t */
    GeneralSubRegs, GeneralSubRegs, b30_2Imm, 
    /* J4_cmpeq_t_jumpnv_nt */
    IntRegs, IntRegs, b30_2Imm, 
    /* J4_cmpeq_t_jumpnv_t */
    IntRegs, IntRegs, b30_2Imm, 
    /* J4_cmpeq_tp0_jump_nt */
    GeneralSubRegs, GeneralSubRegs, b30_2Imm, 
    /* J4_cmpeq_tp0_jump_t */
    GeneralSubRegs, GeneralSubRegs, b30_2Imm, 
    /* J4_cmpeq_tp1_jump_nt */
    GeneralSubRegs, GeneralSubRegs, b30_2Imm, 
    /* J4_cmpeq_tp1_jump_t */
    GeneralSubRegs, GeneralSubRegs, b30_2Imm, 
    /* J4_cmpeqi_f_jumpnv_nt */
    IntRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpeqi_f_jumpnv_t */
    IntRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpeqi_fp0_jump_nt */
    GeneralSubRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpeqi_fp0_jump_t */
    GeneralSubRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpeqi_fp1_jump_nt */
    GeneralSubRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpeqi_fp1_jump_t */
    GeneralSubRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpeqi_t_jumpnv_nt */
    IntRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpeqi_t_jumpnv_t */
    IntRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpeqi_tp0_jump_nt */
    GeneralSubRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpeqi_tp0_jump_t */
    GeneralSubRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpeqi_tp1_jump_nt */
    GeneralSubRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpeqi_tp1_jump_t */
    GeneralSubRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpeqn1_f_jumpnv_nt */
    IntRegs, n1Const, b30_2Imm, 
    /* J4_cmpeqn1_f_jumpnv_t */
    IntRegs, n1Const, b30_2Imm, 
    /* J4_cmpeqn1_fp0_jump_nt */
    GeneralSubRegs, n1Const, b30_2Imm, 
    /* J4_cmpeqn1_fp0_jump_t */
    GeneralSubRegs, n1Const, b30_2Imm, 
    /* J4_cmpeqn1_fp1_jump_nt */
    GeneralSubRegs, n1Const, b30_2Imm, 
    /* J4_cmpeqn1_fp1_jump_t */
    GeneralSubRegs, n1Const, b30_2Imm, 
    /* J4_cmpeqn1_t_jumpnv_nt */
    IntRegs, n1Const, b30_2Imm, 
    /* J4_cmpeqn1_t_jumpnv_t */
    IntRegs, n1Const, b30_2Imm, 
    /* J4_cmpeqn1_tp0_jump_nt */
    GeneralSubRegs, n1Const, b30_2Imm, 
    /* J4_cmpeqn1_tp0_jump_t */
    GeneralSubRegs, n1Const, b30_2Imm, 
    /* J4_cmpeqn1_tp1_jump_nt */
    GeneralSubRegs, n1Const, b30_2Imm, 
    /* J4_cmpeqn1_tp1_jump_t */
    GeneralSubRegs, n1Const, b30_2Imm, 
    /* J4_cmpgt_f_jumpnv_nt */
    IntRegs, IntRegs, b30_2Imm, 
    /* J4_cmpgt_f_jumpnv_t */
    IntRegs, IntRegs, b30_2Imm, 
    /* J4_cmpgt_fp0_jump_nt */
    GeneralSubRegs, GeneralSubRegs, b30_2Imm, 
    /* J4_cmpgt_fp0_jump_t */
    GeneralSubRegs, GeneralSubRegs, b30_2Imm, 
    /* J4_cmpgt_fp1_jump_nt */
    GeneralSubRegs, GeneralSubRegs, b30_2Imm, 
    /* J4_cmpgt_fp1_jump_t */
    GeneralSubRegs, GeneralSubRegs, b30_2Imm, 
    /* J4_cmpgt_t_jumpnv_nt */
    IntRegs, IntRegs, b30_2Imm, 
    /* J4_cmpgt_t_jumpnv_t */
    IntRegs, IntRegs, b30_2Imm, 
    /* J4_cmpgt_tp0_jump_nt */
    GeneralSubRegs, GeneralSubRegs, b30_2Imm, 
    /* J4_cmpgt_tp0_jump_t */
    GeneralSubRegs, GeneralSubRegs, b30_2Imm, 
    /* J4_cmpgt_tp1_jump_nt */
    GeneralSubRegs, GeneralSubRegs, b30_2Imm, 
    /* J4_cmpgt_tp1_jump_t */
    GeneralSubRegs, GeneralSubRegs, b30_2Imm, 
    /* J4_cmpgti_f_jumpnv_nt */
    IntRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpgti_f_jumpnv_t */
    IntRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpgti_fp0_jump_nt */
    GeneralSubRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpgti_fp0_jump_t */
    GeneralSubRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpgti_fp1_jump_nt */
    GeneralSubRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpgti_fp1_jump_t */
    GeneralSubRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpgti_t_jumpnv_nt */
    IntRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpgti_t_jumpnv_t */
    IntRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpgti_tp0_jump_nt */
    GeneralSubRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpgti_tp0_jump_t */
    GeneralSubRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpgti_tp1_jump_nt */
    GeneralSubRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpgti_tp1_jump_t */
    GeneralSubRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpgtn1_f_jumpnv_nt */
    IntRegs, n1Const, b30_2Imm, 
    /* J4_cmpgtn1_f_jumpnv_t */
    IntRegs, n1Const, b30_2Imm, 
    /* J4_cmpgtn1_fp0_jump_nt */
    GeneralSubRegs, n1Const, b30_2Imm, 
    /* J4_cmpgtn1_fp0_jump_t */
    GeneralSubRegs, n1Const, b30_2Imm, 
    /* J4_cmpgtn1_fp1_jump_nt */
    GeneralSubRegs, n1Const, b30_2Imm, 
    /* J4_cmpgtn1_fp1_jump_t */
    GeneralSubRegs, n1Const, b30_2Imm, 
    /* J4_cmpgtn1_t_jumpnv_nt */
    IntRegs, n1Const, b30_2Imm, 
    /* J4_cmpgtn1_t_jumpnv_t */
    IntRegs, n1Const, b30_2Imm, 
    /* J4_cmpgtn1_tp0_jump_nt */
    GeneralSubRegs, n1Const, b30_2Imm, 
    /* J4_cmpgtn1_tp0_jump_t */
    GeneralSubRegs, n1Const, b30_2Imm, 
    /* J4_cmpgtn1_tp1_jump_nt */
    GeneralSubRegs, n1Const, b30_2Imm, 
    /* J4_cmpgtn1_tp1_jump_t */
    GeneralSubRegs, n1Const, b30_2Imm, 
    /* J4_cmpgtu_f_jumpnv_nt */
    IntRegs, IntRegs, b30_2Imm, 
    /* J4_cmpgtu_f_jumpnv_t */
    IntRegs, IntRegs, b30_2Imm, 
    /* J4_cmpgtu_fp0_jump_nt */
    GeneralSubRegs, GeneralSubRegs, b30_2Imm, 
    /* J4_cmpgtu_fp0_jump_t */
    GeneralSubRegs, GeneralSubRegs, b30_2Imm, 
    /* J4_cmpgtu_fp1_jump_nt */
    GeneralSubRegs, GeneralSubRegs, b30_2Imm, 
    /* J4_cmpgtu_fp1_jump_t */
    GeneralSubRegs, GeneralSubRegs, b30_2Imm, 
    /* J4_cmpgtu_t_jumpnv_nt */
    IntRegs, IntRegs, b30_2Imm, 
    /* J4_cmpgtu_t_jumpnv_t */
    IntRegs, IntRegs, b30_2Imm, 
    /* J4_cmpgtu_tp0_jump_nt */
    GeneralSubRegs, GeneralSubRegs, b30_2Imm, 
    /* J4_cmpgtu_tp0_jump_t */
    GeneralSubRegs, GeneralSubRegs, b30_2Imm, 
    /* J4_cmpgtu_tp1_jump_nt */
    GeneralSubRegs, GeneralSubRegs, b30_2Imm, 
    /* J4_cmpgtu_tp1_jump_t */
    GeneralSubRegs, GeneralSubRegs, b30_2Imm, 
    /* J4_cmpgtui_f_jumpnv_nt */
    IntRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpgtui_f_jumpnv_t */
    IntRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpgtui_fp0_jump_nt */
    GeneralSubRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpgtui_fp0_jump_t */
    GeneralSubRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpgtui_fp1_jump_nt */
    GeneralSubRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpgtui_fp1_jump_t */
    GeneralSubRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpgtui_t_jumpnv_nt */
    IntRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpgtui_t_jumpnv_t */
    IntRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpgtui_tp0_jump_nt */
    GeneralSubRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpgtui_tp0_jump_t */
    GeneralSubRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpgtui_tp1_jump_nt */
    GeneralSubRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmpgtui_tp1_jump_t */
    GeneralSubRegs, u5_0Imm, b30_2Imm, 
    /* J4_cmplt_f_jumpnv_nt */
    IntRegs, IntRegs, b30_2Imm, 
    /* J4_cmplt_f_jumpnv_t */
    IntRegs, IntRegs, b30_2Imm, 
    /* J4_cmplt_t_jumpnv_nt */
    IntRegs, IntRegs, b30_2Imm, 
    /* J4_cmplt_t_jumpnv_t */
    IntRegs, IntRegs, b30_2Imm, 
    /* J4_cmpltu_f_jumpnv_nt */
    IntRegs, IntRegs, b30_2Imm, 
    /* J4_cmpltu_f_jumpnv_t */
    IntRegs, IntRegs, b30_2Imm, 
    /* J4_cmpltu_t_jumpnv_nt */
    IntRegs, IntRegs, b30_2Imm, 
    /* J4_cmpltu_t_jumpnv_t */
    IntRegs, IntRegs, b30_2Imm, 
    /* J4_hintjumpr */
    IntRegs, 
    /* J4_jumpseti */
    GeneralSubRegs, u6_0Imm, b30_2Imm, 
    /* J4_jumpsetr */
    GeneralSubRegs, GeneralSubRegs, b30_2Imm, 
    /* J4_tstbit0_f_jumpnv_nt */
    IntRegs, b30_2Imm, 
    /* J4_tstbit0_f_jumpnv_t */
    IntRegs, b30_2Imm, 
    /* J4_tstbit0_fp0_jump_nt */
    GeneralSubRegs, b30_2Imm, 
    /* J4_tstbit0_fp0_jump_t */
    GeneralSubRegs, b30_2Imm, 
    /* J4_tstbit0_fp1_jump_nt */
    GeneralSubRegs, b30_2Imm, 
    /* J4_tstbit0_fp1_jump_t */
    GeneralSubRegs, b30_2Imm, 
    /* J4_tstbit0_t_jumpnv_nt */
    IntRegs, b30_2Imm, 
    /* J4_tstbit0_t_jumpnv_t */
    IntRegs, b30_2Imm, 
    /* J4_tstbit0_tp0_jump_nt */
    GeneralSubRegs, b30_2Imm, 
    /* J4_tstbit0_tp0_jump_t */
    GeneralSubRegs, b30_2Imm, 
    /* J4_tstbit0_tp1_jump_nt */
    GeneralSubRegs, b30_2Imm, 
    /* J4_tstbit0_tp1_jump_t */
    GeneralSubRegs, b30_2Imm, 
    /* L2_deallocframe */
    DoubleRegs, IntRegs, 
    /* L2_loadalignb_io */
    DoubleRegs, DoubleRegs, IntRegs, s32_0Imm, 
    /* L2_loadalignb_pbr */
    DoubleRegs, IntRegs, DoubleRegs, IntRegs, ModRegs, 
    /* L2_loadalignb_pci */
    DoubleRegs, IntRegs, DoubleRegs, IntRegs, s4_0Imm, ModRegs, 
    /* L2_loadalignb_pcr */
    DoubleRegs, IntRegs, DoubleRegs, IntRegs, ModRegs, 
    /* L2_loadalignb_pi */
    DoubleRegs, IntRegs, DoubleRegs, IntRegs, s4_0Imm, 
    /* L2_loadalignb_pr */
    DoubleRegs, IntRegs, DoubleRegs, IntRegs, ModRegs, 
    /* L2_loadalignh_io */
    DoubleRegs, DoubleRegs, IntRegs, s31_1Imm, 
    /* L2_loadalignh_pbr */
    DoubleRegs, IntRegs, DoubleRegs, IntRegs, ModRegs, 
    /* L2_loadalignh_pci */
    DoubleRegs, IntRegs, DoubleRegs, IntRegs, s4_1Imm, ModRegs, 
    /* L2_loadalignh_pcr */
    DoubleRegs, IntRegs, DoubleRegs, IntRegs, ModRegs, 
    /* L2_loadalignh_pi */
    DoubleRegs, IntRegs, DoubleRegs, IntRegs, s4_1Imm, 
    /* L2_loadalignh_pr */
    DoubleRegs, IntRegs, DoubleRegs, IntRegs, ModRegs, 
    /* L2_loadbsw2_io */
    IntRegs, IntRegs, s31_1Imm, 
    /* L2_loadbsw2_pbr */
    IntRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadbsw2_pci */
    IntRegs, IntRegs, IntRegs, s4_1Imm, ModRegs, 
    /* L2_loadbsw2_pcr */
    IntRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadbsw2_pi */
    IntRegs, IntRegs, IntRegs, s4_1Imm, 
    /* L2_loadbsw2_pr */
    IntRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadbsw4_io */
    DoubleRegs, IntRegs, s30_2Imm, 
    /* L2_loadbsw4_pbr */
    DoubleRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadbsw4_pci */
    DoubleRegs, IntRegs, IntRegs, s4_2Imm, ModRegs, 
    /* L2_loadbsw4_pcr */
    DoubleRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadbsw4_pi */
    DoubleRegs, IntRegs, IntRegs, s4_2Imm, 
    /* L2_loadbsw4_pr */
    DoubleRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadbzw2_io */
    IntRegs, IntRegs, s31_1Imm, 
    /* L2_loadbzw2_pbr */
    IntRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadbzw2_pci */
    IntRegs, IntRegs, IntRegs, s4_1Imm, ModRegs, 
    /* L2_loadbzw2_pcr */
    IntRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadbzw2_pi */
    IntRegs, IntRegs, IntRegs, s4_1Imm, 
    /* L2_loadbzw2_pr */
    IntRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadbzw4_io */
    DoubleRegs, IntRegs, s30_2Imm, 
    /* L2_loadbzw4_pbr */
    DoubleRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadbzw4_pci */
    DoubleRegs, IntRegs, IntRegs, s4_2Imm, ModRegs, 
    /* L2_loadbzw4_pcr */
    DoubleRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadbzw4_pi */
    DoubleRegs, IntRegs, IntRegs, s4_2Imm, 
    /* L2_loadbzw4_pr */
    DoubleRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadrb_io */
    IntRegs, IntRegs, s32_0Imm, 
    /* L2_loadrb_pbr */
    IntRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadrb_pci */
    IntRegs, IntRegs, IntRegs, s4_0Imm, ModRegs, 
    /* L2_loadrb_pcr */
    IntRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadrb_pi */
    IntRegs, IntRegs, IntRegs, s4_0Imm, 
    /* L2_loadrb_pr */
    IntRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadrbgp */
    IntRegs, u32_0Imm, 
    /* L2_loadrd_io */
    DoubleRegs, IntRegs, s29_3Imm, 
    /* L2_loadrd_pbr */
    DoubleRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadrd_pci */
    DoubleRegs, IntRegs, IntRegs, s4_3Imm, ModRegs, 
    /* L2_loadrd_pcr */
    DoubleRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadrd_pi */
    DoubleRegs, IntRegs, IntRegs, s4_3Imm, 
    /* L2_loadrd_pr */
    DoubleRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadrdgp */
    DoubleRegs, u29_3Imm, 
    /* L2_loadrh_io */
    IntRegs, IntRegs, s31_1Imm, 
    /* L2_loadrh_pbr */
    IntRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadrh_pci */
    IntRegs, IntRegs, IntRegs, s4_1Imm, ModRegs, 
    /* L2_loadrh_pcr */
    IntRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadrh_pi */
    IntRegs, IntRegs, IntRegs, s4_1Imm, 
    /* L2_loadrh_pr */
    IntRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadrhgp */
    IntRegs, u31_1Imm, 
    /* L2_loadri_io */
    IntRegs, IntRegs, s30_2Imm, 
    /* L2_loadri_pbr */
    IntRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadri_pci */
    IntRegs, IntRegs, IntRegs, s4_2Imm, ModRegs, 
    /* L2_loadri_pcr */
    IntRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadri_pi */
    IntRegs, IntRegs, IntRegs, s4_2Imm, 
    /* L2_loadri_pr */
    IntRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadrigp */
    IntRegs, u30_2Imm, 
    /* L2_loadrub_io */
    IntRegs, IntRegs, s32_0Imm, 
    /* L2_loadrub_pbr */
    IntRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadrub_pci */
    IntRegs, IntRegs, IntRegs, s4_0Imm, ModRegs, 
    /* L2_loadrub_pcr */
    IntRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadrub_pi */
    IntRegs, IntRegs, IntRegs, s4_0Imm, 
    /* L2_loadrub_pr */
    IntRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadrubgp */
    IntRegs, u32_0Imm, 
    /* L2_loadruh_io */
    IntRegs, IntRegs, s31_1Imm, 
    /* L2_loadruh_pbr */
    IntRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadruh_pci */
    IntRegs, IntRegs, IntRegs, s4_1Imm, ModRegs, 
    /* L2_loadruh_pcr */
    IntRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadruh_pi */
    IntRegs, IntRegs, IntRegs, s4_1Imm, 
    /* L2_loadruh_pr */
    IntRegs, IntRegs, IntRegs, ModRegs, 
    /* L2_loadruhgp */
    IntRegs, u31_1Imm, 
    /* L2_loadw_aq */
    IntRegs, IntRegs, 
    /* L2_loadw_locked */
    IntRegs, IntRegs, 
    /* L2_ploadrbf_io */
    IntRegs, PredRegs, IntRegs, u32_0Imm, 
    /* L2_ploadrbf_pi */
    IntRegs, IntRegs, PredRegs, IntRegs, s4_0Imm, 
    /* L2_ploadrbfnew_io */
    IntRegs, PredRegs, IntRegs, u32_0Imm, 
    /* L2_ploadrbfnew_pi */
    IntRegs, IntRegs, PredRegs, IntRegs, s4_0Imm, 
    /* L2_ploadrbt_io */
    IntRegs, PredRegs, IntRegs, u32_0Imm, 
    /* L2_ploadrbt_pi */
    IntRegs, IntRegs, PredRegs, IntRegs, s4_0Imm, 
    /* L2_ploadrbtnew_io */
    IntRegs, PredRegs, IntRegs, u32_0Imm, 
    /* L2_ploadrbtnew_pi */
    IntRegs, IntRegs, PredRegs, IntRegs, s4_0Imm, 
    /* L2_ploadrdf_io */
    DoubleRegs, PredRegs, IntRegs, u29_3Imm, 
    /* L2_ploadrdf_pi */
    DoubleRegs, IntRegs, PredRegs, IntRegs, s4_3Imm, 
    /* L2_ploadrdfnew_io */
    DoubleRegs, PredRegs, IntRegs, u29_3Imm, 
    /* L2_ploadrdfnew_pi */
    DoubleRegs, IntRegs, PredRegs, IntRegs, s4_3Imm, 
    /* L2_ploadrdt_io */
    DoubleRegs, PredRegs, IntRegs, u29_3Imm, 
    /* L2_ploadrdt_pi */
    DoubleRegs, IntRegs, PredRegs, IntRegs, s4_3Imm, 
    /* L2_ploadrdtnew_io */
    DoubleRegs, PredRegs, IntRegs, u29_3Imm, 
    /* L2_ploadrdtnew_pi */
    DoubleRegs, IntRegs, PredRegs, IntRegs, s4_3Imm, 
    /* L2_ploadrhf_io */
    IntRegs, PredRegs, IntRegs, u31_1Imm, 
    /* L2_ploadrhf_pi */
    IntRegs, IntRegs, PredRegs, IntRegs, s4_1Imm, 
    /* L2_ploadrhfnew_io */
    IntRegs, PredRegs, IntRegs, u31_1Imm, 
    /* L2_ploadrhfnew_pi */
    IntRegs, IntRegs, PredRegs, IntRegs, s4_1Imm, 
    /* L2_ploadrht_io */
    IntRegs, PredRegs, IntRegs, u31_1Imm, 
    /* L2_ploadrht_pi */
    IntRegs, IntRegs, PredRegs, IntRegs, s4_1Imm, 
    /* L2_ploadrhtnew_io */
    IntRegs, PredRegs, IntRegs, u31_1Imm, 
    /* L2_ploadrhtnew_pi */
    IntRegs, IntRegs, PredRegs, IntRegs, s4_1Imm, 
    /* L2_ploadrif_io */
    IntRegs, PredRegs, IntRegs, u30_2Imm, 
    /* L2_ploadrif_pi */
    IntRegs, IntRegs, PredRegs, IntRegs, s4_2Imm, 
    /* L2_ploadrifnew_io */
    IntRegs, PredRegs, IntRegs, u30_2Imm, 
    /* L2_ploadrifnew_pi */
    IntRegs, IntRegs, PredRegs, IntRegs, s4_2Imm, 
    /* L2_ploadrit_io */
    IntRegs, PredRegs, IntRegs, u30_2Imm, 
    /* L2_ploadrit_pi */
    IntRegs, IntRegs, PredRegs, IntRegs, s4_2Imm, 
    /* L2_ploadritnew_io */
    IntRegs, PredRegs, IntRegs, u30_2Imm, 
    /* L2_ploadritnew_pi */
    IntRegs, IntRegs, PredRegs, IntRegs, s4_2Imm, 
    /* L2_ploadrubf_io */
    IntRegs, PredRegs, IntRegs, u32_0Imm, 
    /* L2_ploadrubf_pi */
    IntRegs, IntRegs, PredRegs, IntRegs, s4_0Imm, 
    /* L2_ploadrubfnew_io */
    IntRegs, PredRegs, IntRegs, u32_0Imm, 
    /* L2_ploadrubfnew_pi */
    IntRegs, IntRegs, PredRegs, IntRegs, s4_0Imm, 
    /* L2_ploadrubt_io */
    IntRegs, PredRegs, IntRegs, u32_0Imm, 
    /* L2_ploadrubt_pi */
    IntRegs, IntRegs, PredRegs, IntRegs, s4_0Imm, 
    /* L2_ploadrubtnew_io */
    IntRegs, PredRegs, IntRegs, u32_0Imm, 
    /* L2_ploadrubtnew_pi */
    IntRegs, IntRegs, PredRegs, IntRegs, s4_0Imm, 
    /* L2_ploadruhf_io */
    IntRegs, PredRegs, IntRegs, u31_1Imm, 
    /* L2_ploadruhf_pi */
    IntRegs, IntRegs, PredRegs, IntRegs, s4_1Imm, 
    /* L2_ploadruhfnew_io */
    IntRegs, PredRegs, IntRegs, u31_1Imm, 
    /* L2_ploadruhfnew_pi */
    IntRegs, IntRegs, PredRegs, IntRegs, s4_1Imm, 
    /* L2_ploadruht_io */
    IntRegs, PredRegs, IntRegs, u31_1Imm, 
    /* L2_ploadruht_pi */
    IntRegs, IntRegs, PredRegs, IntRegs, s4_1Imm, 
    /* L2_ploadruhtnew_io */
    IntRegs, PredRegs, IntRegs, u31_1Imm, 
    /* L2_ploadruhtnew_pi */
    IntRegs, IntRegs, PredRegs, IntRegs, s4_1Imm, 
    /* L4_add_memopb_io */
    IntRegs, u32_0Imm, IntRegs, 
    /* L4_add_memoph_io */
    IntRegs, u31_1Imm, IntRegs, 
    /* L4_add_memopw_io */
    IntRegs, u30_2Imm, IntRegs, 
    /* L4_and_memopb_io */
    IntRegs, u32_0Imm, IntRegs, 
    /* L4_and_memoph_io */
    IntRegs, u31_1Imm, IntRegs, 
    /* L4_and_memopw_io */
    IntRegs, u30_2Imm, IntRegs, 
    /* L4_iadd_memopb_io */
    IntRegs, u32_0Imm, u5_0Imm, 
    /* L4_iadd_memoph_io */
    IntRegs, u31_1Imm, u5_0Imm, 
    /* L4_iadd_memopw_io */
    IntRegs, u30_2Imm, u5_0Imm, 
    /* L4_iand_memopb_io */
    IntRegs, u32_0Imm, u5_0Imm, 
    /* L4_iand_memoph_io */
    IntRegs, u31_1Imm, u5_0Imm, 
    /* L4_iand_memopw_io */
    IntRegs, u30_2Imm, u5_0Imm, 
    /* L4_ior_memopb_io */
    IntRegs, u32_0Imm, u5_0Imm, 
    /* L4_ior_memoph_io */
    IntRegs, u31_1Imm, u5_0Imm, 
    /* L4_ior_memopw_io */
    IntRegs, u30_2Imm, u5_0Imm, 
    /* L4_isub_memopb_io */
    IntRegs, u32_0Imm, u5_0Imm, 
    /* L4_isub_memoph_io */
    IntRegs, u31_1Imm, u5_0Imm, 
    /* L4_isub_memopw_io */
    IntRegs, u30_2Imm, u5_0Imm, 
    /* L4_loadalignb_ap */
    DoubleRegs, IntRegs, DoubleRegs, u32_0Imm, 
    /* L4_loadalignb_ur */
    DoubleRegs, DoubleRegs, IntRegs, u2_0Imm, u32_0Imm, 
    /* L4_loadalignh_ap */
    DoubleRegs, IntRegs, DoubleRegs, u32_0Imm, 
    /* L4_loadalignh_ur */
    DoubleRegs, DoubleRegs, IntRegs, u2_0Imm, u32_0Imm, 
    /* L4_loadbsw2_ap */
    IntRegs, IntRegs, u32_0Imm, 
    /* L4_loadbsw2_ur */
    IntRegs, IntRegs, u2_0Imm, u32_0Imm, 
    /* L4_loadbsw4_ap */
    DoubleRegs, IntRegs, u32_0Imm, 
    /* L4_loadbsw4_ur */
    DoubleRegs, IntRegs, u2_0Imm, u32_0Imm, 
    /* L4_loadbzw2_ap */
    IntRegs, IntRegs, u32_0Imm, 
    /* L4_loadbzw2_ur */
    IntRegs, IntRegs, u2_0Imm, u32_0Imm, 
    /* L4_loadbzw4_ap */
    DoubleRegs, IntRegs, u32_0Imm, 
    /* L4_loadbzw4_ur */
    DoubleRegs, IntRegs, u2_0Imm, u32_0Imm, 
    /* L4_loadd_aq */
    DoubleRegs, IntRegs, 
    /* L4_loadd_locked */
    DoubleRegs, IntRegs, 
    /* L4_loadrb_ap */
    IntRegs, IntRegs, u32_0Imm, 
    /* L4_loadrb_rr */
    IntRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_loadrb_ur */
    IntRegs, IntRegs, u2_0Imm, u32_0Imm, 
    /* L4_loadrd_ap */
    DoubleRegs, IntRegs, u32_0Imm, 
    /* L4_loadrd_rr */
    DoubleRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_loadrd_ur */
    DoubleRegs, IntRegs, u2_0Imm, u32_0Imm, 
    /* L4_loadrh_ap */
    IntRegs, IntRegs, u32_0Imm, 
    /* L4_loadrh_rr */
    IntRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_loadrh_ur */
    IntRegs, IntRegs, u2_0Imm, u32_0Imm, 
    /* L4_loadri_ap */
    IntRegs, IntRegs, u32_0Imm, 
    /* L4_loadri_rr */
    IntRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_loadri_ur */
    IntRegs, IntRegs, u2_0Imm, u32_0Imm, 
    /* L4_loadrub_ap */
    IntRegs, IntRegs, u32_0Imm, 
    /* L4_loadrub_rr */
    IntRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_loadrub_ur */
    IntRegs, IntRegs, u2_0Imm, u32_0Imm, 
    /* L4_loadruh_ap */
    IntRegs, IntRegs, u32_0Imm, 
    /* L4_loadruh_rr */
    IntRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_loadruh_ur */
    IntRegs, IntRegs, u2_0Imm, u32_0Imm, 
    /* L4_or_memopb_io */
    IntRegs, u32_0Imm, IntRegs, 
    /* L4_or_memoph_io */
    IntRegs, u31_1Imm, IntRegs, 
    /* L4_or_memopw_io */
    IntRegs, u30_2Imm, IntRegs, 
    /* L4_ploadrbf_abs */
    IntRegs, PredRegs, u32_0Imm, 
    /* L4_ploadrbf_rr */
    IntRegs, PredRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_ploadrbfnew_abs */
    IntRegs, PredRegs, u32_0Imm, 
    /* L4_ploadrbfnew_rr */
    IntRegs, PredRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_ploadrbt_abs */
    IntRegs, PredRegs, u32_0Imm, 
    /* L4_ploadrbt_rr */
    IntRegs, PredRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_ploadrbtnew_abs */
    IntRegs, PredRegs, u32_0Imm, 
    /* L4_ploadrbtnew_rr */
    IntRegs, PredRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_ploadrdf_abs */
    DoubleRegs, PredRegs, u32_0Imm, 
    /* L4_ploadrdf_rr */
    DoubleRegs, PredRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_ploadrdfnew_abs */
    DoubleRegs, PredRegs, u32_0Imm, 
    /* L4_ploadrdfnew_rr */
    DoubleRegs, PredRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_ploadrdt_abs */
    DoubleRegs, PredRegs, u32_0Imm, 
    /* L4_ploadrdt_rr */
    DoubleRegs, PredRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_ploadrdtnew_abs */
    DoubleRegs, PredRegs, u32_0Imm, 
    /* L4_ploadrdtnew_rr */
    DoubleRegs, PredRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_ploadrhf_abs */
    IntRegs, PredRegs, u32_0Imm, 
    /* L4_ploadrhf_rr */
    IntRegs, PredRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_ploadrhfnew_abs */
    IntRegs, PredRegs, u32_0Imm, 
    /* L4_ploadrhfnew_rr */
    IntRegs, PredRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_ploadrht_abs */
    IntRegs, PredRegs, u32_0Imm, 
    /* L4_ploadrht_rr */
    IntRegs, PredRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_ploadrhtnew_abs */
    IntRegs, PredRegs, u32_0Imm, 
    /* L4_ploadrhtnew_rr */
    IntRegs, PredRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_ploadrif_abs */
    IntRegs, PredRegs, u32_0Imm, 
    /* L4_ploadrif_rr */
    IntRegs, PredRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_ploadrifnew_abs */
    IntRegs, PredRegs, u32_0Imm, 
    /* L4_ploadrifnew_rr */
    IntRegs, PredRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_ploadrit_abs */
    IntRegs, PredRegs, u32_0Imm, 
    /* L4_ploadrit_rr */
    IntRegs, PredRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_ploadritnew_abs */
    IntRegs, PredRegs, u32_0Imm, 
    /* L4_ploadritnew_rr */
    IntRegs, PredRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_ploadrubf_abs */
    IntRegs, PredRegs, u32_0Imm, 
    /* L4_ploadrubf_rr */
    IntRegs, PredRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_ploadrubfnew_abs */
    IntRegs, PredRegs, u32_0Imm, 
    /* L4_ploadrubfnew_rr */
    IntRegs, PredRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_ploadrubt_abs */
    IntRegs, PredRegs, u32_0Imm, 
    /* L4_ploadrubt_rr */
    IntRegs, PredRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_ploadrubtnew_abs */
    IntRegs, PredRegs, u32_0Imm, 
    /* L4_ploadrubtnew_rr */
    IntRegs, PredRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_ploadruhf_abs */
    IntRegs, PredRegs, u32_0Imm, 
    /* L4_ploadruhf_rr */
    IntRegs, PredRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_ploadruhfnew_abs */
    IntRegs, PredRegs, u32_0Imm, 
    /* L4_ploadruhfnew_rr */
    IntRegs, PredRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_ploadruht_abs */
    IntRegs, PredRegs, u32_0Imm, 
    /* L4_ploadruht_rr */
    IntRegs, PredRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_ploadruhtnew_abs */
    IntRegs, PredRegs, u32_0Imm, 
    /* L4_ploadruhtnew_rr */
    IntRegs, PredRegs, IntRegs, IntRegs, u2_0Imm, 
    /* L4_return */
    DoubleRegs, IntRegs, 
    /* L4_return_f */
    DoubleRegs, PredRegs, IntRegs, 
    /* L4_return_fnew_pnt */
    DoubleRegs, PredRegs, IntRegs, 
    /* L4_return_fnew_pt */
    DoubleRegs, PredRegs, IntRegs, 
    /* L4_return_t */
    DoubleRegs, PredRegs, IntRegs, 
    /* L4_return_tnew_pnt */
    DoubleRegs, PredRegs, IntRegs, 
    /* L4_return_tnew_pt */
    DoubleRegs, PredRegs, IntRegs, 
    /* L4_sub_memopb_io */
    IntRegs, u32_0Imm, IntRegs, 
    /* L4_sub_memoph_io */
    IntRegs, u31_1Imm, IntRegs, 
    /* L4_sub_memopw_io */
    IntRegs, u30_2Imm, IntRegs, 
    /* L6_memcpy */
    IntRegs, IntRegs, ModRegs, 
    /* LO */
    IntRegs, u16_0Imm, 
    /* M2_acci */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_accii */
    IntRegs, IntRegs, IntRegs, s32_0Imm, 
    /* M2_cmaci_s0 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_cmacr_s0 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_cmacs_s0 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_cmacs_s1 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_cmacsc_s0 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_cmacsc_s1 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_cmpyi_s0 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_cmpyr_s0 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_cmpyrs_s0 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_cmpyrs_s1 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_cmpyrsc_s0 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_cmpyrsc_s1 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_cmpys_s0 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_cmpys_s1 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_cmpysc_s0 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_cmpysc_s1 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_cnacs_s0 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_cnacs_s1 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_cnacsc_s0 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_cnacsc_s1 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_dpmpyss_acc_s0 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_dpmpyss_nac_s0 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_dpmpyss_rnd_s0 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_dpmpyss_s0 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_dpmpyuu_acc_s0 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_dpmpyuu_nac_s0 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_dpmpyuu_s0 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_hmmpyh_rs1 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_hmmpyh_s1 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_hmmpyl_rs1 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_hmmpyl_s1 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_maci */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_macsin */
    IntRegs, IntRegs, IntRegs, u32_0Imm, 
    /* M2_macsip */
    IntRegs, IntRegs, IntRegs, u32_0Imm, 
    /* M2_mmachs_rs0 */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmachs_rs1 */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmachs_s0 */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmachs_s1 */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmacls_rs0 */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmacls_rs1 */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmacls_s0 */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmacls_s1 */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmacuhs_rs0 */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmacuhs_rs1 */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmacuhs_s0 */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmacuhs_s1 */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmaculs_rs0 */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmaculs_rs1 */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmaculs_s0 */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmaculs_s1 */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmpyh_rs0 */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmpyh_rs1 */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmpyh_s0 */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmpyh_s1 */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmpyl_rs0 */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmpyl_rs1 */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmpyl_s0 */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmpyl_s1 */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmpyuh_rs0 */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmpyuh_rs1 */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmpyuh_s0 */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmpyuh_s1 */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmpyul_rs0 */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmpyul_rs1 */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmpyul_s0 */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mmpyul_s1 */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_mnaci */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_acc_hh_s0 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_acc_hh_s1 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_acc_hl_s0 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_acc_hl_s1 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_acc_lh_s0 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_acc_lh_s1 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_acc_ll_s0 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_acc_ll_s1 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_acc_sat_hh_s0 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_acc_sat_hh_s1 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_acc_sat_hl_s0 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_acc_sat_hl_s1 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_acc_sat_lh_s0 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_acc_sat_lh_s1 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_acc_sat_ll_s0 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_acc_sat_ll_s1 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_hh_s0 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_hh_s1 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_hl_s0 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_hl_s1 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_lh_s0 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_lh_s1 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_ll_s0 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_ll_s1 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_nac_hh_s0 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_nac_hh_s1 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_nac_hl_s0 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_nac_hl_s1 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_nac_lh_s0 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_nac_lh_s1 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_nac_ll_s0 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_nac_ll_s1 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_nac_sat_hh_s0 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_nac_sat_hh_s1 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_nac_sat_hl_s0 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_nac_sat_hl_s1 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_nac_sat_lh_s0 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_nac_sat_lh_s1 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_nac_sat_ll_s0 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_nac_sat_ll_s1 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_rnd_hh_s0 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_rnd_hh_s1 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_rnd_hl_s0 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_rnd_hl_s1 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_rnd_lh_s0 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_rnd_lh_s1 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_rnd_ll_s0 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_rnd_ll_s1 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_sat_hh_s0 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_sat_hh_s1 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_sat_hl_s0 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_sat_hl_s1 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_sat_lh_s0 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_sat_lh_s1 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_sat_ll_s0 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_sat_ll_s1 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_sat_rnd_hh_s0 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_sat_rnd_hh_s1 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_sat_rnd_hl_s0 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_sat_rnd_hl_s1 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_sat_rnd_lh_s0 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_sat_rnd_lh_s1 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_sat_rnd_ll_s0 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_sat_rnd_ll_s1 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_up */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_up_s1 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpy_up_s1_sat */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpyd_acc_hh_s0 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_acc_hh_s1 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_acc_hl_s0 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_acc_hl_s1 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_acc_lh_s0 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_acc_lh_s1 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_acc_ll_s0 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_acc_ll_s1 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_hh_s0 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_hh_s1 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_hl_s0 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_hl_s1 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_lh_s0 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_lh_s1 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_ll_s0 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_ll_s1 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_nac_hh_s0 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_nac_hh_s1 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_nac_hl_s0 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_nac_hl_s1 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_nac_lh_s0 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_nac_lh_s1 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_nac_ll_s0 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_nac_ll_s1 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_rnd_hh_s0 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_rnd_hh_s1 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_rnd_hl_s0 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_rnd_hl_s1 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_rnd_lh_s0 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_rnd_lh_s1 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_rnd_ll_s0 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyd_rnd_ll_s1 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyi */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpysin */
    IntRegs, IntRegs, u8_0Imm, 
    /* M2_mpysip */
    IntRegs, IntRegs, u32_0Imm, 
    /* M2_mpysu_up */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpyu_acc_hh_s0 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpyu_acc_hh_s1 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpyu_acc_hl_s0 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpyu_acc_hl_s1 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpyu_acc_lh_s0 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpyu_acc_lh_s1 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpyu_acc_ll_s0 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpyu_acc_ll_s1 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpyu_hh_s0 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpyu_hh_s1 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpyu_hl_s0 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpyu_hl_s1 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpyu_lh_s0 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpyu_lh_s1 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpyu_ll_s0 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpyu_ll_s1 */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpyu_nac_hh_s0 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpyu_nac_hh_s1 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpyu_nac_hl_s0 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpyu_nac_hl_s1 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpyu_nac_lh_s0 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpyu_nac_lh_s1 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpyu_nac_ll_s0 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpyu_nac_ll_s1 */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_mpyu_up */
    IntRegs, IntRegs, IntRegs, 
    /* M2_mpyud_acc_hh_s0 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyud_acc_hh_s1 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyud_acc_hl_s0 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyud_acc_hl_s1 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyud_acc_lh_s0 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyud_acc_lh_s1 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyud_acc_ll_s0 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyud_acc_ll_s1 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyud_hh_s0 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyud_hh_s1 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyud_hl_s0 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyud_hl_s1 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyud_lh_s0 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyud_lh_s1 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyud_ll_s0 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyud_ll_s1 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyud_nac_hh_s0 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyud_nac_hh_s1 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyud_nac_hl_s0 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyud_nac_hl_s1 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyud_nac_lh_s0 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyud_nac_lh_s1 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyud_nac_ll_s0 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_mpyud_nac_ll_s1 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_nacci */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_naccii */
    IntRegs, IntRegs, IntRegs, s32_0Imm, 
    /* M2_subacc */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M2_vabsdiffh */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vabsdiffw */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vcmac_s0_sat_i */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vcmac_s0_sat_r */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vcmpy_s0_sat_i */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vcmpy_s0_sat_r */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vcmpy_s1_sat_i */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vcmpy_s1_sat_r */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vdmacs_s0 */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vdmacs_s1 */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vdmpyrs_s0 */
    IntRegs, DoubleRegs, DoubleRegs, 
    /* M2_vdmpyrs_s1 */
    IntRegs, DoubleRegs, DoubleRegs, 
    /* M2_vdmpys_s0 */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vdmpys_s1 */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vmac2 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_vmac2es */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vmac2es_s0 */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vmac2es_s1 */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vmac2s_s0 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_vmac2s_s1 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_vmac2su_s0 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_vmac2su_s1 */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M2_vmpy2es_s0 */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vmpy2es_s1 */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vmpy2s_s0 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_vmpy2s_s0pack */
    IntRegs, IntRegs, IntRegs, 
    /* M2_vmpy2s_s1 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_vmpy2s_s1pack */
    IntRegs, IntRegs, IntRegs, 
    /* M2_vmpy2su_s0 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_vmpy2su_s1 */
    DoubleRegs, IntRegs, IntRegs, 
    /* M2_vraddh */
    IntRegs, DoubleRegs, DoubleRegs, 
    /* M2_vradduh */
    IntRegs, DoubleRegs, DoubleRegs, 
    /* M2_vrcmaci_s0 */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vrcmaci_s0c */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vrcmacr_s0 */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vrcmacr_s0c */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vrcmpyi_s0 */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vrcmpyi_s0c */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vrcmpyr_s0 */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vrcmpyr_s0c */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vrcmpys_acc_s1_h */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vrcmpys_acc_s1_l */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vrcmpys_s1_h */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vrcmpys_s1_l */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vrcmpys_s1rp_h */
    IntRegs, DoubleRegs, DoubleRegs, 
    /* M2_vrcmpys_s1rp_l */
    IntRegs, DoubleRegs, DoubleRegs, 
    /* M2_vrmac_s0 */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_vrmpy_s0 */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M2_xor_xacc */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M4_and_and */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M4_and_andn */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M4_and_or */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M4_and_xor */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M4_cmpyi_wh */
    IntRegs, DoubleRegs, IntRegs, 
    /* M4_cmpyi_whc */
    IntRegs, DoubleRegs, IntRegs, 
    /* M4_cmpyr_wh */
    IntRegs, DoubleRegs, IntRegs, 
    /* M4_cmpyr_whc */
    IntRegs, DoubleRegs, IntRegs, 
    /* M4_mac_up_s1_sat */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M4_mpyri_addi */
    IntRegs, u32_0Imm, IntRegs, u6_0Imm, 
    /* M4_mpyri_addr */
    IntRegs, IntRegs, IntRegs, u32_0Imm, 
    /* M4_mpyri_addr_u2 */
    IntRegs, IntRegs, u6_2Imm, IntRegs, 
    /* M4_mpyrr_addi */
    IntRegs, u32_0Imm, IntRegs, IntRegs, 
    /* M4_mpyrr_addr */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M4_nac_up_s1_sat */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M4_or_and */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M4_or_andn */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M4_or_or */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M4_or_xor */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M4_pmpyw */
    DoubleRegs, IntRegs, IntRegs, 
    /* M4_pmpyw_acc */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M4_vpmpyh */
    DoubleRegs, IntRegs, IntRegs, 
    /* M4_vpmpyh_acc */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M4_vrmpyeh_acc_s0 */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M4_vrmpyeh_acc_s1 */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M4_vrmpyeh_s0 */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M4_vrmpyeh_s1 */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M4_vrmpyoh_acc_s0 */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M4_vrmpyoh_acc_s1 */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M4_vrmpyoh_s0 */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M4_vrmpyoh_s1 */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M4_xor_and */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M4_xor_andn */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M4_xor_or */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* M4_xor_xacc */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M5_vdmacbsu */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M5_vdmpybsu */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M5_vmacbsu */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M5_vmacbuu */
    DoubleRegs, DoubleRegs, IntRegs, IntRegs, 
    /* M5_vmpybsu */
    DoubleRegs, IntRegs, IntRegs, 
    /* M5_vmpybuu */
    DoubleRegs, IntRegs, IntRegs, 
    /* M5_vrmacbsu */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M5_vrmacbuu */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M5_vrmpybsu */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M5_vrmpybuu */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M6_vabsdiffb */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M6_vabsdiffub */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M7_dcmpyiw */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M7_dcmpyiw_acc */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M7_dcmpyiwc */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M7_dcmpyiwc_acc */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M7_dcmpyrw */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M7_dcmpyrw_acc */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M7_dcmpyrwc */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M7_dcmpyrwc_acc */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* M7_wcmpyiw */
    IntRegs, DoubleRegs, DoubleRegs, 
    /* M7_wcmpyiw_rnd */
    IntRegs, DoubleRegs, DoubleRegs, 
    /* M7_wcmpyiwc */
    IntRegs, DoubleRegs, DoubleRegs, 
    /* M7_wcmpyiwc_rnd */
    IntRegs, DoubleRegs, DoubleRegs, 
    /* M7_wcmpyrw */
    IntRegs, DoubleRegs, DoubleRegs, 
    /* M7_wcmpyrw_rnd */
    IntRegs, DoubleRegs, DoubleRegs, 
    /* M7_wcmpyrwc */
    IntRegs, DoubleRegs, DoubleRegs, 
    /* M7_wcmpyrwc_rnd */
    IntRegs, DoubleRegs, DoubleRegs, 
    /* PS_call_stk */
    a30_2Imm, 
    /* PS_callr_nr */
    IntRegs, 
    /* PS_jmpret */
    IntRegs, 
    /* PS_jmpretf */
    PredRegs, IntRegs, 
    /* PS_jmpretfnew */
    PredRegs, IntRegs, 
    /* PS_jmpretfnewpt */
    PredRegs, IntRegs, 
    /* PS_jmprett */
    PredRegs, IntRegs, 
    /* PS_jmprettnew */
    PredRegs, IntRegs, 
    /* PS_jmprettnewpt */
    PredRegs, IntRegs, 
    /* PS_loadrbabs */
    IntRegs, u32_0Imm, 
    /* PS_loadrdabs */
    DoubleRegs, u29_3Imm, 
    /* PS_loadrhabs */
    IntRegs, u31_1Imm, 
    /* PS_loadriabs */
    IntRegs, u30_2Imm, 
    /* PS_loadrubabs */
    IntRegs, u32_0Imm, 
    /* PS_loadruhabs */
    IntRegs, u31_1Imm, 
    /* PS_storerbabs */
    u32_0Imm, IntRegs, 
    /* PS_storerbnewabs */
    u32_0Imm, IntRegs, 
    /* PS_storerdabs */
    u29_3Imm, DoubleRegs, 
    /* PS_storerfabs */
    u31_1Imm, IntRegs, 
    /* PS_storerhabs */
    u31_1Imm, IntRegs, 
    /* PS_storerhnewabs */
    u31_1Imm, IntRegs, 
    /* PS_storeriabs */
    u30_2Imm, IntRegs, 
    /* PS_storerinewabs */
    u30_2Imm, IntRegs, 
    /* PS_trap1 */
    u8_0Imm, 
    /* R6_release_at_vi */
    IntRegs, 
    /* R6_release_st_vi */
    IntRegs, 
    /* RESTORE_DEALLOC_BEFORE_TAILCALL_V4 */
    a30_2Imm, 
    /* RESTORE_DEALLOC_BEFORE_TAILCALL_V4_EXT */
    a30_2Imm, 
    /* RESTORE_DEALLOC_BEFORE_TAILCALL_V4_EXT_PIC */
    a30_2Imm, 
    /* RESTORE_DEALLOC_BEFORE_TAILCALL_V4_PIC */
    a30_2Imm, 
    /* RESTORE_DEALLOC_RET_JMP_V4 */
    b30_2Imm, 
    /* RESTORE_DEALLOC_RET_JMP_V4_EXT */
    b30_2Imm, 
    /* RESTORE_DEALLOC_RET_JMP_V4_EXT_PIC */
    b30_2Imm, 
    /* RESTORE_DEALLOC_RET_JMP_V4_PIC */
    b30_2Imm, 
    /* S2_addasl_rrri */
    IntRegs, IntRegs, IntRegs, u3_0Imm, 
    /* S2_allocframe */
    IntRegs, IntRegs, u11_3Imm, 
    /* S2_asl_i_p */
    DoubleRegs, DoubleRegs, u6_0Imm, 
    /* S2_asl_i_p_acc */
    DoubleRegs, DoubleRegs, DoubleRegs, u6_0Imm, 
    /* S2_asl_i_p_and */
    DoubleRegs, DoubleRegs, DoubleRegs, u6_0Imm, 
    /* S2_asl_i_p_nac */
    DoubleRegs, DoubleRegs, DoubleRegs, u6_0Imm, 
    /* S2_asl_i_p_or */
    DoubleRegs, DoubleRegs, DoubleRegs, u6_0Imm, 
    /* S2_asl_i_p_xacc */
    DoubleRegs, DoubleRegs, DoubleRegs, u6_0Imm, 
    /* S2_asl_i_r */
    IntRegs, IntRegs, u5_0Imm, 
    /* S2_asl_i_r_acc */
    IntRegs, IntRegs, IntRegs, u5_0Imm, 
    /* S2_asl_i_r_and */
    IntRegs, IntRegs, IntRegs, u5_0Imm, 
    /* S2_asl_i_r_nac */
    IntRegs, IntRegs, IntRegs, u5_0Imm, 
    /* S2_asl_i_r_or */
    IntRegs, IntRegs, IntRegs, u5_0Imm, 
    /* S2_asl_i_r_sat */
    IntRegs, IntRegs, u5_0Imm, 
    /* S2_asl_i_r_xacc */
    IntRegs, IntRegs, IntRegs, u5_0Imm, 
    /* S2_asl_i_vh */
    DoubleRegs, DoubleRegs, u4_0Imm, 
    /* S2_asl_i_vw */
    DoubleRegs, DoubleRegs, u5_0Imm, 
    /* S2_asl_r_p */
    DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_asl_r_p_acc */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_asl_r_p_and */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_asl_r_p_nac */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_asl_r_p_or */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_asl_r_p_xor */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_asl_r_r */
    IntRegs, IntRegs, IntRegs, 
    /* S2_asl_r_r_acc */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* S2_asl_r_r_and */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* S2_asl_r_r_nac */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* S2_asl_r_r_or */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* S2_asl_r_r_sat */
    IntRegs, IntRegs, IntRegs, 
    /* S2_asl_r_vh */
    DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_asl_r_vw */
    DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_asr_i_p */
    DoubleRegs, DoubleRegs, u6_0Imm, 
    /* S2_asr_i_p_acc */
    DoubleRegs, DoubleRegs, DoubleRegs, u6_0Imm, 
    /* S2_asr_i_p_and */
    DoubleRegs, DoubleRegs, DoubleRegs, u6_0Imm, 
    /* S2_asr_i_p_nac */
    DoubleRegs, DoubleRegs, DoubleRegs, u6_0Imm, 
    /* S2_asr_i_p_or */
    DoubleRegs, DoubleRegs, DoubleRegs, u6_0Imm, 
    /* S2_asr_i_p_rnd */
    DoubleRegs, DoubleRegs, u6_0Imm, 
    /* S2_asr_i_r */
    IntRegs, IntRegs, u5_0Imm, 
    /* S2_asr_i_r_acc */
    IntRegs, IntRegs, IntRegs, u5_0Imm, 
    /* S2_asr_i_r_and */
    IntRegs, IntRegs, IntRegs, u5_0Imm, 
    /* S2_asr_i_r_nac */
    IntRegs, IntRegs, IntRegs, u5_0Imm, 
    /* S2_asr_i_r_or */
    IntRegs, IntRegs, IntRegs, u5_0Imm, 
    /* S2_asr_i_r_rnd */
    IntRegs, IntRegs, u5_0Imm, 
    /* S2_asr_i_svw_trun */
    IntRegs, DoubleRegs, u5_0Imm, 
    /* S2_asr_i_vh */
    DoubleRegs, DoubleRegs, u4_0Imm, 
    /* S2_asr_i_vw */
    DoubleRegs, DoubleRegs, u5_0Imm, 
    /* S2_asr_r_p */
    DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_asr_r_p_acc */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_asr_r_p_and */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_asr_r_p_nac */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_asr_r_p_or */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_asr_r_p_xor */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_asr_r_r */
    IntRegs, IntRegs, IntRegs, 
    /* S2_asr_r_r_acc */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* S2_asr_r_r_and */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* S2_asr_r_r_nac */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* S2_asr_r_r_or */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* S2_asr_r_r_sat */
    IntRegs, IntRegs, IntRegs, 
    /* S2_asr_r_svw_trun */
    IntRegs, DoubleRegs, IntRegs, 
    /* S2_asr_r_vh */
    DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_asr_r_vw */
    DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_brev */
    IntRegs, IntRegs, 
    /* S2_brevp */
    DoubleRegs, DoubleRegs, 
    /* S2_cabacdecbin */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* S2_cl0 */
    IntRegs, IntRegs, 
    /* S2_cl0p */
    IntRegs, DoubleRegs, 
    /* S2_cl1 */
    IntRegs, IntRegs, 
    /* S2_cl1p */
    IntRegs, DoubleRegs, 
    /* S2_clb */
    IntRegs, IntRegs, 
    /* S2_clbnorm */
    IntRegs, IntRegs, 
    /* S2_clbp */
    IntRegs, DoubleRegs, 
    /* S2_clrbit_i */
    IntRegs, IntRegs, u5_0Imm, 
    /* S2_clrbit_r */
    IntRegs, IntRegs, IntRegs, 
    /* S2_ct0 */
    IntRegs, IntRegs, 
    /* S2_ct0p */
    IntRegs, DoubleRegs, 
    /* S2_ct1 */
    IntRegs, IntRegs, 
    /* S2_ct1p */
    IntRegs, DoubleRegs, 
    /* S2_deinterleave */
    DoubleRegs, DoubleRegs, 
    /* S2_extractu */
    IntRegs, IntRegs, u5_0Imm, u5_0Imm, 
    /* S2_extractu_rp */
    IntRegs, IntRegs, DoubleRegs, 
    /* S2_extractup */
    DoubleRegs, DoubleRegs, u6_0Imm, u6_0Imm, 
    /* S2_extractup_rp */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* S2_insert */
    IntRegs, IntRegs, IntRegs, u5_0Imm, u5_0Imm, 
    /* S2_insert_rp */
    IntRegs, IntRegs, IntRegs, DoubleRegs, 
    /* S2_insertp */
    DoubleRegs, DoubleRegs, DoubleRegs, u6_0Imm, u6_0Imm, 
    /* S2_insertp_rp */
    DoubleRegs, DoubleRegs, DoubleRegs, DoubleRegs, 
    /* S2_interleave */
    DoubleRegs, DoubleRegs, 
    /* S2_lfsp */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* S2_lsl_r_p */
    DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_lsl_r_p_acc */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_lsl_r_p_and */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_lsl_r_p_nac */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_lsl_r_p_or */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_lsl_r_p_xor */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_lsl_r_r */
    IntRegs, IntRegs, IntRegs, 
    /* S2_lsl_r_r_acc */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* S2_lsl_r_r_and */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* S2_lsl_r_r_nac */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* S2_lsl_r_r_or */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* S2_lsl_r_vh */
    DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_lsl_r_vw */
    DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_lsr_i_p */
    DoubleRegs, DoubleRegs, u6_0Imm, 
    /* S2_lsr_i_p_acc */
    DoubleRegs, DoubleRegs, DoubleRegs, u6_0Imm, 
    /* S2_lsr_i_p_and */
    DoubleRegs, DoubleRegs, DoubleRegs, u6_0Imm, 
    /* S2_lsr_i_p_nac */
    DoubleRegs, DoubleRegs, DoubleRegs, u6_0Imm, 
    /* S2_lsr_i_p_or */
    DoubleRegs, DoubleRegs, DoubleRegs, u6_0Imm, 
    /* S2_lsr_i_p_xacc */
    DoubleRegs, DoubleRegs, DoubleRegs, u6_0Imm, 
    /* S2_lsr_i_r */
    IntRegs, IntRegs, u5_0Imm, 
    /* S2_lsr_i_r_acc */
    IntRegs, IntRegs, IntRegs, u5_0Imm, 
    /* S2_lsr_i_r_and */
    IntRegs, IntRegs, IntRegs, u5_0Imm, 
    /* S2_lsr_i_r_nac */
    IntRegs, IntRegs, IntRegs, u5_0Imm, 
    /* S2_lsr_i_r_or */
    IntRegs, IntRegs, IntRegs, u5_0Imm, 
    /* S2_lsr_i_r_xacc */
    IntRegs, IntRegs, IntRegs, u5_0Imm, 
    /* S2_lsr_i_vh */
    DoubleRegs, DoubleRegs, u4_0Imm, 
    /* S2_lsr_i_vw */
    DoubleRegs, DoubleRegs, u5_0Imm, 
    /* S2_lsr_r_p */
    DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_lsr_r_p_acc */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_lsr_r_p_and */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_lsr_r_p_nac */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_lsr_r_p_or */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_lsr_r_p_xor */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_lsr_r_r */
    IntRegs, IntRegs, IntRegs, 
    /* S2_lsr_r_r_acc */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* S2_lsr_r_r_and */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* S2_lsr_r_r_nac */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* S2_lsr_r_r_or */
    IntRegs, IntRegs, IntRegs, IntRegs, 
    /* S2_lsr_r_vh */
    DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_lsr_r_vw */
    DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_mask */
    IntRegs, u5_0Imm, u5_0Imm, 
    /* S2_packhl */
    DoubleRegs, IntRegs, IntRegs, 
    /* S2_parityp */
    IntRegs, DoubleRegs, DoubleRegs, 
    /* S2_pstorerbf_io */
    PredRegs, IntRegs, u32_0Imm, IntRegs, 
    /* S2_pstorerbf_pi */
    IntRegs, PredRegs, IntRegs, s4_0Imm, IntRegs, 
    /* S2_pstorerbfnew_pi */
    IntRegs, PredRegs, IntRegs, s4_0Imm, IntRegs, 
    /* S2_pstorerbnewf_io */
    PredRegs, IntRegs, u32_0Imm, IntRegs, 
    /* S2_pstorerbnewf_pi */
    IntRegs, PredRegs, IntRegs, s4_0Imm, IntRegs, 
    /* S2_pstorerbnewfnew_pi */
    IntRegs, PredRegs, IntRegs, s4_0Imm, IntRegs, 
    /* S2_pstorerbnewt_io */
    PredRegs, IntRegs, u32_0Imm, IntRegs, 
    /* S2_pstorerbnewt_pi */
    IntRegs, PredRegs, IntRegs, s4_0Imm, IntRegs, 
    /* S2_pstorerbnewtnew_pi */
    IntRegs, PredRegs, IntRegs, s4_0Imm, IntRegs, 
    /* S2_pstorerbt_io */
    PredRegs, IntRegs, u32_0Imm, IntRegs, 
    /* S2_pstorerbt_pi */
    IntRegs, PredRegs, IntRegs, s4_0Imm, IntRegs, 
    /* S2_pstorerbtnew_pi */
    IntRegs, PredRegs, IntRegs, s4_0Imm, IntRegs, 
    /* S2_pstorerdf_io */
    PredRegs, IntRegs, u29_3Imm, DoubleRegs, 
    /* S2_pstorerdf_pi */
    IntRegs, PredRegs, IntRegs, s4_3Imm, DoubleRegs, 
    /* S2_pstorerdfnew_pi */
    IntRegs, PredRegs, IntRegs, s4_3Imm, DoubleRegs, 
    /* S2_pstorerdt_io */
    PredRegs, IntRegs, u29_3Imm, DoubleRegs, 
    /* S2_pstorerdt_pi */
    IntRegs, PredRegs, IntRegs, s4_3Imm, DoubleRegs, 
    /* S2_pstorerdtnew_pi */
    IntRegs, PredRegs, IntRegs, s4_3Imm, DoubleRegs, 
    /* S2_pstorerff_io */
    PredRegs, IntRegs, u31_1Imm, IntRegs, 
    /* S2_pstorerff_pi */
    IntRegs, PredRegs, IntRegs, s4_1Imm, IntRegs, 
    /* S2_pstorerffnew_pi */
    IntRegs, PredRegs, IntRegs, s4_1Imm, IntRegs, 
    /* S2_pstorerft_io */
    PredRegs, IntRegs, u31_1Imm, IntRegs, 
    /* S2_pstorerft_pi */
    IntRegs, PredRegs, IntRegs, s4_1Imm, IntRegs, 
    /* S2_pstorerftnew_pi */
    IntRegs, PredRegs, IntRegs, s4_1Imm, IntRegs, 
    /* S2_pstorerhf_io */
    PredRegs, IntRegs, u31_1Imm, IntRegs, 
    /* S2_pstorerhf_pi */
    IntRegs, PredRegs, IntRegs, s4_1Imm, IntRegs, 
    /* S2_pstorerhfnew_pi */
    IntRegs, PredRegs, IntRegs, s4_1Imm, IntRegs, 
    /* S2_pstorerhnewf_io */
    PredRegs, IntRegs, u31_1Imm, IntRegs, 
    /* S2_pstorerhnewf_pi */
    IntRegs, PredRegs, IntRegs, s4_1Imm, IntRegs, 
    /* S2_pstorerhnewfnew_pi */
    IntRegs, PredRegs, IntRegs, s4_1Imm, IntRegs, 
    /* S2_pstorerhnewt_io */
    PredRegs, IntRegs, u31_1Imm, IntRegs, 
    /* S2_pstorerhnewt_pi */
    IntRegs, PredRegs, IntRegs, s4_1Imm, IntRegs, 
    /* S2_pstorerhnewtnew_pi */
    IntRegs, PredRegs, IntRegs, s4_1Imm, IntRegs, 
    /* S2_pstorerht_io */
    PredRegs, IntRegs, u31_1Imm, IntRegs, 
    /* S2_pstorerht_pi */
    IntRegs, PredRegs, IntRegs, s4_1Imm, IntRegs, 
    /* S2_pstorerhtnew_pi */
    IntRegs, PredRegs, IntRegs, s4_1Imm, IntRegs, 
    /* S2_pstorerif_io */
    PredRegs, IntRegs, u30_2Imm, IntRegs, 
    /* S2_pstorerif_pi */
    IntRegs, PredRegs, IntRegs, s4_2Imm, IntRegs, 
    /* S2_pstorerifnew_pi */
    IntRegs, PredRegs, IntRegs, s4_2Imm, IntRegs, 
    /* S2_pstorerinewf_io */
    PredRegs, IntRegs, u30_2Imm, IntRegs, 
    /* S2_pstorerinewf_pi */
    IntRegs, PredRegs, IntRegs, s4_2Imm, IntRegs, 
    /* S2_pstorerinewfnew_pi */
    IntRegs, PredRegs, IntRegs, s4_2Imm, IntRegs, 
    /* S2_pstorerinewt_io */
    PredRegs, IntRegs, u30_2Imm, IntRegs, 
    /* S2_pstorerinewt_pi */
    IntRegs, PredRegs, IntRegs, s4_2Imm, IntRegs, 
    /* S2_pstorerinewtnew_pi */
    IntRegs, PredRegs, IntRegs, s4_2Imm, IntRegs, 
    /* S2_pstorerit_io */
    PredRegs, IntRegs, u30_2Imm, IntRegs, 
    /* S2_pstorerit_pi */
    IntRegs, PredRegs, IntRegs, s4_2Imm, IntRegs, 
    /* S2_pstoreritnew_pi */
    IntRegs, PredRegs, IntRegs, s4_2Imm, IntRegs, 
    /* S2_setbit_i */
    IntRegs, IntRegs, u5_0Imm, 
    /* S2_setbit_r */
    IntRegs, IntRegs, IntRegs, 
    /* S2_shuffeb */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* S2_shuffeh */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* S2_shuffob */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* S2_shuffoh */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* S2_storerb_io */
    IntRegs, s32_0Imm, IntRegs, 
    /* S2_storerb_pbr */
    IntRegs, IntRegs, ModRegs, IntRegs, 
    /* S2_storerb_pci */
    IntRegs, IntRegs, s4_0Imm, ModRegs, IntRegs, 
    /* S2_storerb_pcr */
    IntRegs, IntRegs, ModRegs, IntRegs, 
    /* S2_storerb_pi */
    IntRegs, IntRegs, s4_0Imm, IntRegs, 
    /* S2_storerb_pr */
    IntRegs, IntRegs, ModRegs, IntRegs, 
    /* S2_storerbgp */
    u32_0Imm, IntRegs, 
    /* S2_storerbnew_io */
    IntRegs, s32_0Imm, IntRegs, 
    /* S2_storerbnew_pbr */
    IntRegs, IntRegs, ModRegs, IntRegs, 
    /* S2_storerbnew_pci */
    IntRegs, IntRegs, s4_0Imm, ModRegs, IntRegs, 
    /* S2_storerbnew_pcr */
    IntRegs, IntRegs, ModRegs, IntRegs, 
    /* S2_storerbnew_pi */
    IntRegs, IntRegs, s4_0Imm, IntRegs, 
    /* S2_storerbnew_pr */
    IntRegs, IntRegs, ModRegs, IntRegs, 
    /* S2_storerbnewgp */
    u32_0Imm, IntRegs, 
    /* S2_storerd_io */
    IntRegs, s29_3Imm, DoubleRegs, 
    /* S2_storerd_pbr */
    IntRegs, IntRegs, ModRegs, DoubleRegs, 
    /* S2_storerd_pci */
    IntRegs, IntRegs, s4_3Imm, ModRegs, DoubleRegs, 
    /* S2_storerd_pcr */
    IntRegs, IntRegs, ModRegs, DoubleRegs, 
    /* S2_storerd_pi */
    IntRegs, IntRegs, s4_3Imm, DoubleRegs, 
    /* S2_storerd_pr */
    IntRegs, IntRegs, ModRegs, DoubleRegs, 
    /* S2_storerdgp */
    u29_3Imm, DoubleRegs, 
    /* S2_storerf_io */
    IntRegs, s31_1Imm, IntRegs, 
    /* S2_storerf_pbr */
    IntRegs, IntRegs, ModRegs, IntRegs, 
    /* S2_storerf_pci */
    IntRegs, IntRegs, s4_1Imm, ModRegs, IntRegs, 
    /* S2_storerf_pcr */
    IntRegs, IntRegs, ModRegs, IntRegs, 
    /* S2_storerf_pi */
    IntRegs, IntRegs, s4_1Imm, IntRegs, 
    /* S2_storerf_pr */
    IntRegs, IntRegs, ModRegs, IntRegs, 
    /* S2_storerfgp */
    u31_1Imm, IntRegs, 
    /* S2_storerh_io */
    IntRegs, s31_1Imm, IntRegs, 
    /* S2_storerh_pbr */
    IntRegs, IntRegs, ModRegs, IntRegs, 
    /* S2_storerh_pci */
    IntRegs, IntRegs, s4_1Imm, ModRegs, IntRegs, 
    /* S2_storerh_pcr */
    IntRegs, IntRegs, ModRegs, IntRegs, 
    /* S2_storerh_pi */
    IntRegs, IntRegs, s4_1Imm, IntRegs, 
    /* S2_storerh_pr */
    IntRegs, IntRegs, ModRegs, IntRegs, 
    /* S2_storerhgp */
    u31_1Imm, IntRegs, 
    /* S2_storerhnew_io */
    IntRegs, s31_1Imm, IntRegs, 
    /* S2_storerhnew_pbr */
    IntRegs, IntRegs, ModRegs, IntRegs, 
    /* S2_storerhnew_pci */
    IntRegs, IntRegs, s4_1Imm, ModRegs, IntRegs, 
    /* S2_storerhnew_pcr */
    IntRegs, IntRegs, ModRegs, IntRegs, 
    /* S2_storerhnew_pi */
    IntRegs, IntRegs, s4_1Imm, IntRegs, 
    /* S2_storerhnew_pr */
    IntRegs, IntRegs, ModRegs, IntRegs, 
    /* S2_storerhnewgp */
    u31_1Imm, IntRegs, 
    /* S2_storeri_io */
    IntRegs, s30_2Imm, IntRegs, 
    /* S2_storeri_pbr */
    IntRegs, IntRegs, ModRegs, IntRegs, 
    /* S2_storeri_pci */
    IntRegs, IntRegs, s4_2Imm, ModRegs, IntRegs, 
    /* S2_storeri_pcr */
    IntRegs, IntRegs, ModRegs, IntRegs, 
    /* S2_storeri_pi */
    IntRegs, IntRegs, s4_2Imm, IntRegs, 
    /* S2_storeri_pr */
    IntRegs, IntRegs, ModRegs, IntRegs, 
    /* S2_storerigp */
    u30_2Imm, IntRegs, 
    /* S2_storerinew_io */
    IntRegs, s30_2Imm, IntRegs, 
    /* S2_storerinew_pbr */
    IntRegs, IntRegs, ModRegs, IntRegs, 
    /* S2_storerinew_pci */
    IntRegs, IntRegs, s4_2Imm, ModRegs, IntRegs, 
    /* S2_storerinew_pcr */
    IntRegs, IntRegs, ModRegs, IntRegs, 
    /* S2_storerinew_pi */
    IntRegs, IntRegs, s4_2Imm, IntRegs, 
    /* S2_storerinew_pr */
    IntRegs, IntRegs, ModRegs, IntRegs, 
    /* S2_storerinewgp */
    u30_2Imm, IntRegs, 
    /* S2_storew_locked */
    PredRegs, IntRegs, IntRegs, 
    /* S2_storew_rl_at_vi */
    IntRegs, IntRegs, 
    /* S2_storew_rl_st_vi */
    IntRegs, IntRegs, 
    /* S2_svsathb */
    IntRegs, IntRegs, 
    /* S2_svsathub */
    IntRegs, IntRegs, 
    /* S2_tableidxb */
    IntRegs, IntRegs, IntRegs, u4_0Imm, s6_0Imm, 
    /* S2_tableidxd */
    IntRegs, IntRegs, IntRegs, u4_0Imm, s6_0Imm, 
    /* S2_tableidxh */
    IntRegs, IntRegs, IntRegs, u4_0Imm, s6_0Imm, 
    /* S2_tableidxw */
    IntRegs, IntRegs, IntRegs, u4_0Imm, s6_0Imm, 
    /* S2_togglebit_i */
    IntRegs, IntRegs, u5_0Imm, 
    /* S2_togglebit_r */
    IntRegs, IntRegs, IntRegs, 
    /* S2_tstbit_i */
    PredRegs, IntRegs, u5_0Imm, 
    /* S2_tstbit_r */
    PredRegs, IntRegs, IntRegs, 
    /* S2_valignib */
    DoubleRegs, DoubleRegs, DoubleRegs, u3_0Imm, 
    /* S2_valignrb */
    DoubleRegs, DoubleRegs, DoubleRegs, PredRegs, 
    /* S2_vcnegh */
    DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_vcrotate */
    DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_vrcnegh */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, 
    /* S2_vrndpackwh */
    IntRegs, DoubleRegs, 
    /* S2_vrndpackwhs */
    IntRegs, DoubleRegs, 
    /* S2_vsathb */
    IntRegs, DoubleRegs, 
    /* S2_vsathb_nopack */
    DoubleRegs, DoubleRegs, 
    /* S2_vsathub */
    IntRegs, DoubleRegs, 
    /* S2_vsathub_nopack */
    DoubleRegs, DoubleRegs, 
    /* S2_vsatwh */
    IntRegs, DoubleRegs, 
    /* S2_vsatwh_nopack */
    DoubleRegs, DoubleRegs, 
    /* S2_vsatwuh */
    IntRegs, DoubleRegs, 
    /* S2_vsatwuh_nopack */
    DoubleRegs, DoubleRegs, 
    /* S2_vsplatrb */
    IntRegs, IntRegs, 
    /* S2_vsplatrh */
    DoubleRegs, IntRegs, 
    /* S2_vspliceib */
    DoubleRegs, DoubleRegs, DoubleRegs, u3_0Imm, 
    /* S2_vsplicerb */
    DoubleRegs, DoubleRegs, DoubleRegs, PredRegs, 
    /* S2_vsxtbh */
    DoubleRegs, IntRegs, 
    /* S2_vsxthw */
    DoubleRegs, IntRegs, 
    /* S2_vtrunehb */
    IntRegs, DoubleRegs, 
    /* S2_vtrunewh */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* S2_vtrunohb */
    IntRegs, DoubleRegs, 
    /* S2_vtrunowh */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* S2_vzxtbh */
    DoubleRegs, IntRegs, 
    /* S2_vzxthw */
    DoubleRegs, IntRegs, 
    /* S4_addaddi */
    IntRegs, IntRegs, IntRegs, s32_0Imm, 
    /* S4_addi_asl_ri */
    IntRegs, u32_0Imm, IntRegs, u5_0Imm, 
    /* S4_addi_lsr_ri */
    IntRegs, u32_0Imm, IntRegs, u5_0Imm, 
    /* S4_andi_asl_ri */
    IntRegs, u32_0Imm, IntRegs, u5_0Imm, 
    /* S4_andi_lsr_ri */
    IntRegs, u32_0Imm, IntRegs, u5_0Imm, 
    /* S4_clbaddi */
    IntRegs, IntRegs, s6_0Imm, 
    /* S4_clbpaddi */
    IntRegs, DoubleRegs, s6_0Imm, 
    /* S4_clbpnorm */
    IntRegs, DoubleRegs, 
    /* S4_extract */
    IntRegs, IntRegs, u5_0Imm, u5_0Imm, 
    /* S4_extract_rp */
    IntRegs, IntRegs, DoubleRegs, 
    /* S4_extractp */
    DoubleRegs, DoubleRegs, u6_0Imm, u6_0Imm, 
    /* S4_extractp_rp */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* S4_lsli */
    IntRegs, s6_0Imm, IntRegs, 
    /* S4_ntstbit_i */
    PredRegs, IntRegs, u5_0Imm, 
    /* S4_ntstbit_r */
    PredRegs, IntRegs, IntRegs, 
    /* S4_or_andi */
    IntRegs, IntRegs, IntRegs, s32_0Imm, 
    /* S4_or_andix */
    IntRegs, IntRegs, IntRegs, s32_0Imm, 
    /* S4_or_ori */
    IntRegs, IntRegs, IntRegs, s32_0Imm, 
    /* S4_ori_asl_ri */
    IntRegs, u32_0Imm, IntRegs, u5_0Imm, 
    /* S4_ori_lsr_ri */
    IntRegs, u32_0Imm, IntRegs, u5_0Imm, 
    /* S4_parity */
    IntRegs, IntRegs, IntRegs, 
    /* S4_pstorerbf_abs */
    PredRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerbf_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_pstorerbfnew_abs */
    PredRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerbfnew_io */
    PredRegs, IntRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerbfnew_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_pstorerbnewf_abs */
    PredRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerbnewf_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_pstorerbnewfnew_abs */
    PredRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerbnewfnew_io */
    PredRegs, IntRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerbnewfnew_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_pstorerbnewt_abs */
    PredRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerbnewt_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_pstorerbnewtnew_abs */
    PredRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerbnewtnew_io */
    PredRegs, IntRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerbnewtnew_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_pstorerbt_abs */
    PredRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerbt_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_pstorerbtnew_abs */
    PredRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerbtnew_io */
    PredRegs, IntRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerbtnew_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_pstorerdf_abs */
    PredRegs, u32_0Imm, DoubleRegs, 
    /* S4_pstorerdf_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, DoubleRegs, 
    /* S4_pstorerdfnew_abs */
    PredRegs, u32_0Imm, DoubleRegs, 
    /* S4_pstorerdfnew_io */
    PredRegs, IntRegs, u29_3Imm, DoubleRegs, 
    /* S4_pstorerdfnew_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, DoubleRegs, 
    /* S4_pstorerdt_abs */
    PredRegs, u32_0Imm, DoubleRegs, 
    /* S4_pstorerdt_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, DoubleRegs, 
    /* S4_pstorerdtnew_abs */
    PredRegs, u32_0Imm, DoubleRegs, 
    /* S4_pstorerdtnew_io */
    PredRegs, IntRegs, u29_3Imm, DoubleRegs, 
    /* S4_pstorerdtnew_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, DoubleRegs, 
    /* S4_pstorerff_abs */
    PredRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerff_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_pstorerffnew_abs */
    PredRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerffnew_io */
    PredRegs, IntRegs, u31_1Imm, IntRegs, 
    /* S4_pstorerffnew_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_pstorerft_abs */
    PredRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerft_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_pstorerftnew_abs */
    PredRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerftnew_io */
    PredRegs, IntRegs, u31_1Imm, IntRegs, 
    /* S4_pstorerftnew_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_pstorerhf_abs */
    PredRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerhf_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_pstorerhfnew_abs */
    PredRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerhfnew_io */
    PredRegs, IntRegs, u31_1Imm, IntRegs, 
    /* S4_pstorerhfnew_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_pstorerhnewf_abs */
    PredRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerhnewf_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_pstorerhnewfnew_abs */
    PredRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerhnewfnew_io */
    PredRegs, IntRegs, u31_1Imm, IntRegs, 
    /* S4_pstorerhnewfnew_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_pstorerhnewt_abs */
    PredRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerhnewt_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_pstorerhnewtnew_abs */
    PredRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerhnewtnew_io */
    PredRegs, IntRegs, u31_1Imm, IntRegs, 
    /* S4_pstorerhnewtnew_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_pstorerht_abs */
    PredRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerht_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_pstorerhtnew_abs */
    PredRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerhtnew_io */
    PredRegs, IntRegs, u31_1Imm, IntRegs, 
    /* S4_pstorerhtnew_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_pstorerif_abs */
    PredRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerif_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_pstorerifnew_abs */
    PredRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerifnew_io */
    PredRegs, IntRegs, u30_2Imm, IntRegs, 
    /* S4_pstorerifnew_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_pstorerinewf_abs */
    PredRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerinewf_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_pstorerinewfnew_abs */
    PredRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerinewfnew_io */
    PredRegs, IntRegs, u30_2Imm, IntRegs, 
    /* S4_pstorerinewfnew_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_pstorerinewt_abs */
    PredRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerinewt_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_pstorerinewtnew_abs */
    PredRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerinewtnew_io */
    PredRegs, IntRegs, u30_2Imm, IntRegs, 
    /* S4_pstorerinewtnew_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_pstorerit_abs */
    PredRegs, u32_0Imm, IntRegs, 
    /* S4_pstorerit_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_pstoreritnew_abs */
    PredRegs, u32_0Imm, IntRegs, 
    /* S4_pstoreritnew_io */
    PredRegs, IntRegs, u30_2Imm, IntRegs, 
    /* S4_pstoreritnew_rr */
    PredRegs, IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_stored_locked */
    PredRegs, IntRegs, DoubleRegs, 
    /* S4_stored_rl_at_vi */
    IntRegs, DoubleRegs, 
    /* S4_stored_rl_st_vi */
    IntRegs, DoubleRegs, 
    /* S4_storeirb_io */
    IntRegs, u6_0Imm, s32_0Imm, 
    /* S4_storeirbf_io */
    PredRegs, IntRegs, u6_0Imm, s32_0Imm, 
    /* S4_storeirbfnew_io */
    PredRegs, IntRegs, u6_0Imm, s32_0Imm, 
    /* S4_storeirbt_io */
    PredRegs, IntRegs, u6_0Imm, s32_0Imm, 
    /* S4_storeirbtnew_io */
    PredRegs, IntRegs, u6_0Imm, s32_0Imm, 
    /* S4_storeirh_io */
    IntRegs, u6_1Imm, s32_0Imm, 
    /* S4_storeirhf_io */
    PredRegs, IntRegs, u6_1Imm, s32_0Imm, 
    /* S4_storeirhfnew_io */
    PredRegs, IntRegs, u6_1Imm, s32_0Imm, 
    /* S4_storeirht_io */
    PredRegs, IntRegs, u6_1Imm, s32_0Imm, 
    /* S4_storeirhtnew_io */
    PredRegs, IntRegs, u6_1Imm, s32_0Imm, 
    /* S4_storeiri_io */
    IntRegs, u6_2Imm, s32_0Imm, 
    /* S4_storeirif_io */
    PredRegs, IntRegs, u6_2Imm, s32_0Imm, 
    /* S4_storeirifnew_io */
    PredRegs, IntRegs, u6_2Imm, s32_0Imm, 
    /* S4_storeirit_io */
    PredRegs, IntRegs, u6_2Imm, s32_0Imm, 
    /* S4_storeiritnew_io */
    PredRegs, IntRegs, u6_2Imm, s32_0Imm, 
    /* S4_storerb_ap */
    IntRegs, u32_0Imm, IntRegs, 
    /* S4_storerb_rr */
    IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_storerb_ur */
    IntRegs, u2_0Imm, u32_0Imm, IntRegs, 
    /* S4_storerbnew_ap */
    IntRegs, u32_0Imm, IntRegs, 
    /* S4_storerbnew_rr */
    IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_storerbnew_ur */
    IntRegs, u2_0Imm, u32_0Imm, IntRegs, 
    /* S4_storerd_ap */
    IntRegs, u32_0Imm, DoubleRegs, 
    /* S4_storerd_rr */
    IntRegs, IntRegs, u2_0Imm, DoubleRegs, 
    /* S4_storerd_ur */
    IntRegs, u2_0Imm, u32_0Imm, DoubleRegs, 
    /* S4_storerf_ap */
    IntRegs, u32_0Imm, IntRegs, 
    /* S4_storerf_rr */
    IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_storerf_ur */
    IntRegs, u2_0Imm, u32_0Imm, IntRegs, 
    /* S4_storerh_ap */
    IntRegs, u32_0Imm, IntRegs, 
    /* S4_storerh_rr */
    IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_storerh_ur */
    IntRegs, u2_0Imm, u32_0Imm, IntRegs, 
    /* S4_storerhnew_ap */
    IntRegs, u32_0Imm, IntRegs, 
    /* S4_storerhnew_rr */
    IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_storerhnew_ur */
    IntRegs, u2_0Imm, u32_0Imm, IntRegs, 
    /* S4_storeri_ap */
    IntRegs, u32_0Imm, IntRegs, 
    /* S4_storeri_rr */
    IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_storeri_ur */
    IntRegs, u2_0Imm, u32_0Imm, IntRegs, 
    /* S4_storerinew_ap */
    IntRegs, u32_0Imm, IntRegs, 
    /* S4_storerinew_rr */
    IntRegs, IntRegs, u2_0Imm, IntRegs, 
    /* S4_storerinew_ur */
    IntRegs, u2_0Imm, u32_0Imm, IntRegs, 
    /* S4_subaddi */
    IntRegs, IntRegs, s32_0Imm, IntRegs, 
    /* S4_subi_asl_ri */
    IntRegs, u32_0Imm, IntRegs, u5_0Imm, 
    /* S4_subi_lsr_ri */
    IntRegs, u32_0Imm, IntRegs, u5_0Imm, 
    /* S4_vrcrotate */
    DoubleRegs, DoubleRegs, IntRegs, u2_0Imm, 
    /* S4_vrcrotate_acc */
    DoubleRegs, DoubleRegs, DoubleRegs, IntRegs, u2_0Imm, 
    /* S4_vxaddsubh */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* S4_vxaddsubhr */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* S4_vxaddsubw */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* S4_vxsubaddh */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* S4_vxsubaddhr */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* S4_vxsubaddw */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* S5_asrhub_rnd_sat */
    IntRegs, DoubleRegs, u4_0Imm, 
    /* S5_asrhub_sat */
    IntRegs, DoubleRegs, u4_0Imm, 
    /* S5_popcountp */
    IntRegs, DoubleRegs, 
    /* S5_vasrhrnd */
    DoubleRegs, DoubleRegs, u4_0Imm, 
    /* S6_rol_i_p */
    DoubleRegs, DoubleRegs, u6_0Imm, 
    /* S6_rol_i_p_acc */
    DoubleRegs, DoubleRegs, DoubleRegs, u6_0Imm, 
    /* S6_rol_i_p_and */
    DoubleRegs, DoubleRegs, DoubleRegs, u6_0Imm, 
    /* S6_rol_i_p_nac */
    DoubleRegs, DoubleRegs, DoubleRegs, u6_0Imm, 
    /* S6_rol_i_p_or */
    DoubleRegs, DoubleRegs, DoubleRegs, u6_0Imm, 
    /* S6_rol_i_p_xacc */
    DoubleRegs, DoubleRegs, DoubleRegs, u6_0Imm, 
    /* S6_rol_i_r */
    IntRegs, IntRegs, u5_0Imm, 
    /* S6_rol_i_r_acc */
    IntRegs, IntRegs, IntRegs, u5_0Imm, 
    /* S6_rol_i_r_and */
    IntRegs, IntRegs, IntRegs, u5_0Imm, 
    /* S6_rol_i_r_nac */
    IntRegs, IntRegs, IntRegs, u5_0Imm, 
    /* S6_rol_i_r_or */
    IntRegs, IntRegs, IntRegs, u5_0Imm, 
    /* S6_rol_i_r_xacc */
    IntRegs, IntRegs, IntRegs, u5_0Imm, 
    /* S6_vsplatrbp */
    DoubleRegs, IntRegs, 
    /* S6_vtrunehb_ppp */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* S6_vtrunohb_ppp */
    DoubleRegs, DoubleRegs, DoubleRegs, 
    /* SA1_addi */
    GeneralSubRegs, GeneralSubRegs, s32_0Imm, 
    /* SA1_addrx */
    GeneralSubRegs, GeneralSubRegs, GeneralSubRegs, 
    /* SA1_addsp */
    GeneralSubRegs, u6_2Imm, 
    /* SA1_and1 */
    GeneralSubRegs, GeneralSubRegs, 
    /* SA1_clrf */
    GeneralSubRegs, 
    /* SA1_clrfnew */
    GeneralSubRegs, 
    /* SA1_clrt */
    GeneralSubRegs, 
    /* SA1_clrtnew */
    GeneralSubRegs, 
    /* SA1_cmpeqi */
    GeneralSubRegs, u2_0Imm, 
    /* SA1_combine0i */
    GeneralDoubleLow8Regs, u2_0Imm, 
    /* SA1_combine1i */
    GeneralDoubleLow8Regs, u2_0Imm, 
    /* SA1_combine2i */
    GeneralDoubleLow8Regs, u2_0Imm, 
    /* SA1_combine3i */
    GeneralDoubleLow8Regs, u2_0Imm, 
    /* SA1_combinerz */
    GeneralDoubleLow8Regs, GeneralSubRegs, 
    /* SA1_combinezr */
    GeneralDoubleLow8Regs, GeneralSubRegs, 
    /* SA1_dec */
    GeneralSubRegs, GeneralSubRegs, n1Const, 
    /* SA1_inc */
    GeneralSubRegs, GeneralSubRegs, 
    /* SA1_seti */
    GeneralSubRegs, u32_0Imm, 
    /* SA1_setin1 */
    GeneralSubRegs, n1Const, 
    /* SA1_sxtb */
    GeneralSubRegs, GeneralSubRegs, 
    /* SA1_sxth */
    GeneralSubRegs, GeneralSubRegs, 
    /* SA1_tfr */
    GeneralSubRegs, GeneralSubRegs, 
    /* SA1_zxtb */
    GeneralSubRegs, GeneralSubRegs, 
    /* SA1_zxth */
    GeneralSubRegs, GeneralSubRegs, 
    /* SAVE_REGISTERS_CALL_V4 */
    a30_2Imm, 
    /* SAVE_REGISTERS_CALL_V4STK */
    a30_2Imm, 
    /* SAVE_REGISTERS_CALL_V4STK_EXT */
    a30_2Imm, 
    /* SAVE_REGISTERS_CALL_V4STK_EXT_PIC */
    a30_2Imm, 
    /* SAVE_REGISTERS_CALL_V4STK_PIC */
    a30_2Imm, 
    /* SAVE_REGISTERS_CALL_V4_EXT */
    a30_2Imm, 
    /* SAVE_REGISTERS_CALL_V4_EXT_PIC */
    a30_2Imm, 
    /* SAVE_REGISTERS_CALL_V4_PIC */
    a30_2Imm, 
    /* SL1_loadri_io */
    GeneralSubRegs, GeneralSubRegs, u4_2Imm, 
    /* SL1_loadrub_io */
    GeneralSubRegs, GeneralSubRegs, u4_0Imm, 
    /* SL2_deallocframe */
    /* SL2_jumpr31 */
    /* SL2_jumpr31_f */
    /* SL2_jumpr31_fnew */
    /* SL2_jumpr31_t */
    /* SL2_jumpr31_tnew */
    /* SL2_loadrb_io */
    GeneralSubRegs, GeneralSubRegs, u3_0Imm, 
    /* SL2_loadrd_sp */
    GeneralDoubleLow8Regs, u5_3Imm, 
    /* SL2_loadrh_io */
    GeneralSubRegs, GeneralSubRegs, u3_1Imm, 
    /* SL2_loadri_sp */
    GeneralSubRegs, u5_2Imm, 
    /* SL2_loadruh_io */
    GeneralSubRegs, GeneralSubRegs, u3_1Imm, 
    /* SL2_return */
    /* SL2_return_f */
    /* SL2_return_fnew */
    /* SL2_return_t */
    /* SL2_return_tnew */
    /* SS1_storeb_io */
    GeneralSubRegs, u4_0Imm, GeneralSubRegs, 
    /* SS1_storew_io */
    GeneralSubRegs, u4_2Imm, GeneralSubRegs, 
    /* SS2_allocframe */
    u5_3Imm, 
    /* SS2_storebi0 */
    GeneralSubRegs, u4_0Imm, 
    /* SS2_storebi1 */
    GeneralSubRegs, u4_0Imm, 
    /* SS2_stored_sp */
    s6_3Imm, GeneralDoubleLow8Regs, 
    /* SS2_storeh_io */
    GeneralSubRegs, u3_1Imm, GeneralSubRegs, 
    /* SS2_storew_sp */
    u5_2Imm, GeneralSubRegs, 
    /* SS2_storewi0 */
    GeneralSubRegs, u4_2Imm, 
    /* SS2_storewi1 */
    GeneralSubRegs, u4_2Imm, 
    /* TFRI64_V2_ext */
    DoubleRegs, s32_0Imm, s8_0Imm, 
    /* TFRI64_V4 */
    DoubleRegs, u64_0Imm, 
    /* V6_extractw */
    IntRegs, HvxVR, IntRegs, 
    /* V6_lvsplatb */
    HvxVR, IntRegs, 
    /* V6_lvsplath */
    HvxVR, IntRegs, 
    /* V6_lvsplatw */
    HvxVR, IntRegs, 
    /* V6_pred_and */
    HvxQR, HvxQR, HvxQR, 
    /* V6_pred_and_n */
    HvxQR, HvxQR, HvxQR, 
    /* V6_pred_not */
    HvxQR, HvxQR, 
    /* V6_pred_or */
    HvxQR, HvxQR, HvxQR, 
    /* V6_pred_or_n */
    HvxQR, HvxQR, HvxQR, 
    /* V6_pred_scalar2 */
    HvxQR, IntRegs, 
    /* V6_pred_scalar2v2 */
    HvxQR, IntRegs, 
    /* V6_pred_xor */
    HvxQR, HvxQR, HvxQR, 
    /* V6_shuffeqh */
    HvxQR, HvxQR, HvxQR, 
    /* V6_shuffeqw */
    HvxQR, HvxQR, HvxQR, 
    /* V6_v6mpyhubs10 */
    HvxWR, HvxWR, HvxWR, u2_0Imm, 
    /* V6_v6mpyhubs10_vxx */
    HvxWR, HvxWR, HvxWR, HvxWR, u2_0Imm, 
    /* V6_v6mpyvubs10 */
    HvxWR, HvxWR, HvxWR, u2_0Imm, 
    /* V6_v6mpyvubs10_vxx */
    HvxWR, HvxWR, HvxWR, HvxWR, u2_0Imm, 
    /* V6_vL32Ub_ai */
    HvxVR, IntRegs, s4_0Imm, 
    /* V6_vL32Ub_pi */
    HvxVR, IntRegs, IntRegs, s3_0Imm, 
    /* V6_vL32Ub_ppu */
    HvxVR, IntRegs, IntRegs, ModRegs, 
    /* V6_vL32b_ai */
    HvxVR, IntRegs, s4_0Imm, 
    /* V6_vL32b_cur_ai */
    HvxVR, IntRegs, s4_0Imm, 
    /* V6_vL32b_cur_npred_ai */
    HvxVR, PredRegs, IntRegs, s4_0Imm, 
    /* V6_vL32b_cur_npred_pi */
    HvxVR, IntRegs, PredRegs, IntRegs, s3_0Imm, 
    /* V6_vL32b_cur_npred_ppu */
    HvxVR, IntRegs, PredRegs, IntRegs, ModRegs, 
    /* V6_vL32b_cur_pi */
    HvxVR, IntRegs, IntRegs, s3_0Imm, 
    /* V6_vL32b_cur_ppu */
    HvxVR, IntRegs, IntRegs, ModRegs, 
    /* V6_vL32b_cur_pred_ai */
    HvxVR, PredRegs, IntRegs, s4_0Imm, 
    /* V6_vL32b_cur_pred_pi */
    HvxVR, IntRegs, PredRegs, IntRegs, s3_0Imm, 
    /* V6_vL32b_cur_pred_ppu */
    HvxVR, IntRegs, PredRegs, IntRegs, ModRegs, 
    /* V6_vL32b_npred_ai */
    HvxVR, PredRegs, IntRegs, s4_0Imm, 
    /* V6_vL32b_npred_pi */
    HvxVR, IntRegs, PredRegs, IntRegs, s3_0Imm, 
    /* V6_vL32b_npred_ppu */
    HvxVR, IntRegs, PredRegs, IntRegs, ModRegs, 
    /* V6_vL32b_nt_ai */
    HvxVR, IntRegs, s4_0Imm, 
    /* V6_vL32b_nt_cur_ai */
    HvxVR, IntRegs, s4_0Imm, 
    /* V6_vL32b_nt_cur_npred_ai */
    HvxVR, PredRegs, IntRegs, s4_0Imm, 
    /* V6_vL32b_nt_cur_npred_pi */
    HvxVR, IntRegs, PredRegs, IntRegs, s3_0Imm, 
    /* V6_vL32b_nt_cur_npred_ppu */
    HvxVR, IntRegs, PredRegs, IntRegs, ModRegs, 
    /* V6_vL32b_nt_cur_pi */
    HvxVR, IntRegs, IntRegs, s3_0Imm, 
    /* V6_vL32b_nt_cur_ppu */
    HvxVR, IntRegs, IntRegs, ModRegs, 
    /* V6_vL32b_nt_cur_pred_ai */
    HvxVR, PredRegs, IntRegs, s4_0Imm, 
    /* V6_vL32b_nt_cur_pred_pi */
    HvxVR, IntRegs, PredRegs, IntRegs, s3_0Imm, 
    /* V6_vL32b_nt_cur_pred_ppu */
    HvxVR, IntRegs, PredRegs, IntRegs, ModRegs, 
    /* V6_vL32b_nt_npred_ai */
    HvxVR, PredRegs, IntRegs, s4_0Imm, 
    /* V6_vL32b_nt_npred_pi */
    HvxVR, IntRegs, PredRegs, IntRegs, s3_0Imm, 
    /* V6_vL32b_nt_npred_ppu */
    HvxVR, IntRegs, PredRegs, IntRegs, ModRegs, 
    /* V6_vL32b_nt_pi */
    HvxVR, IntRegs, IntRegs, s3_0Imm, 
    /* V6_vL32b_nt_ppu */
    HvxVR, IntRegs, IntRegs, ModRegs, 
    /* V6_vL32b_nt_pred_ai */
    HvxVR, PredRegs, IntRegs, s4_0Imm, 
    /* V6_vL32b_nt_pred_pi */
    HvxVR, IntRegs, PredRegs, IntRegs, s3_0Imm, 
    /* V6_vL32b_nt_pred_ppu */
    HvxVR, IntRegs, PredRegs, IntRegs, ModRegs, 
    /* V6_vL32b_nt_tmp_ai */
    HvxVR, IntRegs, s4_0Imm, 
    /* V6_vL32b_nt_tmp_npred_ai */
    HvxVR, PredRegs, IntRegs, s4_0Imm, 
    /* V6_vL32b_nt_tmp_npred_pi */
    HvxVR, IntRegs, PredRegs, IntRegs, s3_0Imm, 
    /* V6_vL32b_nt_tmp_npred_ppu */
    HvxVR, IntRegs, PredRegs, IntRegs, ModRegs, 
    /* V6_vL32b_nt_tmp_pi */
    HvxVR, IntRegs, IntRegs, s3_0Imm, 
    /* V6_vL32b_nt_tmp_ppu */
    HvxVR, IntRegs, IntRegs, ModRegs, 
    /* V6_vL32b_nt_tmp_pred_ai */
    HvxVR, PredRegs, IntRegs, s4_0Imm, 
    /* V6_vL32b_nt_tmp_pred_pi */
    HvxVR, IntRegs, PredRegs, IntRegs, s3_0Imm, 
    /* V6_vL32b_nt_tmp_pred_ppu */
    HvxVR, IntRegs, PredRegs, IntRegs, ModRegs, 
    /* V6_vL32b_pi */
    HvxVR, IntRegs, IntRegs, s3_0Imm, 
    /* V6_vL32b_ppu */
    HvxVR, IntRegs, IntRegs, ModRegs, 
    /* V6_vL32b_pred_ai */
    HvxVR, PredRegs, IntRegs, s4_0Imm, 
    /* V6_vL32b_pred_pi */
    HvxVR, IntRegs, PredRegs, IntRegs, s3_0Imm, 
    /* V6_vL32b_pred_ppu */
    HvxVR, IntRegs, PredRegs, IntRegs, ModRegs, 
    /* V6_vL32b_tmp_ai */
    HvxVR, IntRegs, s4_0Imm, 
    /* V6_vL32b_tmp_npred_ai */
    HvxVR, PredRegs, IntRegs, s4_0Imm, 
    /* V6_vL32b_tmp_npred_pi */
    HvxVR, IntRegs, PredRegs, IntRegs, s3_0Imm, 
    /* V6_vL32b_tmp_npred_ppu */
    HvxVR, IntRegs, PredRegs, IntRegs, ModRegs, 
    /* V6_vL32b_tmp_pi */
    HvxVR, IntRegs, IntRegs, s3_0Imm, 
    /* V6_vL32b_tmp_ppu */
    HvxVR, IntRegs, IntRegs, ModRegs, 
    /* V6_vL32b_tmp_pred_ai */
    HvxVR, PredRegs, IntRegs, s4_0Imm, 
    /* V6_vL32b_tmp_pred_pi */
    HvxVR, IntRegs, PredRegs, IntRegs, s3_0Imm, 
    /* V6_vL32b_tmp_pred_ppu */
    HvxVR, IntRegs, PredRegs, IntRegs, ModRegs, 
    /* V6_vS32Ub_ai */
    IntRegs, s4_0Imm, HvxVR, 
    /* V6_vS32Ub_npred_ai */
    PredRegs, IntRegs, s4_0Imm, HvxVR, 
    /* V6_vS32Ub_npred_pi */
    IntRegs, PredRegs, IntRegs, s3_0Imm, HvxVR, 
    /* V6_vS32Ub_npred_ppu */
    IntRegs, PredRegs, IntRegs, ModRegs, HvxVR, 
    /* V6_vS32Ub_pi */
    IntRegs, IntRegs, s3_0Imm, HvxVR, 
    /* V6_vS32Ub_ppu */
    IntRegs, IntRegs, ModRegs, HvxVR, 
    /* V6_vS32Ub_pred_ai */
    PredRegs, IntRegs, s4_0Imm, HvxVR, 
    /* V6_vS32Ub_pred_pi */
    IntRegs, PredRegs, IntRegs, s3_0Imm, HvxVR, 
    /* V6_vS32Ub_pred_ppu */
    IntRegs, PredRegs, IntRegs, ModRegs, HvxVR, 
    /* V6_vS32b_ai */
    IntRegs, s4_0Imm, HvxVR, 
    /* V6_vS32b_new_ai */
    IntRegs, s4_0Imm, HvxVR, 
    /* V6_vS32b_new_npred_ai */
    PredRegs, IntRegs, s4_0Imm, HvxVR, 
    /* V6_vS32b_new_npred_pi */
    IntRegs, PredRegs, IntRegs, s3_0Imm, HvxVR, 
    /* V6_vS32b_new_npred_ppu */
    IntRegs, PredRegs, IntRegs, ModRegs, HvxVR, 
    /* V6_vS32b_new_pi */
    IntRegs, IntRegs, s3_0Imm, HvxVR, 
    /* V6_vS32b_new_ppu */
    IntRegs, IntRegs, ModRegs, HvxVR, 
    /* V6_vS32b_new_pred_ai */
    PredRegs, IntRegs, s4_0Imm, HvxVR, 
    /* V6_vS32b_new_pred_pi */
    IntRegs, PredRegs, IntRegs, s3_0Imm, HvxVR, 
    /* V6_vS32b_new_pred_ppu */
    IntRegs, PredRegs, IntRegs, ModRegs, HvxVR, 
    /* V6_vS32b_npred_ai */
    PredRegs, IntRegs, s4_0Imm, HvxVR, 
    /* V6_vS32b_npred_pi */
    IntRegs, PredRegs, IntRegs, s3_0Imm, HvxVR, 
    /* V6_vS32b_npred_ppu */
    IntRegs, PredRegs, IntRegs, ModRegs, HvxVR, 
    /* V6_vS32b_nqpred_ai */
    HvxQR, IntRegs, s4_0Imm, HvxVR, 
    /* V6_vS32b_nqpred_pi */
    IntRegs, HvxQR, IntRegs, s3_0Imm, HvxVR, 
    /* V6_vS32b_nqpred_ppu */
    IntRegs, HvxQR, IntRegs, ModRegs, HvxVR, 
    /* V6_vS32b_nt_ai */
    IntRegs, s4_0Imm, HvxVR, 
    /* V6_vS32b_nt_new_ai */
    IntRegs, s4_0Imm, HvxVR, 
    /* V6_vS32b_nt_new_npred_ai */
    PredRegs, IntRegs, s4_0Imm, HvxVR, 
    /* V6_vS32b_nt_new_npred_pi */
    IntRegs, PredRegs, IntRegs, s3_0Imm, HvxVR, 
    /* V6_vS32b_nt_new_npred_ppu */
    IntRegs, PredRegs, IntRegs, ModRegs, HvxVR, 
    /* V6_vS32b_nt_new_pi */
    IntRegs, IntRegs, s3_0Imm, HvxVR, 
    /* V6_vS32b_nt_new_ppu */
    IntRegs, IntRegs, ModRegs, HvxVR, 
    /* V6_vS32b_nt_new_pred_ai */
    PredRegs, IntRegs, s4_0Imm, HvxVR, 
    /* V6_vS32b_nt_new_pred_pi */
    IntRegs, PredRegs, IntRegs, s3_0Imm, HvxVR, 
    /* V6_vS32b_nt_new_pred_ppu */
    IntRegs, PredRegs, IntRegs, ModRegs, HvxVR, 
    /* V6_vS32b_nt_npred_ai */
    PredRegs, IntRegs, s4_0Imm, HvxVR, 
    /* V6_vS32b_nt_npred_pi */
    IntRegs, PredRegs, IntRegs, s3_0Imm, HvxVR, 
    /* V6_vS32b_nt_npred_ppu */
    IntRegs, PredRegs, IntRegs, ModRegs, HvxVR, 
    /* V6_vS32b_nt_nqpred_ai */
    HvxQR, IntRegs, s4_0Imm, HvxVR, 
    /* V6_vS32b_nt_nqpred_pi */
    IntRegs, HvxQR, IntRegs, s3_0Imm, HvxVR, 
    /* V6_vS32b_nt_nqpred_ppu */
    IntRegs, HvxQR, IntRegs, ModRegs, HvxVR, 
    /* V6_vS32b_nt_pi */
    IntRegs, IntRegs, s3_0Imm, HvxVR, 
    /* V6_vS32b_nt_ppu */
    IntRegs, IntRegs, ModRegs, HvxVR, 
    /* V6_vS32b_nt_pred_ai */
    PredRegs, IntRegs, s4_0Imm, HvxVR, 
    /* V6_vS32b_nt_pred_pi */
    IntRegs, PredRegs, IntRegs, s3_0Imm, HvxVR, 
    /* V6_vS32b_nt_pred_ppu */
    IntRegs, PredRegs, IntRegs, ModRegs, HvxVR, 
    /* V6_vS32b_nt_qpred_ai */
    HvxQR, IntRegs, s4_0Imm, HvxVR, 
    /* V6_vS32b_nt_qpred_pi */
    IntRegs, HvxQR, IntRegs, s3_0Imm, HvxVR, 
    /* V6_vS32b_nt_qpred_ppu */
    IntRegs, HvxQR, IntRegs, ModRegs, HvxVR, 
    /* V6_vS32b_pi */
    IntRegs, IntRegs, s3_0Imm, HvxVR, 
    /* V6_vS32b_ppu */
    IntRegs, IntRegs, ModRegs, HvxVR, 
    /* V6_vS32b_pred_ai */
    PredRegs, IntRegs, s4_0Imm, HvxVR, 
    /* V6_vS32b_pred_pi */
    IntRegs, PredRegs, IntRegs, s3_0Imm, HvxVR, 
    /* V6_vS32b_pred_ppu */
    IntRegs, PredRegs, IntRegs, ModRegs, HvxVR, 
    /* V6_vS32b_qpred_ai */
    HvxQR, IntRegs, s4_0Imm, HvxVR, 
    /* V6_vS32b_qpred_pi */
    IntRegs, HvxQR, IntRegs, s3_0Imm, HvxVR, 
    /* V6_vS32b_qpred_ppu */
    IntRegs, HvxQR, IntRegs, ModRegs, HvxVR, 
    /* V6_vS32b_srls_ai */
    IntRegs, s4_0Imm, 
    /* V6_vS32b_srls_pi */
    IntRegs, IntRegs, s3_0Imm, 
    /* V6_vS32b_srls_ppu */
    IntRegs, IntRegs, ModRegs, 
    /* V6_vabs_hf */
    HvxVR, HvxVR, 
    /* V6_vabs_sf */
    HvxVR, HvxVR, 
    /* V6_vabsb */
    HvxVR, HvxVR, 
    /* V6_vabsb_sat */
    HvxVR, HvxVR, 
    /* V6_vabsdiffh */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vabsdiffub */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vabsdiffuh */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vabsdiffw */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vabsh */
    HvxVR, HvxVR, 
    /* V6_vabsh_sat */
    HvxVR, HvxVR, 
    /* V6_vabsw */
    HvxVR, HvxVR, 
    /* V6_vabsw_sat */
    HvxVR, HvxVR, 
    /* V6_vadd_hf */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vadd_hf_hf */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vadd_qf16 */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vadd_qf16_mix */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vadd_qf32 */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vadd_qf32_mix */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vadd_sf */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vadd_sf_bf */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vadd_sf_hf */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vadd_sf_sf */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vaddb */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vaddb_dv */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vaddbnq */
    HvxVR, HvxQR, HvxVR, HvxVR, 
    /* V6_vaddbq */
    HvxVR, HvxQR, HvxVR, HvxVR, 
    /* V6_vaddbsat */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vaddbsat_dv */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vaddcarry */
    HvxVR, HvxQR, HvxVR, HvxVR, HvxQR, 
    /* V6_vaddcarryo */
    HvxVR, HvxQR, HvxVR, HvxVR, 
    /* V6_vaddcarrysat */
    HvxVR, HvxVR, HvxVR, HvxQR, 
    /* V6_vaddclbh */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vaddclbw */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vaddh */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vaddh_dv */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vaddhnq */
    HvxVR, HvxQR, HvxVR, HvxVR, 
    /* V6_vaddhq */
    HvxVR, HvxQR, HvxVR, HvxVR, 
    /* V6_vaddhsat */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vaddhsat_dv */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vaddhw */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vaddhw_acc */
    HvxWR, HvxWR, HvxVR, HvxVR, 
    /* V6_vaddubh */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vaddubh_acc */
    HvxWR, HvxWR, HvxVR, HvxVR, 
    /* V6_vaddubsat */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vaddubsat_dv */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vaddububb_sat */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vadduhsat */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vadduhsat_dv */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vadduhw */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vadduhw_acc */
    HvxWR, HvxWR, HvxVR, HvxVR, 
    /* V6_vadduwsat */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vadduwsat_dv */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vaddw */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vaddw_dv */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vaddwnq */
    HvxVR, HvxQR, HvxVR, HvxVR, 
    /* V6_vaddwq */
    HvxVR, HvxQR, HvxVR, HvxVR, 
    /* V6_vaddwsat */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vaddwsat_dv */
    HvxWR, HvxWR, HvxWR, 
    /* V6_valignb */
    HvxVR, HvxVR, HvxVR, IntRegsLow8, 
    /* V6_valignbi */
    HvxVR, HvxVR, HvxVR, u3_0Imm, 
    /* V6_vand */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vandnqrt */
    HvxVR, HvxQR, IntRegs, 
    /* V6_vandnqrt_acc */
    HvxVR, HvxVR, HvxQR, IntRegs, 
    /* V6_vandqrt */
    HvxVR, HvxQR, IntRegs, 
    /* V6_vandqrt_acc */
    HvxVR, HvxVR, HvxQR, IntRegs, 
    /* V6_vandvnqv */
    HvxVR, HvxQR, HvxVR, 
    /* V6_vandvqv */
    HvxVR, HvxQR, HvxVR, 
    /* V6_vandvrt */
    HvxQR, HvxVR, IntRegs, 
    /* V6_vandvrt_acc */
    HvxQR, HvxQR, HvxVR, IntRegs, 
    /* V6_vaslh */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vaslh_acc */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vaslhv */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vaslw */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vaslw_acc */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vaslwv */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vasr_into */
    HvxWR, HvxWR, HvxVR, HvxVR, 
    /* V6_vasrh */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vasrh_acc */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vasrhbrndsat */
    HvxVR, HvxVR, HvxVR, IntRegsLow8, 
    /* V6_vasrhbsat */
    HvxVR, HvxVR, HvxVR, IntRegsLow8, 
    /* V6_vasrhubrndsat */
    HvxVR, HvxVR, HvxVR, IntRegsLow8, 
    /* V6_vasrhubsat */
    HvxVR, HvxVR, HvxVR, IntRegsLow8, 
    /* V6_vasrhv */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vasruhubrndsat */
    HvxVR, HvxVR, HvxVR, IntRegsLow8, 
    /* V6_vasruhubsat */
    HvxVR, HvxVR, HvxVR, IntRegsLow8, 
    /* V6_vasruwuhrndsat */
    HvxVR, HvxVR, HvxVR, IntRegsLow8, 
    /* V6_vasruwuhsat */
    HvxVR, HvxVR, HvxVR, IntRegsLow8, 
    /* V6_vasrvuhubrndsat */
    HvxVR, HvxWR, HvxVR, 
    /* V6_vasrvuhubsat */
    HvxVR, HvxWR, HvxVR, 
    /* V6_vasrvwuhrndsat */
    HvxVR, HvxWR, HvxVR, 
    /* V6_vasrvwuhsat */
    HvxVR, HvxWR, HvxVR, 
    /* V6_vasrw */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vasrw_acc */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vasrwh */
    HvxVR, HvxVR, HvxVR, IntRegsLow8, 
    /* V6_vasrwhrndsat */
    HvxVR, HvxVR, HvxVR, IntRegsLow8, 
    /* V6_vasrwhsat */
    HvxVR, HvxVR, HvxVR, IntRegsLow8, 
    /* V6_vasrwuhrndsat */
    HvxVR, HvxVR, HvxVR, IntRegsLow8, 
    /* V6_vasrwuhsat */
    HvxVR, HvxVR, HvxVR, IntRegsLow8, 
    /* V6_vasrwv */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vassign */
    HvxVR, HvxVR, 
    /* V6_vassign_fp */
    HvxVR, HvxVR, 
    /* V6_vassign_tmp */
    HvxVR, HvxVR, 
    /* V6_vavgb */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vavgbrnd */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vavgh */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vavghrnd */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vavgub */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vavgubrnd */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vavguh */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vavguhrnd */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vavguw */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vavguwrnd */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vavgw */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vavgwrnd */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vccombine */
    HvxWR, PredRegs, HvxVR, HvxVR, 
    /* V6_vcl0h */
    HvxVR, HvxVR, 
    /* V6_vcl0w */
    HvxVR, HvxVR, 
    /* V6_vcmov */
    HvxVR, PredRegs, HvxVR, 
    /* V6_vcombine */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vcombine_tmp */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vconv_h_hf */
    HvxVR, HvxVR, 
    /* V6_vconv_hf_h */
    HvxVR, HvxVR, 
    /* V6_vconv_hf_qf16 */
    HvxVR, HvxVR, 
    /* V6_vconv_hf_qf32 */
    HvxVR, HvxWR, 
    /* V6_vconv_sf_qf32 */
    HvxVR, HvxVR, 
    /* V6_vconv_sf_w */
    HvxVR, HvxVR, 
    /* V6_vconv_w_sf */
    HvxVR, HvxVR, 
    /* V6_vcvt_b_hf */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vcvt_bf_sf */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vcvt_h_hf */
    HvxVR, HvxVR, 
    /* V6_vcvt_hf_b */
    HvxWR, HvxVR, 
    /* V6_vcvt_hf_h */
    HvxVR, HvxVR, 
    /* V6_vcvt_hf_sf */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vcvt_hf_ub */
    HvxWR, HvxVR, 
    /* V6_vcvt_hf_uh */
    HvxVR, HvxVR, 
    /* V6_vcvt_sf_hf */
    HvxWR, HvxVR, 
    /* V6_vcvt_ub_hf */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vcvt_uh_hf */
    HvxVR, HvxVR, 
    /* V6_vdeal */
    HvxVR, HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vdealb */
    HvxVR, HvxVR, 
    /* V6_vdealb4w */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vdealh */
    HvxVR, HvxVR, 
    /* V6_vdealvdd */
    HvxWR, HvxVR, HvxVR, IntRegsLow8, 
    /* V6_vdelta */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vdmpy_sf_hf */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vdmpy_sf_hf_acc */
    HvxVR, HvxVR, HvxVR, HvxVR, 
    /* V6_vdmpybus */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vdmpybus_acc */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vdmpybus_dv */
    HvxWR, HvxWR, IntRegs, 
    /* V6_vdmpybus_dv_acc */
    HvxWR, HvxWR, HvxWR, IntRegs, 
    /* V6_vdmpyhb */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vdmpyhb_acc */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vdmpyhb_dv */
    HvxWR, HvxWR, IntRegs, 
    /* V6_vdmpyhb_dv_acc */
    HvxWR, HvxWR, HvxWR, IntRegs, 
    /* V6_vdmpyhisat */
    HvxVR, HvxWR, IntRegs, 
    /* V6_vdmpyhisat_acc */
    HvxVR, HvxVR, HvxWR, IntRegs, 
    /* V6_vdmpyhsat */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vdmpyhsat_acc */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vdmpyhsuisat */
    HvxVR, HvxWR, IntRegs, 
    /* V6_vdmpyhsuisat_acc */
    HvxVR, HvxVR, HvxWR, IntRegs, 
    /* V6_vdmpyhsusat */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vdmpyhsusat_acc */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vdmpyhvsat */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vdmpyhvsat_acc */
    HvxVR, HvxVR, HvxVR, HvxVR, 
    /* V6_vdsaduh */
    HvxWR, HvxWR, IntRegs, 
    /* V6_vdsaduh_acc */
    HvxWR, HvxWR, HvxWR, IntRegs, 
    /* V6_veqb */
    HvxQR, HvxVR, HvxVR, 
    /* V6_veqb_and */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_veqb_or */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_veqb_xor */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_veqh */
    HvxQR, HvxVR, HvxVR, 
    /* V6_veqh_and */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_veqh_or */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_veqh_xor */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_veqw */
    HvxQR, HvxVR, HvxVR, 
    /* V6_veqw_and */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_veqw_or */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_veqw_xor */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_vfmax_hf */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vfmax_sf */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vfmin_hf */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vfmin_sf */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vfneg_hf */
    HvxVR, HvxVR, 
    /* V6_vfneg_sf */
    HvxVR, HvxVR, 
    /* V6_vgathermh */
    IntRegs, ModRegs, HvxVR, 
    /* V6_vgathermhq */
    HvxQR, IntRegs, ModRegs, HvxVR, 
    /* V6_vgathermhw */
    IntRegs, ModRegs, HvxWR, 
    /* V6_vgathermhwq */
    HvxQR, IntRegs, ModRegs, HvxWR, 
    /* V6_vgathermw */
    IntRegs, ModRegs, HvxVR, 
    /* V6_vgathermwq */
    HvxQR, IntRegs, ModRegs, HvxVR, 
    /* V6_vgtb */
    HvxQR, HvxVR, HvxVR, 
    /* V6_vgtb_and */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_vgtb_or */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_vgtb_xor */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_vgtbf */
    HvxQR, HvxVR, HvxVR, 
    /* V6_vgtbf_and */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_vgtbf_or */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_vgtbf_xor */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_vgth */
    HvxQR, HvxVR, HvxVR, 
    /* V6_vgth_and */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_vgth_or */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_vgth_xor */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_vgthf */
    HvxQR, HvxVR, HvxVR, 
    /* V6_vgthf_and */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_vgthf_or */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_vgthf_xor */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_vgtsf */
    HvxQR, HvxVR, HvxVR, 
    /* V6_vgtsf_and */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_vgtsf_or */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_vgtsf_xor */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_vgtub */
    HvxQR, HvxVR, HvxVR, 
    /* V6_vgtub_and */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_vgtub_or */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_vgtub_xor */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_vgtuh */
    HvxQR, HvxVR, HvxVR, 
    /* V6_vgtuh_and */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_vgtuh_or */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_vgtuh_xor */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_vgtuw */
    HvxQR, HvxVR, HvxVR, 
    /* V6_vgtuw_and */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_vgtuw_or */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_vgtuw_xor */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_vgtw */
    HvxQR, HvxVR, HvxVR, 
    /* V6_vgtw_and */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_vgtw_or */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_vgtw_xor */
    HvxQR, HvxQR, HvxVR, HvxVR, 
    /* V6_vhist */
    /* V6_vhistq */
    HvxQR, 
    /* V6_vinsertwr */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vlalignb */
    HvxVR, HvxVR, HvxVR, IntRegsLow8, 
    /* V6_vlalignbi */
    HvxVR, HvxVR, HvxVR, u3_0Imm, 
    /* V6_vlsrb */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vlsrh */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vlsrhv */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vlsrw */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vlsrwv */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vlut4 */
    HvxVR, HvxVR, DoubleRegs, 
    /* V6_vlutvvb */
    HvxVR, HvxVR, HvxVR, IntRegsLow8, 
    /* V6_vlutvvb_nm */
    HvxVR, HvxVR, HvxVR, IntRegsLow8, 
    /* V6_vlutvvb_oracc */
    HvxVR, HvxVR, HvxVR, HvxVR, IntRegsLow8, 
    /* V6_vlutvvb_oracci */
    HvxVR, HvxVR, HvxVR, HvxVR, u3_0Imm, 
    /* V6_vlutvvbi */
    HvxVR, HvxVR, HvxVR, u3_0Imm, 
    /* V6_vlutvwh */
    HvxWR, HvxVR, HvxVR, IntRegsLow8, 
    /* V6_vlutvwh_nm */
    HvxWR, HvxVR, HvxVR, IntRegsLow8, 
    /* V6_vlutvwh_oracc */
    HvxWR, HvxWR, HvxVR, HvxVR, IntRegsLow8, 
    /* V6_vlutvwh_oracci */
    HvxWR, HvxWR, HvxVR, HvxVR, u3_0Imm, 
    /* V6_vlutvwhi */
    HvxWR, HvxVR, HvxVR, u3_0Imm, 
    /* V6_vmax_bf */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmax_hf */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmax_sf */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmaxb */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmaxh */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmaxub */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmaxuh */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmaxw */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmin_bf */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmin_hf */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmin_sf */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vminb */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vminh */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vminub */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vminuh */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vminw */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmpabus */
    HvxWR, HvxWR, IntRegs, 
    /* V6_vmpabus_acc */
    HvxWR, HvxWR, HvxWR, IntRegs, 
    /* V6_vmpabusv */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vmpabuu */
    HvxWR, HvxWR, IntRegs, 
    /* V6_vmpabuu_acc */
    HvxWR, HvxWR, HvxWR, IntRegs, 
    /* V6_vmpabuuv */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vmpahb */
    HvxWR, HvxWR, IntRegs, 
    /* V6_vmpahb_acc */
    HvxWR, HvxWR, HvxWR, IntRegs, 
    /* V6_vmpahhsat */
    HvxVR, HvxVR, HvxVR, DoubleRegs, 
    /* V6_vmpauhb */
    HvxWR, HvxWR, IntRegs, 
    /* V6_vmpauhb_acc */
    HvxWR, HvxWR, HvxWR, IntRegs, 
    /* V6_vmpauhuhsat */
    HvxVR, HvxVR, HvxVR, DoubleRegs, 
    /* V6_vmpsuhuhsat */
    HvxVR, HvxVR, HvxVR, DoubleRegs, 
    /* V6_vmpy_hf_hf */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmpy_hf_hf_acc */
    HvxVR, HvxVR, HvxVR, HvxVR, 
    /* V6_vmpy_qf16 */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmpy_qf16_hf */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmpy_qf16_mix_hf */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmpy_qf32 */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmpy_qf32_hf */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vmpy_qf32_mix_hf */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vmpy_qf32_qf16 */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vmpy_qf32_sf */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmpy_sf_bf */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vmpy_sf_bf_acc */
    HvxWR, HvxWR, HvxVR, HvxVR, 
    /* V6_vmpy_sf_hf */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vmpy_sf_hf_acc */
    HvxWR, HvxWR, HvxVR, HvxVR, 
    /* V6_vmpy_sf_sf */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmpybus */
    HvxWR, HvxVR, IntRegs, 
    /* V6_vmpybus_acc */
    HvxWR, HvxWR, HvxVR, IntRegs, 
    /* V6_vmpybusv */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vmpybusv_acc */
    HvxWR, HvxWR, HvxVR, HvxVR, 
    /* V6_vmpybv */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vmpybv_acc */
    HvxWR, HvxWR, HvxVR, HvxVR, 
    /* V6_vmpyewuh */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmpyewuh_64 */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vmpyh */
    HvxWR, HvxVR, IntRegs, 
    /* V6_vmpyh_acc */
    HvxWR, HvxWR, HvxVR, IntRegs, 
    /* V6_vmpyhsat_acc */
    HvxWR, HvxWR, HvxVR, IntRegs, 
    /* V6_vmpyhsrs */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vmpyhss */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vmpyhus */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vmpyhus_acc */
    HvxWR, HvxWR, HvxVR, HvxVR, 
    /* V6_vmpyhv */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vmpyhv_acc */
    HvxWR, HvxWR, HvxVR, HvxVR, 
    /* V6_vmpyhvsrs */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmpyieoh */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmpyiewh_acc */
    HvxVR, HvxVR, HvxVR, HvxVR, 
    /* V6_vmpyiewuh */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmpyiewuh_acc */
    HvxVR, HvxVR, HvxVR, HvxVR, 
    /* V6_vmpyih */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmpyih_acc */
    HvxVR, HvxVR, HvxVR, HvxVR, 
    /* V6_vmpyihb */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vmpyihb_acc */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vmpyiowh */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmpyiwb */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vmpyiwb_acc */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vmpyiwh */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vmpyiwh_acc */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vmpyiwub */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vmpyiwub_acc */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vmpyowh */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmpyowh_64_acc */
    HvxWR, HvxWR, HvxVR, HvxVR, 
    /* V6_vmpyowh_rnd */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmpyowh_rnd_sacc */
    HvxVR, HvxVR, HvxVR, HvxVR, 
    /* V6_vmpyowh_sacc */
    HvxVR, HvxVR, HvxVR, HvxVR, 
    /* V6_vmpyub */
    HvxWR, HvxVR, IntRegs, 
    /* V6_vmpyub_acc */
    HvxWR, HvxWR, HvxVR, IntRegs, 
    /* V6_vmpyubv */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vmpyubv_acc */
    HvxWR, HvxWR, HvxVR, HvxVR, 
    /* V6_vmpyuh */
    HvxWR, HvxVR, IntRegs, 
    /* V6_vmpyuh_acc */
    HvxWR, HvxWR, HvxVR, IntRegs, 
    /* V6_vmpyuhe */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vmpyuhe_acc */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vmpyuhv */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vmpyuhv_acc */
    HvxWR, HvxWR, HvxVR, HvxVR, 
    /* V6_vmpyuhvs */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vmux */
    HvxVR, HvxQR, HvxVR, HvxVR, 
    /* V6_vnavgb */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vnavgh */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vnavgub */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vnavgw */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vnccombine */
    HvxWR, PredRegs, HvxVR, HvxVR, 
    /* V6_vncmov */
    HvxVR, PredRegs, HvxVR, 
    /* V6_vnormamth */
    HvxVR, HvxVR, 
    /* V6_vnormamtw */
    HvxVR, HvxVR, 
    /* V6_vnot */
    HvxVR, HvxVR, 
    /* V6_vor */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vpackeb */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vpackeh */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vpackhb_sat */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vpackhub_sat */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vpackob */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vpackoh */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vpackwh_sat */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vpackwuh_sat */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vpopcounth */
    HvxVR, HvxVR, 
    /* V6_vprefixqb */
    HvxVR, HvxQR, 
    /* V6_vprefixqh */
    HvxVR, HvxQR, 
    /* V6_vprefixqw */
    HvxVR, HvxQR, 
    /* V6_vrdelta */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vrmpybub_rtt */
    HvxWR, HvxVR, DoubleRegs, 
    /* V6_vrmpybub_rtt_acc */
    HvxWR, HvxWR, HvxVR, DoubleRegs, 
    /* V6_vrmpybus */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vrmpybus_acc */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vrmpybusi */
    HvxWR, HvxWR, IntRegs, u1_0Imm, 
    /* V6_vrmpybusi_acc */
    HvxWR, HvxWR, HvxWR, IntRegs, u1_0Imm, 
    /* V6_vrmpybusv */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vrmpybusv_acc */
    HvxVR, HvxVR, HvxVR, HvxVR, 
    /* V6_vrmpybv */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vrmpybv_acc */
    HvxVR, HvxVR, HvxVR, HvxVR, 
    /* V6_vrmpyub */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vrmpyub_acc */
    HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vrmpyub_rtt */
    HvxWR, HvxVR, DoubleRegs, 
    /* V6_vrmpyub_rtt_acc */
    HvxWR, HvxWR, HvxVR, DoubleRegs, 
    /* V6_vrmpyubi */
    HvxWR, HvxWR, IntRegs, u1_0Imm, 
    /* V6_vrmpyubi_acc */
    HvxWR, HvxWR, HvxWR, IntRegs, u1_0Imm, 
    /* V6_vrmpyubv */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vrmpyubv_acc */
    HvxVR, HvxVR, HvxVR, HvxVR, 
    /* V6_vrmpyzbb_rt */
    HvxVQR, HvxVR, IntRegsLow8, 
    /* V6_vrmpyzbb_rt_acc */
    HvxVQR, HvxVQR, HvxVR, IntRegsLow8, 
    /* V6_vrmpyzbb_rx */
    HvxVQR, IntRegsLow8, HvxVR, IntRegsLow8, 
    /* V6_vrmpyzbb_rx_acc */
    HvxVQR, IntRegsLow8, HvxVQR, HvxVR, IntRegsLow8, 
    /* V6_vrmpyzbub_rt */
    HvxVQR, HvxVR, IntRegsLow8, 
    /* V6_vrmpyzbub_rt_acc */
    HvxVQR, HvxVQR, HvxVR, IntRegsLow8, 
    /* V6_vrmpyzbub_rx */
    HvxVQR, IntRegsLow8, HvxVR, IntRegsLow8, 
    /* V6_vrmpyzbub_rx_acc */
    HvxVQR, IntRegsLow8, HvxVQR, HvxVR, IntRegsLow8, 
    /* V6_vrmpyzcb_rt */
    HvxVQR, HvxVR, IntRegsLow8, 
    /* V6_vrmpyzcb_rt_acc */
    HvxVQR, HvxVQR, HvxVR, IntRegsLow8, 
    /* V6_vrmpyzcb_rx */
    HvxVQR, IntRegsLow8, HvxVR, IntRegsLow8, 
    /* V6_vrmpyzcb_rx_acc */
    HvxVQR, IntRegsLow8, HvxVQR, HvxVR, IntRegsLow8, 
    /* V6_vrmpyzcbs_rt */
    HvxVQR, HvxVR, IntRegsLow8, 
    /* V6_vrmpyzcbs_rt_acc */
    HvxVQR, HvxVQR, HvxVR, IntRegsLow8, 
    /* V6_vrmpyzcbs_rx */
    HvxVQR, IntRegsLow8, HvxVR, IntRegsLow8, 
    /* V6_vrmpyzcbs_rx_acc */
    HvxVQR, IntRegsLow8, HvxVQR, HvxVR, IntRegsLow8, 
    /* V6_vrmpyznb_rt */
    HvxVQR, HvxVR, IntRegsLow8, 
    /* V6_vrmpyznb_rt_acc */
    HvxVQR, HvxVQR, HvxVR, IntRegsLow8, 
    /* V6_vrmpyznb_rx */
    HvxVQR, IntRegsLow8, HvxVR, IntRegsLow8, 
    /* V6_vrmpyznb_rx_acc */
    HvxVQR, IntRegsLow8, HvxVQR, HvxVR, IntRegsLow8, 
    /* V6_vror */
    HvxVR, HvxVR, IntRegs, 
    /* V6_vrotr */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vroundhb */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vroundhub */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vrounduhub */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vrounduwuh */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vroundwh */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vroundwuh */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vrsadubi */
    HvxWR, HvxWR, IntRegs, u1_0Imm, 
    /* V6_vrsadubi_acc */
    HvxWR, HvxWR, HvxWR, IntRegs, u1_0Imm, 
    /* V6_vsatdw */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsathub */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsatuwuh */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsatwh */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsb */
    HvxWR, HvxVR, 
    /* V6_vscattermh */
    IntRegs, ModRegs, HvxVR, HvxVR, 
    /* V6_vscattermh_add */
    IntRegs, ModRegs, HvxVR, HvxVR, 
    /* V6_vscattermhq */
    HvxQR, IntRegs, ModRegs, HvxVR, HvxVR, 
    /* V6_vscattermhw */
    IntRegs, ModRegs, HvxWR, HvxVR, 
    /* V6_vscattermhw_add */
    IntRegs, ModRegs, HvxWR, HvxVR, 
    /* V6_vscattermhwq */
    HvxQR, IntRegs, ModRegs, HvxWR, HvxVR, 
    /* V6_vscattermw */
    IntRegs, ModRegs, HvxVR, HvxVR, 
    /* V6_vscattermw_add */
    IntRegs, ModRegs, HvxVR, HvxVR, 
    /* V6_vscattermwq */
    HvxQR, IntRegs, ModRegs, HvxVR, HvxVR, 
    /* V6_vsh */
    HvxWR, HvxVR, 
    /* V6_vshufeh */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vshuff */
    HvxVR, HvxVR, HvxVR, HvxVR, IntRegs, 
    /* V6_vshuffb */
    HvxVR, HvxVR, 
    /* V6_vshuffeb */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vshuffh */
    HvxVR, HvxVR, 
    /* V6_vshuffob */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vshuffvdd */
    HvxWR, HvxVR, HvxVR, IntRegsLow8, 
    /* V6_vshufoeb */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vshufoeh */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vshufoh */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsub_hf */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsub_hf_hf */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsub_qf16 */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsub_qf16_mix */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsub_qf32 */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsub_qf32_mix */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsub_sf */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsub_sf_bf */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vsub_sf_hf */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vsub_sf_sf */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsubb */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsubb_dv */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vsubbnq */
    HvxVR, HvxQR, HvxVR, HvxVR, 
    /* V6_vsubbq */
    HvxVR, HvxQR, HvxVR, HvxVR, 
    /* V6_vsubbsat */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsubbsat_dv */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vsubcarry */
    HvxVR, HvxQR, HvxVR, HvxVR, HvxQR, 
    /* V6_vsubcarryo */
    HvxVR, HvxQR, HvxVR, HvxVR, 
    /* V6_vsubh */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsubh_dv */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vsubhnq */
    HvxVR, HvxQR, HvxVR, HvxVR, 
    /* V6_vsubhq */
    HvxVR, HvxQR, HvxVR, HvxVR, 
    /* V6_vsubhsat */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsubhsat_dv */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vsubhw */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vsububh */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vsububsat */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsububsat_dv */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vsubububb_sat */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsubuhsat */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsubuhsat_dv */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vsubuhw */
    HvxWR, HvxVR, HvxVR, 
    /* V6_vsubuwsat */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsubuwsat_dv */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vsubw */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsubw_dv */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vsubwnq */
    HvxVR, HvxQR, HvxVR, HvxVR, 
    /* V6_vsubwq */
    HvxVR, HvxQR, HvxVR, HvxVR, 
    /* V6_vsubwsat */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vsubwsat_dv */
    HvxWR, HvxWR, HvxWR, 
    /* V6_vswap */
    HvxWR, HvxQR, HvxVR, HvxVR, 
    /* V6_vtmpyb */
    HvxWR, HvxWR, IntRegs, 
    /* V6_vtmpyb_acc */
    HvxWR, HvxWR, HvxWR, IntRegs, 
    /* V6_vtmpybus */
    HvxWR, HvxWR, IntRegs, 
    /* V6_vtmpybus_acc */
    HvxWR, HvxWR, HvxWR, IntRegs, 
    /* V6_vtmpyhb */
    HvxWR, HvxWR, IntRegs, 
    /* V6_vtmpyhb_acc */
    HvxWR, HvxWR, HvxWR, IntRegs, 
    /* V6_vunpackb */
    HvxWR, HvxVR, 
    /* V6_vunpackh */
    HvxWR, HvxVR, 
    /* V6_vunpackob */
    HvxWR, HvxWR, HvxVR, 
    /* V6_vunpackoh */
    HvxWR, HvxWR, HvxVR, 
    /* V6_vunpackub */
    HvxWR, HvxVR, 
    /* V6_vunpackuh */
    HvxWR, HvxVR, 
    /* V6_vwhist128 */
    /* V6_vwhist128m */
    u1_0Imm, 
    /* V6_vwhist128q */
    HvxQR, 
    /* V6_vwhist128qm */
    HvxQR, u1_0Imm, 
    /* V6_vwhist256 */
    /* V6_vwhist256_sat */
    /* V6_vwhist256q */
    HvxQR, 
    /* V6_vwhist256q_sat */
    HvxQR, 
    /* V6_vxor */
    HvxVR, HvxVR, HvxVR, 
    /* V6_vzb */
    HvxWR, HvxVR, 
    /* V6_vzh */
    HvxWR, HvxVR, 
    /* V6_zLd_ai */
    IntRegs, s4_0Imm, 
    /* V6_zLd_pi */
    IntRegs, IntRegs, s3_0Imm, 
    /* V6_zLd_ppu */
    IntRegs, IntRegs, ModRegs, 
    /* V6_zLd_pred_ai */
    PredRegs, IntRegs, s4_0Imm, 
    /* V6_zLd_pred_pi */
    IntRegs, PredRegs, IntRegs, s3_0Imm, 
    /* V6_zLd_pred_ppu */
    IntRegs, PredRegs, IntRegs, ModRegs, 
    /* V6_zextract */
    HvxVR, IntRegs, 
    /* Y2_barrier */
    /* Y2_break */
    /* Y2_crswap0 */
    IntRegs, IntRegs, 
    /* Y2_dccleana */
    IntRegs, 
    /* Y2_dccleaninva */
    IntRegs, 
    /* Y2_dcfetchbo */
    IntRegs, u11_3Imm, 
    /* Y2_dcinva */
    IntRegs, 
    /* Y2_dczeroa */
    IntRegs, 
    /* Y2_icinva */
    IntRegs, 
    /* Y2_isync */
    /* Y2_syncht */
    /* Y2_tfrscrr */
    IntRegs, SysRegs, 
    /* Y2_tfrsrcr */
    SysRegs, IntRegs, 
    /* Y2_wait */
    IntRegs, 
    /* Y4_crswap1 */
    IntRegs, IntRegs, 
    /* Y4_crswap10 */
    DoubleRegs, DoubleRegs, sgp10Const, 
    /* Y4_l2fetch */
    IntRegs, IntRegs, 
    /* Y4_tfrscpp */
    DoubleRegs, SysRegs64, 
    /* Y4_tfrspcp */
    SysRegs64, DoubleRegs, 
    /* Y4_trace */
    IntRegs, 
    /* Y5_l2fetch */
    IntRegs, DoubleRegs, 
    /* Y6_diag */
    IntRegs, 
    /* Y6_diag0 */
    DoubleRegs, DoubleRegs, 
    /* Y6_diag1 */
    DoubleRegs, DoubleRegs, 
    /* Y6_dmlink */
    IntRegs, IntRegs, 
    /* Y6_dmpause */
    IntRegs, 
    /* Y6_dmpoll */
    IntRegs, 
    /* Y6_dmresume */
    IntRegs, 
    /* Y6_dmstart */
    IntRegs, 
    /* Y6_dmwait */
    IntRegs, 
    /* dep_A2_addsat */
    IntRegs, IntRegs, IntRegs, 
    /* dep_A2_subsat */
    IntRegs, IntRegs, IntRegs, 
    /* dep_S2_packhl */
    DoubleRegs, IntRegs, IntRegs, 
  };
  return OpcodeOperandTypes[Offsets[Opcode] + OpIdx];
}
} // end namespace Hexagon
} // end namespace llvm
#endif // GET_INSTRINFO_OPERAND_TYPE

#ifdef GET_INSTRINFO_MEM_OPERAND_SIZE
#undef GET_INSTRINFO_MEM_OPERAND_SIZE
namespace llvm {
namespace Hexagon {
LLVM_READONLY
static int getMemOperandSize(int OpType) {
  switch (OpType) {
  default: return 0;
  }
}
} // end namespace Hexagon
} // end namespace llvm
#endif // GET_INSTRINFO_MEM_OPERAND_SIZE

#ifdef GET_INSTRINFO_LOGICAL_OPERAND_SIZE_MAP
#undef GET_INSTRINFO_LOGICAL_OPERAND_SIZE_MAP
namespace llvm {
namespace Hexagon {
LLVM_READONLY static unsigned
getLogicalOperandSize(uint16_t Opcode, uint16_t LogicalOpIdx) {
  return LogicalOpIdx;
}
LLVM_READONLY static inline unsigned
getLogicalOperandIdx(uint16_t Opcode, uint16_t LogicalOpIdx) {
  auto S = 0U;
  for (auto i = 0U; i < LogicalOpIdx; ++i)
    S += getLogicalOperandSize(Opcode, i);
  return S;
}
} // end namespace Hexagon
} // end namespace llvm
#endif // GET_INSTRINFO_LOGICAL_OPERAND_SIZE_MAP

#ifdef GET_INSTRINFO_LOGICAL_OPERAND_TYPE_MAP
#undef GET_INSTRINFO_LOGICAL_OPERAND_TYPE_MAP
namespace llvm {
namespace Hexagon {
LLVM_READONLY static int
getLogicalOperandType(uint16_t Opcode, uint16_t LogicalOpIdx) {
  return -1;
}
} // end namespace Hexagon
} // end namespace llvm
#endif // GET_INSTRINFO_LOGICAL_OPERAND_TYPE_MAP

#ifdef GET_INSTRINFO_MC_HELPER_DECLS
#undef GET_INSTRINFO_MC_HELPER_DECLS

namespace llvm {
class MCInst;
class FeatureBitset;

namespace Hexagon_MC {

void verifyInstructionPredicates(unsigned Opcode, const FeatureBitset &Features);

} // end namespace Hexagon_MC
} // end namespace llvm

#endif // GET_INSTRINFO_MC_HELPER_DECLS

#ifdef GET_INSTRINFO_MC_HELPERS
#undef GET_INSTRINFO_MC_HELPERS

namespace llvm {
namespace Hexagon_MC {

} // end namespace Hexagon_MC
} // end namespace llvm

#endif // GET_GENISTRINFO_MC_HELPERS

#ifdef ENABLE_INSTR_PREDICATE_VERIFIER
#undef ENABLE_INSTR_PREDICATE_VERIFIER
#include <sstream>

namespace llvm {
namespace Hexagon_MC {

// Bits for subtarget features that participate in instruction matching.
enum SubtargetFeatureBits : uint8_t {
  Feature_HasV5Bit = 2,
  Feature_HasV55Bit = 3,
  Feature_HasV60Bit = 4,
  Feature_HasV62Bit = 5,
  Feature_HasV65Bit = 6,
  Feature_HasV66Bit = 7,
  Feature_HasV67Bit = 8,
  Feature_HasV68Bit = 9,
  Feature_HasV69Bit = 10,
  Feature_HasV71Bit = 11,
  Feature_HasV73Bit = 12,
  Feature_UseHVX64BBit = 17,
  Feature_UseHVX128BBit = 16,
  Feature_UseHVXBit = 15,
  Feature_UseHVXV60Bit = 20,
  Feature_UseHVXV62Bit = 21,
  Feature_UseHVXV65Bit = 22,
  Feature_UseHVXV66Bit = 23,
  Feature_UseHVXV67Bit = 24,
  Feature_UseHVXV68Bit = 25,
  Feature_UseHVXV69Bit = 26,
  Feature_UseHVXV71Bit = 27,
  Feature_UseHVXV73Bit = 28,
  Feature_UseAudioBit = 13,
  Feature_UseZRegBit = 29,
  Feature_HasPreV65Bit = 1,
  Feature_UseHVXIEEEFPBit = 18,
  Feature_UseHVXQFloatBit = 19,
  Feature_HasMemNoShufBit = 0,
  Feature_UseCabacBit = 14,
};

#ifndef NDEBUG
static const char *SubtargetFeatureNames[] = {
  "Feature_HasMemNoShuf",
  "Feature_HasPreV65",
  "Feature_HasV5",
  "Feature_HasV55",
  "Feature_HasV60",
  "Feature_HasV62",
  "Feature_HasV65",
  "Feature_HasV66",
  "Feature_HasV67",
  "Feature_HasV68",
  "Feature_HasV69",
  "Feature_HasV71",
  "Feature_HasV73",
  "Feature_UseAudio",
  "Feature_UseCabac",
  "Feature_UseHVX",
  "Feature_UseHVX128B",
  "Feature_UseHVX64B",
  "Feature_UseHVXIEEEFP",
  "Feature_UseHVXQFloat",
  "Feature_UseHVXV60",
  "Feature_UseHVXV62",
  "Feature_UseHVXV65",
  "Feature_UseHVXV66",
  "Feature_UseHVXV67",
  "Feature_UseHVXV68",
  "Feature_UseHVXV69",
  "Feature_UseHVXV71",
  "Feature_UseHVXV73",
  "Feature_UseZReg",
  nullptr
};

#endif // NDEBUG

FeatureBitset computeAvailableFeatures(const FeatureBitset &FB) {
  FeatureBitset Features;
  if (FB[Hexagon::ArchV5])
    Features.set(Feature_HasV5Bit);
  if (FB[Hexagon::ArchV55])
    Features.set(Feature_HasV55Bit);
  if (FB[Hexagon::ArchV60])
    Features.set(Feature_HasV60Bit);
  if (FB[Hexagon::ArchV62])
    Features.set(Feature_HasV62Bit);
  if (FB[Hexagon::ArchV65])
    Features.set(Feature_HasV65Bit);
  if (FB[Hexagon::ArchV66])
    Features.set(Feature_HasV66Bit);
  if (FB[Hexagon::ArchV67])
    Features.set(Feature_HasV67Bit);
  if (FB[Hexagon::ArchV68])
    Features.set(Feature_HasV68Bit);
  if (FB[Hexagon::ArchV69])
    Features.set(Feature_HasV69Bit);
  if (FB[Hexagon::ArchV71])
    Features.set(Feature_HasV71Bit);
  if (FB[Hexagon::ArchV73])
    Features.set(Feature_HasV73Bit);
  if (FB[Hexagon::ExtensionHVX64B])
    Features.set(Feature_UseHVX64BBit);
  if (FB[Hexagon::ExtensionHVX128B])
    Features.set(Feature_UseHVX128BBit);
  if (FB[Hexagon::ExtensionHVXV60])
    Features.set(Feature_UseHVXBit);
  if (FB[Hexagon::ExtensionHVXV60])
    Features.set(Feature_UseHVXV60Bit);
  if (FB[Hexagon::ExtensionHVXV62])
    Features.set(Feature_UseHVXV62Bit);
  if (FB[Hexagon::ExtensionHVXV65])
    Features.set(Feature_UseHVXV65Bit);
  if (FB[Hexagon::ExtensionHVXV66])
    Features.set(Feature_UseHVXV66Bit);
  if (FB[Hexagon::ExtensionHVXV67])
    Features.set(Feature_UseHVXV67Bit);
  if (FB[Hexagon::ExtensionHVXV68])
    Features.set(Feature_UseHVXV68Bit);
  if (FB[Hexagon::ExtensionHVXV69])
    Features.set(Feature_UseHVXV69Bit);
  if (FB[Hexagon::ExtensionHVXV71])
    Features.set(Feature_UseHVXV71Bit);
  if (FB[Hexagon::ExtensionHVXV73])
    Features.set(Feature_UseHVXV73Bit);
  if (FB[Hexagon::ExtensionAudio])
    Features.set(Feature_UseAudioBit);
  if (FB[Hexagon::ExtensionZReg])
    Features.set(Feature_UseZRegBit);
  if (FB[Hexagon::FeaturePreV65])
    Features.set(Feature_HasPreV65Bit);
  if (FB[Hexagon::ExtensionHVXIEEEFP])
    Features.set(Feature_UseHVXIEEEFPBit);
  if (FB[Hexagon::ExtensionHVXQFloat])
    Features.set(Feature_UseHVXQFloatBit);
  if (FB[Hexagon::FeatureMemNoShuf])
    Features.set(Feature_HasMemNoShufBit);
  if (FB[Hexagon::FeatureCabac])
    Features.set(Feature_UseCabacBit);
  return Features;
}

#ifndef NDEBUG
// Feature bitsets.
enum : uint8_t {
  CEFBS_None,
  CEFBS_HasPreV65,
  CEFBS_HasV55,
  CEFBS_HasV60,
  CEFBS_HasV62,
  CEFBS_HasV65,
  CEFBS_HasV66,
  CEFBS_HasV67,
  CEFBS_HasV68,
  CEFBS_HasV73,
  CEFBS_UseCabac,
  CEFBS_UseHVX,
  CEFBS_UseHVXV60,
  CEFBS_UseHVXV62,
  CEFBS_UseHVXV65,
  CEFBS_UseHVXV66,
  CEFBS_UseHVXV68,
  CEFBS_UseHVXV69,
  CEFBS_UseHVXV73,
  CEFBS_HasV60_UseHVX,
  CEFBS_HasV67_UseAudio,
  CEFBS_UseHVXV66_UseZReg,
  CEFBS_UseHVXV68_UseHVXIEEEFP,
  CEFBS_UseHVXV68_UseHVXQFloat,
  CEFBS_UseHVXV73_UseHVXIEEEFP,
  CEFBS_UseHVXV73_UseHVXQFloat,
};

static constexpr FeatureBitset FeatureBitsets[] = {
  {}, // CEFBS_None
  {Feature_HasPreV65Bit, },
  {Feature_HasV55Bit, },
  {Feature_HasV60Bit, },
  {Feature_HasV62Bit, },
  {Feature_HasV65Bit, },
  {Feature_HasV66Bit, },
  {Feature_HasV67Bit, },
  {Feature_HasV68Bit, },
  {Feature_HasV73Bit, },
  {Feature_UseCabacBit, },
  {Feature_UseHVXBit, },
  {Feature_UseHVXV60Bit, },
  {Feature_UseHVXV62Bit, },
  {Feature_UseHVXV65Bit, },
  {Feature_UseHVXV66Bit, },
  {Feature_UseHVXV68Bit, },
  {Feature_UseHVXV69Bit, },
  {Feature_UseHVXV73Bit, },
  {Feature_HasV60Bit, Feature_UseHVXBit, },
  {Feature_HasV67Bit, Feature_UseAudioBit, },
  {Feature_UseHVXV66Bit, Feature_UseZRegBit, },
  {Feature_UseHVXV68Bit, Feature_UseHVXIEEEFPBit, },
  {Feature_UseHVXV68Bit, Feature_UseHVXQFloatBit, },
  {Feature_UseHVXV73Bit, Feature_UseHVXIEEEFPBit, },
  {Feature_UseHVXV73Bit, Feature_UseHVXQFloatBit, },
};
#endif // NDEBUG

void verifyInstructionPredicates(
    unsigned Opcode, const FeatureBitset &Features) {
#ifndef NDEBUG
  static uint8_t RequiredFeaturesRefs[] = {
    CEFBS_None, // PHI = 0
    CEFBS_None, // INLINEASM = 1
    CEFBS_None, // INLINEASM_BR = 2
    CEFBS_None, // CFI_INSTRUCTION = 3
    CEFBS_None, // EH_LABEL = 4
    CEFBS_None, // GC_LABEL = 5
    CEFBS_None, // ANNOTATION_LABEL = 6
    CEFBS_None, // KILL = 7
    CEFBS_None, // EXTRACT_SUBREG = 8
    CEFBS_None, // INSERT_SUBREG = 9
    CEFBS_None, // IMPLICIT_DEF = 10
    CEFBS_None, // SUBREG_TO_REG = 11
    CEFBS_None, // COPY_TO_REGCLASS = 12
    CEFBS_None, // DBG_VALUE = 13
    CEFBS_None, // DBG_VALUE_LIST = 14
    CEFBS_None, // DBG_INSTR_REF = 15
    CEFBS_None, // DBG_PHI = 16
    CEFBS_None, // DBG_LABEL = 17
    CEFBS_None, // REG_SEQUENCE = 18
    CEFBS_None, // COPY = 19
    CEFBS_None, // BUNDLE = 20
    CEFBS_None, // LIFETIME_START = 21
    CEFBS_None, // LIFETIME_END = 22
    CEFBS_None, // PSEUDO_PROBE = 23
    CEFBS_None, // ARITH_FENCE = 24
    CEFBS_None, // STACKMAP = 25
    CEFBS_None, // FENTRY_CALL = 26
    CEFBS_None, // PATCHPOINT = 27
    CEFBS_None, // LOAD_STACK_GUARD = 28
    CEFBS_None, // PREALLOCATED_SETUP = 29
    CEFBS_None, // PREALLOCATED_ARG = 30
    CEFBS_None, // STATEPOINT = 31
    CEFBS_None, // LOCAL_ESCAPE = 32
    CEFBS_None, // FAULTING_OP = 33
    CEFBS_None, // PATCHABLE_OP = 34
    CEFBS_None, // PATCHABLE_FUNCTION_ENTER = 35
    CEFBS_None, // PATCHABLE_RET = 36
    CEFBS_None, // PATCHABLE_FUNCTION_EXIT = 37
    CEFBS_None, // PATCHABLE_TAIL_CALL = 38
    CEFBS_None, // PATCHABLE_EVENT_CALL = 39
    CEFBS_None, // PATCHABLE_TYPED_EVENT_CALL = 40
    CEFBS_None, // ICALL_BRANCH_FUNNEL = 41
    CEFBS_None, // MEMBARRIER = 42
    CEFBS_None, // G_ASSERT_SEXT = 43
    CEFBS_None, // G_ASSERT_ZEXT = 44
    CEFBS_None, // G_ASSERT_ALIGN = 45
    CEFBS_None, // G_ADD = 46
    CEFBS_None, // G_SUB = 47
    CEFBS_None, // G_MUL = 48
    CEFBS_None, // G_SDIV = 49
    CEFBS_None, // G_UDIV = 50
    CEFBS_None, // G_SREM = 51
    CEFBS_None, // G_UREM = 52
    CEFBS_None, // G_SDIVREM = 53
    CEFBS_None, // G_UDIVREM = 54
    CEFBS_None, // G_AND = 55
    CEFBS_None, // G_OR = 56
    CEFBS_None, // G_XOR = 57
    CEFBS_None, // G_IMPLICIT_DEF = 58
    CEFBS_None, // G_PHI = 59
    CEFBS_None, // G_FRAME_INDEX = 60
    CEFBS_None, // G_GLOBAL_VALUE = 61
    CEFBS_None, // G_CONSTANT_POOL = 62
    CEFBS_None, // G_EXTRACT = 63
    CEFBS_None, // G_UNMERGE_VALUES = 64
    CEFBS_None, // G_INSERT = 65
    CEFBS_None, // G_MERGE_VALUES = 66
    CEFBS_None, // G_BUILD_VECTOR = 67
    CEFBS_None, // G_BUILD_VECTOR_TRUNC = 68
    CEFBS_None, // G_CONCAT_VECTORS = 69
    CEFBS_None, // G_PTRTOINT = 70
    CEFBS_None, // G_INTTOPTR = 71
    CEFBS_None, // G_BITCAST = 72
    CEFBS_None, // G_FREEZE = 73
    CEFBS_None, // G_INTRINSIC_FPTRUNC_ROUND = 74
    CEFBS_None, // G_INTRINSIC_TRUNC = 75
    CEFBS_None, // G_INTRINSIC_ROUND = 76
    CEFBS_None, // G_INTRINSIC_LRINT = 77
    CEFBS_None, // G_INTRINSIC_ROUNDEVEN = 78
    CEFBS_None, // G_READCYCLECOUNTER = 79
    CEFBS_None, // G_LOAD = 80
    CEFBS_None, // G_SEXTLOAD = 81
    CEFBS_None, // G_ZEXTLOAD = 82
    CEFBS_None, // G_INDEXED_LOAD = 83
    CEFBS_None, // G_INDEXED_SEXTLOAD = 84
    CEFBS_None, // G_INDEXED_ZEXTLOAD = 85
    CEFBS_None, // G_STORE = 86
    CEFBS_None, // G_INDEXED_STORE = 87
    CEFBS_None, // G_ATOMIC_CMPXCHG_WITH_SUCCESS = 88
    CEFBS_None, // G_ATOMIC_CMPXCHG = 89
    CEFBS_None, // G_ATOMICRMW_XCHG = 90
    CEFBS_None, // G_ATOMICRMW_ADD = 91
    CEFBS_None, // G_ATOMICRMW_SUB = 92
    CEFBS_None, // G_ATOMICRMW_AND = 93
    CEFBS_None, // G_ATOMICRMW_NAND = 94
    CEFBS_None, // G_ATOMICRMW_OR = 95
    CEFBS_None, // G_ATOMICRMW_XOR = 96
    CEFBS_None, // G_ATOMICRMW_MAX = 97
    CEFBS_None, // G_ATOMICRMW_MIN = 98
    CEFBS_None, // G_ATOMICRMW_UMAX = 99
    CEFBS_None, // G_ATOMICRMW_UMIN = 100
    CEFBS_None, // G_ATOMICRMW_FADD = 101
    CEFBS_None, // G_ATOMICRMW_FSUB = 102
    CEFBS_None, // G_ATOMICRMW_FMAX = 103
    CEFBS_None, // G_ATOMICRMW_FMIN = 104
    CEFBS_None, // G_ATOMICRMW_UINC_WRAP = 105
    CEFBS_None, // G_ATOMICRMW_UDEC_WRAP = 106
    CEFBS_None, // G_FENCE = 107
    CEFBS_None, // G_BRCOND = 108
    CEFBS_None, // G_BRINDIRECT = 109
    CEFBS_None, // G_INVOKE_REGION_START = 110
    CEFBS_None, // G_INTRINSIC = 111
    CEFBS_None, // G_INTRINSIC_W_SIDE_EFFECTS = 112
    CEFBS_None, // G_ANYEXT = 113
    CEFBS_None, // G_TRUNC = 114
    CEFBS_None, // G_CONSTANT = 115
    CEFBS_None, // G_FCONSTANT = 116
    CEFBS_None, // G_VASTART = 117
    CEFBS_None, // G_VAARG = 118
    CEFBS_None, // G_SEXT = 119
    CEFBS_None, // G_SEXT_INREG = 120
    CEFBS_None, // G_ZEXT = 121
    CEFBS_None, // G_SHL = 122
    CEFBS_None, // G_LSHR = 123
    CEFBS_None, // G_ASHR = 124
    CEFBS_None, // G_FSHL = 125
    CEFBS_None, // G_FSHR = 126
    CEFBS_None, // G_ROTR = 127
    CEFBS_None, // G_ROTL = 128
    CEFBS_None, // G_ICMP = 129
    CEFBS_None, // G_FCMP = 130
    CEFBS_None, // G_SELECT = 131
    CEFBS_None, // G_UADDO = 132
    CEFBS_None, // G_UADDE = 133
    CEFBS_None, // G_USUBO = 134
    CEFBS_None, // G_USUBE = 135
    CEFBS_None, // G_SADDO = 136
    CEFBS_None, // G_SADDE = 137
    CEFBS_None, // G_SSUBO = 138
    CEFBS_None, // G_SSUBE = 139
    CEFBS_None, // G_UMULO = 140
    CEFBS_None, // G_SMULO = 141
    CEFBS_None, // G_UMULH = 142
    CEFBS_None, // G_SMULH = 143
    CEFBS_None, // G_UADDSAT = 144
    CEFBS_None, // G_SADDSAT = 145
    CEFBS_None, // G_USUBSAT = 146
    CEFBS_None, // G_SSUBSAT = 147
    CEFBS_None, // G_USHLSAT = 148
    CEFBS_None, // G_SSHLSAT = 149
    CEFBS_None, // G_SMULFIX = 150
    CEFBS_None, // G_UMULFIX = 151
    CEFBS_None, // G_SMULFIXSAT = 152
    CEFBS_None, // G_UMULFIXSAT = 153
    CEFBS_None, // G_SDIVFIX = 154
    CEFBS_None, // G_UDIVFIX = 155
    CEFBS_None, // G_SDIVFIXSAT = 156
    CEFBS_None, // G_UDIVFIXSAT = 157
    CEFBS_None, // G_FADD = 158
    CEFBS_None, // G_FSUB = 159
    CEFBS_None, // G_FMUL = 160
    CEFBS_None, // G_FMA = 161
    CEFBS_None, // G_FMAD = 162
    CEFBS_None, // G_FDIV = 163
    CEFBS_None, // G_FREM = 164
    CEFBS_None, // G_FPOW = 165
    CEFBS_None, // G_FPOWI = 166
    CEFBS_None, // G_FEXP = 167
    CEFBS_None, // G_FEXP2 = 168
    CEFBS_None, // G_FLOG = 169
    CEFBS_None, // G_FLOG2 = 170
    CEFBS_None, // G_FLOG10 = 171
    CEFBS_None, // G_FNEG = 172
    CEFBS_None, // G_FPEXT = 173
    CEFBS_None, // G_FPTRUNC = 174
    CEFBS_None, // G_FPTOSI = 175
    CEFBS_None, // G_FPTOUI = 176
    CEFBS_None, // G_SITOFP = 177
    CEFBS_None, // G_UITOFP = 178
    CEFBS_None, // G_FABS = 179
    CEFBS_None, // G_FCOPYSIGN = 180
    CEFBS_None, // G_IS_FPCLASS = 181
    CEFBS_None, // G_FCANONICALIZE = 182
    CEFBS_None, // G_FMINNUM = 183
    CEFBS_None, // G_FMAXNUM = 184
    CEFBS_None, // G_FMINNUM_IEEE = 185
    CEFBS_None, // G_FMAXNUM_IEEE = 186
    CEFBS_None, // G_FMINIMUM = 187
    CEFBS_None, // G_FMAXIMUM = 188
    CEFBS_None, // G_PTR_ADD = 189
    CEFBS_None, // G_PTRMASK = 190
    CEFBS_None, // G_SMIN = 191
    CEFBS_None, // G_SMAX = 192
    CEFBS_None, // G_UMIN = 193
    CEFBS_None, // G_UMAX = 194
    CEFBS_None, // G_ABS = 195
    CEFBS_None, // G_LROUND = 196
    CEFBS_None, // G_LLROUND = 197
    CEFBS_None, // G_BR = 198
    CEFBS_None, // G_BRJT = 199
    CEFBS_None, // G_INSERT_VECTOR_ELT = 200
    CEFBS_None, // G_EXTRACT_VECTOR_ELT = 201
    CEFBS_None, // G_SHUFFLE_VECTOR = 202
    CEFBS_None, // G_CTTZ = 203
    CEFBS_None, // G_CTTZ_ZERO_UNDEF = 204
    CEFBS_None, // G_CTLZ = 205
    CEFBS_None, // G_CTLZ_ZERO_UNDEF = 206
    CEFBS_None, // G_CTPOP = 207
    CEFBS_None, // G_BSWAP = 208
    CEFBS_None, // G_BITREVERSE = 209
    CEFBS_None, // G_FCEIL = 210
    CEFBS_None, // G_FCOS = 211
    CEFBS_None, // G_FSIN = 212
    CEFBS_None, // G_FSQRT = 213
    CEFBS_None, // G_FFLOOR = 214
    CEFBS_None, // G_FRINT = 215
    CEFBS_None, // G_FNEARBYINT = 216
    CEFBS_None, // G_ADDRSPACE_CAST = 217
    CEFBS_None, // G_BLOCK_ADDR = 218
    CEFBS_None, // G_JUMP_TABLE = 219
    CEFBS_None, // G_DYN_STACKALLOC = 220
    CEFBS_None, // G_STRICT_FADD = 221
    CEFBS_None, // G_STRICT_FSUB = 222
    CEFBS_None, // G_STRICT_FMUL = 223
    CEFBS_None, // G_STRICT_FDIV = 224
    CEFBS_None, // G_STRICT_FREM = 225
    CEFBS_None, // G_STRICT_FMA = 226
    CEFBS_None, // G_STRICT_FSQRT = 227
    CEFBS_None, // G_READ_REGISTER = 228
    CEFBS_None, // G_WRITE_REGISTER = 229
    CEFBS_None, // G_MEMCPY = 230
    CEFBS_None, // G_MEMCPY_INLINE = 231
    CEFBS_None, // G_MEMMOVE = 232
    CEFBS_None, // G_MEMSET = 233
    CEFBS_None, // G_BZERO = 234
    CEFBS_None, // G_VECREDUCE_SEQ_FADD = 235
    CEFBS_None, // G_VECREDUCE_SEQ_FMUL = 236
    CEFBS_None, // G_VECREDUCE_FADD = 237
    CEFBS_None, // G_VECREDUCE_FMUL = 238
    CEFBS_None, // G_VECREDUCE_FMAX = 239
    CEFBS_None, // G_VECREDUCE_FMIN = 240
    CEFBS_None, // G_VECREDUCE_ADD = 241
    CEFBS_None, // G_VECREDUCE_MUL = 242
    CEFBS_None, // G_VECREDUCE_AND = 243
    CEFBS_None, // G_VECREDUCE_OR = 244
    CEFBS_None, // G_VECREDUCE_XOR = 245
    CEFBS_None, // G_VECREDUCE_SMAX = 246
    CEFBS_None, // G_VECREDUCE_SMIN = 247
    CEFBS_None, // G_VECREDUCE_UMAX = 248
    CEFBS_None, // G_VECREDUCE_UMIN = 249
    CEFBS_None, // G_SBFX = 250
    CEFBS_None, // G_UBFX = 251
    CEFBS_None, // A2_addsp = 252
    CEFBS_None, // A2_iconst = 253
    CEFBS_None, // A2_neg = 254
    CEFBS_None, // A2_not = 255
    CEFBS_None, // A2_tfrf = 256
    CEFBS_None, // A2_tfrfnew = 257
    CEFBS_None, // A2_tfrp = 258
    CEFBS_None, // A2_tfrpf = 259
    CEFBS_None, // A2_tfrpfnew = 260
    CEFBS_None, // A2_tfrpi = 261
    CEFBS_None, // A2_tfrpt = 262
    CEFBS_None, // A2_tfrptnew = 263
    CEFBS_None, // A2_tfrt = 264
    CEFBS_None, // A2_tfrtnew = 265
    CEFBS_None, // A2_vaddb_map = 266
    CEFBS_None, // A2_vsubb_map = 267
    CEFBS_None, // A2_zxtb = 268
    CEFBS_None, // A4_boundscheck = 269
    CEFBS_None, // ADJCALLSTACKDOWN = 270
    CEFBS_None, // ADJCALLSTACKUP = 271
    CEFBS_None, // C2_cmpgei = 272
    CEFBS_None, // C2_cmpgeui = 273
    CEFBS_None, // C2_cmplt = 274
    CEFBS_None, // C2_cmpltu = 275
    CEFBS_None, // C2_pxfer_map = 276
    CEFBS_None, // DUPLEX_Pseudo = 277
    CEFBS_None, // ENDLOOP0 = 278
    CEFBS_None, // ENDLOOP01 = 279
    CEFBS_None, // ENDLOOP1 = 280
    CEFBS_None, // J2_endloop0 = 281
    CEFBS_None, // J2_endloop01 = 282
    CEFBS_None, // J2_endloop1 = 283
    CEFBS_HasV60, // J2_jumpf_nopred_map = 284
    CEFBS_HasV60, // J2_jumprf_nopred_map = 285
    CEFBS_HasV60, // J2_jumprt_nopred_map = 286
    CEFBS_HasV60, // J2_jumpt_nopred_map = 287
    CEFBS_HasV65, // J2_trap1_noregmap = 288
    CEFBS_None, // L2_loadalignb_zomap = 289
    CEFBS_None, // L2_loadalignh_zomap = 290
    CEFBS_None, // L2_loadbsw2_zomap = 291
    CEFBS_None, // L2_loadbsw4_zomap = 292
    CEFBS_None, // L2_loadbzw2_zomap = 293
    CEFBS_None, // L2_loadbzw4_zomap = 294
    CEFBS_None, // L2_loadrb_zomap = 295
    CEFBS_None, // L2_loadrd_zomap = 296
    CEFBS_None, // L2_loadrh_zomap = 297
    CEFBS_None, // L2_loadri_zomap = 298
    CEFBS_None, // L2_loadrub_zomap = 299
    CEFBS_None, // L2_loadruh_zomap = 300
    CEFBS_None, // L2_ploadrbf_zomap = 301
    CEFBS_None, // L2_ploadrbfnew_zomap = 302
    CEFBS_None, // L2_ploadrbt_zomap = 303
    CEFBS_None, // L2_ploadrbtnew_zomap = 304
    CEFBS_None, // L2_ploadrdf_zomap = 305
    CEFBS_None, // L2_ploadrdfnew_zomap = 306
    CEFBS_None, // L2_ploadrdt_zomap = 307
    CEFBS_None, // L2_ploadrdtnew_zomap = 308
    CEFBS_None, // L2_ploadrhf_zomap = 309
    CEFBS_None, // L2_ploadrhfnew_zomap = 310
    CEFBS_None, // L2_ploadrht_zomap = 311
    CEFBS_None, // L2_ploadrhtnew_zomap = 312
    CEFBS_None, // L2_ploadrif_zomap = 313
    CEFBS_None, // L2_ploadrifnew_zomap = 314
    CEFBS_None, // L2_ploadrit_zomap = 315
    CEFBS_None, // L2_ploadritnew_zomap = 316
    CEFBS_None, // L2_ploadrubf_zomap = 317
    CEFBS_None, // L2_ploadrubfnew_zomap = 318
    CEFBS_None, // L2_ploadrubt_zomap = 319
    CEFBS_None, // L2_ploadrubtnew_zomap = 320
    CEFBS_None, // L2_ploadruhf_zomap = 321
    CEFBS_None, // L2_ploadruhfnew_zomap = 322
    CEFBS_None, // L2_ploadruht_zomap = 323
    CEFBS_None, // L2_ploadruhtnew_zomap = 324
    CEFBS_None, // L4_add_memopb_zomap = 325
    CEFBS_None, // L4_add_memoph_zomap = 326
    CEFBS_None, // L4_add_memopw_zomap = 327
    CEFBS_None, // L4_and_memopb_zomap = 328
    CEFBS_None, // L4_and_memoph_zomap = 329
    CEFBS_None, // L4_and_memopw_zomap = 330
    CEFBS_None, // L4_iadd_memopb_zomap = 331
    CEFBS_None, // L4_iadd_memoph_zomap = 332
    CEFBS_None, // L4_iadd_memopw_zomap = 333
    CEFBS_None, // L4_iand_memopb_zomap = 334
    CEFBS_None, // L4_iand_memoph_zomap = 335
    CEFBS_None, // L4_iand_memopw_zomap = 336
    CEFBS_None, // L4_ior_memopb_zomap = 337
    CEFBS_None, // L4_ior_memoph_zomap = 338
    CEFBS_None, // L4_ior_memopw_zomap = 339
    CEFBS_None, // L4_isub_memopb_zomap = 340
    CEFBS_None, // L4_isub_memoph_zomap = 341
    CEFBS_None, // L4_isub_memopw_zomap = 342
    CEFBS_None, // L4_or_memopb_zomap = 343
    CEFBS_None, // L4_or_memoph_zomap = 344
    CEFBS_None, // L4_or_memopw_zomap = 345
    CEFBS_HasV65, // L4_return_map_to_raw_f = 346
    CEFBS_HasV65, // L4_return_map_to_raw_fnew_pnt = 347
    CEFBS_HasV65, // L4_return_map_to_raw_fnew_pt = 348
    CEFBS_HasV65, // L4_return_map_to_raw_t = 349
    CEFBS_HasV65, // L4_return_map_to_raw_tnew_pnt = 350
    CEFBS_HasV65, // L4_return_map_to_raw_tnew_pt = 351
    CEFBS_None, // L4_sub_memopb_zomap = 352
    CEFBS_None, // L4_sub_memoph_zomap = 353
    CEFBS_None, // L4_sub_memopw_zomap = 354
    CEFBS_HasV65, // L6_deallocframe_map_to_raw = 355
    CEFBS_HasV65, // L6_return_map_to_raw = 356
    CEFBS_None, // LDriw_ctr = 357
    CEFBS_None, // LDriw_pred = 358
    CEFBS_None, // M2_mpysmi = 359
    CEFBS_None, // M2_mpyui = 360
    CEFBS_None, // M2_vrcmpys_acc_s1 = 361
    CEFBS_None, // M2_vrcmpys_s1 = 362
    CEFBS_None, // M2_vrcmpys_s1rp = 363
    CEFBS_HasV67, // M7_vdmpy = 364
    CEFBS_HasV67, // M7_vdmpy_acc = 365
    CEFBS_None, // PS_aligna = 366
    CEFBS_None, // PS_alloca = 367
    CEFBS_None, // PS_call_instrprof_custom = 368
    CEFBS_None, // PS_call_nr = 369
    CEFBS_None, // PS_crash = 370
    CEFBS_None, // PS_false = 371
    CEFBS_None, // PS_fi = 372
    CEFBS_None, // PS_fia = 373
    CEFBS_None, // PS_loadrb_pci = 374
    CEFBS_None, // PS_loadrb_pcr = 375
    CEFBS_None, // PS_loadrd_pci = 376
    CEFBS_None, // PS_loadrd_pcr = 377
    CEFBS_None, // PS_loadrh_pci = 378
    CEFBS_None, // PS_loadrh_pcr = 379
    CEFBS_None, // PS_loadri_pci = 380
    CEFBS_None, // PS_loadri_pcr = 381
    CEFBS_None, // PS_loadrub_pci = 382
    CEFBS_None, // PS_loadrub_pcr = 383
    CEFBS_None, // PS_loadruh_pci = 384
    CEFBS_None, // PS_loadruh_pcr = 385
    CEFBS_None, // PS_pselect = 386
    CEFBS_None, // PS_qfalse = 387
    CEFBS_None, // PS_qtrue = 388
    CEFBS_None, // PS_storerb_pci = 389
    CEFBS_None, // PS_storerb_pcr = 390
    CEFBS_None, // PS_storerd_pci = 391
    CEFBS_None, // PS_storerd_pcr = 392
    CEFBS_None, // PS_storerf_pci = 393
    CEFBS_None, // PS_storerf_pcr = 394
    CEFBS_None, // PS_storerh_pci = 395
    CEFBS_None, // PS_storerh_pcr = 396
    CEFBS_None, // PS_storeri_pci = 397
    CEFBS_None, // PS_storeri_pcr = 398
    CEFBS_None, // PS_tailcall_i = 399
    CEFBS_None, // PS_tailcall_r = 400
    CEFBS_None, // PS_true = 401
    CEFBS_None, // PS_vdd0 = 402
    CEFBS_HasV60_UseHVX, // PS_vloadrq_ai = 403
    CEFBS_HasV60_UseHVX, // PS_vloadrv_ai = 404
    CEFBS_HasV60_UseHVX, // PS_vloadrv_nt_ai = 405
    CEFBS_HasV60_UseHVX, // PS_vloadrw_ai = 406
    CEFBS_HasV60_UseHVX, // PS_vloadrw_nt_ai = 407
    CEFBS_None, // PS_vmulw = 408
    CEFBS_None, // PS_vmulw_acc = 409
    CEFBS_HasV60_UseHVX, // PS_vselect = 410
    CEFBS_UseHVX, // PS_vsplatib = 411
    CEFBS_UseHVX, // PS_vsplatih = 412
    CEFBS_UseHVX, // PS_vsplatiw = 413
    CEFBS_UseHVX, // PS_vsplatrb = 414
    CEFBS_UseHVX, // PS_vsplatrh = 415
    CEFBS_UseHVX, // PS_vsplatrw = 416
    CEFBS_HasV60_UseHVX, // PS_vstorerq_ai = 417
    CEFBS_HasV60_UseHVX, // PS_vstorerv_ai = 418
    CEFBS_HasV60_UseHVX, // PS_vstorerv_nt_ai = 419
    CEFBS_HasV60_UseHVX, // PS_vstorerw_ai = 420
    CEFBS_HasV60_UseHVX, // PS_vstorerw_nt_ai = 421
    CEFBS_HasV60_UseHVX, // PS_wselect = 422
    CEFBS_None, // S2_asr_i_p_rnd_goodsyntax = 423
    CEFBS_None, // S2_asr_i_r_rnd_goodsyntax = 424
    CEFBS_None, // S2_pstorerbf_zomap = 425
    CEFBS_None, // S2_pstorerbnewf_zomap = 426
    CEFBS_None, // S2_pstorerbnewt_zomap = 427
    CEFBS_None, // S2_pstorerbt_zomap = 428
    CEFBS_None, // S2_pstorerdf_zomap = 429
    CEFBS_None, // S2_pstorerdt_zomap = 430
    CEFBS_None, // S2_pstorerff_zomap = 431
    CEFBS_None, // S2_pstorerft_zomap = 432
    CEFBS_None, // S2_pstorerhf_zomap = 433
    CEFBS_None, // S2_pstorerhnewf_zomap = 434
    CEFBS_None, // S2_pstorerhnewt_zomap = 435
    CEFBS_None, // S2_pstorerht_zomap = 436
    CEFBS_None, // S2_pstorerif_zomap = 437
    CEFBS_None, // S2_pstorerinewf_zomap = 438
    CEFBS_None, // S2_pstorerinewt_zomap = 439
    CEFBS_None, // S2_pstorerit_zomap = 440
    CEFBS_None, // S2_storerb_zomap = 441
    CEFBS_None, // S2_storerbnew_zomap = 442
    CEFBS_None, // S2_storerd_zomap = 443
    CEFBS_None, // S2_storerf_zomap = 444
    CEFBS_None, // S2_storerh_zomap = 445
    CEFBS_None, // S2_storerhnew_zomap = 446
    CEFBS_None, // S2_storeri_zomap = 447
    CEFBS_None, // S2_storerinew_zomap = 448
    CEFBS_None, // S2_tableidxb_goodsyntax = 449
    CEFBS_None, // S2_tableidxd_goodsyntax = 450
    CEFBS_None, // S2_tableidxh_goodsyntax = 451
    CEFBS_None, // S2_tableidxw_goodsyntax = 452
    CEFBS_None, // S4_pstorerbfnew_zomap = 453
    CEFBS_None, // S4_pstorerbnewfnew_zomap = 454
    CEFBS_None, // S4_pstorerbnewtnew_zomap = 455
    CEFBS_None, // S4_pstorerbtnew_zomap = 456
    CEFBS_None, // S4_pstorerdfnew_zomap = 457
    CEFBS_None, // S4_pstorerdtnew_zomap = 458
    CEFBS_None, // S4_pstorerffnew_zomap = 459
    CEFBS_None, // S4_pstorerftnew_zomap = 460
    CEFBS_None, // S4_pstorerhfnew_zomap = 461
    CEFBS_None, // S4_pstorerhnewfnew_zomap = 462
    CEFBS_None, // S4_pstorerhnewtnew_zomap = 463
    CEFBS_None, // S4_pstorerhtnew_zomap = 464
    CEFBS_None, // S4_pstorerifnew_zomap = 465
    CEFBS_None, // S4_pstorerinewfnew_zomap = 466
    CEFBS_None, // S4_pstorerinewtnew_zomap = 467
    CEFBS_None, // S4_pstoreritnew_zomap = 468
    CEFBS_None, // S4_storeirb_zomap = 469
    CEFBS_None, // S4_storeirbf_zomap = 470
    CEFBS_None, // S4_storeirbfnew_zomap = 471
    CEFBS_None, // S4_storeirbt_zomap = 472
    CEFBS_None, // S4_storeirbtnew_zomap = 473
    CEFBS_None, // S4_storeirh_zomap = 474
    CEFBS_None, // S4_storeirhf_zomap = 475
    CEFBS_None, // S4_storeirhfnew_zomap = 476
    CEFBS_None, // S4_storeirht_zomap = 477
    CEFBS_None, // S4_storeirhtnew_zomap = 478
    CEFBS_None, // S4_storeiri_zomap = 479
    CEFBS_None, // S4_storeirif_zomap = 480
    CEFBS_None, // S4_storeirifnew_zomap = 481
    CEFBS_None, // S4_storeirit_zomap = 482
    CEFBS_None, // S4_storeiritnew_zomap = 483
    CEFBS_None, // S5_asrhub_rnd_sat_goodsyntax = 484
    CEFBS_None, // S5_vasrhrnd_goodsyntax = 485
    CEFBS_HasV65, // S6_allocframe_to_raw = 486
    CEFBS_None, // STriw_ctr = 487
    CEFBS_None, // STriw_pred = 488
    CEFBS_UseHVXV60, // V6_MAP_equb = 489
    CEFBS_UseHVXV60, // V6_MAP_equb_and = 490
    CEFBS_UseHVXV60, // V6_MAP_equb_ior = 491
    CEFBS_UseHVXV60, // V6_MAP_equb_xor = 492
    CEFBS_UseHVXV60, // V6_MAP_equh = 493
    CEFBS_UseHVXV60, // V6_MAP_equh_and = 494
    CEFBS_UseHVXV60, // V6_MAP_equh_ior = 495
    CEFBS_UseHVXV60, // V6_MAP_equh_xor = 496
    CEFBS_UseHVXV60, // V6_MAP_equw = 497
    CEFBS_UseHVXV60, // V6_MAP_equw_and = 498
    CEFBS_UseHVXV60, // V6_MAP_equw_ior = 499
    CEFBS_UseHVXV60, // V6_MAP_equw_xor = 500
    CEFBS_UseHVXV73, // V6_dbl_ld0 = 501
    CEFBS_UseHVXV73, // V6_dbl_st0 = 502
    CEFBS_UseHVXV60, // V6_extractw_alt = 503
    CEFBS_UseHVXV60, // V6_hi = 504
    CEFBS_UseHVXV60, // V6_ld0 = 505
    CEFBS_UseHVXV62, // V6_ldcnp0 = 506
    CEFBS_UseHVXV62, // V6_ldcnpnt0 = 507
    CEFBS_UseHVXV62, // V6_ldcp0 = 508
    CEFBS_UseHVXV62, // V6_ldcpnt0 = 509
    CEFBS_UseHVXV62, // V6_ldnp0 = 510
    CEFBS_UseHVXV62, // V6_ldnpnt0 = 511
    CEFBS_UseHVXV60, // V6_ldnt0 = 512
    CEFBS_UseHVXV62, // V6_ldp0 = 513
    CEFBS_UseHVXV62, // V6_ldpnt0 = 514
    CEFBS_UseHVXV62, // V6_ldtnp0 = 515
    CEFBS_UseHVXV62, // V6_ldtnpnt0 = 516
    CEFBS_UseHVXV62, // V6_ldtp0 = 517
    CEFBS_UseHVXV62, // V6_ldtpnt0 = 518
    CEFBS_UseHVXV60, // V6_ldu0 = 519
    CEFBS_UseHVXV60, // V6_lo = 520
    CEFBS_UseHVXV60, // V6_st0 = 521
    CEFBS_UseHVXV60, // V6_stn0 = 522
    CEFBS_UseHVXV60, // V6_stnnt0 = 523
    CEFBS_UseHVXV60, // V6_stnp0 = 524
    CEFBS_UseHVXV60, // V6_stnpnt0 = 525
    CEFBS_UseHVXV60, // V6_stnq0 = 526
    CEFBS_UseHVXV60, // V6_stnqnt0 = 527
    CEFBS_UseHVXV60, // V6_stnt0 = 528
    CEFBS_UseHVXV60, // V6_stp0 = 529
    CEFBS_UseHVXV60, // V6_stpnt0 = 530
    CEFBS_UseHVXV60, // V6_stq0 = 531
    CEFBS_UseHVXV60, // V6_stqnt0 = 532
    CEFBS_UseHVXV60, // V6_stu0 = 533
    CEFBS_UseHVXV60, // V6_stunp0 = 534
    CEFBS_UseHVXV60, // V6_stup0 = 535
    CEFBS_UseHVXV69, // V6_v10mpyubs10 = 536
    CEFBS_UseHVXV69, // V6_v10mpyubs10_vxx = 537
    CEFBS_UseHVXV68, // V6_v6mpyhubs10_alt = 538
    CEFBS_UseHVXV68, // V6_v6mpyvubs10_alt = 539
    CEFBS_UseHVXV65, // V6_vabsb_alt = 540
    CEFBS_UseHVXV65, // V6_vabsb_sat_alt = 541
    CEFBS_UseHVXV60, // V6_vabsdiffh_alt = 542
    CEFBS_UseHVXV60, // V6_vabsdiffub_alt = 543
    CEFBS_UseHVXV60, // V6_vabsdiffuh_alt = 544
    CEFBS_UseHVXV60, // V6_vabsdiffw_alt = 545
    CEFBS_UseHVXV60, // V6_vabsh_alt = 546
    CEFBS_UseHVXV60, // V6_vabsh_sat_alt = 547
    CEFBS_UseHVXV65, // V6_vabsub_alt = 548
    CEFBS_UseHVXV65, // V6_vabsuh_alt = 549
    CEFBS_UseHVXV65, // V6_vabsuw_alt = 550
    CEFBS_UseHVXV60, // V6_vabsw_alt = 551
    CEFBS_UseHVXV60, // V6_vabsw_sat_alt = 552
    CEFBS_UseHVXV60, // V6_vaddb_alt = 553
    CEFBS_UseHVXV60, // V6_vaddb_dv_alt = 554
    CEFBS_UseHVXV60, // V6_vaddbnq_alt = 555
    CEFBS_UseHVXV60, // V6_vaddbq_alt = 556
    CEFBS_UseHVXV62, // V6_vaddbsat_alt = 557
    CEFBS_UseHVXV62, // V6_vaddbsat_dv_alt = 558
    CEFBS_UseHVXV60, // V6_vaddh_alt = 559
    CEFBS_UseHVXV60, // V6_vaddh_dv_alt = 560
    CEFBS_UseHVXV60, // V6_vaddhnq_alt = 561
    CEFBS_UseHVXV60, // V6_vaddhq_alt = 562
    CEFBS_UseHVXV60, // V6_vaddhsat_alt = 563
    CEFBS_UseHVXV60, // V6_vaddhsat_dv_alt = 564
    CEFBS_UseHVXV62, // V6_vaddhw_acc_alt = 565
    CEFBS_UseHVXV60, // V6_vaddhw_alt = 566
    CEFBS_UseHVXV62, // V6_vaddubh_acc_alt = 567
    CEFBS_UseHVXV60, // V6_vaddubh_alt = 568
    CEFBS_UseHVXV60, // V6_vaddubsat_alt = 569
    CEFBS_UseHVXV60, // V6_vaddubsat_dv_alt = 570
    CEFBS_UseHVXV60, // V6_vadduhsat_alt = 571
    CEFBS_UseHVXV60, // V6_vadduhsat_dv_alt = 572
    CEFBS_UseHVXV62, // V6_vadduhw_acc_alt = 573
    CEFBS_UseHVXV60, // V6_vadduhw_alt = 574
    CEFBS_UseHVXV62, // V6_vadduwsat_alt = 575
    CEFBS_UseHVXV62, // V6_vadduwsat_dv_alt = 576
    CEFBS_UseHVXV60, // V6_vaddw_alt = 577
    CEFBS_UseHVXV60, // V6_vaddw_dv_alt = 578
    CEFBS_UseHVXV60, // V6_vaddwnq_alt = 579
    CEFBS_UseHVXV60, // V6_vaddwq_alt = 580
    CEFBS_UseHVXV60, // V6_vaddwsat_alt = 581
    CEFBS_UseHVXV60, // V6_vaddwsat_dv_alt = 582
    CEFBS_UseHVXV62, // V6_vandnqrt_acc_alt = 583
    CEFBS_UseHVXV62, // V6_vandnqrt_alt = 584
    CEFBS_UseHVXV60, // V6_vandqrt_acc_alt = 585
    CEFBS_UseHVXV60, // V6_vandqrt_alt = 586
    CEFBS_UseHVXV60, // V6_vandvrt_acc_alt = 587
    CEFBS_UseHVXV60, // V6_vandvrt_alt = 588
    CEFBS_UseHVXV65, // V6_vaslh_acc_alt = 589
    CEFBS_UseHVXV60, // V6_vaslh_alt = 590
    CEFBS_UseHVXV60, // V6_vaslhv_alt = 591
    CEFBS_UseHVXV60, // V6_vaslw_acc_alt = 592
    CEFBS_UseHVXV60, // V6_vaslw_alt = 593
    CEFBS_UseHVXV60, // V6_vaslwv_alt = 594
    CEFBS_UseHVXV66, // V6_vasr_into_alt = 595
    CEFBS_UseHVXV65, // V6_vasrh_acc_alt = 596
    CEFBS_UseHVXV60, // V6_vasrh_alt = 597
    CEFBS_UseHVXV60, // V6_vasrhv_alt = 598
    CEFBS_UseHVXV60, // V6_vasrw_acc_alt = 599
    CEFBS_UseHVXV60, // V6_vasrw_alt = 600
    CEFBS_UseHVXV60, // V6_vasrwv_alt = 601
    CEFBS_UseHVXV60, // V6_vassignp = 602
    CEFBS_UseHVXV65, // V6_vavgb_alt = 603
    CEFBS_UseHVXV65, // V6_vavgbrnd_alt = 604
    CEFBS_UseHVXV60, // V6_vavgh_alt = 605
    CEFBS_UseHVXV60, // V6_vavghrnd_alt = 606
    CEFBS_UseHVXV60, // V6_vavgub_alt = 607
    CEFBS_UseHVXV60, // V6_vavgubrnd_alt = 608
    CEFBS_UseHVXV60, // V6_vavguh_alt = 609
    CEFBS_UseHVXV60, // V6_vavguhrnd_alt = 610
    CEFBS_UseHVXV65, // V6_vavguw_alt = 611
    CEFBS_UseHVXV65, // V6_vavguwrnd_alt = 612
    CEFBS_UseHVXV60, // V6_vavgw_alt = 613
    CEFBS_UseHVXV60, // V6_vavgwrnd_alt = 614
    CEFBS_UseHVXV60, // V6_vcl0h_alt = 615
    CEFBS_UseHVXV60, // V6_vcl0w_alt = 616
    CEFBS_UseHVXV60, // V6_vd0 = 617
    CEFBS_UseHVXV65, // V6_vdd0 = 618
    CEFBS_UseHVXV60, // V6_vdealb4w_alt = 619
    CEFBS_UseHVXV60, // V6_vdealb_alt = 620
    CEFBS_UseHVXV60, // V6_vdealh_alt = 621
    CEFBS_UseHVXV60, // V6_vdmpybus_acc_alt = 622
    CEFBS_UseHVXV60, // V6_vdmpybus_alt = 623
    CEFBS_UseHVXV60, // V6_vdmpybus_dv_acc_alt = 624
    CEFBS_UseHVXV60, // V6_vdmpybus_dv_alt = 625
    CEFBS_UseHVXV60, // V6_vdmpyhb_acc_alt = 626
    CEFBS_UseHVXV60, // V6_vdmpyhb_alt = 627
    CEFBS_UseHVXV60, // V6_vdmpyhb_dv_acc_alt = 628
    CEFBS_UseHVXV60, // V6_vdmpyhb_dv_alt = 629
    CEFBS_UseHVXV60, // V6_vdmpyhisat_acc_alt = 630
    CEFBS_UseHVXV60, // V6_vdmpyhisat_alt = 631
    CEFBS_UseHVXV60, // V6_vdmpyhsat_acc_alt = 632
    CEFBS_UseHVXV60, // V6_vdmpyhsat_alt = 633
    CEFBS_UseHVXV60, // V6_vdmpyhsuisat_acc_alt = 634
    CEFBS_UseHVXV60, // V6_vdmpyhsuisat_alt = 635
    CEFBS_UseHVXV60, // V6_vdmpyhsusat_acc_alt = 636
    CEFBS_UseHVXV60, // V6_vdmpyhsusat_alt = 637
    CEFBS_UseHVXV60, // V6_vdmpyhvsat_acc_alt = 638
    CEFBS_UseHVXV60, // V6_vdmpyhvsat_alt = 639
    CEFBS_UseHVXV60, // V6_vdsaduh_acc_alt = 640
    CEFBS_UseHVXV60, // V6_vdsaduh_alt = 641
    CEFBS_None, // V6_vgathermh_pseudo = 642
    CEFBS_None, // V6_vgathermhq_pseudo = 643
    CEFBS_None, // V6_vgathermhw_pseudo = 644
    CEFBS_None, // V6_vgathermhwq_pseudo = 645
    CEFBS_None, // V6_vgathermw_pseudo = 646
    CEFBS_None, // V6_vgathermwq_pseudo = 647
    CEFBS_UseHVXV60, // V6_vlsrh_alt = 648
    CEFBS_UseHVXV60, // V6_vlsrhv_alt = 649
    CEFBS_UseHVXV60, // V6_vlsrw_alt = 650
    CEFBS_UseHVXV60, // V6_vlsrwv_alt = 651
    CEFBS_UseHVXV62, // V6_vmaxb_alt = 652
    CEFBS_UseHVXV60, // V6_vmaxh_alt = 653
    CEFBS_UseHVXV60, // V6_vmaxub_alt = 654
    CEFBS_UseHVXV60, // V6_vmaxuh_alt = 655
    CEFBS_UseHVXV60, // V6_vmaxw_alt = 656
    CEFBS_UseHVXV62, // V6_vminb_alt = 657
    CEFBS_UseHVXV60, // V6_vminh_alt = 658
    CEFBS_UseHVXV60, // V6_vminub_alt = 659
    CEFBS_UseHVXV60, // V6_vminuh_alt = 660
    CEFBS_UseHVXV60, // V6_vminw_alt = 661
    CEFBS_UseHVXV60, // V6_vmpabus_acc_alt = 662
    CEFBS_UseHVXV60, // V6_vmpabus_alt = 663
    CEFBS_UseHVXV60, // V6_vmpabusv_alt = 664
    CEFBS_UseHVXV65, // V6_vmpabuu_acc_alt = 665
    CEFBS_UseHVXV65, // V6_vmpabuu_alt = 666
    CEFBS_UseHVXV60, // V6_vmpabuuv_alt = 667
    CEFBS_UseHVXV60, // V6_vmpahb_acc_alt = 668
    CEFBS_UseHVXV60, // V6_vmpahb_alt = 669
    CEFBS_UseHVXV62, // V6_vmpauhb_acc_alt = 670
    CEFBS_UseHVXV62, // V6_vmpauhb_alt = 671
    CEFBS_UseHVXV60, // V6_vmpybus_acc_alt = 672
    CEFBS_UseHVXV60, // V6_vmpybus_alt = 673
    CEFBS_UseHVXV60, // V6_vmpybusv_acc_alt = 674
    CEFBS_UseHVXV60, // V6_vmpybusv_alt = 675
    CEFBS_UseHVXV60, // V6_vmpybv_acc_alt = 676
    CEFBS_UseHVXV60, // V6_vmpybv_alt = 677
    CEFBS_UseHVXV60, // V6_vmpyewuh_alt = 678
    CEFBS_UseHVXV65, // V6_vmpyh_acc_alt = 679
    CEFBS_UseHVXV60, // V6_vmpyh_alt = 680
    CEFBS_UseHVXV60, // V6_vmpyhsat_acc_alt = 681
    CEFBS_UseHVXV60, // V6_vmpyhsrs_alt = 682
    CEFBS_UseHVXV60, // V6_vmpyhss_alt = 683
    CEFBS_UseHVXV60, // V6_vmpyhus_acc_alt = 684
    CEFBS_UseHVXV60, // V6_vmpyhus_alt = 685
    CEFBS_UseHVXV60, // V6_vmpyhv_acc_alt = 686
    CEFBS_UseHVXV60, // V6_vmpyhv_alt = 687
    CEFBS_UseHVXV60, // V6_vmpyhvsrs_alt = 688
    CEFBS_UseHVXV60, // V6_vmpyiewh_acc_alt = 689
    CEFBS_UseHVXV60, // V6_vmpyiewuh_acc_alt = 690
    CEFBS_UseHVXV60, // V6_vmpyiewuh_alt = 691
    CEFBS_UseHVXV60, // V6_vmpyih_acc_alt = 692
    CEFBS_UseHVXV60, // V6_vmpyih_alt = 693
    CEFBS_UseHVXV60, // V6_vmpyihb_acc_alt = 694
    CEFBS_UseHVXV60, // V6_vmpyihb_alt = 695
    CEFBS_UseHVXV60, // V6_vmpyiowh_alt = 696
    CEFBS_UseHVXV60, // V6_vmpyiwb_acc_alt = 697
    CEFBS_UseHVXV60, // V6_vmpyiwb_alt = 698
    CEFBS_UseHVXV60, // V6_vmpyiwh_acc_alt = 699
    CEFBS_UseHVXV60, // V6_vmpyiwh_alt = 700
    CEFBS_UseHVXV62, // V6_vmpyiwub_acc_alt = 701
    CEFBS_UseHVXV62, // V6_vmpyiwub_alt = 702
    CEFBS_UseHVXV60, // V6_vmpyowh_alt = 703
    CEFBS_UseHVXV60, // V6_vmpyowh_rnd_alt = 704
    CEFBS_UseHVXV60, // V6_vmpyowh_rnd_sacc_alt = 705
    CEFBS_UseHVXV60, // V6_vmpyowh_sacc_alt = 706
    CEFBS_UseHVXV60, // V6_vmpyub_acc_alt = 707
    CEFBS_UseHVXV60, // V6_vmpyub_alt = 708
    CEFBS_UseHVXV60, // V6_vmpyubv_acc_alt = 709
    CEFBS_UseHVXV60, // V6_vmpyubv_alt = 710
    CEFBS_UseHVXV60, // V6_vmpyuh_acc_alt = 711
    CEFBS_UseHVXV60, // V6_vmpyuh_alt = 712
    CEFBS_UseHVXV60, // V6_vmpyuhv_acc_alt = 713
    CEFBS_UseHVXV60, // V6_vmpyuhv_alt = 714
    CEFBS_UseHVXV65, // V6_vnavgb_alt = 715
    CEFBS_UseHVXV60, // V6_vnavgh_alt = 716
    CEFBS_UseHVXV60, // V6_vnavgub_alt = 717
    CEFBS_UseHVXV60, // V6_vnavgw_alt = 718
    CEFBS_UseHVXV60, // V6_vnormamth_alt = 719
    CEFBS_UseHVXV60, // V6_vnormamtw_alt = 720
    CEFBS_UseHVXV60, // V6_vpackeb_alt = 721
    CEFBS_UseHVXV60, // V6_vpackeh_alt = 722
    CEFBS_UseHVXV60, // V6_vpackhb_sat_alt = 723
    CEFBS_UseHVXV60, // V6_vpackhub_sat_alt = 724
    CEFBS_UseHVXV60, // V6_vpackob_alt = 725
    CEFBS_UseHVXV60, // V6_vpackoh_alt = 726
    CEFBS_UseHVXV60, // V6_vpackwh_sat_alt = 727
    CEFBS_UseHVXV60, // V6_vpackwuh_sat_alt = 728
    CEFBS_UseHVXV60, // V6_vpopcounth_alt = 729
    CEFBS_UseHVXV65, // V6_vrmpybub_rtt_acc_alt = 730
    CEFBS_UseHVXV65, // V6_vrmpybub_rtt_alt = 731
    CEFBS_UseHVXV60, // V6_vrmpybus_acc_alt = 732
    CEFBS_UseHVXV60, // V6_vrmpybus_alt = 733
    CEFBS_UseHVXV60, // V6_vrmpybusi_acc_alt = 734
    CEFBS_UseHVXV60, // V6_vrmpybusi_alt = 735
    CEFBS_UseHVXV60, // V6_vrmpybusv_acc_alt = 736
    CEFBS_UseHVXV60, // V6_vrmpybusv_alt = 737
    CEFBS_UseHVXV60, // V6_vrmpybv_acc_alt = 738
    CEFBS_UseHVXV60, // V6_vrmpybv_alt = 739
    CEFBS_UseHVXV60, // V6_vrmpyub_acc_alt = 740
    CEFBS_UseHVXV60, // V6_vrmpyub_alt = 741
    CEFBS_UseHVXV65, // V6_vrmpyub_rtt_acc_alt = 742
    CEFBS_UseHVXV65, // V6_vrmpyub_rtt_alt = 743
    CEFBS_UseHVXV60, // V6_vrmpyubi_acc_alt = 744
    CEFBS_UseHVXV60, // V6_vrmpyubi_alt = 745
    CEFBS_UseHVXV60, // V6_vrmpyubv_acc_alt = 746
    CEFBS_UseHVXV60, // V6_vrmpyubv_alt = 747
    CEFBS_UseHVXV66, // V6_vrotr_alt = 748
    CEFBS_UseHVXV60, // V6_vroundhb_alt = 749
    CEFBS_UseHVXV60, // V6_vroundhub_alt = 750
    CEFBS_UseHVXV62, // V6_vrounduhub_alt = 751
    CEFBS_UseHVXV62, // V6_vrounduwuh_alt = 752
    CEFBS_UseHVXV60, // V6_vroundwh_alt = 753
    CEFBS_UseHVXV60, // V6_vroundwuh_alt = 754
    CEFBS_UseHVXV60, // V6_vrsadubi_acc_alt = 755
    CEFBS_UseHVXV60, // V6_vrsadubi_alt = 756
    CEFBS_UseHVXV60, // V6_vsathub_alt = 757
    CEFBS_UseHVXV62, // V6_vsatuwuh_alt = 758
    CEFBS_UseHVXV60, // V6_vsatwh_alt = 759
    CEFBS_UseHVXV60, // V6_vsb_alt = 760
    CEFBS_UseHVXV65, // V6_vscattermh_add_alt = 761
    CEFBS_UseHVXV65, // V6_vscattermh_alt = 762
    CEFBS_UseHVXV65, // V6_vscattermhq_alt = 763
    CEFBS_UseHVXV65, // V6_vscattermw_add_alt = 764
    CEFBS_UseHVXV65, // V6_vscattermw_alt = 765
    CEFBS_UseHVXV65, // V6_vscattermwh_add_alt = 766
    CEFBS_UseHVXV65, // V6_vscattermwh_alt = 767
    CEFBS_UseHVXV65, // V6_vscattermwhq_alt = 768
    CEFBS_UseHVXV65, // V6_vscattermwq_alt = 769
    CEFBS_UseHVXV60, // V6_vsh_alt = 770
    CEFBS_UseHVXV60, // V6_vshufeh_alt = 771
    CEFBS_UseHVXV60, // V6_vshuffb_alt = 772
    CEFBS_UseHVXV60, // V6_vshuffeb_alt = 773
    CEFBS_UseHVXV60, // V6_vshuffh_alt = 774
    CEFBS_UseHVXV60, // V6_vshuffob_alt = 775
    CEFBS_UseHVXV60, // V6_vshufoeb_alt = 776
    CEFBS_UseHVXV60, // V6_vshufoeh_alt = 777
    CEFBS_UseHVXV60, // V6_vshufoh_alt = 778
    CEFBS_UseHVXV60, // V6_vsubb_alt = 779
    CEFBS_UseHVXV60, // V6_vsubb_dv_alt = 780
    CEFBS_UseHVXV60, // V6_vsubbnq_alt = 781
    CEFBS_UseHVXV60, // V6_vsubbq_alt = 782
    CEFBS_UseHVXV62, // V6_vsubbsat_alt = 783
    CEFBS_UseHVXV62, // V6_vsubbsat_dv_alt = 784
    CEFBS_UseHVXV60, // V6_vsubh_alt = 785
    CEFBS_UseHVXV60, // V6_vsubh_dv_alt = 786
    CEFBS_UseHVXV60, // V6_vsubhnq_alt = 787
    CEFBS_UseHVXV60, // V6_vsubhq_alt = 788
    CEFBS_UseHVXV60, // V6_vsubhsat_alt = 789
    CEFBS_UseHVXV60, // V6_vsubhsat_dv_alt = 790
    CEFBS_UseHVXV60, // V6_vsubhw_alt = 791
    CEFBS_UseHVXV60, // V6_vsububh_alt = 792
    CEFBS_UseHVXV60, // V6_vsububsat_alt = 793
    CEFBS_UseHVXV60, // V6_vsububsat_dv_alt = 794
    CEFBS_UseHVXV60, // V6_vsubuhsat_alt = 795
    CEFBS_UseHVXV60, // V6_vsubuhsat_dv_alt = 796
    CEFBS_UseHVXV60, // V6_vsubuhw_alt = 797
    CEFBS_UseHVXV62, // V6_vsubuwsat_alt = 798
    CEFBS_UseHVXV62, // V6_vsubuwsat_dv_alt = 799
    CEFBS_UseHVXV60, // V6_vsubw_alt = 800
    CEFBS_UseHVXV60, // V6_vsubw_dv_alt = 801
    CEFBS_UseHVXV60, // V6_vsubwnq_alt = 802
    CEFBS_UseHVXV60, // V6_vsubwq_alt = 803
    CEFBS_UseHVXV60, // V6_vsubwsat_alt = 804
    CEFBS_UseHVXV60, // V6_vsubwsat_dv_alt = 805
    CEFBS_UseHVXV60, // V6_vtmpyb_acc_alt = 806
    CEFBS_UseHVXV60, // V6_vtmpyb_alt = 807
    CEFBS_UseHVXV60, // V6_vtmpybus_acc_alt = 808
    CEFBS_UseHVXV60, // V6_vtmpybus_alt = 809
    CEFBS_UseHVXV60, // V6_vtmpyhb_acc_alt = 810
    CEFBS_UseHVXV60, // V6_vtmpyhb_alt = 811
    CEFBS_UseHVXV60, // V6_vtran2x2_map = 812
    CEFBS_UseHVXV60, // V6_vunpackb_alt = 813
    CEFBS_UseHVXV60, // V6_vunpackh_alt = 814
    CEFBS_UseHVXV60, // V6_vunpackob_alt = 815
    CEFBS_UseHVXV60, // V6_vunpackoh_alt = 816
    CEFBS_UseHVXV60, // V6_vunpackub_alt = 817
    CEFBS_UseHVXV60, // V6_vunpackuh_alt = 818
    CEFBS_UseHVXV60, // V6_vzb_alt = 819
    CEFBS_UseHVXV60, // V6_vzh_alt = 820
    CEFBS_UseHVXV66, // V6_zld0 = 821
    CEFBS_UseHVXV66, // V6_zldp0 = 822
    CEFBS_None, // Y2_crswap_old = 823
    CEFBS_None, // Y2_dcfetch = 824
    CEFBS_HasV65, // Y2_k1lock_map = 825
    CEFBS_HasV65, // Y2_k1unlock_map = 826
    CEFBS_HasV73, // dup_A2_add = 827
    CEFBS_HasV73, // dup_A2_addi = 828
    CEFBS_HasV73, // dup_A2_andir = 829
    CEFBS_HasV73, // dup_A2_combineii = 830
    CEFBS_HasV73, // dup_A2_sxtb = 831
    CEFBS_HasV73, // dup_A2_sxth = 832
    CEFBS_HasV73, // dup_A2_tfr = 833
    CEFBS_HasV73, // dup_A2_tfrsi = 834
    CEFBS_HasV73, // dup_A2_zxtb = 835
    CEFBS_HasV73, // dup_A2_zxth = 836
    CEFBS_HasV73, // dup_A4_combineii = 837
    CEFBS_HasV73, // dup_A4_combineir = 838
    CEFBS_HasV73, // dup_A4_combineri = 839
    CEFBS_HasV73, // dup_C2_cmoveif = 840
    CEFBS_HasV73, // dup_C2_cmoveit = 841
    CEFBS_HasV73, // dup_C2_cmovenewif = 842
    CEFBS_HasV73, // dup_C2_cmovenewit = 843
    CEFBS_HasV73, // dup_C2_cmpeqi = 844
    CEFBS_HasV73, // dup_L2_deallocframe = 845
    CEFBS_HasV73, // dup_L2_loadrb_io = 846
    CEFBS_HasV73, // dup_L2_loadrd_io = 847
    CEFBS_HasV73, // dup_L2_loadrh_io = 848
    CEFBS_HasV73, // dup_L2_loadri_io = 849
    CEFBS_HasV73, // dup_L2_loadrub_io = 850
    CEFBS_HasV73, // dup_L2_loadruh_io = 851
    CEFBS_HasV73, // dup_S2_allocframe = 852
    CEFBS_HasV73, // dup_S2_storerb_io = 853
    CEFBS_HasV73, // dup_S2_storerd_io = 854
    CEFBS_HasV73, // dup_S2_storerh_io = 855
    CEFBS_HasV73, // dup_S2_storeri_io = 856
    CEFBS_HasV73, // dup_S4_storeirb_io = 857
    CEFBS_HasV73, // dup_S4_storeiri_io = 858
    CEFBS_None, // A2_abs = 859
    CEFBS_None, // A2_absp = 860
    CEFBS_None, // A2_abssat = 861
    CEFBS_None, // A2_add = 862
    CEFBS_None, // A2_addh_h16_hh = 863
    CEFBS_None, // A2_addh_h16_hl = 864
    CEFBS_None, // A2_addh_h16_lh = 865
    CEFBS_None, // A2_addh_h16_ll = 866
    CEFBS_None, // A2_addh_h16_sat_hh = 867
    CEFBS_None, // A2_addh_h16_sat_hl = 868
    CEFBS_None, // A2_addh_h16_sat_lh = 869
    CEFBS_None, // A2_addh_h16_sat_ll = 870
    CEFBS_None, // A2_addh_l16_hl = 871
    CEFBS_None, // A2_addh_l16_ll = 872
    CEFBS_None, // A2_addh_l16_sat_hl = 873
    CEFBS_None, // A2_addh_l16_sat_ll = 874
    CEFBS_None, // A2_addi = 875
    CEFBS_None, // A2_addp = 876
    CEFBS_None, // A2_addpsat = 877
    CEFBS_None, // A2_addsat = 878
    CEFBS_None, // A2_addsph = 879
    CEFBS_None, // A2_addspl = 880
    CEFBS_None, // A2_and = 881
    CEFBS_None, // A2_andir = 882
    CEFBS_None, // A2_andp = 883
    CEFBS_None, // A2_aslh = 884
    CEFBS_None, // A2_asrh = 885
    CEFBS_None, // A2_combine_hh = 886
    CEFBS_None, // A2_combine_hl = 887
    CEFBS_None, // A2_combine_lh = 888
    CEFBS_None, // A2_combine_ll = 889
    CEFBS_None, // A2_combineii = 890
    CEFBS_None, // A2_combinew = 891
    CEFBS_None, // A2_max = 892
    CEFBS_None, // A2_maxp = 893
    CEFBS_None, // A2_maxu = 894
    CEFBS_None, // A2_maxup = 895
    CEFBS_None, // A2_min = 896
    CEFBS_None, // A2_minp = 897
    CEFBS_None, // A2_minu = 898
    CEFBS_None, // A2_minup = 899
    CEFBS_None, // A2_negp = 900
    CEFBS_None, // A2_negsat = 901
    CEFBS_None, // A2_nop = 902
    CEFBS_None, // A2_notp = 903
    CEFBS_None, // A2_or = 904
    CEFBS_None, // A2_orir = 905
    CEFBS_None, // A2_orp = 906
    CEFBS_None, // A2_paddf = 907
    CEFBS_None, // A2_paddfnew = 908
    CEFBS_None, // A2_paddif = 909
    CEFBS_None, // A2_paddifnew = 910
    CEFBS_None, // A2_paddit = 911
    CEFBS_None, // A2_padditnew = 912
    CEFBS_None, // A2_paddt = 913
    CEFBS_None, // A2_paddtnew = 914
    CEFBS_None, // A2_pandf = 915
    CEFBS_None, // A2_pandfnew = 916
    CEFBS_None, // A2_pandt = 917
    CEFBS_None, // A2_pandtnew = 918
    CEFBS_None, // A2_porf = 919
    CEFBS_None, // A2_porfnew = 920
    CEFBS_None, // A2_port = 921
    CEFBS_None, // A2_portnew = 922
    CEFBS_None, // A2_psubf = 923
    CEFBS_None, // A2_psubfnew = 924
    CEFBS_None, // A2_psubt = 925
    CEFBS_None, // A2_psubtnew = 926
    CEFBS_None, // A2_pxorf = 927
    CEFBS_None, // A2_pxorfnew = 928
    CEFBS_None, // A2_pxort = 929
    CEFBS_None, // A2_pxortnew = 930
    CEFBS_None, // A2_roundsat = 931
    CEFBS_None, // A2_sat = 932
    CEFBS_None, // A2_satb = 933
    CEFBS_None, // A2_sath = 934
    CEFBS_None, // A2_satub = 935
    CEFBS_None, // A2_satuh = 936
    CEFBS_None, // A2_sub = 937
    CEFBS_None, // A2_subh_h16_hh = 938
    CEFBS_None, // A2_subh_h16_hl = 939
    CEFBS_None, // A2_subh_h16_lh = 940
    CEFBS_None, // A2_subh_h16_ll = 941
    CEFBS_None, // A2_subh_h16_sat_hh = 942
    CEFBS_None, // A2_subh_h16_sat_hl = 943
    CEFBS_None, // A2_subh_h16_sat_lh = 944
    CEFBS_None, // A2_subh_h16_sat_ll = 945
    CEFBS_None, // A2_subh_l16_hl = 946
    CEFBS_None, // A2_subh_l16_ll = 947
    CEFBS_None, // A2_subh_l16_sat_hl = 948
    CEFBS_None, // A2_subh_l16_sat_ll = 949
    CEFBS_None, // A2_subp = 950
    CEFBS_None, // A2_subri = 951
    CEFBS_None, // A2_subsat = 952
    CEFBS_None, // A2_svaddh = 953
    CEFBS_None, // A2_svaddhs = 954
    CEFBS_None, // A2_svadduhs = 955
    CEFBS_None, // A2_svavgh = 956
    CEFBS_None, // A2_svavghs = 957
    CEFBS_None, // A2_svnavgh = 958
    CEFBS_None, // A2_svsubh = 959
    CEFBS_None, // A2_svsubhs = 960
    CEFBS_None, // A2_svsubuhs = 961
    CEFBS_None, // A2_swiz = 962
    CEFBS_None, // A2_sxtb = 963
    CEFBS_None, // A2_sxth = 964
    CEFBS_None, // A2_sxtw = 965
    CEFBS_None, // A2_tfr = 966
    CEFBS_None, // A2_tfrcrr = 967
    CEFBS_None, // A2_tfrih = 968
    CEFBS_None, // A2_tfril = 969
    CEFBS_None, // A2_tfrrcr = 970
    CEFBS_None, // A2_tfrsi = 971
    CEFBS_None, // A2_vabsh = 972
    CEFBS_None, // A2_vabshsat = 973
    CEFBS_None, // A2_vabsw = 974
    CEFBS_None, // A2_vabswsat = 975
    CEFBS_None, // A2_vaddh = 976
    CEFBS_None, // A2_vaddhs = 977
    CEFBS_None, // A2_vaddub = 978
    CEFBS_None, // A2_vaddubs = 979
    CEFBS_None, // A2_vadduhs = 980
    CEFBS_None, // A2_vaddw = 981
    CEFBS_None, // A2_vaddws = 982
    CEFBS_None, // A2_vavgh = 983
    CEFBS_None, // A2_vavghcr = 984
    CEFBS_None, // A2_vavghr = 985
    CEFBS_None, // A2_vavgub = 986
    CEFBS_None, // A2_vavgubr = 987
    CEFBS_None, // A2_vavguh = 988
    CEFBS_None, // A2_vavguhr = 989
    CEFBS_None, // A2_vavguw = 990
    CEFBS_None, // A2_vavguwr = 991
    CEFBS_None, // A2_vavgw = 992
    CEFBS_None, // A2_vavgwcr = 993
    CEFBS_None, // A2_vavgwr = 994
    CEFBS_None, // A2_vcmpbeq = 995
    CEFBS_None, // A2_vcmpbgtu = 996
    CEFBS_None, // A2_vcmpheq = 997
    CEFBS_None, // A2_vcmphgt = 998
    CEFBS_None, // A2_vcmphgtu = 999
    CEFBS_None, // A2_vcmpweq = 1000
    CEFBS_None, // A2_vcmpwgt = 1001
    CEFBS_None, // A2_vcmpwgtu = 1002
    CEFBS_None, // A2_vconj = 1003
    CEFBS_None, // A2_vmaxb = 1004
    CEFBS_None, // A2_vmaxh = 1005
    CEFBS_None, // A2_vmaxub = 1006
    CEFBS_None, // A2_vmaxuh = 1007
    CEFBS_None, // A2_vmaxuw = 1008
    CEFBS_None, // A2_vmaxw = 1009
    CEFBS_None, // A2_vminb = 1010
    CEFBS_None, // A2_vminh = 1011
    CEFBS_None, // A2_vminub = 1012
    CEFBS_None, // A2_vminuh = 1013
    CEFBS_None, // A2_vminuw = 1014
    CEFBS_None, // A2_vminw = 1015
    CEFBS_None, // A2_vnavgh = 1016
    CEFBS_None, // A2_vnavghcr = 1017
    CEFBS_None, // A2_vnavghr = 1018
    CEFBS_None, // A2_vnavgw = 1019
    CEFBS_None, // A2_vnavgwcr = 1020
    CEFBS_None, // A2_vnavgwr = 1021
    CEFBS_None, // A2_vraddub = 1022
    CEFBS_None, // A2_vraddub_acc = 1023
    CEFBS_None, // A2_vrsadub = 1024
    CEFBS_None, // A2_vrsadub_acc = 1025
    CEFBS_None, // A2_vsubh = 1026
    CEFBS_None, // A2_vsubhs = 1027
    CEFBS_None, // A2_vsubub = 1028
    CEFBS_None, // A2_vsububs = 1029
    CEFBS_None, // A2_vsubuhs = 1030
    CEFBS_None, // A2_vsubw = 1031
    CEFBS_None, // A2_vsubws = 1032
    CEFBS_None, // A2_xor = 1033
    CEFBS_None, // A2_xorp = 1034
    CEFBS_None, // A2_zxth = 1035
    CEFBS_None, // A4_addp_c = 1036
    CEFBS_None, // A4_andn = 1037
    CEFBS_None, // A4_andnp = 1038
    CEFBS_None, // A4_bitsplit = 1039
    CEFBS_None, // A4_bitspliti = 1040
    CEFBS_None, // A4_boundscheck_hi = 1041
    CEFBS_None, // A4_boundscheck_lo = 1042
    CEFBS_None, // A4_cmpbeq = 1043
    CEFBS_None, // A4_cmpbeqi = 1044
    CEFBS_None, // A4_cmpbgt = 1045
    CEFBS_None, // A4_cmpbgti = 1046
    CEFBS_None, // A4_cmpbgtu = 1047
    CEFBS_None, // A4_cmpbgtui = 1048
    CEFBS_None, // A4_cmpheq = 1049
    CEFBS_None, // A4_cmpheqi = 1050
    CEFBS_None, // A4_cmphgt = 1051
    CEFBS_None, // A4_cmphgti = 1052
    CEFBS_None, // A4_cmphgtu = 1053
    CEFBS_None, // A4_cmphgtui = 1054
    CEFBS_None, // A4_combineii = 1055
    CEFBS_None, // A4_combineir = 1056
    CEFBS_None, // A4_combineri = 1057
    CEFBS_None, // A4_cround_ri = 1058
    CEFBS_None, // A4_cround_rr = 1059
    CEFBS_None, // A4_ext = 1060
    CEFBS_None, // A4_modwrapu = 1061
    CEFBS_None, // A4_orn = 1062
    CEFBS_None, // A4_ornp = 1063
    CEFBS_None, // A4_paslhf = 1064
    CEFBS_None, // A4_paslhfnew = 1065
    CEFBS_None, // A4_paslht = 1066
    CEFBS_None, // A4_paslhtnew = 1067
    CEFBS_None, // A4_pasrhf = 1068
    CEFBS_None, // A4_pasrhfnew = 1069
    CEFBS_None, // A4_pasrht = 1070
    CEFBS_None, // A4_pasrhtnew = 1071
    CEFBS_None, // A4_psxtbf = 1072
    CEFBS_None, // A4_psxtbfnew = 1073
    CEFBS_None, // A4_psxtbt = 1074
    CEFBS_None, // A4_psxtbtnew = 1075
    CEFBS_None, // A4_psxthf = 1076
    CEFBS_None, // A4_psxthfnew = 1077
    CEFBS_None, // A4_psxtht = 1078
    CEFBS_None, // A4_psxthtnew = 1079
    CEFBS_None, // A4_pzxtbf = 1080
    CEFBS_None, // A4_pzxtbfnew = 1081
    CEFBS_None, // A4_pzxtbt = 1082
    CEFBS_None, // A4_pzxtbtnew = 1083
    CEFBS_None, // A4_pzxthf = 1084
    CEFBS_None, // A4_pzxthfnew = 1085
    CEFBS_None, // A4_pzxtht = 1086
    CEFBS_None, // A4_pzxthtnew = 1087
    CEFBS_None, // A4_rcmpeq = 1088
    CEFBS_None, // A4_rcmpeqi = 1089
    CEFBS_None, // A4_rcmpneq = 1090
    CEFBS_None, // A4_rcmpneqi = 1091
    CEFBS_None, // A4_round_ri = 1092
    CEFBS_None, // A4_round_ri_sat = 1093
    CEFBS_None, // A4_round_rr = 1094
    CEFBS_None, // A4_round_rr_sat = 1095
    CEFBS_None, // A4_subp_c = 1096
    CEFBS_None, // A4_tfrcpp = 1097
    CEFBS_None, // A4_tfrpcp = 1098
    CEFBS_None, // A4_tlbmatch = 1099
    CEFBS_None, // A4_vcmpbeq_any = 1100
    CEFBS_None, // A4_vcmpbeqi = 1101
    CEFBS_None, // A4_vcmpbgt = 1102
    CEFBS_None, // A4_vcmpbgti = 1103
    CEFBS_None, // A4_vcmpbgtui = 1104
    CEFBS_None, // A4_vcmpheqi = 1105
    CEFBS_None, // A4_vcmphgti = 1106
    CEFBS_None, // A4_vcmphgtui = 1107
    CEFBS_None, // A4_vcmpweqi = 1108
    CEFBS_None, // A4_vcmpwgti = 1109
    CEFBS_None, // A4_vcmpwgtui = 1110
    CEFBS_None, // A4_vrmaxh = 1111
    CEFBS_None, // A4_vrmaxuh = 1112
    CEFBS_None, // A4_vrmaxuw = 1113
    CEFBS_None, // A4_vrmaxw = 1114
    CEFBS_None, // A4_vrminh = 1115
    CEFBS_None, // A4_vrminuh = 1116
    CEFBS_None, // A4_vrminuw = 1117
    CEFBS_None, // A4_vrminw = 1118
    CEFBS_HasV55, // A5_ACS = 1119
    CEFBS_None, // A5_vaddhubs = 1120
    CEFBS_HasV65, // A6_vcmpbeq_notany = 1121
    CEFBS_HasV62, // A6_vminub_RdP = 1122
    CEFBS_HasV67_UseAudio, // A7_clip = 1123
    CEFBS_HasV67_UseAudio, // A7_croundd_ri = 1124
    CEFBS_HasV67_UseAudio, // A7_croundd_rr = 1125
    CEFBS_HasV67_UseAudio, // A7_vclip = 1126
    CEFBS_None, // C2_all8 = 1127
    CEFBS_None, // C2_and = 1128
    CEFBS_None, // C2_andn = 1129
    CEFBS_None, // C2_any8 = 1130
    CEFBS_None, // C2_bitsclr = 1131
    CEFBS_None, // C2_bitsclri = 1132
    CEFBS_None, // C2_bitsset = 1133
    CEFBS_None, // C2_ccombinewf = 1134
    CEFBS_None, // C2_ccombinewnewf = 1135
    CEFBS_None, // C2_ccombinewnewt = 1136
    CEFBS_None, // C2_ccombinewt = 1137
    CEFBS_None, // C2_cmoveif = 1138
    CEFBS_None, // C2_cmoveit = 1139
    CEFBS_None, // C2_cmovenewif = 1140
    CEFBS_None, // C2_cmovenewit = 1141
    CEFBS_None, // C2_cmpeq = 1142
    CEFBS_None, // C2_cmpeqi = 1143
    CEFBS_None, // C2_cmpeqp = 1144
    CEFBS_None, // C2_cmpgt = 1145
    CEFBS_None, // C2_cmpgti = 1146
    CEFBS_None, // C2_cmpgtp = 1147
    CEFBS_None, // C2_cmpgtu = 1148
    CEFBS_None, // C2_cmpgtui = 1149
    CEFBS_None, // C2_cmpgtup = 1150
    CEFBS_None, // C2_mask = 1151
    CEFBS_None, // C2_mux = 1152
    CEFBS_None, // C2_muxii = 1153
    CEFBS_None, // C2_muxir = 1154
    CEFBS_None, // C2_muxri = 1155
    CEFBS_None, // C2_not = 1156
    CEFBS_None, // C2_or = 1157
    CEFBS_None, // C2_orn = 1158
    CEFBS_None, // C2_tfrpr = 1159
    CEFBS_None, // C2_tfrrp = 1160
    CEFBS_None, // C2_vitpack = 1161
    CEFBS_None, // C2_vmux = 1162
    CEFBS_None, // C2_xor = 1163
    CEFBS_None, // C4_addipc = 1164
    CEFBS_None, // C4_and_and = 1165
    CEFBS_None, // C4_and_andn = 1166
    CEFBS_None, // C4_and_or = 1167
    CEFBS_None, // C4_and_orn = 1168
    CEFBS_None, // C4_cmplte = 1169
    CEFBS_None, // C4_cmpltei = 1170
    CEFBS_None, // C4_cmplteu = 1171
    CEFBS_None, // C4_cmplteui = 1172
    CEFBS_None, // C4_cmpneq = 1173
    CEFBS_None, // C4_cmpneqi = 1174
    CEFBS_None, // C4_fastcorner9 = 1175
    CEFBS_None, // C4_fastcorner9_not = 1176
    CEFBS_None, // C4_nbitsclr = 1177
    CEFBS_None, // C4_nbitsclri = 1178
    CEFBS_None, // C4_nbitsset = 1179
    CEFBS_None, // C4_or_and = 1180
    CEFBS_None, // C4_or_andn = 1181
    CEFBS_None, // C4_or_or = 1182
    CEFBS_None, // C4_or_orn = 1183
    CEFBS_None, // CALLProfile = 1184
    CEFBS_None, // CONST32 = 1185
    CEFBS_None, // CONST64 = 1186
    CEFBS_None, // DuplexIClass0 = 1187
    CEFBS_None, // DuplexIClass1 = 1188
    CEFBS_None, // DuplexIClass2 = 1189
    CEFBS_None, // DuplexIClass3 = 1190
    CEFBS_None, // DuplexIClass4 = 1191
    CEFBS_None, // DuplexIClass5 = 1192
    CEFBS_None, // DuplexIClass6 = 1193
    CEFBS_None, // DuplexIClass7 = 1194
    CEFBS_None, // DuplexIClass8 = 1195
    CEFBS_None, // DuplexIClass9 = 1196
    CEFBS_None, // DuplexIClassA = 1197
    CEFBS_None, // DuplexIClassB = 1198
    CEFBS_None, // DuplexIClassC = 1199
    CEFBS_None, // DuplexIClassD = 1200
    CEFBS_None, // DuplexIClassE = 1201
    CEFBS_None, // DuplexIClassF = 1202
    CEFBS_None, // EH_RETURN_JMPR = 1203
    CEFBS_None, // F2_conv_d2df = 1204
    CEFBS_None, // F2_conv_d2sf = 1205
    CEFBS_None, // F2_conv_df2d = 1206
    CEFBS_None, // F2_conv_df2d_chop = 1207
    CEFBS_None, // F2_conv_df2sf = 1208
    CEFBS_None, // F2_conv_df2ud = 1209
    CEFBS_None, // F2_conv_df2ud_chop = 1210
    CEFBS_None, // F2_conv_df2uw = 1211
    CEFBS_None, // F2_conv_df2uw_chop = 1212
    CEFBS_None, // F2_conv_df2w = 1213
    CEFBS_None, // F2_conv_df2w_chop = 1214
    CEFBS_None, // F2_conv_sf2d = 1215
    CEFBS_None, // F2_conv_sf2d_chop = 1216
    CEFBS_None, // F2_conv_sf2df = 1217
    CEFBS_None, // F2_conv_sf2ud = 1218
    CEFBS_None, // F2_conv_sf2ud_chop = 1219
    CEFBS_None, // F2_conv_sf2uw = 1220
    CEFBS_None, // F2_conv_sf2uw_chop = 1221
    CEFBS_None, // F2_conv_sf2w = 1222
    CEFBS_None, // F2_conv_sf2w_chop = 1223
    CEFBS_None, // F2_conv_ud2df = 1224
    CEFBS_None, // F2_conv_ud2sf = 1225
    CEFBS_None, // F2_conv_uw2df = 1226
    CEFBS_None, // F2_conv_uw2sf = 1227
    CEFBS_None, // F2_conv_w2df = 1228
    CEFBS_None, // F2_conv_w2sf = 1229
    CEFBS_HasV66, // F2_dfadd = 1230
    CEFBS_None, // F2_dfclass = 1231
    CEFBS_None, // F2_dfcmpeq = 1232
    CEFBS_None, // F2_dfcmpge = 1233
    CEFBS_None, // F2_dfcmpgt = 1234
    CEFBS_None, // F2_dfcmpuo = 1235
    CEFBS_None, // F2_dfimm_n = 1236
    CEFBS_None, // F2_dfimm_p = 1237
    CEFBS_HasV67, // F2_dfmax = 1238
    CEFBS_HasV67, // F2_dfmin = 1239
    CEFBS_HasV67, // F2_dfmpyfix = 1240
    CEFBS_HasV67, // F2_dfmpyhh = 1241
    CEFBS_HasV67, // F2_dfmpylh = 1242
    CEFBS_HasV67, // F2_dfmpyll = 1243
    CEFBS_HasV66, // F2_dfsub = 1244
    CEFBS_None, // F2_sfadd = 1245
    CEFBS_None, // F2_sfclass = 1246
    CEFBS_None, // F2_sfcmpeq = 1247
    CEFBS_None, // F2_sfcmpge = 1248
    CEFBS_None, // F2_sfcmpgt = 1249
    CEFBS_None, // F2_sfcmpuo = 1250
    CEFBS_None, // F2_sffixupd = 1251
    CEFBS_None, // F2_sffixupn = 1252
    CEFBS_None, // F2_sffixupr = 1253
    CEFBS_None, // F2_sffma = 1254
    CEFBS_None, // F2_sffma_lib = 1255
    CEFBS_None, // F2_sffma_sc = 1256
    CEFBS_None, // F2_sffms = 1257
    CEFBS_None, // F2_sffms_lib = 1258
    CEFBS_None, // F2_sfimm_n = 1259
    CEFBS_None, // F2_sfimm_p = 1260
    CEFBS_None, // F2_sfinvsqrta = 1261
    CEFBS_None, // F2_sfmax = 1262
    CEFBS_None, // F2_sfmin = 1263
    CEFBS_None, // F2_sfmpy = 1264
    CEFBS_None, // F2_sfrecipa = 1265
    CEFBS_None, // F2_sfsub = 1266
    CEFBS_None, // G4_tfrgcpp = 1267
    CEFBS_None, // G4_tfrgcrr = 1268
    CEFBS_None, // G4_tfrgpcp = 1269
    CEFBS_None, // G4_tfrgrcr = 1270
    CEFBS_None, // HI = 1271
    CEFBS_None, // J2_call = 1272
    CEFBS_None, // J2_callf = 1273
    CEFBS_None, // J2_callr = 1274
    CEFBS_None, // J2_callrf = 1275
    CEFBS_HasV73, // J2_callrh = 1276
    CEFBS_None, // J2_callrt = 1277
    CEFBS_None, // J2_callt = 1278
    CEFBS_None, // J2_jump = 1279
    CEFBS_None, // J2_jumpf = 1280
    CEFBS_None, // J2_jumpfnew = 1281
    CEFBS_None, // J2_jumpfnewpt = 1282
    CEFBS_HasV60, // J2_jumpfpt = 1283
    CEFBS_None, // J2_jumpr = 1284
    CEFBS_None, // J2_jumprf = 1285
    CEFBS_None, // J2_jumprfnew = 1286
    CEFBS_None, // J2_jumprfnewpt = 1287
    CEFBS_HasV60, // J2_jumprfpt = 1288
    CEFBS_None, // J2_jumprgtez = 1289
    CEFBS_None, // J2_jumprgtezpt = 1290
    CEFBS_HasV73, // J2_jumprh = 1291
    CEFBS_None, // J2_jumprltez = 1292
    CEFBS_None, // J2_jumprltezpt = 1293
    CEFBS_None, // J2_jumprnz = 1294
    CEFBS_None, // J2_jumprnzpt = 1295
    CEFBS_None, // J2_jumprt = 1296
    CEFBS_None, // J2_jumprtnew = 1297
    CEFBS_None, // J2_jumprtnewpt = 1298
    CEFBS_HasV60, // J2_jumprtpt = 1299
    CEFBS_None, // J2_jumprz = 1300
    CEFBS_None, // J2_jumprzpt = 1301
    CEFBS_None, // J2_jumpt = 1302
    CEFBS_None, // J2_jumptnew = 1303
    CEFBS_None, // J2_jumptnewpt = 1304
    CEFBS_HasV60, // J2_jumptpt = 1305
    CEFBS_None, // J2_loop0i = 1306
    CEFBS_None, // J2_loop0iext = 1307
    CEFBS_None, // J2_loop0r = 1308
    CEFBS_None, // J2_loop0rext = 1309
    CEFBS_None, // J2_loop1i = 1310
    CEFBS_None, // J2_loop1iext = 1311
    CEFBS_None, // J2_loop1r = 1312
    CEFBS_None, // J2_loop1rext = 1313
    CEFBS_None, // J2_pause = 1314
    CEFBS_None, // J2_ploop1si = 1315
    CEFBS_None, // J2_ploop1sr = 1316
    CEFBS_None, // J2_ploop2si = 1317
    CEFBS_None, // J2_ploop2sr = 1318
    CEFBS_None, // J2_ploop3si = 1319
    CEFBS_None, // J2_ploop3sr = 1320
    CEFBS_None, // J2_trap0 = 1321
    CEFBS_HasV65, // J2_trap1 = 1322
    CEFBS_HasV73, // J2_unpause = 1323
    CEFBS_None, // J4_cmpeq_f_jumpnv_nt = 1324
    CEFBS_None, // J4_cmpeq_f_jumpnv_t = 1325
    CEFBS_None, // J4_cmpeq_fp0_jump_nt = 1326
    CEFBS_None, // J4_cmpeq_fp0_jump_t = 1327
    CEFBS_None, // J4_cmpeq_fp1_jump_nt = 1328
    CEFBS_None, // J4_cmpeq_fp1_jump_t = 1329
    CEFBS_None, // J4_cmpeq_t_jumpnv_nt = 1330
    CEFBS_None, // J4_cmpeq_t_jumpnv_t = 1331
    CEFBS_None, // J4_cmpeq_tp0_jump_nt = 1332
    CEFBS_None, // J4_cmpeq_tp0_jump_t = 1333
    CEFBS_None, // J4_cmpeq_tp1_jump_nt = 1334
    CEFBS_None, // J4_cmpeq_tp1_jump_t = 1335
    CEFBS_None, // J4_cmpeqi_f_jumpnv_nt = 1336
    CEFBS_None, // J4_cmpeqi_f_jumpnv_t = 1337
    CEFBS_None, // J4_cmpeqi_fp0_jump_nt = 1338
    CEFBS_None, // J4_cmpeqi_fp0_jump_t = 1339
    CEFBS_None, // J4_cmpeqi_fp1_jump_nt = 1340
    CEFBS_None, // J4_cmpeqi_fp1_jump_t = 1341
    CEFBS_None, // J4_cmpeqi_t_jumpnv_nt = 1342
    CEFBS_None, // J4_cmpeqi_t_jumpnv_t = 1343
    CEFBS_None, // J4_cmpeqi_tp0_jump_nt = 1344
    CEFBS_None, // J4_cmpeqi_tp0_jump_t = 1345
    CEFBS_None, // J4_cmpeqi_tp1_jump_nt = 1346
    CEFBS_None, // J4_cmpeqi_tp1_jump_t = 1347
    CEFBS_None, // J4_cmpeqn1_f_jumpnv_nt = 1348
    CEFBS_None, // J4_cmpeqn1_f_jumpnv_t = 1349
    CEFBS_None, // J4_cmpeqn1_fp0_jump_nt = 1350
    CEFBS_None, // J4_cmpeqn1_fp0_jump_t = 1351
    CEFBS_None, // J4_cmpeqn1_fp1_jump_nt = 1352
    CEFBS_None, // J4_cmpeqn1_fp1_jump_t = 1353
    CEFBS_None, // J4_cmpeqn1_t_jumpnv_nt = 1354
    CEFBS_None, // J4_cmpeqn1_t_jumpnv_t = 1355
    CEFBS_None, // J4_cmpeqn1_tp0_jump_nt = 1356
    CEFBS_None, // J4_cmpeqn1_tp0_jump_t = 1357
    CEFBS_None, // J4_cmpeqn1_tp1_jump_nt = 1358
    CEFBS_None, // J4_cmpeqn1_tp1_jump_t = 1359
    CEFBS_None, // J4_cmpgt_f_jumpnv_nt = 1360
    CEFBS_None, // J4_cmpgt_f_jumpnv_t = 1361
    CEFBS_None, // J4_cmpgt_fp0_jump_nt = 1362
    CEFBS_None, // J4_cmpgt_fp0_jump_t = 1363
    CEFBS_None, // J4_cmpgt_fp1_jump_nt = 1364
    CEFBS_None, // J4_cmpgt_fp1_jump_t = 1365
    CEFBS_None, // J4_cmpgt_t_jumpnv_nt = 1366
    CEFBS_None, // J4_cmpgt_t_jumpnv_t = 1367
    CEFBS_None, // J4_cmpgt_tp0_jump_nt = 1368
    CEFBS_None, // J4_cmpgt_tp0_jump_t = 1369
    CEFBS_None, // J4_cmpgt_tp1_jump_nt = 1370
    CEFBS_None, // J4_cmpgt_tp1_jump_t = 1371
    CEFBS_None, // J4_cmpgti_f_jumpnv_nt = 1372
    CEFBS_None, // J4_cmpgti_f_jumpnv_t = 1373
    CEFBS_None, // J4_cmpgti_fp0_jump_nt = 1374
    CEFBS_None, // J4_cmpgti_fp0_jump_t = 1375
    CEFBS_None, // J4_cmpgti_fp1_jump_nt = 1376
    CEFBS_None, // J4_cmpgti_fp1_jump_t = 1377
    CEFBS_None, // J4_cmpgti_t_jumpnv_nt = 1378
    CEFBS_None, // J4_cmpgti_t_jumpnv_t = 1379
    CEFBS_None, // J4_cmpgti_tp0_jump_nt = 1380
    CEFBS_None, // J4_cmpgti_tp0_jump_t = 1381
    CEFBS_None, // J4_cmpgti_tp1_jump_nt = 1382
    CEFBS_None, // J4_cmpgti_tp1_jump_t = 1383
    CEFBS_None, // J4_cmpgtn1_f_jumpnv_nt = 1384
    CEFBS_None, // J4_cmpgtn1_f_jumpnv_t = 1385
    CEFBS_None, // J4_cmpgtn1_fp0_jump_nt = 1386
    CEFBS_None, // J4_cmpgtn1_fp0_jump_t = 1387
    CEFBS_None, // J4_cmpgtn1_fp1_jump_nt = 1388
    CEFBS_None, // J4_cmpgtn1_fp1_jump_t = 1389
    CEFBS_None, // J4_cmpgtn1_t_jumpnv_nt = 1390
    CEFBS_None, // J4_cmpgtn1_t_jumpnv_t = 1391
    CEFBS_None, // J4_cmpgtn1_tp0_jump_nt = 1392
    CEFBS_None, // J4_cmpgtn1_tp0_jump_t = 1393
    CEFBS_None, // J4_cmpgtn1_tp1_jump_nt = 1394
    CEFBS_None, // J4_cmpgtn1_tp1_jump_t = 1395
    CEFBS_None, // J4_cmpgtu_f_jumpnv_nt = 1396
    CEFBS_None, // J4_cmpgtu_f_jumpnv_t = 1397
    CEFBS_None, // J4_cmpgtu_fp0_jump_nt = 1398
    CEFBS_None, // J4_cmpgtu_fp0_jump_t = 1399
    CEFBS_None, // J4_cmpgtu_fp1_jump_nt = 1400
    CEFBS_None, // J4_cmpgtu_fp1_jump_t = 1401
    CEFBS_None, // J4_cmpgtu_t_jumpnv_nt = 1402
    CEFBS_None, // J4_cmpgtu_t_jumpnv_t = 1403
    CEFBS_None, // J4_cmpgtu_tp0_jump_nt = 1404
    CEFBS_None, // J4_cmpgtu_tp0_jump_t = 1405
    CEFBS_None, // J4_cmpgtu_tp1_jump_nt = 1406
    CEFBS_None, // J4_cmpgtu_tp1_jump_t = 1407
    CEFBS_None, // J4_cmpgtui_f_jumpnv_nt = 1408
    CEFBS_None, // J4_cmpgtui_f_jumpnv_t = 1409
    CEFBS_None, // J4_cmpgtui_fp0_jump_nt = 1410
    CEFBS_None, // J4_cmpgtui_fp0_jump_t = 1411
    CEFBS_None, // J4_cmpgtui_fp1_jump_nt = 1412
    CEFBS_None, // J4_cmpgtui_fp1_jump_t = 1413
    CEFBS_None, // J4_cmpgtui_t_jumpnv_nt = 1414
    CEFBS_None, // J4_cmpgtui_t_jumpnv_t = 1415
    CEFBS_None, // J4_cmpgtui_tp0_jump_nt = 1416
    CEFBS_None, // J4_cmpgtui_tp0_jump_t = 1417
    CEFBS_None, // J4_cmpgtui_tp1_jump_nt = 1418
    CEFBS_None, // J4_cmpgtui_tp1_jump_t = 1419
    CEFBS_None, // J4_cmplt_f_jumpnv_nt = 1420
    CEFBS_None, // J4_cmplt_f_jumpnv_t = 1421
    CEFBS_None, // J4_cmplt_t_jumpnv_nt = 1422
    CEFBS_None, // J4_cmplt_t_jumpnv_t = 1423
    CEFBS_None, // J4_cmpltu_f_jumpnv_nt = 1424
    CEFBS_None, // J4_cmpltu_f_jumpnv_t = 1425
    CEFBS_None, // J4_cmpltu_t_jumpnv_nt = 1426
    CEFBS_None, // J4_cmpltu_t_jumpnv_t = 1427
    CEFBS_None, // J4_hintjumpr = 1428
    CEFBS_None, // J4_jumpseti = 1429
    CEFBS_None, // J4_jumpsetr = 1430
    CEFBS_None, // J4_tstbit0_f_jumpnv_nt = 1431
    CEFBS_None, // J4_tstbit0_f_jumpnv_t = 1432
    CEFBS_None, // J4_tstbit0_fp0_jump_nt = 1433
    CEFBS_None, // J4_tstbit0_fp0_jump_t = 1434
    CEFBS_None, // J4_tstbit0_fp1_jump_nt = 1435
    CEFBS_None, // J4_tstbit0_fp1_jump_t = 1436
    CEFBS_None, // J4_tstbit0_t_jumpnv_nt = 1437
    CEFBS_None, // J4_tstbit0_t_jumpnv_t = 1438
    CEFBS_None, // J4_tstbit0_tp0_jump_nt = 1439
    CEFBS_None, // J4_tstbit0_tp0_jump_t = 1440
    CEFBS_None, // J4_tstbit0_tp1_jump_nt = 1441
    CEFBS_None, // J4_tstbit0_tp1_jump_t = 1442
    CEFBS_None, // L2_deallocframe = 1443
    CEFBS_None, // L2_loadalignb_io = 1444
    CEFBS_None, // L2_loadalignb_pbr = 1445
    CEFBS_None, // L2_loadalignb_pci = 1446
    CEFBS_None, // L2_loadalignb_pcr = 1447
    CEFBS_None, // L2_loadalignb_pi = 1448
    CEFBS_None, // L2_loadalignb_pr = 1449
    CEFBS_None, // L2_loadalignh_io = 1450
    CEFBS_None, // L2_loadalignh_pbr = 1451
    CEFBS_None, // L2_loadalignh_pci = 1452
    CEFBS_None, // L2_loadalignh_pcr = 1453
    CEFBS_None, // L2_loadalignh_pi = 1454
    CEFBS_None, // L2_loadalignh_pr = 1455
    CEFBS_None, // L2_loadbsw2_io = 1456
    CEFBS_None, // L2_loadbsw2_pbr = 1457
    CEFBS_None, // L2_loadbsw2_pci = 1458
    CEFBS_None, // L2_loadbsw2_pcr = 1459
    CEFBS_None, // L2_loadbsw2_pi = 1460
    CEFBS_None, // L2_loadbsw2_pr = 1461
    CEFBS_None, // L2_loadbsw4_io = 1462
    CEFBS_None, // L2_loadbsw4_pbr = 1463
    CEFBS_None, // L2_loadbsw4_pci = 1464
    CEFBS_None, // L2_loadbsw4_pcr = 1465
    CEFBS_None, // L2_loadbsw4_pi = 1466
    CEFBS_None, // L2_loadbsw4_pr = 1467
    CEFBS_None, // L2_loadbzw2_io = 1468
    CEFBS_None, // L2_loadbzw2_pbr = 1469
    CEFBS_None, // L2_loadbzw2_pci = 1470
    CEFBS_None, // L2_loadbzw2_pcr = 1471
    CEFBS_None, // L2_loadbzw2_pi = 1472
    CEFBS_None, // L2_loadbzw2_pr = 1473
    CEFBS_None, // L2_loadbzw4_io = 1474
    CEFBS_None, // L2_loadbzw4_pbr = 1475
    CEFBS_None, // L2_loadbzw4_pci = 1476
    CEFBS_None, // L2_loadbzw4_pcr = 1477
    CEFBS_None, // L2_loadbzw4_pi = 1478
    CEFBS_None, // L2_loadbzw4_pr = 1479
    CEFBS_None, // L2_loadrb_io = 1480
    CEFBS_None, // L2_loadrb_pbr = 1481
    CEFBS_None, // L2_loadrb_pci = 1482
    CEFBS_None, // L2_loadrb_pcr = 1483
    CEFBS_None, // L2_loadrb_pi = 1484
    CEFBS_None, // L2_loadrb_pr = 1485
    CEFBS_None, // L2_loadrbgp = 1486
    CEFBS_None, // L2_loadrd_io = 1487
    CEFBS_None, // L2_loadrd_pbr = 1488
    CEFBS_None, // L2_loadrd_pci = 1489
    CEFBS_None, // L2_loadrd_pcr = 1490
    CEFBS_None, // L2_loadrd_pi = 1491
    CEFBS_None, // L2_loadrd_pr = 1492
    CEFBS_None, // L2_loadrdgp = 1493
    CEFBS_None, // L2_loadrh_io = 1494
    CEFBS_None, // L2_loadrh_pbr = 1495
    CEFBS_None, // L2_loadrh_pci = 1496
    CEFBS_None, // L2_loadrh_pcr = 1497
    CEFBS_None, // L2_loadrh_pi = 1498
    CEFBS_None, // L2_loadrh_pr = 1499
    CEFBS_None, // L2_loadrhgp = 1500
    CEFBS_None, // L2_loadri_io = 1501
    CEFBS_None, // L2_loadri_pbr = 1502
    CEFBS_None, // L2_loadri_pci = 1503
    CEFBS_None, // L2_loadri_pcr = 1504
    CEFBS_None, // L2_loadri_pi = 1505
    CEFBS_None, // L2_loadri_pr = 1506
    CEFBS_None, // L2_loadrigp = 1507
    CEFBS_None, // L2_loadrub_io = 1508
    CEFBS_None, // L2_loadrub_pbr = 1509
    CEFBS_None, // L2_loadrub_pci = 1510
    CEFBS_None, // L2_loadrub_pcr = 1511
    CEFBS_None, // L2_loadrub_pi = 1512
    CEFBS_None, // L2_loadrub_pr = 1513
    CEFBS_None, // L2_loadrubgp = 1514
    CEFBS_None, // L2_loadruh_io = 1515
    CEFBS_None, // L2_loadruh_pbr = 1516
    CEFBS_None, // L2_loadruh_pci = 1517
    CEFBS_None, // L2_loadruh_pcr = 1518
    CEFBS_None, // L2_loadruh_pi = 1519
    CEFBS_None, // L2_loadruh_pr = 1520
    CEFBS_None, // L2_loadruhgp = 1521
    CEFBS_HasV68, // L2_loadw_aq = 1522
    CEFBS_None, // L2_loadw_locked = 1523
    CEFBS_None, // L2_ploadrbf_io = 1524
    CEFBS_None, // L2_ploadrbf_pi = 1525
    CEFBS_None, // L2_ploadrbfnew_io = 1526
    CEFBS_None, // L2_ploadrbfnew_pi = 1527
    CEFBS_None, // L2_ploadrbt_io = 1528
    CEFBS_None, // L2_ploadrbt_pi = 1529
    CEFBS_None, // L2_ploadrbtnew_io = 1530
    CEFBS_None, // L2_ploadrbtnew_pi = 1531
    CEFBS_None, // L2_ploadrdf_io = 1532
    CEFBS_None, // L2_ploadrdf_pi = 1533
    CEFBS_None, // L2_ploadrdfnew_io = 1534
    CEFBS_None, // L2_ploadrdfnew_pi = 1535
    CEFBS_None, // L2_ploadrdt_io = 1536
    CEFBS_None, // L2_ploadrdt_pi = 1537
    CEFBS_None, // L2_ploadrdtnew_io = 1538
    CEFBS_None, // L2_ploadrdtnew_pi = 1539
    CEFBS_None, // L2_ploadrhf_io = 1540
    CEFBS_None, // L2_ploadrhf_pi = 1541
    CEFBS_None, // L2_ploadrhfnew_io = 1542
    CEFBS_None, // L2_ploadrhfnew_pi = 1543
    CEFBS_None, // L2_ploadrht_io = 1544
    CEFBS_None, // L2_ploadrht_pi = 1545
    CEFBS_None, // L2_ploadrhtnew_io = 1546
    CEFBS_None, // L2_ploadrhtnew_pi = 1547
    CEFBS_None, // L2_ploadrif_io = 1548
    CEFBS_None, // L2_ploadrif_pi = 1549
    CEFBS_None, // L2_ploadrifnew_io = 1550
    CEFBS_None, // L2_ploadrifnew_pi = 1551
    CEFBS_None, // L2_ploadrit_io = 1552
    CEFBS_None, // L2_ploadrit_pi = 1553
    CEFBS_None, // L2_ploadritnew_io = 1554
    CEFBS_None, // L2_ploadritnew_pi = 1555
    CEFBS_None, // L2_ploadrubf_io = 1556
    CEFBS_None, // L2_ploadrubf_pi = 1557
    CEFBS_None, // L2_ploadrubfnew_io = 1558
    CEFBS_None, // L2_ploadrubfnew_pi = 1559
    CEFBS_None, // L2_ploadrubt_io = 1560
    CEFBS_None, // L2_ploadrubt_pi = 1561
    CEFBS_None, // L2_ploadrubtnew_io = 1562
    CEFBS_None, // L2_ploadrubtnew_pi = 1563
    CEFBS_None, // L2_ploadruhf_io = 1564
    CEFBS_None, // L2_ploadruhf_pi = 1565
    CEFBS_None, // L2_ploadruhfnew_io = 1566
    CEFBS_None, // L2_ploadruhfnew_pi = 1567
    CEFBS_None, // L2_ploadruht_io = 1568
    CEFBS_None, // L2_ploadruht_pi = 1569
    CEFBS_None, // L2_ploadruhtnew_io = 1570
    CEFBS_None, // L2_ploadruhtnew_pi = 1571
    CEFBS_None, // L4_add_memopb_io = 1572
    CEFBS_None, // L4_add_memoph_io = 1573
    CEFBS_None, // L4_add_memopw_io = 1574
    CEFBS_None, // L4_and_memopb_io = 1575
    CEFBS_None, // L4_and_memoph_io = 1576
    CEFBS_None, // L4_and_memopw_io = 1577
    CEFBS_None, // L4_iadd_memopb_io = 1578
    CEFBS_None, // L4_iadd_memoph_io = 1579
    CEFBS_None, // L4_iadd_memopw_io = 1580
    CEFBS_None, // L4_iand_memopb_io = 1581
    CEFBS_None, // L4_iand_memoph_io = 1582
    CEFBS_None, // L4_iand_memopw_io = 1583
    CEFBS_None, // L4_ior_memopb_io = 1584
    CEFBS_None, // L4_ior_memoph_io = 1585
    CEFBS_None, // L4_ior_memopw_io = 1586
    CEFBS_None, // L4_isub_memopb_io = 1587
    CEFBS_None, // L4_isub_memoph_io = 1588
    CEFBS_None, // L4_isub_memopw_io = 1589
    CEFBS_None, // L4_loadalignb_ap = 1590
    CEFBS_None, // L4_loadalignb_ur = 1591
    CEFBS_None, // L4_loadalignh_ap = 1592
    CEFBS_None, // L4_loadalignh_ur = 1593
    CEFBS_None, // L4_loadbsw2_ap = 1594
    CEFBS_None, // L4_loadbsw2_ur = 1595
    CEFBS_None, // L4_loadbsw4_ap = 1596
    CEFBS_None, // L4_loadbsw4_ur = 1597
    CEFBS_None, // L4_loadbzw2_ap = 1598
    CEFBS_None, // L4_loadbzw2_ur = 1599
    CEFBS_None, // L4_loadbzw4_ap = 1600
    CEFBS_None, // L4_loadbzw4_ur = 1601
    CEFBS_HasV68, // L4_loadd_aq = 1602
    CEFBS_None, // L4_loadd_locked = 1603
    CEFBS_None, // L4_loadrb_ap = 1604
    CEFBS_None, // L4_loadrb_rr = 1605
    CEFBS_None, // L4_loadrb_ur = 1606
    CEFBS_None, // L4_loadrd_ap = 1607
    CEFBS_None, // L4_loadrd_rr = 1608
    CEFBS_None, // L4_loadrd_ur = 1609
    CEFBS_None, // L4_loadrh_ap = 1610
    CEFBS_None, // L4_loadrh_rr = 1611
    CEFBS_None, // L4_loadrh_ur = 1612
    CEFBS_None, // L4_loadri_ap = 1613
    CEFBS_None, // L4_loadri_rr = 1614
    CEFBS_None, // L4_loadri_ur = 1615
    CEFBS_None, // L4_loadrub_ap = 1616
    CEFBS_None, // L4_loadrub_rr = 1617
    CEFBS_None, // L4_loadrub_ur = 1618
    CEFBS_None, // L4_loadruh_ap = 1619
    CEFBS_None, // L4_loadruh_rr = 1620
    CEFBS_None, // L4_loadruh_ur = 1621
    CEFBS_None, // L4_or_memopb_io = 1622
    CEFBS_None, // L4_or_memoph_io = 1623
    CEFBS_None, // L4_or_memopw_io = 1624
    CEFBS_None, // L4_ploadrbf_abs = 1625
    CEFBS_None, // L4_ploadrbf_rr = 1626
    CEFBS_None, // L4_ploadrbfnew_abs = 1627
    CEFBS_None, // L4_ploadrbfnew_rr = 1628
    CEFBS_None, // L4_ploadrbt_abs = 1629
    CEFBS_None, // L4_ploadrbt_rr = 1630
    CEFBS_None, // L4_ploadrbtnew_abs = 1631
    CEFBS_None, // L4_ploadrbtnew_rr = 1632
    CEFBS_None, // L4_ploadrdf_abs = 1633
    CEFBS_None, // L4_ploadrdf_rr = 1634
    CEFBS_None, // L4_ploadrdfnew_abs = 1635
    CEFBS_None, // L4_ploadrdfnew_rr = 1636
    CEFBS_None, // L4_ploadrdt_abs = 1637
    CEFBS_None, // L4_ploadrdt_rr = 1638
    CEFBS_None, // L4_ploadrdtnew_abs = 1639
    CEFBS_None, // L4_ploadrdtnew_rr = 1640
    CEFBS_None, // L4_ploadrhf_abs = 1641
    CEFBS_None, // L4_ploadrhf_rr = 1642
    CEFBS_None, // L4_ploadrhfnew_abs = 1643
    CEFBS_None, // L4_ploadrhfnew_rr = 1644
    CEFBS_None, // L4_ploadrht_abs = 1645
    CEFBS_None, // L4_ploadrht_rr = 1646
    CEFBS_None, // L4_ploadrhtnew_abs = 1647
    CEFBS_None, // L4_ploadrhtnew_rr = 1648
    CEFBS_None, // L4_ploadrif_abs = 1649
    CEFBS_None, // L4_ploadrif_rr = 1650
    CEFBS_None, // L4_ploadrifnew_abs = 1651
    CEFBS_None, // L4_ploadrifnew_rr = 1652
    CEFBS_None, // L4_ploadrit_abs = 1653
    CEFBS_None, // L4_ploadrit_rr = 1654
    CEFBS_None, // L4_ploadritnew_abs = 1655
    CEFBS_None, // L4_ploadritnew_rr = 1656
    CEFBS_None, // L4_ploadrubf_abs = 1657
    CEFBS_None, // L4_ploadrubf_rr = 1658
    CEFBS_None, // L4_ploadrubfnew_abs = 1659
    CEFBS_None, // L4_ploadrubfnew_rr = 1660
    CEFBS_None, // L4_ploadrubt_abs = 1661
    CEFBS_None, // L4_ploadrubt_rr = 1662
    CEFBS_None, // L4_ploadrubtnew_abs = 1663
    CEFBS_None, // L4_ploadrubtnew_rr = 1664
    CEFBS_None, // L4_ploadruhf_abs = 1665
    CEFBS_None, // L4_ploadruhf_rr = 1666
    CEFBS_None, // L4_ploadruhfnew_abs = 1667
    CEFBS_None, // L4_ploadruhfnew_rr = 1668
    CEFBS_None, // L4_ploadruht_abs = 1669
    CEFBS_None, // L4_ploadruht_rr = 1670
    CEFBS_None, // L4_ploadruhtnew_abs = 1671
    CEFBS_None, // L4_ploadruhtnew_rr = 1672
    CEFBS_None, // L4_return = 1673
    CEFBS_None, // L4_return_f = 1674
    CEFBS_None, // L4_return_fnew_pnt = 1675
    CEFBS_None, // L4_return_fnew_pt = 1676
    CEFBS_None, // L4_return_t = 1677
    CEFBS_None, // L4_return_tnew_pnt = 1678
    CEFBS_None, // L4_return_tnew_pt = 1679
    CEFBS_None, // L4_sub_memopb_io = 1680
    CEFBS_None, // L4_sub_memoph_io = 1681
    CEFBS_None, // L4_sub_memopw_io = 1682
    CEFBS_HasV66, // L6_memcpy = 1683
    CEFBS_None, // LO = 1684
    CEFBS_None, // M2_acci = 1685
    CEFBS_None, // M2_accii = 1686
    CEFBS_None, // M2_cmaci_s0 = 1687
    CEFBS_None, // M2_cmacr_s0 = 1688
    CEFBS_None, // M2_cmacs_s0 = 1689
    CEFBS_None, // M2_cmacs_s1 = 1690
    CEFBS_None, // M2_cmacsc_s0 = 1691
    CEFBS_None, // M2_cmacsc_s1 = 1692
    CEFBS_None, // M2_cmpyi_s0 = 1693
    CEFBS_None, // M2_cmpyr_s0 = 1694
    CEFBS_None, // M2_cmpyrs_s0 = 1695
    CEFBS_None, // M2_cmpyrs_s1 = 1696
    CEFBS_None, // M2_cmpyrsc_s0 = 1697
    CEFBS_None, // M2_cmpyrsc_s1 = 1698
    CEFBS_None, // M2_cmpys_s0 = 1699
    CEFBS_None, // M2_cmpys_s1 = 1700
    CEFBS_None, // M2_cmpysc_s0 = 1701
    CEFBS_None, // M2_cmpysc_s1 = 1702
    CEFBS_None, // M2_cnacs_s0 = 1703
    CEFBS_None, // M2_cnacs_s1 = 1704
    CEFBS_None, // M2_cnacsc_s0 = 1705
    CEFBS_None, // M2_cnacsc_s1 = 1706
    CEFBS_None, // M2_dpmpyss_acc_s0 = 1707
    CEFBS_None, // M2_dpmpyss_nac_s0 = 1708
    CEFBS_None, // M2_dpmpyss_rnd_s0 = 1709
    CEFBS_None, // M2_dpmpyss_s0 = 1710
    CEFBS_None, // M2_dpmpyuu_acc_s0 = 1711
    CEFBS_None, // M2_dpmpyuu_nac_s0 = 1712
    CEFBS_None, // M2_dpmpyuu_s0 = 1713
    CEFBS_None, // M2_hmmpyh_rs1 = 1714
    CEFBS_None, // M2_hmmpyh_s1 = 1715
    CEFBS_None, // M2_hmmpyl_rs1 = 1716
    CEFBS_None, // M2_hmmpyl_s1 = 1717
    CEFBS_None, // M2_maci = 1718
    CEFBS_None, // M2_macsin = 1719
    CEFBS_None, // M2_macsip = 1720
    CEFBS_None, // M2_mmachs_rs0 = 1721
    CEFBS_None, // M2_mmachs_rs1 = 1722
    CEFBS_None, // M2_mmachs_s0 = 1723
    CEFBS_None, // M2_mmachs_s1 = 1724
    CEFBS_None, // M2_mmacls_rs0 = 1725
    CEFBS_None, // M2_mmacls_rs1 = 1726
    CEFBS_None, // M2_mmacls_s0 = 1727
    CEFBS_None, // M2_mmacls_s1 = 1728
    CEFBS_None, // M2_mmacuhs_rs0 = 1729
    CEFBS_None, // M2_mmacuhs_rs1 = 1730
    CEFBS_None, // M2_mmacuhs_s0 = 1731
    CEFBS_None, // M2_mmacuhs_s1 = 1732
    CEFBS_None, // M2_mmaculs_rs0 = 1733
    CEFBS_None, // M2_mmaculs_rs1 = 1734
    CEFBS_None, // M2_mmaculs_s0 = 1735
    CEFBS_None, // M2_mmaculs_s1 = 1736
    CEFBS_None, // M2_mmpyh_rs0 = 1737
    CEFBS_None, // M2_mmpyh_rs1 = 1738
    CEFBS_None, // M2_mmpyh_s0 = 1739
    CEFBS_None, // M2_mmpyh_s1 = 1740
    CEFBS_None, // M2_mmpyl_rs0 = 1741
    CEFBS_None, // M2_mmpyl_rs1 = 1742
    CEFBS_None, // M2_mmpyl_s0 = 1743
    CEFBS_None, // M2_mmpyl_s1 = 1744
    CEFBS_None, // M2_mmpyuh_rs0 = 1745
    CEFBS_None, // M2_mmpyuh_rs1 = 1746
    CEFBS_None, // M2_mmpyuh_s0 = 1747
    CEFBS_None, // M2_mmpyuh_s1 = 1748
    CEFBS_None, // M2_mmpyul_rs0 = 1749
    CEFBS_None, // M2_mmpyul_rs1 = 1750
    CEFBS_None, // M2_mmpyul_s0 = 1751
    CEFBS_None, // M2_mmpyul_s1 = 1752
    CEFBS_HasV66, // M2_mnaci = 1753
    CEFBS_None, // M2_mpy_acc_hh_s0 = 1754
    CEFBS_None, // M2_mpy_acc_hh_s1 = 1755
    CEFBS_None, // M2_mpy_acc_hl_s0 = 1756
    CEFBS_None, // M2_mpy_acc_hl_s1 = 1757
    CEFBS_None, // M2_mpy_acc_lh_s0 = 1758
    CEFBS_None, // M2_mpy_acc_lh_s1 = 1759
    CEFBS_None, // M2_mpy_acc_ll_s0 = 1760
    CEFBS_None, // M2_mpy_acc_ll_s1 = 1761
    CEFBS_None, // M2_mpy_acc_sat_hh_s0 = 1762
    CEFBS_None, // M2_mpy_acc_sat_hh_s1 = 1763
    CEFBS_None, // M2_mpy_acc_sat_hl_s0 = 1764
    CEFBS_None, // M2_mpy_acc_sat_hl_s1 = 1765
    CEFBS_None, // M2_mpy_acc_sat_lh_s0 = 1766
    CEFBS_None, // M2_mpy_acc_sat_lh_s1 = 1767
    CEFBS_None, // M2_mpy_acc_sat_ll_s0 = 1768
    CEFBS_None, // M2_mpy_acc_sat_ll_s1 = 1769
    CEFBS_None, // M2_mpy_hh_s0 = 1770
    CEFBS_None, // M2_mpy_hh_s1 = 1771
    CEFBS_None, // M2_mpy_hl_s0 = 1772
    CEFBS_None, // M2_mpy_hl_s1 = 1773
    CEFBS_None, // M2_mpy_lh_s0 = 1774
    CEFBS_None, // M2_mpy_lh_s1 = 1775
    CEFBS_None, // M2_mpy_ll_s0 = 1776
    CEFBS_None, // M2_mpy_ll_s1 = 1777
    CEFBS_None, // M2_mpy_nac_hh_s0 = 1778
    CEFBS_None, // M2_mpy_nac_hh_s1 = 1779
    CEFBS_None, // M2_mpy_nac_hl_s0 = 1780
    CEFBS_None, // M2_mpy_nac_hl_s1 = 1781
    CEFBS_None, // M2_mpy_nac_lh_s0 = 1782
    CEFBS_None, // M2_mpy_nac_lh_s1 = 1783
    CEFBS_None, // M2_mpy_nac_ll_s0 = 1784
    CEFBS_None, // M2_mpy_nac_ll_s1 = 1785
    CEFBS_None, // M2_mpy_nac_sat_hh_s0 = 1786
    CEFBS_None, // M2_mpy_nac_sat_hh_s1 = 1787
    CEFBS_None, // M2_mpy_nac_sat_hl_s0 = 1788
    CEFBS_None, // M2_mpy_nac_sat_hl_s1 = 1789
    CEFBS_None, // M2_mpy_nac_sat_lh_s0 = 1790
    CEFBS_None, // M2_mpy_nac_sat_lh_s1 = 1791
    CEFBS_None, // M2_mpy_nac_sat_ll_s0 = 1792
    CEFBS_None, // M2_mpy_nac_sat_ll_s1 = 1793
    CEFBS_None, // M2_mpy_rnd_hh_s0 = 1794
    CEFBS_None, // M2_mpy_rnd_hh_s1 = 1795
    CEFBS_None, // M2_mpy_rnd_hl_s0 = 1796
    CEFBS_None, // M2_mpy_rnd_hl_s1 = 1797
    CEFBS_None, // M2_mpy_rnd_lh_s0 = 1798
    CEFBS_None, // M2_mpy_rnd_lh_s1 = 1799
    CEFBS_None, // M2_mpy_rnd_ll_s0 = 1800
    CEFBS_None, // M2_mpy_rnd_ll_s1 = 1801
    CEFBS_None, // M2_mpy_sat_hh_s0 = 1802
    CEFBS_None, // M2_mpy_sat_hh_s1 = 1803
    CEFBS_None, // M2_mpy_sat_hl_s0 = 1804
    CEFBS_None, // M2_mpy_sat_hl_s1 = 1805
    CEFBS_None, // M2_mpy_sat_lh_s0 = 1806
    CEFBS_None, // M2_mpy_sat_lh_s1 = 1807
    CEFBS_None, // M2_mpy_sat_ll_s0 = 1808
    CEFBS_None, // M2_mpy_sat_ll_s1 = 1809
    CEFBS_None, // M2_mpy_sat_rnd_hh_s0 = 1810
    CEFBS_None, // M2_mpy_sat_rnd_hh_s1 = 1811
    CEFBS_None, // M2_mpy_sat_rnd_hl_s0 = 1812
    CEFBS_None, // M2_mpy_sat_rnd_hl_s1 = 1813
    CEFBS_None, // M2_mpy_sat_rnd_lh_s0 = 1814
    CEFBS_None, // M2_mpy_sat_rnd_lh_s1 = 1815
    CEFBS_None, // M2_mpy_sat_rnd_ll_s0 = 1816
    CEFBS_None, // M2_mpy_sat_rnd_ll_s1 = 1817
    CEFBS_None, // M2_mpy_up = 1818
    CEFBS_None, // M2_mpy_up_s1 = 1819
    CEFBS_None, // M2_mpy_up_s1_sat = 1820
    CEFBS_None, // M2_mpyd_acc_hh_s0 = 1821
    CEFBS_None, // M2_mpyd_acc_hh_s1 = 1822
    CEFBS_None, // M2_mpyd_acc_hl_s0 = 1823
    CEFBS_None, // M2_mpyd_acc_hl_s1 = 1824
    CEFBS_None, // M2_mpyd_acc_lh_s0 = 1825
    CEFBS_None, // M2_mpyd_acc_lh_s1 = 1826
    CEFBS_None, // M2_mpyd_acc_ll_s0 = 1827
    CEFBS_None, // M2_mpyd_acc_ll_s1 = 1828
    CEFBS_None, // M2_mpyd_hh_s0 = 1829
    CEFBS_None, // M2_mpyd_hh_s1 = 1830
    CEFBS_None, // M2_mpyd_hl_s0 = 1831
    CEFBS_None, // M2_mpyd_hl_s1 = 1832
    CEFBS_None, // M2_mpyd_lh_s0 = 1833
    CEFBS_None, // M2_mpyd_lh_s1 = 1834
    CEFBS_None, // M2_mpyd_ll_s0 = 1835
    CEFBS_None, // M2_mpyd_ll_s1 = 1836
    CEFBS_None, // M2_mpyd_nac_hh_s0 = 1837
    CEFBS_None, // M2_mpyd_nac_hh_s1 = 1838
    CEFBS_None, // M2_mpyd_nac_hl_s0 = 1839
    CEFBS_None, // M2_mpyd_nac_hl_s1 = 1840
    CEFBS_None, // M2_mpyd_nac_lh_s0 = 1841
    CEFBS_None, // M2_mpyd_nac_lh_s1 = 1842
    CEFBS_None, // M2_mpyd_nac_ll_s0 = 1843
    CEFBS_None, // M2_mpyd_nac_ll_s1 = 1844
    CEFBS_None, // M2_mpyd_rnd_hh_s0 = 1845
    CEFBS_None, // M2_mpyd_rnd_hh_s1 = 1846
    CEFBS_None, // M2_mpyd_rnd_hl_s0 = 1847
    CEFBS_None, // M2_mpyd_rnd_hl_s1 = 1848
    CEFBS_None, // M2_mpyd_rnd_lh_s0 = 1849
    CEFBS_None, // M2_mpyd_rnd_lh_s1 = 1850
    CEFBS_None, // M2_mpyd_rnd_ll_s0 = 1851
    CEFBS_None, // M2_mpyd_rnd_ll_s1 = 1852
    CEFBS_None, // M2_mpyi = 1853
    CEFBS_None, // M2_mpysin = 1854
    CEFBS_None, // M2_mpysip = 1855
    CEFBS_None, // M2_mpysu_up = 1856
    CEFBS_None, // M2_mpyu_acc_hh_s0 = 1857
    CEFBS_None, // M2_mpyu_acc_hh_s1 = 1858
    CEFBS_None, // M2_mpyu_acc_hl_s0 = 1859
    CEFBS_None, // M2_mpyu_acc_hl_s1 = 1860
    CEFBS_None, // M2_mpyu_acc_lh_s0 = 1861
    CEFBS_None, // M2_mpyu_acc_lh_s1 = 1862
    CEFBS_None, // M2_mpyu_acc_ll_s0 = 1863
    CEFBS_None, // M2_mpyu_acc_ll_s1 = 1864
    CEFBS_None, // M2_mpyu_hh_s0 = 1865
    CEFBS_None, // M2_mpyu_hh_s1 = 1866
    CEFBS_None, // M2_mpyu_hl_s0 = 1867
    CEFBS_None, // M2_mpyu_hl_s1 = 1868
    CEFBS_None, // M2_mpyu_lh_s0 = 1869
    CEFBS_None, // M2_mpyu_lh_s1 = 1870
    CEFBS_None, // M2_mpyu_ll_s0 = 1871
    CEFBS_None, // M2_mpyu_ll_s1 = 1872
    CEFBS_None, // M2_mpyu_nac_hh_s0 = 1873
    CEFBS_None, // M2_mpyu_nac_hh_s1 = 1874
    CEFBS_None, // M2_mpyu_nac_hl_s0 = 1875
    CEFBS_None, // M2_mpyu_nac_hl_s1 = 1876
    CEFBS_None, // M2_mpyu_nac_lh_s0 = 1877
    CEFBS_None, // M2_mpyu_nac_lh_s1 = 1878
    CEFBS_None, // M2_mpyu_nac_ll_s0 = 1879
    CEFBS_None, // M2_mpyu_nac_ll_s1 = 1880
    CEFBS_None, // M2_mpyu_up = 1881
    CEFBS_None, // M2_mpyud_acc_hh_s0 = 1882
    CEFBS_None, // M2_mpyud_acc_hh_s1 = 1883
    CEFBS_None, // M2_mpyud_acc_hl_s0 = 1884
    CEFBS_None, // M2_mpyud_acc_hl_s1 = 1885
    CEFBS_None, // M2_mpyud_acc_lh_s0 = 1886
    CEFBS_None, // M2_mpyud_acc_lh_s1 = 1887
    CEFBS_None, // M2_mpyud_acc_ll_s0 = 1888
    CEFBS_None, // M2_mpyud_acc_ll_s1 = 1889
    CEFBS_None, // M2_mpyud_hh_s0 = 1890
    CEFBS_None, // M2_mpyud_hh_s1 = 1891
    CEFBS_None, // M2_mpyud_hl_s0 = 1892
    CEFBS_None, // M2_mpyud_hl_s1 = 1893
    CEFBS_None, // M2_mpyud_lh_s0 = 1894
    CEFBS_None, // M2_mpyud_lh_s1 = 1895
    CEFBS_None, // M2_mpyud_ll_s0 = 1896
    CEFBS_None, // M2_mpyud_ll_s1 = 1897
    CEFBS_None, // M2_mpyud_nac_hh_s0 = 1898
    CEFBS_None, // M2_mpyud_nac_hh_s1 = 1899
    CEFBS_None, // M2_mpyud_nac_hl_s0 = 1900
    CEFBS_None, // M2_mpyud_nac_hl_s1 = 1901
    CEFBS_None, // M2_mpyud_nac_lh_s0 = 1902
    CEFBS_None, // M2_mpyud_nac_lh_s1 = 1903
    CEFBS_None, // M2_mpyud_nac_ll_s0 = 1904
    CEFBS_None, // M2_mpyud_nac_ll_s1 = 1905
    CEFBS_None, // M2_nacci = 1906
    CEFBS_None, // M2_naccii = 1907
    CEFBS_None, // M2_subacc = 1908
    CEFBS_None, // M2_vabsdiffh = 1909
    CEFBS_None, // M2_vabsdiffw = 1910
    CEFBS_None, // M2_vcmac_s0_sat_i = 1911
    CEFBS_None, // M2_vcmac_s0_sat_r = 1912
    CEFBS_None, // M2_vcmpy_s0_sat_i = 1913
    CEFBS_None, // M2_vcmpy_s0_sat_r = 1914
    CEFBS_None, // M2_vcmpy_s1_sat_i = 1915
    CEFBS_None, // M2_vcmpy_s1_sat_r = 1916
    CEFBS_None, // M2_vdmacs_s0 = 1917
    CEFBS_None, // M2_vdmacs_s1 = 1918
    CEFBS_None, // M2_vdmpyrs_s0 = 1919
    CEFBS_None, // M2_vdmpyrs_s1 = 1920
    CEFBS_None, // M2_vdmpys_s0 = 1921
    CEFBS_None, // M2_vdmpys_s1 = 1922
    CEFBS_None, // M2_vmac2 = 1923
    CEFBS_None, // M2_vmac2es = 1924
    CEFBS_None, // M2_vmac2es_s0 = 1925
    CEFBS_None, // M2_vmac2es_s1 = 1926
    CEFBS_None, // M2_vmac2s_s0 = 1927
    CEFBS_None, // M2_vmac2s_s1 = 1928
    CEFBS_None, // M2_vmac2su_s0 = 1929
    CEFBS_None, // M2_vmac2su_s1 = 1930
    CEFBS_None, // M2_vmpy2es_s0 = 1931
    CEFBS_None, // M2_vmpy2es_s1 = 1932
    CEFBS_None, // M2_vmpy2s_s0 = 1933
    CEFBS_None, // M2_vmpy2s_s0pack = 1934
    CEFBS_None, // M2_vmpy2s_s1 = 1935
    CEFBS_None, // M2_vmpy2s_s1pack = 1936
    CEFBS_None, // M2_vmpy2su_s0 = 1937
    CEFBS_None, // M2_vmpy2su_s1 = 1938
    CEFBS_None, // M2_vraddh = 1939
    CEFBS_None, // M2_vradduh = 1940
    CEFBS_None, // M2_vrcmaci_s0 = 1941
    CEFBS_None, // M2_vrcmaci_s0c = 1942
    CEFBS_None, // M2_vrcmacr_s0 = 1943
    CEFBS_None, // M2_vrcmacr_s0c = 1944
    CEFBS_None, // M2_vrcmpyi_s0 = 1945
    CEFBS_None, // M2_vrcmpyi_s0c = 1946
    CEFBS_None, // M2_vrcmpyr_s0 = 1947
    CEFBS_None, // M2_vrcmpyr_s0c = 1948
    CEFBS_None, // M2_vrcmpys_acc_s1_h = 1949
    CEFBS_None, // M2_vrcmpys_acc_s1_l = 1950
    CEFBS_None, // M2_vrcmpys_s1_h = 1951
    CEFBS_None, // M2_vrcmpys_s1_l = 1952
    CEFBS_None, // M2_vrcmpys_s1rp_h = 1953
    CEFBS_None, // M2_vrcmpys_s1rp_l = 1954
    CEFBS_None, // M2_vrmac_s0 = 1955
    CEFBS_None, // M2_vrmpy_s0 = 1956
    CEFBS_None, // M2_xor_xacc = 1957
    CEFBS_None, // M4_and_and = 1958
    CEFBS_None, // M4_and_andn = 1959
    CEFBS_None, // M4_and_or = 1960
    CEFBS_None, // M4_and_xor = 1961
    CEFBS_None, // M4_cmpyi_wh = 1962
    CEFBS_None, // M4_cmpyi_whc = 1963
    CEFBS_None, // M4_cmpyr_wh = 1964
    CEFBS_None, // M4_cmpyr_whc = 1965
    CEFBS_None, // M4_mac_up_s1_sat = 1966
    CEFBS_None, // M4_mpyri_addi = 1967
    CEFBS_None, // M4_mpyri_addr = 1968
    CEFBS_None, // M4_mpyri_addr_u2 = 1969
    CEFBS_None, // M4_mpyrr_addi = 1970
    CEFBS_None, // M4_mpyrr_addr = 1971
    CEFBS_None, // M4_nac_up_s1_sat = 1972
    CEFBS_None, // M4_or_and = 1973
    CEFBS_None, // M4_or_andn = 1974
    CEFBS_None, // M4_or_or = 1975
    CEFBS_None, // M4_or_xor = 1976
    CEFBS_None, // M4_pmpyw = 1977
    CEFBS_None, // M4_pmpyw_acc = 1978
    CEFBS_None, // M4_vpmpyh = 1979
    CEFBS_None, // M4_vpmpyh_acc = 1980
    CEFBS_None, // M4_vrmpyeh_acc_s0 = 1981
    CEFBS_None, // M4_vrmpyeh_acc_s1 = 1982
    CEFBS_None, // M4_vrmpyeh_s0 = 1983
    CEFBS_None, // M4_vrmpyeh_s1 = 1984
    CEFBS_None, // M4_vrmpyoh_acc_s0 = 1985
    CEFBS_None, // M4_vrmpyoh_acc_s1 = 1986
    CEFBS_None, // M4_vrmpyoh_s0 = 1987
    CEFBS_None, // M4_vrmpyoh_s1 = 1988
    CEFBS_None, // M4_xor_and = 1989
    CEFBS_None, // M4_xor_andn = 1990
    CEFBS_None, // M4_xor_or = 1991
    CEFBS_None, // M4_xor_xacc = 1992
    CEFBS_None, // M5_vdmacbsu = 1993
    CEFBS_None, // M5_vdmpybsu = 1994
    CEFBS_None, // M5_vmacbsu = 1995
    CEFBS_None, // M5_vmacbuu = 1996
    CEFBS_None, // M5_vmpybsu = 1997
    CEFBS_None, // M5_vmpybuu = 1998
    CEFBS_None, // M5_vrmacbsu = 1999
    CEFBS_None, // M5_vrmacbuu = 2000
    CEFBS_None, // M5_vrmpybsu = 2001
    CEFBS_None, // M5_vrmpybuu = 2002
    CEFBS_HasV62, // M6_vabsdiffb = 2003
    CEFBS_HasV62, // M6_vabsdiffub = 2004
    CEFBS_HasV67_UseAudio, // M7_dcmpyiw = 2005
    CEFBS_HasV67_UseAudio, // M7_dcmpyiw_acc = 2006
    CEFBS_HasV67_UseAudio, // M7_dcmpyiwc = 2007
    CEFBS_HasV67_UseAudio, // M7_dcmpyiwc_acc = 2008
    CEFBS_HasV67_UseAudio, // M7_dcmpyrw = 2009
    CEFBS_HasV67_UseAudio, // M7_dcmpyrw_acc = 2010
    CEFBS_HasV67_UseAudio, // M7_dcmpyrwc = 2011
    CEFBS_HasV67_UseAudio, // M7_dcmpyrwc_acc = 2012
    CEFBS_HasV67_UseAudio, // M7_wcmpyiw = 2013
    CEFBS_HasV67_UseAudio, // M7_wcmpyiw_rnd = 2014
    CEFBS_HasV67_UseAudio, // M7_wcmpyiwc = 2015
    CEFBS_HasV67_UseAudio, // M7_wcmpyiwc_rnd = 2016
    CEFBS_HasV67_UseAudio, // M7_wcmpyrw = 2017
    CEFBS_HasV67_UseAudio, // M7_wcmpyrw_rnd = 2018
    CEFBS_HasV67_UseAudio, // M7_wcmpyrwc = 2019
    CEFBS_HasV67_UseAudio, // M7_wcmpyrwc_rnd = 2020
    CEFBS_None, // PS_call_stk = 2021
    CEFBS_None, // PS_callr_nr = 2022
    CEFBS_None, // PS_jmpret = 2023
    CEFBS_None, // PS_jmpretf = 2024
    CEFBS_None, // PS_jmpretfnew = 2025
    CEFBS_None, // PS_jmpretfnewpt = 2026
    CEFBS_None, // PS_jmprett = 2027
    CEFBS_None, // PS_jmprettnew = 2028
    CEFBS_None, // PS_jmprettnewpt = 2029
    CEFBS_None, // PS_loadrbabs = 2030
    CEFBS_None, // PS_loadrdabs = 2031
    CEFBS_None, // PS_loadrhabs = 2032
    CEFBS_None, // PS_loadriabs = 2033
    CEFBS_None, // PS_loadrubabs = 2034
    CEFBS_None, // PS_loadruhabs = 2035
    CEFBS_None, // PS_storerbabs = 2036
    CEFBS_None, // PS_storerbnewabs = 2037
    CEFBS_None, // PS_storerdabs = 2038
    CEFBS_None, // PS_storerfabs = 2039
    CEFBS_None, // PS_storerhabs = 2040
    CEFBS_None, // PS_storerhnewabs = 2041
    CEFBS_None, // PS_storeriabs = 2042
    CEFBS_None, // PS_storerinewabs = 2043
    CEFBS_HasPreV65, // PS_trap1 = 2044
    CEFBS_HasV68, // R6_release_at_vi = 2045
    CEFBS_HasV68, // R6_release_st_vi = 2046
    CEFBS_None, // RESTORE_DEALLOC_BEFORE_TAILCALL_V4 = 2047
    CEFBS_None, // RESTORE_DEALLOC_BEFORE_TAILCALL_V4_EXT = 2048
    CEFBS_None, // RESTORE_DEALLOC_BEFORE_TAILCALL_V4_EXT_PIC = 2049
    CEFBS_None, // RESTORE_DEALLOC_BEFORE_TAILCALL_V4_PIC = 2050
    CEFBS_None, // RESTORE_DEALLOC_RET_JMP_V4 = 2051
    CEFBS_None, // RESTORE_DEALLOC_RET_JMP_V4_EXT = 2052
    CEFBS_None, // RESTORE_DEALLOC_RET_JMP_V4_EXT_PIC = 2053
    CEFBS_None, // RESTORE_DEALLOC_RET_JMP_V4_PIC = 2054
    CEFBS_None, // S2_addasl_rrri = 2055
    CEFBS_None, // S2_allocframe = 2056
    CEFBS_None, // S2_asl_i_p = 2057
    CEFBS_None, // S2_asl_i_p_acc = 2058
    CEFBS_None, // S2_asl_i_p_and = 2059
    CEFBS_None, // S2_asl_i_p_nac = 2060
    CEFBS_None, // S2_asl_i_p_or = 2061
    CEFBS_None, // S2_asl_i_p_xacc = 2062
    CEFBS_None, // S2_asl_i_r = 2063
    CEFBS_None, // S2_asl_i_r_acc = 2064
    CEFBS_None, // S2_asl_i_r_and = 2065
    CEFBS_None, // S2_asl_i_r_nac = 2066
    CEFBS_None, // S2_asl_i_r_or = 2067
    CEFBS_None, // S2_asl_i_r_sat = 2068
    CEFBS_None, // S2_asl_i_r_xacc = 2069
    CEFBS_None, // S2_asl_i_vh = 2070
    CEFBS_None, // S2_asl_i_vw = 2071
    CEFBS_None, // S2_asl_r_p = 2072
    CEFBS_None, // S2_asl_r_p_acc = 2073
    CEFBS_None, // S2_asl_r_p_and = 2074
    CEFBS_None, // S2_asl_r_p_nac = 2075
    CEFBS_None, // S2_asl_r_p_or = 2076
    CEFBS_None, // S2_asl_r_p_xor = 2077
    CEFBS_None, // S2_asl_r_r = 2078
    CEFBS_None, // S2_asl_r_r_acc = 2079
    CEFBS_None, // S2_asl_r_r_and = 2080
    CEFBS_None, // S2_asl_r_r_nac = 2081
    CEFBS_None, // S2_asl_r_r_or = 2082
    CEFBS_None, // S2_asl_r_r_sat = 2083
    CEFBS_None, // S2_asl_r_vh = 2084
    CEFBS_None, // S2_asl_r_vw = 2085
    CEFBS_None, // S2_asr_i_p = 2086
    CEFBS_None, // S2_asr_i_p_acc = 2087
    CEFBS_None, // S2_asr_i_p_and = 2088
    CEFBS_None, // S2_asr_i_p_nac = 2089
    CEFBS_None, // S2_asr_i_p_or = 2090
    CEFBS_None, // S2_asr_i_p_rnd = 2091
    CEFBS_None, // S2_asr_i_r = 2092
    CEFBS_None, // S2_asr_i_r_acc = 2093
    CEFBS_None, // S2_asr_i_r_and = 2094
    CEFBS_None, // S2_asr_i_r_nac = 2095
    CEFBS_None, // S2_asr_i_r_or = 2096
    CEFBS_None, // S2_asr_i_r_rnd = 2097
    CEFBS_None, // S2_asr_i_svw_trun = 2098
    CEFBS_None, // S2_asr_i_vh = 2099
    CEFBS_None, // S2_asr_i_vw = 2100
    CEFBS_None, // S2_asr_r_p = 2101
    CEFBS_None, // S2_asr_r_p_acc = 2102
    CEFBS_None, // S2_asr_r_p_and = 2103
    CEFBS_None, // S2_asr_r_p_nac = 2104
    CEFBS_None, // S2_asr_r_p_or = 2105
    CEFBS_None, // S2_asr_r_p_xor = 2106
    CEFBS_None, // S2_asr_r_r = 2107
    CEFBS_None, // S2_asr_r_r_acc = 2108
    CEFBS_None, // S2_asr_r_r_and = 2109
    CEFBS_None, // S2_asr_r_r_nac = 2110
    CEFBS_None, // S2_asr_r_r_or = 2111
    CEFBS_None, // S2_asr_r_r_sat = 2112
    CEFBS_None, // S2_asr_r_svw_trun = 2113
    CEFBS_None, // S2_asr_r_vh = 2114
    CEFBS_None, // S2_asr_r_vw = 2115
    CEFBS_None, // S2_brev = 2116
    CEFBS_None, // S2_brevp = 2117
    CEFBS_UseCabac, // S2_cabacdecbin = 2118
    CEFBS_None, // S2_cl0 = 2119
    CEFBS_None, // S2_cl0p = 2120
    CEFBS_None, // S2_cl1 = 2121
    CEFBS_None, // S2_cl1p = 2122
    CEFBS_None, // S2_clb = 2123
    CEFBS_None, // S2_clbnorm = 2124
    CEFBS_None, // S2_clbp = 2125
    CEFBS_None, // S2_clrbit_i = 2126
    CEFBS_None, // S2_clrbit_r = 2127
    CEFBS_None, // S2_ct0 = 2128
    CEFBS_None, // S2_ct0p = 2129
    CEFBS_None, // S2_ct1 = 2130
    CEFBS_None, // S2_ct1p = 2131
    CEFBS_None, // S2_deinterleave = 2132
    CEFBS_None, // S2_extractu = 2133
    CEFBS_None, // S2_extractu_rp = 2134
    CEFBS_None, // S2_extractup = 2135
    CEFBS_None, // S2_extractup_rp = 2136
    CEFBS_None, // S2_insert = 2137
    CEFBS_None, // S2_insert_rp = 2138
    CEFBS_None, // S2_insertp = 2139
    CEFBS_None, // S2_insertp_rp = 2140
    CEFBS_None, // S2_interleave = 2141
    CEFBS_None, // S2_lfsp = 2142
    CEFBS_None, // S2_lsl_r_p = 2143
    CEFBS_None, // S2_lsl_r_p_acc = 2144
    CEFBS_None, // S2_lsl_r_p_and = 2145
    CEFBS_None, // S2_lsl_r_p_nac = 2146
    CEFBS_None, // S2_lsl_r_p_or = 2147
    CEFBS_None, // S2_lsl_r_p_xor = 2148
    CEFBS_None, // S2_lsl_r_r = 2149
    CEFBS_None, // S2_lsl_r_r_acc = 2150
    CEFBS_None, // S2_lsl_r_r_and = 2151
    CEFBS_None, // S2_lsl_r_r_nac = 2152
    CEFBS_None, // S2_lsl_r_r_or = 2153
    CEFBS_None, // S2_lsl_r_vh = 2154
    CEFBS_None, // S2_lsl_r_vw = 2155
    CEFBS_None, // S2_lsr_i_p = 2156
    CEFBS_None, // S2_lsr_i_p_acc = 2157
    CEFBS_None, // S2_lsr_i_p_and = 2158
    CEFBS_None, // S2_lsr_i_p_nac = 2159
    CEFBS_None, // S2_lsr_i_p_or = 2160
    CEFBS_None, // S2_lsr_i_p_xacc = 2161
    CEFBS_None, // S2_lsr_i_r = 2162
    CEFBS_None, // S2_lsr_i_r_acc = 2163
    CEFBS_None, // S2_lsr_i_r_and = 2164
    CEFBS_None, // S2_lsr_i_r_nac = 2165
    CEFBS_None, // S2_lsr_i_r_or = 2166
    CEFBS_None, // S2_lsr_i_r_xacc = 2167
    CEFBS_None, // S2_lsr_i_vh = 2168
    CEFBS_None, // S2_lsr_i_vw = 2169
    CEFBS_None, // S2_lsr_r_p = 2170
    CEFBS_None, // S2_lsr_r_p_acc = 2171
    CEFBS_None, // S2_lsr_r_p_and = 2172
    CEFBS_None, // S2_lsr_r_p_nac = 2173
    CEFBS_None, // S2_lsr_r_p_or = 2174
    CEFBS_None, // S2_lsr_r_p_xor = 2175
    CEFBS_None, // S2_lsr_r_r = 2176
    CEFBS_None, // S2_lsr_r_r_acc = 2177
    CEFBS_None, // S2_lsr_r_r_and = 2178
    CEFBS_None, // S2_lsr_r_r_nac = 2179
    CEFBS_None, // S2_lsr_r_r_or = 2180
    CEFBS_None, // S2_lsr_r_vh = 2181
    CEFBS_None, // S2_lsr_r_vw = 2182
    CEFBS_HasV66, // S2_mask = 2183
    CEFBS_None, // S2_packhl = 2184
    CEFBS_None, // S2_parityp = 2185
    CEFBS_None, // S2_pstorerbf_io = 2186
    CEFBS_None, // S2_pstorerbf_pi = 2187
    CEFBS_None, // S2_pstorerbfnew_pi = 2188
    CEFBS_None, // S2_pstorerbnewf_io = 2189
    CEFBS_None, // S2_pstorerbnewf_pi = 2190
    CEFBS_None, // S2_pstorerbnewfnew_pi = 2191
    CEFBS_None, // S2_pstorerbnewt_io = 2192
    CEFBS_None, // S2_pstorerbnewt_pi = 2193
    CEFBS_None, // S2_pstorerbnewtnew_pi = 2194
    CEFBS_None, // S2_pstorerbt_io = 2195
    CEFBS_None, // S2_pstorerbt_pi = 2196
    CEFBS_None, // S2_pstorerbtnew_pi = 2197
    CEFBS_None, // S2_pstorerdf_io = 2198
    CEFBS_None, // S2_pstorerdf_pi = 2199
    CEFBS_None, // S2_pstorerdfnew_pi = 2200
    CEFBS_None, // S2_pstorerdt_io = 2201
    CEFBS_None, // S2_pstorerdt_pi = 2202
    CEFBS_None, // S2_pstorerdtnew_pi = 2203
    CEFBS_None, // S2_pstorerff_io = 2204
    CEFBS_None, // S2_pstorerff_pi = 2205
    CEFBS_None, // S2_pstorerffnew_pi = 2206
    CEFBS_None, // S2_pstorerft_io = 2207
    CEFBS_None, // S2_pstorerft_pi = 2208
    CEFBS_None, // S2_pstorerftnew_pi = 2209
    CEFBS_None, // S2_pstorerhf_io = 2210
    CEFBS_None, // S2_pstorerhf_pi = 2211
    CEFBS_None, // S2_pstorerhfnew_pi = 2212
    CEFBS_None, // S2_pstorerhnewf_io = 2213
    CEFBS_None, // S2_pstorerhnewf_pi = 2214
    CEFBS_None, // S2_pstorerhnewfnew_pi = 2215
    CEFBS_None, // S2_pstorerhnewt_io = 2216
    CEFBS_None, // S2_pstorerhnewt_pi = 2217
    CEFBS_None, // S2_pstorerhnewtnew_pi = 2218
    CEFBS_None, // S2_pstorerht_io = 2219
    CEFBS_None, // S2_pstorerht_pi = 2220
    CEFBS_None, // S2_pstorerhtnew_pi = 2221
    CEFBS_None, // S2_pstorerif_io = 2222
    CEFBS_None, // S2_pstorerif_pi = 2223
    CEFBS_None, // S2_pstorerifnew_pi = 2224
    CEFBS_None, // S2_pstorerinewf_io = 2225
    CEFBS_None, // S2_pstorerinewf_pi = 2226
    CEFBS_None, // S2_pstorerinewfnew_pi = 2227
    CEFBS_None, // S2_pstorerinewt_io = 2228
    CEFBS_None, // S2_pstorerinewt_pi = 2229
    CEFBS_None, // S2_pstorerinewtnew_pi = 2230
    CEFBS_None, // S2_pstorerit_io = 2231
    CEFBS_None, // S2_pstorerit_pi = 2232
    CEFBS_None, // S2_pstoreritnew_pi = 2233
    CEFBS_None, // S2_setbit_i = 2234
    CEFBS_None, // S2_setbit_r = 2235
    CEFBS_None, // S2_shuffeb = 2236
    CEFBS_None, // S2_shuffeh = 2237
    CEFBS_None, // S2_shuffob = 2238
    CEFBS_None, // S2_shuffoh = 2239
    CEFBS_None, // S2_storerb_io = 2240
    CEFBS_None, // S2_storerb_pbr = 2241
    CEFBS_None, // S2_storerb_pci = 2242
    CEFBS_None, // S2_storerb_pcr = 2243
    CEFBS_None, // S2_storerb_pi = 2244
    CEFBS_None, // S2_storerb_pr = 2245
    CEFBS_None, // S2_storerbgp = 2246
    CEFBS_None, // S2_storerbnew_io = 2247
    CEFBS_None, // S2_storerbnew_pbr = 2248
    CEFBS_None, // S2_storerbnew_pci = 2249
    CEFBS_None, // S2_storerbnew_pcr = 2250
    CEFBS_None, // S2_storerbnew_pi = 2251
    CEFBS_None, // S2_storerbnew_pr = 2252
    CEFBS_None, // S2_storerbnewgp = 2253
    CEFBS_None, // S2_storerd_io = 2254
    CEFBS_None, // S2_storerd_pbr = 2255
    CEFBS_None, // S2_storerd_pci = 2256
    CEFBS_None, // S2_storerd_pcr = 2257
    CEFBS_None, // S2_storerd_pi = 2258
    CEFBS_None, // S2_storerd_pr = 2259
    CEFBS_None, // S2_storerdgp = 2260
    CEFBS_None, // S2_storerf_io = 2261
    CEFBS_None, // S2_storerf_pbr = 2262
    CEFBS_None, // S2_storerf_pci = 2263
    CEFBS_None, // S2_storerf_pcr = 2264
    CEFBS_None, // S2_storerf_pi = 2265
    CEFBS_None, // S2_storerf_pr = 2266
    CEFBS_None, // S2_storerfgp = 2267
    CEFBS_None, // S2_storerh_io = 2268
    CEFBS_None, // S2_storerh_pbr = 2269
    CEFBS_None, // S2_storerh_pci = 2270
    CEFBS_None, // S2_storerh_pcr = 2271
    CEFBS_None, // S2_storerh_pi = 2272
    CEFBS_None, // S2_storerh_pr = 2273
    CEFBS_None, // S2_storerhgp = 2274
    CEFBS_None, // S2_storerhnew_io = 2275
    CEFBS_None, // S2_storerhnew_pbr = 2276
    CEFBS_None, // S2_storerhnew_pci = 2277
    CEFBS_None, // S2_storerhnew_pcr = 2278
    CEFBS_None, // S2_storerhnew_pi = 2279
    CEFBS_None, // S2_storerhnew_pr = 2280
    CEFBS_None, // S2_storerhnewgp = 2281
    CEFBS_None, // S2_storeri_io = 2282
    CEFBS_None, // S2_storeri_pbr = 2283
    CEFBS_None, // S2_storeri_pci = 2284
    CEFBS_None, // S2_storeri_pcr = 2285
    CEFBS_None, // S2_storeri_pi = 2286
    CEFBS_None, // S2_storeri_pr = 2287
    CEFBS_None, // S2_storerigp = 2288
    CEFBS_None, // S2_storerinew_io = 2289
    CEFBS_None, // S2_storerinew_pbr = 2290
    CEFBS_None, // S2_storerinew_pci = 2291
    CEFBS_None, // S2_storerinew_pcr = 2292
    CEFBS_None, // S2_storerinew_pi = 2293
    CEFBS_None, // S2_storerinew_pr = 2294
    CEFBS_None, // S2_storerinewgp = 2295
    CEFBS_None, // S2_storew_locked = 2296
    CEFBS_HasV68, // S2_storew_rl_at_vi = 2297
    CEFBS_HasV68, // S2_storew_rl_st_vi = 2298
    CEFBS_None, // S2_svsathb = 2299
    CEFBS_None, // S2_svsathub = 2300
    CEFBS_None, // S2_tableidxb = 2301
    CEFBS_None, // S2_tableidxd = 2302
    CEFBS_None, // S2_tableidxh = 2303
    CEFBS_None, // S2_tableidxw = 2304
    CEFBS_None, // S2_togglebit_i = 2305
    CEFBS_None, // S2_togglebit_r = 2306
    CEFBS_None, // S2_tstbit_i = 2307
    CEFBS_None, // S2_tstbit_r = 2308
    CEFBS_None, // S2_valignib = 2309
    CEFBS_None, // S2_valignrb = 2310
    CEFBS_None, // S2_vcnegh = 2311
    CEFBS_None, // S2_vcrotate = 2312
    CEFBS_None, // S2_vrcnegh = 2313
    CEFBS_None, // S2_vrndpackwh = 2314
    CEFBS_None, // S2_vrndpackwhs = 2315
    CEFBS_None, // S2_vsathb = 2316
    CEFBS_None, // S2_vsathb_nopack = 2317
    CEFBS_None, // S2_vsathub = 2318
    CEFBS_None, // S2_vsathub_nopack = 2319
    CEFBS_None, // S2_vsatwh = 2320
    CEFBS_None, // S2_vsatwh_nopack = 2321
    CEFBS_None, // S2_vsatwuh = 2322
    CEFBS_None, // S2_vsatwuh_nopack = 2323
    CEFBS_None, // S2_vsplatrb = 2324
    CEFBS_None, // S2_vsplatrh = 2325
    CEFBS_None, // S2_vspliceib = 2326
    CEFBS_None, // S2_vsplicerb = 2327
    CEFBS_None, // S2_vsxtbh = 2328
    CEFBS_None, // S2_vsxthw = 2329
    CEFBS_None, // S2_vtrunehb = 2330
    CEFBS_None, // S2_vtrunewh = 2331
    CEFBS_None, // S2_vtrunohb = 2332
    CEFBS_None, // S2_vtrunowh = 2333
    CEFBS_None, // S2_vzxtbh = 2334
    CEFBS_None, // S2_vzxthw = 2335
    CEFBS_None, // S4_addaddi = 2336
    CEFBS_None, // S4_addi_asl_ri = 2337
    CEFBS_None, // S4_addi_lsr_ri = 2338
    CEFBS_None, // S4_andi_asl_ri = 2339
    CEFBS_None, // S4_andi_lsr_ri = 2340
    CEFBS_None, // S4_clbaddi = 2341
    CEFBS_None, // S4_clbpaddi = 2342
    CEFBS_None, // S4_clbpnorm = 2343
    CEFBS_None, // S4_extract = 2344
    CEFBS_None, // S4_extract_rp = 2345
    CEFBS_None, // S4_extractp = 2346
    CEFBS_None, // S4_extractp_rp = 2347
    CEFBS_None, // S4_lsli = 2348
    CEFBS_None, // S4_ntstbit_i = 2349
    CEFBS_None, // S4_ntstbit_r = 2350
    CEFBS_None, // S4_or_andi = 2351
    CEFBS_None, // S4_or_andix = 2352
    CEFBS_None, // S4_or_ori = 2353
    CEFBS_None, // S4_ori_asl_ri = 2354
    CEFBS_None, // S4_ori_lsr_ri = 2355
    CEFBS_None, // S4_parity = 2356
    CEFBS_None, // S4_pstorerbf_abs = 2357
    CEFBS_None, // S4_pstorerbf_rr = 2358
    CEFBS_None, // S4_pstorerbfnew_abs = 2359
    CEFBS_None, // S4_pstorerbfnew_io = 2360
    CEFBS_None, // S4_pstorerbfnew_rr = 2361
    CEFBS_None, // S4_pstorerbnewf_abs = 2362
    CEFBS_None, // S4_pstorerbnewf_rr = 2363
    CEFBS_None, // S4_pstorerbnewfnew_abs = 2364
    CEFBS_None, // S4_pstorerbnewfnew_io = 2365
    CEFBS_None, // S4_pstorerbnewfnew_rr = 2366
    CEFBS_None, // S4_pstorerbnewt_abs = 2367
    CEFBS_None, // S4_pstorerbnewt_rr = 2368
    CEFBS_None, // S4_pstorerbnewtnew_abs = 2369
    CEFBS_None, // S4_pstorerbnewtnew_io = 2370
    CEFBS_None, // S4_pstorerbnewtnew_rr = 2371
    CEFBS_None, // S4_pstorerbt_abs = 2372
    CEFBS_None, // S4_pstorerbt_rr = 2373
    CEFBS_None, // S4_pstorerbtnew_abs = 2374
    CEFBS_None, // S4_pstorerbtnew_io = 2375
    CEFBS_None, // S4_pstorerbtnew_rr = 2376
    CEFBS_None, // S4_pstorerdf_abs = 2377
    CEFBS_None, // S4_pstorerdf_rr = 2378
    CEFBS_None, // S4_pstorerdfnew_abs = 2379
    CEFBS_None, // S4_pstorerdfnew_io = 2380
    CEFBS_None, // S4_pstorerdfnew_rr = 2381
    CEFBS_None, // S4_pstorerdt_abs = 2382
    CEFBS_None, // S4_pstorerdt_rr = 2383
    CEFBS_None, // S4_pstorerdtnew_abs = 2384
    CEFBS_None, // S4_pstorerdtnew_io = 2385
    CEFBS_None, // S4_pstorerdtnew_rr = 2386
    CEFBS_None, // S4_pstorerff_abs = 2387
    CEFBS_None, // S4_pstorerff_rr = 2388
    CEFBS_None, // S4_pstorerffnew_abs = 2389
    CEFBS_None, // S4_pstorerffnew_io = 2390
    CEFBS_None, // S4_pstorerffnew_rr = 2391
    CEFBS_None, // S4_pstorerft_abs = 2392
    CEFBS_None, // S4_pstorerft_rr = 2393
    CEFBS_None, // S4_pstorerftnew_abs = 2394
    CEFBS_None, // S4_pstorerftnew_io = 2395
    CEFBS_None, // S4_pstorerftnew_rr = 2396
    CEFBS_None, // S4_pstorerhf_abs = 2397
    CEFBS_None, // S4_pstorerhf_rr = 2398
    CEFBS_None, // S4_pstorerhfnew_abs = 2399
    CEFBS_None, // S4_pstorerhfnew_io = 2400
    CEFBS_None, // S4_pstorerhfnew_rr = 2401
    CEFBS_None, // S4_pstorerhnewf_abs = 2402
    CEFBS_None, // S4_pstorerhnewf_rr = 2403
    CEFBS_None, // S4_pstorerhnewfnew_abs = 2404
    CEFBS_None, // S4_pstorerhnewfnew_io = 2405
    CEFBS_None, // S4_pstorerhnewfnew_rr = 2406
    CEFBS_None, // S4_pstorerhnewt_abs = 2407
    CEFBS_None, // S4_pstorerhnewt_rr = 2408
    CEFBS_None, // S4_pstorerhnewtnew_abs = 2409
    CEFBS_None, // S4_pstorerhnewtnew_io = 2410
    CEFBS_None, // S4_pstorerhnewtnew_rr = 2411
    CEFBS_None, // S4_pstorerht_abs = 2412
    CEFBS_None, // S4_pstorerht_rr = 2413
    CEFBS_None, // S4_pstorerhtnew_abs = 2414
    CEFBS_None, // S4_pstorerhtnew_io = 2415
    CEFBS_None, // S4_pstorerhtnew_rr = 2416
    CEFBS_None, // S4_pstorerif_abs = 2417
    CEFBS_None, // S4_pstorerif_rr = 2418
    CEFBS_None, // S4_pstorerifnew_abs = 2419
    CEFBS_None, // S4_pstorerifnew_io = 2420
    CEFBS_None, // S4_pstorerifnew_rr = 2421
    CEFBS_None, // S4_pstorerinewf_abs = 2422
    CEFBS_None, // S4_pstorerinewf_rr = 2423
    CEFBS_None, // S4_pstorerinewfnew_abs = 2424
    CEFBS_None, // S4_pstorerinewfnew_io = 2425
    CEFBS_None, // S4_pstorerinewfnew_rr = 2426
    CEFBS_None, // S4_pstorerinewt_abs = 2427
    CEFBS_None, // S4_pstorerinewt_rr = 2428
    CEFBS_None, // S4_pstorerinewtnew_abs = 2429
    CEFBS_None, // S4_pstorerinewtnew_io = 2430
    CEFBS_None, // S4_pstorerinewtnew_rr = 2431
    CEFBS_None, // S4_pstorerit_abs = 2432
    CEFBS_None, // S4_pstorerit_rr = 2433
    CEFBS_None, // S4_pstoreritnew_abs = 2434
    CEFBS_None, // S4_pstoreritnew_io = 2435
    CEFBS_None, // S4_pstoreritnew_rr = 2436
    CEFBS_None, // S4_stored_locked = 2437
    CEFBS_HasV68, // S4_stored_rl_at_vi = 2438
    CEFBS_HasV68, // S4_stored_rl_st_vi = 2439
    CEFBS_None, // S4_storeirb_io = 2440
    CEFBS_None, // S4_storeirbf_io = 2441
    CEFBS_None, // S4_storeirbfnew_io = 2442
    CEFBS_None, // S4_storeirbt_io = 2443
    CEFBS_None, // S4_storeirbtnew_io = 2444
    CEFBS_None, // S4_storeirh_io = 2445
    CEFBS_None, // S4_storeirhf_io = 2446
    CEFBS_None, // S4_storeirhfnew_io = 2447
    CEFBS_None, // S4_storeirht_io = 2448
    CEFBS_None, // S4_storeirhtnew_io = 2449
    CEFBS_None, // S4_storeiri_io = 2450
    CEFBS_None, // S4_storeirif_io = 2451
    CEFBS_None, // S4_storeirifnew_io = 2452
    CEFBS_None, // S4_storeirit_io = 2453
    CEFBS_None, // S4_storeiritnew_io = 2454
    CEFBS_None, // S4_storerb_ap = 2455
    CEFBS_None, // S4_storerb_rr = 2456
    CEFBS_None, // S4_storerb_ur = 2457
    CEFBS_None, // S4_storerbnew_ap = 2458
    CEFBS_None, // S4_storerbnew_rr = 2459
    CEFBS_None, // S4_storerbnew_ur = 2460
    CEFBS_None, // S4_storerd_ap = 2461
    CEFBS_None, // S4_storerd_rr = 2462
    CEFBS_None, // S4_storerd_ur = 2463
    CEFBS_None, // S4_storerf_ap = 2464
    CEFBS_None, // S4_storerf_rr = 2465
    CEFBS_None, // S4_storerf_ur = 2466
    CEFBS_None, // S4_storerh_ap = 2467
    CEFBS_None, // S4_storerh_rr = 2468
    CEFBS_None, // S4_storerh_ur = 2469
    CEFBS_None, // S4_storerhnew_ap = 2470
    CEFBS_None, // S4_storerhnew_rr = 2471
    CEFBS_None, // S4_storerhnew_ur = 2472
    CEFBS_None, // S4_storeri_ap = 2473
    CEFBS_None, // S4_storeri_rr = 2474
    CEFBS_None, // S4_storeri_ur = 2475
    CEFBS_None, // S4_storerinew_ap = 2476
    CEFBS_None, // S4_storerinew_rr = 2477
    CEFBS_None, // S4_storerinew_ur = 2478
    CEFBS_None, // S4_subaddi = 2479
    CEFBS_None, // S4_subi_asl_ri = 2480
    CEFBS_None, // S4_subi_lsr_ri = 2481
    CEFBS_None, // S4_vrcrotate = 2482
    CEFBS_None, // S4_vrcrotate_acc = 2483
    CEFBS_None, // S4_vxaddsubh = 2484
    CEFBS_None, // S4_vxaddsubhr = 2485
    CEFBS_None, // S4_vxaddsubw = 2486
    CEFBS_None, // S4_vxsubaddh = 2487
    CEFBS_None, // S4_vxsubaddhr = 2488
    CEFBS_None, // S4_vxsubaddw = 2489
    CEFBS_None, // S5_asrhub_rnd_sat = 2490
    CEFBS_None, // S5_asrhub_sat = 2491
    CEFBS_None, // S5_popcountp = 2492
    CEFBS_None, // S5_vasrhrnd = 2493
    CEFBS_HasV60, // S6_rol_i_p = 2494
    CEFBS_HasV60, // S6_rol_i_p_acc = 2495
    CEFBS_HasV60, // S6_rol_i_p_and = 2496
    CEFBS_HasV60, // S6_rol_i_p_nac = 2497
    CEFBS_HasV60, // S6_rol_i_p_or = 2498
    CEFBS_HasV60, // S6_rol_i_p_xacc = 2499
    CEFBS_HasV60, // S6_rol_i_r = 2500
    CEFBS_HasV60, // S6_rol_i_r_acc = 2501
    CEFBS_HasV60, // S6_rol_i_r_and = 2502
    CEFBS_HasV60, // S6_rol_i_r_nac = 2503
    CEFBS_HasV60, // S6_rol_i_r_or = 2504
    CEFBS_HasV60, // S6_rol_i_r_xacc = 2505
    CEFBS_HasV62, // S6_vsplatrbp = 2506
    CEFBS_HasV62, // S6_vtrunehb_ppp = 2507
    CEFBS_HasV62, // S6_vtrunohb_ppp = 2508
    CEFBS_None, // SA1_addi = 2509
    CEFBS_None, // SA1_addrx = 2510
    CEFBS_None, // SA1_addsp = 2511
    CEFBS_None, // SA1_and1 = 2512
    CEFBS_None, // SA1_clrf = 2513
    CEFBS_None, // SA1_clrfnew = 2514
    CEFBS_None, // SA1_clrt = 2515
    CEFBS_None, // SA1_clrtnew = 2516
    CEFBS_None, // SA1_cmpeqi = 2517
    CEFBS_None, // SA1_combine0i = 2518
    CEFBS_None, // SA1_combine1i = 2519
    CEFBS_None, // SA1_combine2i = 2520
    CEFBS_None, // SA1_combine3i = 2521
    CEFBS_None, // SA1_combinerz = 2522
    CEFBS_None, // SA1_combinezr = 2523
    CEFBS_None, // SA1_dec = 2524
    CEFBS_None, // SA1_inc = 2525
    CEFBS_None, // SA1_seti = 2526
    CEFBS_None, // SA1_setin1 = 2527
    CEFBS_None, // SA1_sxtb = 2528
    CEFBS_None, // SA1_sxth = 2529
    CEFBS_None, // SA1_tfr = 2530
    CEFBS_None, // SA1_zxtb = 2531
    CEFBS_None, // SA1_zxth = 2532
    CEFBS_None, // SAVE_REGISTERS_CALL_V4 = 2533
    CEFBS_None, // SAVE_REGISTERS_CALL_V4STK = 2534
    CEFBS_None, // SAVE_REGISTERS_CALL_V4STK_EXT = 2535
    CEFBS_None, // SAVE_REGISTERS_CALL_V4STK_EXT_PIC = 2536
    CEFBS_None, // SAVE_REGISTERS_CALL_V4STK_PIC = 2537
    CEFBS_None, // SAVE_REGISTERS_CALL_V4_EXT = 2538
    CEFBS_None, // SAVE_REGISTERS_CALL_V4_EXT_PIC = 2539
    CEFBS_None, // SAVE_REGISTERS_CALL_V4_PIC = 2540
    CEFBS_None, // SL1_loadri_io = 2541
    CEFBS_None, // SL1_loadrub_io = 2542
    CEFBS_None, // SL2_deallocframe = 2543
    CEFBS_None, // SL2_jumpr31 = 2544
    CEFBS_None, // SL2_jumpr31_f = 2545
    CEFBS_None, // SL2_jumpr31_fnew = 2546
    CEFBS_None, // SL2_jumpr31_t = 2547
    CEFBS_None, // SL2_jumpr31_tnew = 2548
    CEFBS_None, // SL2_loadrb_io = 2549
    CEFBS_None, // SL2_loadrd_sp = 2550
    CEFBS_None, // SL2_loadrh_io = 2551
    CEFBS_None, // SL2_loadri_sp = 2552
    CEFBS_None, // SL2_loadruh_io = 2553
    CEFBS_None, // SL2_return = 2554
    CEFBS_None, // SL2_return_f = 2555
    CEFBS_None, // SL2_return_fnew = 2556
    CEFBS_None, // SL2_return_t = 2557
    CEFBS_None, // SL2_return_tnew = 2558
    CEFBS_None, // SS1_storeb_io = 2559
    CEFBS_None, // SS1_storew_io = 2560
    CEFBS_None, // SS2_allocframe = 2561
    CEFBS_None, // SS2_storebi0 = 2562
    CEFBS_None, // SS2_storebi1 = 2563
    CEFBS_None, // SS2_stored_sp = 2564
    CEFBS_None, // SS2_storeh_io = 2565
    CEFBS_None, // SS2_storew_sp = 2566
    CEFBS_None, // SS2_storewi0 = 2567
    CEFBS_None, // SS2_storewi1 = 2568
    CEFBS_None, // TFRI64_V2_ext = 2569
    CEFBS_None, // TFRI64_V4 = 2570
    CEFBS_UseHVXV60, // V6_extractw = 2571
    CEFBS_UseHVXV62, // V6_lvsplatb = 2572
    CEFBS_UseHVXV62, // V6_lvsplath = 2573
    CEFBS_UseHVXV60, // V6_lvsplatw = 2574
    CEFBS_UseHVXV60, // V6_pred_and = 2575
    CEFBS_UseHVXV60, // V6_pred_and_n = 2576
    CEFBS_UseHVXV60, // V6_pred_not = 2577
    CEFBS_UseHVXV60, // V6_pred_or = 2578
    CEFBS_UseHVXV60, // V6_pred_or_n = 2579
    CEFBS_UseHVXV60, // V6_pred_scalar2 = 2580
    CEFBS_UseHVXV62, // V6_pred_scalar2v2 = 2581
    CEFBS_UseHVXV60, // V6_pred_xor = 2582
    CEFBS_UseHVXV62, // V6_shuffeqh = 2583
    CEFBS_UseHVXV62, // V6_shuffeqw = 2584
    CEFBS_UseHVXV68, // V6_v6mpyhubs10 = 2585
    CEFBS_UseHVXV68, // V6_v6mpyhubs10_vxx = 2586
    CEFBS_UseHVXV68, // V6_v6mpyvubs10 = 2587
    CEFBS_UseHVXV68, // V6_v6mpyvubs10_vxx = 2588
    CEFBS_UseHVXV60, // V6_vL32Ub_ai = 2589
    CEFBS_UseHVXV60, // V6_vL32Ub_pi = 2590
    CEFBS_UseHVXV60, // V6_vL32Ub_ppu = 2591
    CEFBS_UseHVXV60, // V6_vL32b_ai = 2592
    CEFBS_UseHVXV60, // V6_vL32b_cur_ai = 2593
    CEFBS_UseHVXV62, // V6_vL32b_cur_npred_ai = 2594
    CEFBS_UseHVXV62, // V6_vL32b_cur_npred_pi = 2595
    CEFBS_UseHVXV62, // V6_vL32b_cur_npred_ppu = 2596
    CEFBS_UseHVXV60, // V6_vL32b_cur_pi = 2597
    CEFBS_UseHVXV60, // V6_vL32b_cur_ppu = 2598
    CEFBS_UseHVXV62, // V6_vL32b_cur_pred_ai = 2599
    CEFBS_UseHVXV62, // V6_vL32b_cur_pred_pi = 2600
    CEFBS_UseHVXV62, // V6_vL32b_cur_pred_ppu = 2601
    CEFBS_UseHVXV62, // V6_vL32b_npred_ai = 2602
    CEFBS_UseHVXV62, // V6_vL32b_npred_pi = 2603
    CEFBS_UseHVXV62, // V6_vL32b_npred_ppu = 2604
    CEFBS_UseHVXV60, // V6_vL32b_nt_ai = 2605
    CEFBS_UseHVXV60, // V6_vL32b_nt_cur_ai = 2606
    CEFBS_UseHVXV62, // V6_vL32b_nt_cur_npred_ai = 2607
    CEFBS_UseHVXV62, // V6_vL32b_nt_cur_npred_pi = 2608
    CEFBS_UseHVXV62, // V6_vL32b_nt_cur_npred_ppu = 2609
    CEFBS_UseHVXV60, // V6_vL32b_nt_cur_pi = 2610
    CEFBS_UseHVXV60, // V6_vL32b_nt_cur_ppu = 2611
    CEFBS_UseHVXV62, // V6_vL32b_nt_cur_pred_ai = 2612
    CEFBS_UseHVXV62, // V6_vL32b_nt_cur_pred_pi = 2613
    CEFBS_UseHVXV62, // V6_vL32b_nt_cur_pred_ppu = 2614
    CEFBS_UseHVXV62, // V6_vL32b_nt_npred_ai = 2615
    CEFBS_UseHVXV62, // V6_vL32b_nt_npred_pi = 2616
    CEFBS_UseHVXV62, // V6_vL32b_nt_npred_ppu = 2617
    CEFBS_UseHVXV60, // V6_vL32b_nt_pi = 2618
    CEFBS_UseHVXV60, // V6_vL32b_nt_ppu = 2619
    CEFBS_UseHVXV62, // V6_vL32b_nt_pred_ai = 2620
    CEFBS_UseHVXV62, // V6_vL32b_nt_pred_pi = 2621
    CEFBS_UseHVXV62, // V6_vL32b_nt_pred_ppu = 2622
    CEFBS_UseHVXV60, // V6_vL32b_nt_tmp_ai = 2623
    CEFBS_UseHVXV62, // V6_vL32b_nt_tmp_npred_ai = 2624
    CEFBS_UseHVXV62, // V6_vL32b_nt_tmp_npred_pi = 2625
    CEFBS_UseHVXV62, // V6_vL32b_nt_tmp_npred_ppu = 2626
    CEFBS_UseHVXV60, // V6_vL32b_nt_tmp_pi = 2627
    CEFBS_UseHVXV60, // V6_vL32b_nt_tmp_ppu = 2628
    CEFBS_UseHVXV62, // V6_vL32b_nt_tmp_pred_ai = 2629
    CEFBS_UseHVXV62, // V6_vL32b_nt_tmp_pred_pi = 2630
    CEFBS_UseHVXV62, // V6_vL32b_nt_tmp_pred_ppu = 2631
    CEFBS_UseHVXV60, // V6_vL32b_pi = 2632
    CEFBS_UseHVXV60, // V6_vL32b_ppu = 2633
    CEFBS_UseHVXV62, // V6_vL32b_pred_ai = 2634
    CEFBS_UseHVXV62, // V6_vL32b_pred_pi = 2635
    CEFBS_UseHVXV62, // V6_vL32b_pred_ppu = 2636
    CEFBS_UseHVXV60, // V6_vL32b_tmp_ai = 2637
    CEFBS_UseHVXV62, // V6_vL32b_tmp_npred_ai = 2638
    CEFBS_UseHVXV62, // V6_vL32b_tmp_npred_pi = 2639
    CEFBS_UseHVXV62, // V6_vL32b_tmp_npred_ppu = 2640
    CEFBS_UseHVXV60, // V6_vL32b_tmp_pi = 2641
    CEFBS_UseHVXV60, // V6_vL32b_tmp_ppu = 2642
    CEFBS_UseHVXV62, // V6_vL32b_tmp_pred_ai = 2643
    CEFBS_UseHVXV62, // V6_vL32b_tmp_pred_pi = 2644
    CEFBS_UseHVXV62, // V6_vL32b_tmp_pred_ppu = 2645
    CEFBS_UseHVXV60, // V6_vS32Ub_ai = 2646
    CEFBS_UseHVXV60, // V6_vS32Ub_npred_ai = 2647
    CEFBS_UseHVXV60, // V6_vS32Ub_npred_pi = 2648
    CEFBS_UseHVXV60, // V6_vS32Ub_npred_ppu = 2649
    CEFBS_UseHVXV60, // V6_vS32Ub_pi = 2650
    CEFBS_UseHVXV60, // V6_vS32Ub_ppu = 2651
    CEFBS_UseHVXV60, // V6_vS32Ub_pred_ai = 2652
    CEFBS_UseHVXV60, // V6_vS32Ub_pred_pi = 2653
    CEFBS_UseHVXV60, // V6_vS32Ub_pred_ppu = 2654
    CEFBS_UseHVXV60, // V6_vS32b_ai = 2655
    CEFBS_UseHVXV60, // V6_vS32b_new_ai = 2656
    CEFBS_UseHVXV60, // V6_vS32b_new_npred_ai = 2657
    CEFBS_UseHVXV60, // V6_vS32b_new_npred_pi = 2658
    CEFBS_UseHVXV60, // V6_vS32b_new_npred_ppu = 2659
    CEFBS_UseHVXV60, // V6_vS32b_new_pi = 2660
    CEFBS_UseHVXV60, // V6_vS32b_new_ppu = 2661
    CEFBS_UseHVXV60, // V6_vS32b_new_pred_ai = 2662
    CEFBS_UseHVXV60, // V6_vS32b_new_pred_pi = 2663
    CEFBS_UseHVXV60, // V6_vS32b_new_pred_ppu = 2664
    CEFBS_UseHVXV60, // V6_vS32b_npred_ai = 2665
    CEFBS_UseHVXV60, // V6_vS32b_npred_pi = 2666
    CEFBS_UseHVXV60, // V6_vS32b_npred_ppu = 2667
    CEFBS_UseHVXV60, // V6_vS32b_nqpred_ai = 2668
    CEFBS_UseHVXV60, // V6_vS32b_nqpred_pi = 2669
    CEFBS_UseHVXV60, // V6_vS32b_nqpred_ppu = 2670
    CEFBS_UseHVXV60, // V6_vS32b_nt_ai = 2671
    CEFBS_UseHVXV60, // V6_vS32b_nt_new_ai = 2672
    CEFBS_UseHVXV60, // V6_vS32b_nt_new_npred_ai = 2673
    CEFBS_UseHVXV60, // V6_vS32b_nt_new_npred_pi = 2674
    CEFBS_UseHVXV60, // V6_vS32b_nt_new_npred_ppu = 2675
    CEFBS_UseHVXV60, // V6_vS32b_nt_new_pi = 2676
    CEFBS_UseHVXV60, // V6_vS32b_nt_new_ppu = 2677
    CEFBS_UseHVXV60, // V6_vS32b_nt_new_pred_ai = 2678
    CEFBS_UseHVXV60, // V6_vS32b_nt_new_pred_pi = 2679
    CEFBS_UseHVXV60, // V6_vS32b_nt_new_pred_ppu = 2680
    CEFBS_UseHVXV60, // V6_vS32b_nt_npred_ai = 2681
    CEFBS_UseHVXV60, // V6_vS32b_nt_npred_pi = 2682
    CEFBS_UseHVXV60, // V6_vS32b_nt_npred_ppu = 2683
    CEFBS_UseHVXV60, // V6_vS32b_nt_nqpred_ai = 2684
    CEFBS_UseHVXV60, // V6_vS32b_nt_nqpred_pi = 2685
    CEFBS_UseHVXV60, // V6_vS32b_nt_nqpred_ppu = 2686
    CEFBS_UseHVXV60, // V6_vS32b_nt_pi = 2687
    CEFBS_UseHVXV60, // V6_vS32b_nt_ppu = 2688
    CEFBS_UseHVXV60, // V6_vS32b_nt_pred_ai = 2689
    CEFBS_UseHVXV60, // V6_vS32b_nt_pred_pi = 2690
    CEFBS_UseHVXV60, // V6_vS32b_nt_pred_ppu = 2691
    CEFBS_UseHVXV60, // V6_vS32b_nt_qpred_ai = 2692
    CEFBS_UseHVXV60, // V6_vS32b_nt_qpred_pi = 2693
    CEFBS_UseHVXV60, // V6_vS32b_nt_qpred_ppu = 2694
    CEFBS_UseHVXV60, // V6_vS32b_pi = 2695
    CEFBS_UseHVXV60, // V6_vS32b_ppu = 2696
    CEFBS_UseHVXV60, // V6_vS32b_pred_ai = 2697
    CEFBS_UseHVXV60, // V6_vS32b_pred_pi = 2698
    CEFBS_UseHVXV60, // V6_vS32b_pred_ppu = 2699
    CEFBS_UseHVXV60, // V6_vS32b_qpred_ai = 2700
    CEFBS_UseHVXV60, // V6_vS32b_qpred_pi = 2701
    CEFBS_UseHVXV60, // V6_vS32b_qpred_ppu = 2702
    CEFBS_UseHVXV65, // V6_vS32b_srls_ai = 2703
    CEFBS_UseHVXV65, // V6_vS32b_srls_pi = 2704
    CEFBS_UseHVXV65, // V6_vS32b_srls_ppu = 2705
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vabs_hf = 2706
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vabs_sf = 2707
    CEFBS_UseHVXV65, // V6_vabsb = 2708
    CEFBS_UseHVXV65, // V6_vabsb_sat = 2709
    CEFBS_UseHVXV60, // V6_vabsdiffh = 2710
    CEFBS_UseHVXV60, // V6_vabsdiffub = 2711
    CEFBS_UseHVXV60, // V6_vabsdiffuh = 2712
    CEFBS_UseHVXV60, // V6_vabsdiffw = 2713
    CEFBS_UseHVXV60, // V6_vabsh = 2714
    CEFBS_UseHVXV60, // V6_vabsh_sat = 2715
    CEFBS_UseHVXV60, // V6_vabsw = 2716
    CEFBS_UseHVXV60, // V6_vabsw_sat = 2717
    CEFBS_UseHVXV68_UseHVXQFloat, // V6_vadd_hf = 2718
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vadd_hf_hf = 2719
    CEFBS_UseHVXV68_UseHVXQFloat, // V6_vadd_qf16 = 2720
    CEFBS_UseHVXV68_UseHVXQFloat, // V6_vadd_qf16_mix = 2721
    CEFBS_UseHVXV68_UseHVXQFloat, // V6_vadd_qf32 = 2722
    CEFBS_UseHVXV68_UseHVXQFloat, // V6_vadd_qf32_mix = 2723
    CEFBS_UseHVXV68_UseHVXQFloat, // V6_vadd_sf = 2724
    CEFBS_UseHVXV73_UseHVXIEEEFP, // V6_vadd_sf_bf = 2725
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vadd_sf_hf = 2726
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vadd_sf_sf = 2727
    CEFBS_UseHVXV60, // V6_vaddb = 2728
    CEFBS_UseHVXV60, // V6_vaddb_dv = 2729
    CEFBS_UseHVXV60, // V6_vaddbnq = 2730
    CEFBS_UseHVXV60, // V6_vaddbq = 2731
    CEFBS_UseHVXV62, // V6_vaddbsat = 2732
    CEFBS_UseHVXV62, // V6_vaddbsat_dv = 2733
    CEFBS_UseHVXV62, // V6_vaddcarry = 2734
    CEFBS_UseHVXV66, // V6_vaddcarryo = 2735
    CEFBS_UseHVXV66, // V6_vaddcarrysat = 2736
    CEFBS_UseHVXV62, // V6_vaddclbh = 2737
    CEFBS_UseHVXV62, // V6_vaddclbw = 2738
    CEFBS_UseHVXV60, // V6_vaddh = 2739
    CEFBS_UseHVXV60, // V6_vaddh_dv = 2740
    CEFBS_UseHVXV60, // V6_vaddhnq = 2741
    CEFBS_UseHVXV60, // V6_vaddhq = 2742
    CEFBS_UseHVXV60, // V6_vaddhsat = 2743
    CEFBS_UseHVXV60, // V6_vaddhsat_dv = 2744
    CEFBS_UseHVXV60, // V6_vaddhw = 2745
    CEFBS_UseHVXV62, // V6_vaddhw_acc = 2746
    CEFBS_UseHVXV60, // V6_vaddubh = 2747
    CEFBS_UseHVXV62, // V6_vaddubh_acc = 2748
    CEFBS_UseHVXV60, // V6_vaddubsat = 2749
    CEFBS_UseHVXV60, // V6_vaddubsat_dv = 2750
    CEFBS_UseHVXV62, // V6_vaddububb_sat = 2751
    CEFBS_UseHVXV60, // V6_vadduhsat = 2752
    CEFBS_UseHVXV60, // V6_vadduhsat_dv = 2753
    CEFBS_UseHVXV60, // V6_vadduhw = 2754
    CEFBS_UseHVXV62, // V6_vadduhw_acc = 2755
    CEFBS_UseHVXV62, // V6_vadduwsat = 2756
    CEFBS_UseHVXV62, // V6_vadduwsat_dv = 2757
    CEFBS_UseHVXV60, // V6_vaddw = 2758
    CEFBS_UseHVXV60, // V6_vaddw_dv = 2759
    CEFBS_UseHVXV60, // V6_vaddwnq = 2760
    CEFBS_UseHVXV60, // V6_vaddwq = 2761
    CEFBS_UseHVXV60, // V6_vaddwsat = 2762
    CEFBS_UseHVXV60, // V6_vaddwsat_dv = 2763
    CEFBS_UseHVXV60, // V6_valignb = 2764
    CEFBS_UseHVXV60, // V6_valignbi = 2765
    CEFBS_UseHVXV60, // V6_vand = 2766
    CEFBS_UseHVXV62, // V6_vandnqrt = 2767
    CEFBS_UseHVXV62, // V6_vandnqrt_acc = 2768
    CEFBS_UseHVXV60, // V6_vandqrt = 2769
    CEFBS_UseHVXV60, // V6_vandqrt_acc = 2770
    CEFBS_UseHVXV62, // V6_vandvnqv = 2771
    CEFBS_UseHVXV62, // V6_vandvqv = 2772
    CEFBS_UseHVXV60, // V6_vandvrt = 2773
    CEFBS_UseHVXV60, // V6_vandvrt_acc = 2774
    CEFBS_UseHVXV60, // V6_vaslh = 2775
    CEFBS_UseHVXV65, // V6_vaslh_acc = 2776
    CEFBS_UseHVXV60, // V6_vaslhv = 2777
    CEFBS_UseHVXV60, // V6_vaslw = 2778
    CEFBS_UseHVXV60, // V6_vaslw_acc = 2779
    CEFBS_UseHVXV60, // V6_vaslwv = 2780
    CEFBS_UseHVXV66, // V6_vasr_into = 2781
    CEFBS_UseHVXV60, // V6_vasrh = 2782
    CEFBS_UseHVXV65, // V6_vasrh_acc = 2783
    CEFBS_UseHVXV60, // V6_vasrhbrndsat = 2784
    CEFBS_UseHVXV62, // V6_vasrhbsat = 2785
    CEFBS_UseHVXV60, // V6_vasrhubrndsat = 2786
    CEFBS_UseHVXV60, // V6_vasrhubsat = 2787
    CEFBS_UseHVXV60, // V6_vasrhv = 2788
    CEFBS_UseHVXV65, // V6_vasruhubrndsat = 2789
    CEFBS_UseHVXV65, // V6_vasruhubsat = 2790
    CEFBS_UseHVXV62, // V6_vasruwuhrndsat = 2791
    CEFBS_UseHVXV65, // V6_vasruwuhsat = 2792
    CEFBS_UseHVXV69, // V6_vasrvuhubrndsat = 2793
    CEFBS_UseHVXV69, // V6_vasrvuhubsat = 2794
    CEFBS_UseHVXV69, // V6_vasrvwuhrndsat = 2795
    CEFBS_UseHVXV69, // V6_vasrvwuhsat = 2796
    CEFBS_UseHVXV60, // V6_vasrw = 2797
    CEFBS_UseHVXV60, // V6_vasrw_acc = 2798
    CEFBS_UseHVXV60, // V6_vasrwh = 2799
    CEFBS_UseHVXV60, // V6_vasrwhrndsat = 2800
    CEFBS_UseHVXV60, // V6_vasrwhsat = 2801
    CEFBS_UseHVXV62, // V6_vasrwuhrndsat = 2802
    CEFBS_UseHVXV60, // V6_vasrwuhsat = 2803
    CEFBS_UseHVXV60, // V6_vasrwv = 2804
    CEFBS_UseHVXV60, // V6_vassign = 2805
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vassign_fp = 2806
    CEFBS_UseHVXV69, // V6_vassign_tmp = 2807
    CEFBS_UseHVXV65, // V6_vavgb = 2808
    CEFBS_UseHVXV65, // V6_vavgbrnd = 2809
    CEFBS_UseHVXV60, // V6_vavgh = 2810
    CEFBS_UseHVXV60, // V6_vavghrnd = 2811
    CEFBS_UseHVXV60, // V6_vavgub = 2812
    CEFBS_UseHVXV60, // V6_vavgubrnd = 2813
    CEFBS_UseHVXV60, // V6_vavguh = 2814
    CEFBS_UseHVXV60, // V6_vavguhrnd = 2815
    CEFBS_UseHVXV65, // V6_vavguw = 2816
    CEFBS_UseHVXV65, // V6_vavguwrnd = 2817
    CEFBS_UseHVXV60, // V6_vavgw = 2818
    CEFBS_UseHVXV60, // V6_vavgwrnd = 2819
    CEFBS_UseHVXV60, // V6_vccombine = 2820
    CEFBS_UseHVXV60, // V6_vcl0h = 2821
    CEFBS_UseHVXV60, // V6_vcl0w = 2822
    CEFBS_UseHVXV60, // V6_vcmov = 2823
    CEFBS_UseHVXV60, // V6_vcombine = 2824
    CEFBS_UseHVXV69, // V6_vcombine_tmp = 2825
    CEFBS_UseHVXV73, // V6_vconv_h_hf = 2826
    CEFBS_UseHVXV73, // V6_vconv_hf_h = 2827
    CEFBS_UseHVXV68_UseHVXQFloat, // V6_vconv_hf_qf16 = 2828
    CEFBS_UseHVXV68_UseHVXQFloat, // V6_vconv_hf_qf32 = 2829
    CEFBS_UseHVXV68_UseHVXQFloat, // V6_vconv_sf_qf32 = 2830
    CEFBS_UseHVXV73, // V6_vconv_sf_w = 2831
    CEFBS_UseHVXV73, // V6_vconv_w_sf = 2832
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vcvt_b_hf = 2833
    CEFBS_UseHVXV73_UseHVXIEEEFP, // V6_vcvt_bf_sf = 2834
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vcvt_h_hf = 2835
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vcvt_hf_b = 2836
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vcvt_hf_h = 2837
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vcvt_hf_sf = 2838
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vcvt_hf_ub = 2839
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vcvt_hf_uh = 2840
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vcvt_sf_hf = 2841
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vcvt_ub_hf = 2842
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vcvt_uh_hf = 2843
    CEFBS_UseHVXV60, // V6_vdeal = 2844
    CEFBS_UseHVXV60, // V6_vdealb = 2845
    CEFBS_UseHVXV60, // V6_vdealb4w = 2846
    CEFBS_UseHVXV60, // V6_vdealh = 2847
    CEFBS_UseHVXV60, // V6_vdealvdd = 2848
    CEFBS_UseHVXV60, // V6_vdelta = 2849
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vdmpy_sf_hf = 2850
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vdmpy_sf_hf_acc = 2851
    CEFBS_UseHVXV60, // V6_vdmpybus = 2852
    CEFBS_UseHVXV60, // V6_vdmpybus_acc = 2853
    CEFBS_UseHVXV60, // V6_vdmpybus_dv = 2854
    CEFBS_UseHVXV60, // V6_vdmpybus_dv_acc = 2855
    CEFBS_UseHVXV60, // V6_vdmpyhb = 2856
    CEFBS_UseHVXV60, // V6_vdmpyhb_acc = 2857
    CEFBS_UseHVXV60, // V6_vdmpyhb_dv = 2858
    CEFBS_UseHVXV60, // V6_vdmpyhb_dv_acc = 2859
    CEFBS_UseHVXV60, // V6_vdmpyhisat = 2860
    CEFBS_UseHVXV60, // V6_vdmpyhisat_acc = 2861
    CEFBS_UseHVXV60, // V6_vdmpyhsat = 2862
    CEFBS_UseHVXV60, // V6_vdmpyhsat_acc = 2863
    CEFBS_UseHVXV60, // V6_vdmpyhsuisat = 2864
    CEFBS_UseHVXV60, // V6_vdmpyhsuisat_acc = 2865
    CEFBS_UseHVXV60, // V6_vdmpyhsusat = 2866
    CEFBS_UseHVXV60, // V6_vdmpyhsusat_acc = 2867
    CEFBS_UseHVXV60, // V6_vdmpyhvsat = 2868
    CEFBS_UseHVXV60, // V6_vdmpyhvsat_acc = 2869
    CEFBS_UseHVXV60, // V6_vdsaduh = 2870
    CEFBS_UseHVXV60, // V6_vdsaduh_acc = 2871
    CEFBS_UseHVXV60, // V6_veqb = 2872
    CEFBS_UseHVXV60, // V6_veqb_and = 2873
    CEFBS_UseHVXV60, // V6_veqb_or = 2874
    CEFBS_UseHVXV60, // V6_veqb_xor = 2875
    CEFBS_UseHVXV60, // V6_veqh = 2876
    CEFBS_UseHVXV60, // V6_veqh_and = 2877
    CEFBS_UseHVXV60, // V6_veqh_or = 2878
    CEFBS_UseHVXV60, // V6_veqh_xor = 2879
    CEFBS_UseHVXV60, // V6_veqw = 2880
    CEFBS_UseHVXV60, // V6_veqw_and = 2881
    CEFBS_UseHVXV60, // V6_veqw_or = 2882
    CEFBS_UseHVXV60, // V6_veqw_xor = 2883
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vfmax_hf = 2884
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vfmax_sf = 2885
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vfmin_hf = 2886
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vfmin_sf = 2887
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vfneg_hf = 2888
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vfneg_sf = 2889
    CEFBS_UseHVXV65, // V6_vgathermh = 2890
    CEFBS_UseHVXV65, // V6_vgathermhq = 2891
    CEFBS_UseHVXV65, // V6_vgathermhw = 2892
    CEFBS_UseHVXV65, // V6_vgathermhwq = 2893
    CEFBS_UseHVXV65, // V6_vgathermw = 2894
    CEFBS_UseHVXV65, // V6_vgathermwq = 2895
    CEFBS_UseHVXV60, // V6_vgtb = 2896
    CEFBS_UseHVXV60, // V6_vgtb_and = 2897
    CEFBS_UseHVXV60, // V6_vgtb_or = 2898
    CEFBS_UseHVXV60, // V6_vgtb_xor = 2899
    CEFBS_UseHVXV73_UseHVXQFloat, // V6_vgtbf = 2900
    CEFBS_UseHVXV73_UseHVXQFloat, // V6_vgtbf_and = 2901
    CEFBS_UseHVXV73_UseHVXQFloat, // V6_vgtbf_or = 2902
    CEFBS_UseHVXV73_UseHVXQFloat, // V6_vgtbf_xor = 2903
    CEFBS_UseHVXV60, // V6_vgth = 2904
    CEFBS_UseHVXV60, // V6_vgth_and = 2905
    CEFBS_UseHVXV60, // V6_vgth_or = 2906
    CEFBS_UseHVXV60, // V6_vgth_xor = 2907
    CEFBS_UseHVXV68, // V6_vgthf = 2908
    CEFBS_UseHVXV68, // V6_vgthf_and = 2909
    CEFBS_UseHVXV68, // V6_vgthf_or = 2910
    CEFBS_UseHVXV68, // V6_vgthf_xor = 2911
    CEFBS_UseHVXV68, // V6_vgtsf = 2912
    CEFBS_UseHVXV68, // V6_vgtsf_and = 2913
    CEFBS_UseHVXV68, // V6_vgtsf_or = 2914
    CEFBS_UseHVXV68, // V6_vgtsf_xor = 2915
    CEFBS_UseHVXV60, // V6_vgtub = 2916
    CEFBS_UseHVXV60, // V6_vgtub_and = 2917
    CEFBS_UseHVXV60, // V6_vgtub_or = 2918
    CEFBS_UseHVXV60, // V6_vgtub_xor = 2919
    CEFBS_UseHVXV60, // V6_vgtuh = 2920
    CEFBS_UseHVXV60, // V6_vgtuh_and = 2921
    CEFBS_UseHVXV60, // V6_vgtuh_or = 2922
    CEFBS_UseHVXV60, // V6_vgtuh_xor = 2923
    CEFBS_UseHVXV60, // V6_vgtuw = 2924
    CEFBS_UseHVXV60, // V6_vgtuw_and = 2925
    CEFBS_UseHVXV60, // V6_vgtuw_or = 2926
    CEFBS_UseHVXV60, // V6_vgtuw_xor = 2927
    CEFBS_UseHVXV60, // V6_vgtw = 2928
    CEFBS_UseHVXV60, // V6_vgtw_and = 2929
    CEFBS_UseHVXV60, // V6_vgtw_or = 2930
    CEFBS_UseHVXV60, // V6_vgtw_xor = 2931
    CEFBS_UseHVXV60, // V6_vhist = 2932
    CEFBS_UseHVXV60, // V6_vhistq = 2933
    CEFBS_UseHVXV60, // V6_vinsertwr = 2934
    CEFBS_UseHVXV60, // V6_vlalignb = 2935
    CEFBS_UseHVXV60, // V6_vlalignbi = 2936
    CEFBS_UseHVXV62, // V6_vlsrb = 2937
    CEFBS_UseHVXV60, // V6_vlsrh = 2938
    CEFBS_UseHVXV60, // V6_vlsrhv = 2939
    CEFBS_UseHVXV60, // V6_vlsrw = 2940
    CEFBS_UseHVXV60, // V6_vlsrwv = 2941
    CEFBS_UseHVXV65, // V6_vlut4 = 2942
    CEFBS_UseHVXV60, // V6_vlutvvb = 2943
    CEFBS_UseHVXV62, // V6_vlutvvb_nm = 2944
    CEFBS_UseHVXV60, // V6_vlutvvb_oracc = 2945
    CEFBS_UseHVXV62, // V6_vlutvvb_oracci = 2946
    CEFBS_UseHVXV62, // V6_vlutvvbi = 2947
    CEFBS_UseHVXV60, // V6_vlutvwh = 2948
    CEFBS_UseHVXV62, // V6_vlutvwh_nm = 2949
    CEFBS_UseHVXV60, // V6_vlutvwh_oracc = 2950
    CEFBS_UseHVXV62, // V6_vlutvwh_oracci = 2951
    CEFBS_UseHVXV62, // V6_vlutvwhi = 2952
    CEFBS_UseHVXV73_UseHVXIEEEFP, // V6_vmax_bf = 2953
    CEFBS_UseHVXV68_UseHVXQFloat, // V6_vmax_hf = 2954
    CEFBS_UseHVXV68_UseHVXQFloat, // V6_vmax_sf = 2955
    CEFBS_UseHVXV62, // V6_vmaxb = 2956
    CEFBS_UseHVXV60, // V6_vmaxh = 2957
    CEFBS_UseHVXV60, // V6_vmaxub = 2958
    CEFBS_UseHVXV60, // V6_vmaxuh = 2959
    CEFBS_UseHVXV60, // V6_vmaxw = 2960
    CEFBS_UseHVXV73_UseHVXIEEEFP, // V6_vmin_bf = 2961
    CEFBS_UseHVXV68_UseHVXQFloat, // V6_vmin_hf = 2962
    CEFBS_UseHVXV68_UseHVXQFloat, // V6_vmin_sf = 2963
    CEFBS_UseHVXV62, // V6_vminb = 2964
    CEFBS_UseHVXV60, // V6_vminh = 2965
    CEFBS_UseHVXV60, // V6_vminub = 2966
    CEFBS_UseHVXV60, // V6_vminuh = 2967
    CEFBS_UseHVXV60, // V6_vminw = 2968
    CEFBS_UseHVXV60, // V6_vmpabus = 2969
    CEFBS_UseHVXV60, // V6_vmpabus_acc = 2970
    CEFBS_UseHVXV60, // V6_vmpabusv = 2971
    CEFBS_UseHVXV65, // V6_vmpabuu = 2972
    CEFBS_UseHVXV65, // V6_vmpabuu_acc = 2973
    CEFBS_UseHVXV60, // V6_vmpabuuv = 2974
    CEFBS_UseHVXV60, // V6_vmpahb = 2975
    CEFBS_UseHVXV60, // V6_vmpahb_acc = 2976
    CEFBS_UseHVXV65, // V6_vmpahhsat = 2977
    CEFBS_UseHVXV62, // V6_vmpauhb = 2978
    CEFBS_UseHVXV62, // V6_vmpauhb_acc = 2979
    CEFBS_UseHVXV65, // V6_vmpauhuhsat = 2980
    CEFBS_UseHVXV65, // V6_vmpsuhuhsat = 2981
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vmpy_hf_hf = 2982
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vmpy_hf_hf_acc = 2983
    CEFBS_UseHVXV68_UseHVXQFloat, // V6_vmpy_qf16 = 2984
    CEFBS_UseHVXV68_UseHVXQFloat, // V6_vmpy_qf16_hf = 2985
    CEFBS_UseHVXV68_UseHVXQFloat, // V6_vmpy_qf16_mix_hf = 2986
    CEFBS_UseHVXV68_UseHVXQFloat, // V6_vmpy_qf32 = 2987
    CEFBS_UseHVXV68_UseHVXQFloat, // V6_vmpy_qf32_hf = 2988
    CEFBS_UseHVXV68_UseHVXQFloat, // V6_vmpy_qf32_mix_hf = 2989
    CEFBS_UseHVXV68_UseHVXQFloat, // V6_vmpy_qf32_qf16 = 2990
    CEFBS_UseHVXV68_UseHVXQFloat, // V6_vmpy_qf32_sf = 2991
    CEFBS_UseHVXV73_UseHVXIEEEFP, // V6_vmpy_sf_bf = 2992
    CEFBS_UseHVXV73_UseHVXIEEEFP, // V6_vmpy_sf_bf_acc = 2993
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vmpy_sf_hf = 2994
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vmpy_sf_hf_acc = 2995
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vmpy_sf_sf = 2996
    CEFBS_UseHVXV60, // V6_vmpybus = 2997
    CEFBS_UseHVXV60, // V6_vmpybus_acc = 2998
    CEFBS_UseHVXV60, // V6_vmpybusv = 2999
    CEFBS_UseHVXV60, // V6_vmpybusv_acc = 3000
    CEFBS_UseHVXV60, // V6_vmpybv = 3001
    CEFBS_UseHVXV60, // V6_vmpybv_acc = 3002
    CEFBS_UseHVXV60, // V6_vmpyewuh = 3003
    CEFBS_UseHVXV62, // V6_vmpyewuh_64 = 3004
    CEFBS_UseHVXV60, // V6_vmpyh = 3005
    CEFBS_UseHVXV65, // V6_vmpyh_acc = 3006
    CEFBS_UseHVXV60, // V6_vmpyhsat_acc = 3007
    CEFBS_UseHVXV60, // V6_vmpyhsrs = 3008
    CEFBS_UseHVXV60, // V6_vmpyhss = 3009
    CEFBS_UseHVXV60, // V6_vmpyhus = 3010
    CEFBS_UseHVXV60, // V6_vmpyhus_acc = 3011
    CEFBS_UseHVXV60, // V6_vmpyhv = 3012
    CEFBS_UseHVXV60, // V6_vmpyhv_acc = 3013
    CEFBS_UseHVXV60, // V6_vmpyhvsrs = 3014
    CEFBS_UseHVXV60, // V6_vmpyieoh = 3015
    CEFBS_UseHVXV60, // V6_vmpyiewh_acc = 3016
    CEFBS_UseHVXV60, // V6_vmpyiewuh = 3017
    CEFBS_UseHVXV60, // V6_vmpyiewuh_acc = 3018
    CEFBS_UseHVXV60, // V6_vmpyih = 3019
    CEFBS_UseHVXV60, // V6_vmpyih_acc = 3020
    CEFBS_UseHVXV60, // V6_vmpyihb = 3021
    CEFBS_UseHVXV60, // V6_vmpyihb_acc = 3022
    CEFBS_UseHVXV60, // V6_vmpyiowh = 3023
    CEFBS_UseHVXV60, // V6_vmpyiwb = 3024
    CEFBS_UseHVXV60, // V6_vmpyiwb_acc = 3025
    CEFBS_UseHVXV60, // V6_vmpyiwh = 3026
    CEFBS_UseHVXV60, // V6_vmpyiwh_acc = 3027
    CEFBS_UseHVXV62, // V6_vmpyiwub = 3028
    CEFBS_UseHVXV62, // V6_vmpyiwub_acc = 3029
    CEFBS_UseHVXV60, // V6_vmpyowh = 3030
    CEFBS_UseHVXV62, // V6_vmpyowh_64_acc = 3031
    CEFBS_UseHVXV60, // V6_vmpyowh_rnd = 3032
    CEFBS_UseHVXV60, // V6_vmpyowh_rnd_sacc = 3033
    CEFBS_UseHVXV60, // V6_vmpyowh_sacc = 3034
    CEFBS_UseHVXV60, // V6_vmpyub = 3035
    CEFBS_UseHVXV60, // V6_vmpyub_acc = 3036
    CEFBS_UseHVXV60, // V6_vmpyubv = 3037
    CEFBS_UseHVXV60, // V6_vmpyubv_acc = 3038
    CEFBS_UseHVXV60, // V6_vmpyuh = 3039
    CEFBS_UseHVXV60, // V6_vmpyuh_acc = 3040
    CEFBS_UseHVXV65, // V6_vmpyuhe = 3041
    CEFBS_UseHVXV65, // V6_vmpyuhe_acc = 3042
    CEFBS_UseHVXV60, // V6_vmpyuhv = 3043
    CEFBS_UseHVXV60, // V6_vmpyuhv_acc = 3044
    CEFBS_UseHVXV69, // V6_vmpyuhvs = 3045
    CEFBS_UseHVXV60, // V6_vmux = 3046
    CEFBS_UseHVXV65, // V6_vnavgb = 3047
    CEFBS_UseHVXV60, // V6_vnavgh = 3048
    CEFBS_UseHVXV60, // V6_vnavgub = 3049
    CEFBS_UseHVXV60, // V6_vnavgw = 3050
    CEFBS_UseHVXV60, // V6_vnccombine = 3051
    CEFBS_UseHVXV60, // V6_vncmov = 3052
    CEFBS_UseHVXV60, // V6_vnormamth = 3053
    CEFBS_UseHVXV60, // V6_vnormamtw = 3054
    CEFBS_UseHVXV60, // V6_vnot = 3055
    CEFBS_UseHVXV60, // V6_vor = 3056
    CEFBS_UseHVXV60, // V6_vpackeb = 3057
    CEFBS_UseHVXV60, // V6_vpackeh = 3058
    CEFBS_UseHVXV60, // V6_vpackhb_sat = 3059
    CEFBS_UseHVXV60, // V6_vpackhub_sat = 3060
    CEFBS_UseHVXV60, // V6_vpackob = 3061
    CEFBS_UseHVXV60, // V6_vpackoh = 3062
    CEFBS_UseHVXV60, // V6_vpackwh_sat = 3063
    CEFBS_UseHVXV60, // V6_vpackwuh_sat = 3064
    CEFBS_UseHVXV60, // V6_vpopcounth = 3065
    CEFBS_UseHVXV65, // V6_vprefixqb = 3066
    CEFBS_UseHVXV65, // V6_vprefixqh = 3067
    CEFBS_UseHVXV65, // V6_vprefixqw = 3068
    CEFBS_UseHVXV60, // V6_vrdelta = 3069
    CEFBS_UseHVXV65, // V6_vrmpybub_rtt = 3070
    CEFBS_UseHVXV65, // V6_vrmpybub_rtt_acc = 3071
    CEFBS_UseHVXV60, // V6_vrmpybus = 3072
    CEFBS_UseHVXV60, // V6_vrmpybus_acc = 3073
    CEFBS_UseHVXV60, // V6_vrmpybusi = 3074
    CEFBS_UseHVXV60, // V6_vrmpybusi_acc = 3075
    CEFBS_UseHVXV60, // V6_vrmpybusv = 3076
    CEFBS_UseHVXV60, // V6_vrmpybusv_acc = 3077
    CEFBS_UseHVXV60, // V6_vrmpybv = 3078
    CEFBS_UseHVXV60, // V6_vrmpybv_acc = 3079
    CEFBS_UseHVXV60, // V6_vrmpyub = 3080
    CEFBS_UseHVXV60, // V6_vrmpyub_acc = 3081
    CEFBS_UseHVXV65, // V6_vrmpyub_rtt = 3082
    CEFBS_UseHVXV65, // V6_vrmpyub_rtt_acc = 3083
    CEFBS_UseHVXV60, // V6_vrmpyubi = 3084
    CEFBS_UseHVXV60, // V6_vrmpyubi_acc = 3085
    CEFBS_UseHVXV60, // V6_vrmpyubv = 3086
    CEFBS_UseHVXV60, // V6_vrmpyubv_acc = 3087
    CEFBS_UseHVXV66_UseZReg, // V6_vrmpyzbb_rt = 3088
    CEFBS_UseHVXV66_UseZReg, // V6_vrmpyzbb_rt_acc = 3089
    CEFBS_UseHVXV66_UseZReg, // V6_vrmpyzbb_rx = 3090
    CEFBS_UseHVXV66_UseZReg, // V6_vrmpyzbb_rx_acc = 3091
    CEFBS_UseHVXV66_UseZReg, // V6_vrmpyzbub_rt = 3092
    CEFBS_UseHVXV66_UseZReg, // V6_vrmpyzbub_rt_acc = 3093
    CEFBS_UseHVXV66_UseZReg, // V6_vrmpyzbub_rx = 3094
    CEFBS_UseHVXV66_UseZReg, // V6_vrmpyzbub_rx_acc = 3095
    CEFBS_UseHVXV66_UseZReg, // V6_vrmpyzcb_rt = 3096
    CEFBS_UseHVXV66_UseZReg, // V6_vrmpyzcb_rt_acc = 3097
    CEFBS_UseHVXV66_UseZReg, // V6_vrmpyzcb_rx = 3098
    CEFBS_UseHVXV66_UseZReg, // V6_vrmpyzcb_rx_acc = 3099
    CEFBS_UseHVXV66_UseZReg, // V6_vrmpyzcbs_rt = 3100
    CEFBS_UseHVXV66_UseZReg, // V6_vrmpyzcbs_rt_acc = 3101
    CEFBS_UseHVXV66_UseZReg, // V6_vrmpyzcbs_rx = 3102
    CEFBS_UseHVXV66_UseZReg, // V6_vrmpyzcbs_rx_acc = 3103
    CEFBS_UseHVXV66_UseZReg, // V6_vrmpyznb_rt = 3104
    CEFBS_UseHVXV66_UseZReg, // V6_vrmpyznb_rt_acc = 3105
    CEFBS_UseHVXV66_UseZReg, // V6_vrmpyznb_rx = 3106
    CEFBS_UseHVXV66_UseZReg, // V6_vrmpyznb_rx_acc = 3107
    CEFBS_UseHVXV60, // V6_vror = 3108
    CEFBS_UseHVXV66, // V6_vrotr = 3109
    CEFBS_UseHVXV60, // V6_vroundhb = 3110
    CEFBS_UseHVXV60, // V6_vroundhub = 3111
    CEFBS_UseHVXV62, // V6_vrounduhub = 3112
    CEFBS_UseHVXV62, // V6_vrounduwuh = 3113
    CEFBS_UseHVXV60, // V6_vroundwh = 3114
    CEFBS_UseHVXV60, // V6_vroundwuh = 3115
    CEFBS_UseHVXV60, // V6_vrsadubi = 3116
    CEFBS_UseHVXV60, // V6_vrsadubi_acc = 3117
    CEFBS_UseHVXV66, // V6_vsatdw = 3118
    CEFBS_UseHVXV60, // V6_vsathub = 3119
    CEFBS_UseHVXV62, // V6_vsatuwuh = 3120
    CEFBS_UseHVXV60, // V6_vsatwh = 3121
    CEFBS_UseHVXV60, // V6_vsb = 3122
    CEFBS_UseHVXV65, // V6_vscattermh = 3123
    CEFBS_UseHVXV65, // V6_vscattermh_add = 3124
    CEFBS_UseHVXV65, // V6_vscattermhq = 3125
    CEFBS_UseHVXV65, // V6_vscattermhw = 3126
    CEFBS_UseHVXV65, // V6_vscattermhw_add = 3127
    CEFBS_UseHVXV65, // V6_vscattermhwq = 3128
    CEFBS_UseHVXV65, // V6_vscattermw = 3129
    CEFBS_UseHVXV65, // V6_vscattermw_add = 3130
    CEFBS_UseHVXV65, // V6_vscattermwq = 3131
    CEFBS_UseHVXV60, // V6_vsh = 3132
    CEFBS_UseHVXV60, // V6_vshufeh = 3133
    CEFBS_UseHVXV60, // V6_vshuff = 3134
    CEFBS_UseHVXV60, // V6_vshuffb = 3135
    CEFBS_UseHVXV60, // V6_vshuffeb = 3136
    CEFBS_UseHVXV60, // V6_vshuffh = 3137
    CEFBS_UseHVXV60, // V6_vshuffob = 3138
    CEFBS_UseHVXV60, // V6_vshuffvdd = 3139
    CEFBS_UseHVXV60, // V6_vshufoeb = 3140
    CEFBS_UseHVXV60, // V6_vshufoeh = 3141
    CEFBS_UseHVXV60, // V6_vshufoh = 3142
    CEFBS_UseHVXV68_UseHVXQFloat, // V6_vsub_hf = 3143
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vsub_hf_hf = 3144
    CEFBS_UseHVXV68_UseHVXQFloat, // V6_vsub_qf16 = 3145
    CEFBS_UseHVXV68_UseHVXQFloat, // V6_vsub_qf16_mix = 3146
    CEFBS_UseHVXV68_UseHVXQFloat, // V6_vsub_qf32 = 3147
    CEFBS_UseHVXV68_UseHVXQFloat, // V6_vsub_qf32_mix = 3148
    CEFBS_UseHVXV68_UseHVXQFloat, // V6_vsub_sf = 3149
    CEFBS_UseHVXV73_UseHVXIEEEFP, // V6_vsub_sf_bf = 3150
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vsub_sf_hf = 3151
    CEFBS_UseHVXV68_UseHVXIEEEFP, // V6_vsub_sf_sf = 3152
    CEFBS_UseHVXV60, // V6_vsubb = 3153
    CEFBS_UseHVXV60, // V6_vsubb_dv = 3154
    CEFBS_UseHVXV60, // V6_vsubbnq = 3155
    CEFBS_UseHVXV60, // V6_vsubbq = 3156
    CEFBS_UseHVXV62, // V6_vsubbsat = 3157
    CEFBS_UseHVXV62, // V6_vsubbsat_dv = 3158
    CEFBS_UseHVXV62, // V6_vsubcarry = 3159
    CEFBS_UseHVXV66, // V6_vsubcarryo = 3160
    CEFBS_UseHVXV60, // V6_vsubh = 3161
    CEFBS_UseHVXV60, // V6_vsubh_dv = 3162
    CEFBS_UseHVXV60, // V6_vsubhnq = 3163
    CEFBS_UseHVXV60, // V6_vsubhq = 3164
    CEFBS_UseHVXV60, // V6_vsubhsat = 3165
    CEFBS_UseHVXV60, // V6_vsubhsat_dv = 3166
    CEFBS_UseHVXV60, // V6_vsubhw = 3167
    CEFBS_UseHVXV60, // V6_vsububh = 3168
    CEFBS_UseHVXV60, // V6_vsububsat = 3169
    CEFBS_UseHVXV60, // V6_vsububsat_dv = 3170
    CEFBS_UseHVXV62, // V6_vsubububb_sat = 3171
    CEFBS_UseHVXV60, // V6_vsubuhsat = 3172
    CEFBS_UseHVXV60, // V6_vsubuhsat_dv = 3173
    CEFBS_UseHVXV60, // V6_vsubuhw = 3174
    CEFBS_UseHVXV62, // V6_vsubuwsat = 3175
    CEFBS_UseHVXV62, // V6_vsubuwsat_dv = 3176
    CEFBS_UseHVXV60, // V6_vsubw = 3177
    CEFBS_UseHVXV60, // V6_vsubw_dv = 3178
    CEFBS_UseHVXV60, // V6_vsubwnq = 3179
    CEFBS_UseHVXV60, // V6_vsubwq = 3180
    CEFBS_UseHVXV60, // V6_vsubwsat = 3181
    CEFBS_UseHVXV60, // V6_vsubwsat_dv = 3182
    CEFBS_UseHVXV60, // V6_vswap = 3183
    CEFBS_UseHVXV60, // V6_vtmpyb = 3184
    CEFBS_UseHVXV60, // V6_vtmpyb_acc = 3185
    CEFBS_UseHVXV60, // V6_vtmpybus = 3186
    CEFBS_UseHVXV60, // V6_vtmpybus_acc = 3187
    CEFBS_UseHVXV60, // V6_vtmpyhb = 3188
    CEFBS_UseHVXV60, // V6_vtmpyhb_acc = 3189
    CEFBS_UseHVXV60, // V6_vunpackb = 3190
    CEFBS_UseHVXV60, // V6_vunpackh = 3191
    CEFBS_UseHVXV60, // V6_vunpackob = 3192
    CEFBS_UseHVXV60, // V6_vunpackoh = 3193
    CEFBS_UseHVXV60, // V6_vunpackub = 3194
    CEFBS_UseHVXV60, // V6_vunpackuh = 3195
    CEFBS_UseHVXV62, // V6_vwhist128 = 3196
    CEFBS_UseHVXV62, // V6_vwhist128m = 3197
    CEFBS_UseHVXV62, // V6_vwhist128q = 3198
    CEFBS_UseHVXV62, // V6_vwhist128qm = 3199
    CEFBS_UseHVXV62, // V6_vwhist256 = 3200
    CEFBS_UseHVXV62, // V6_vwhist256_sat = 3201
    CEFBS_UseHVXV62, // V6_vwhist256q = 3202
    CEFBS_UseHVXV62, // V6_vwhist256q_sat = 3203
    CEFBS_UseHVXV60, // V6_vxor = 3204
    CEFBS_UseHVXV60, // V6_vzb = 3205
    CEFBS_UseHVXV60, // V6_vzh = 3206
    CEFBS_UseHVXV66_UseZReg, // V6_zLd_ai = 3207
    CEFBS_UseHVXV66_UseZReg, // V6_zLd_pi = 3208
    CEFBS_UseHVXV66_UseZReg, // V6_zLd_ppu = 3209
    CEFBS_UseHVXV66_UseZReg, // V6_zLd_pred_ai = 3210
    CEFBS_UseHVXV66_UseZReg, // V6_zLd_pred_pi = 3211
    CEFBS_UseHVXV66_UseZReg, // V6_zLd_pred_ppu = 3212
    CEFBS_UseHVXV66_UseZReg, // V6_zextract = 3213
    CEFBS_None, // Y2_barrier = 3214
    CEFBS_None, // Y2_break = 3215
    CEFBS_None, // Y2_crswap0 = 3216
    CEFBS_None, // Y2_dccleana = 3217
    CEFBS_None, // Y2_dccleaninva = 3218
    CEFBS_None, // Y2_dcfetchbo = 3219
    CEFBS_None, // Y2_dcinva = 3220
    CEFBS_None, // Y2_dczeroa = 3221
    CEFBS_None, // Y2_icinva = 3222
    CEFBS_None, // Y2_isync = 3223
    CEFBS_None, // Y2_syncht = 3224
    CEFBS_None, // Y2_tfrscrr = 3225
    CEFBS_None, // Y2_tfrsrcr = 3226
    CEFBS_HasV65, // Y2_wait = 3227
    CEFBS_None, // Y4_crswap1 = 3228
    CEFBS_None, // Y4_crswap10 = 3229
    CEFBS_None, // Y4_l2fetch = 3230
    CEFBS_None, // Y4_tfrscpp = 3231
    CEFBS_None, // Y4_tfrspcp = 3232
    CEFBS_None, // Y4_trace = 3233
    CEFBS_None, // Y5_l2fetch = 3234
    CEFBS_HasV67, // Y6_diag = 3235
    CEFBS_HasV67, // Y6_diag0 = 3236
    CEFBS_HasV67, // Y6_diag1 = 3237
    CEFBS_HasV68, // Y6_dmlink = 3238
    CEFBS_HasV68, // Y6_dmpause = 3239
    CEFBS_HasV68, // Y6_dmpoll = 3240
    CEFBS_HasV68, // Y6_dmresume = 3241
    CEFBS_HasV68, // Y6_dmstart = 3242
    CEFBS_HasV68, // Y6_dmwait = 3243
    CEFBS_None, // dep_A2_addsat = 3244
    CEFBS_None, // dep_A2_subsat = 3245
    CEFBS_None, // dep_S2_packhl = 3246
    CEFBS_None, // invalid_decode = 3247
  };

  assert(Opcode < 3248);
  FeatureBitset AvailableFeatures = computeAvailableFeatures(Features);
  const FeatureBitset &RequiredFeatures = FeatureBitsets[RequiredFeaturesRefs[Opcode]];
  FeatureBitset MissingFeatures =
      (AvailableFeatures & RequiredFeatures) ^
      RequiredFeatures;
  if (MissingFeatures.any()) {
    std::ostringstream Msg;
    Msg << "Attempting to emit " << &HexagonInstrNameData[HexagonInstrNameIndices[Opcode]]
        << " instruction but the ";
    for (unsigned i = 0, e = MissingFeatures.size(); i != e; ++i)
      if (MissingFeatures.test(i))
        Msg << SubtargetFeatureNames[i] << " ";
    Msg << "predicate(s) are not met";
    report_fatal_error(Msg.str().c_str());
  }
#endif // NDEBUG
}
} // end namespace Hexagon_MC
} // end namespace llvm
#endif // ENABLE_INSTR_PREDICATE_VERIFIER

#ifdef GET_INSTRMAP_INFO
#undef GET_INSTRMAP_INFO
namespace llvm {

namespace Hexagon {

enum InputType {
	InputType_reg
};

enum InstrType {
	InstrType_Pseudo,
	InstrType_Real
};

enum NValueST {
	NValueST_true,
	NValueST_false
};

enum PNewValue {
	PNewValue_new,
	PNewValue_
};

enum PredSense {
	PredSense_false,
	PredSense_true
};

enum addrMode {
	addrMode_BaseImmOffset,
	addrMode_Absolute,
	addrMode_PostInc,
	addrMode_BaseRegOffset,
	addrMode_BaseLongOffset
};

enum isBrTaken {
	isBrTaken_false,
	isBrTaken_true
};

// changeAddrMode_abs_io
LLVM_READONLY
int changeAddrMode_abs_io(uint16_t Opcode) {
static const uint16_t changeAddrMode_abs_ioTable[][2] = {
  { Hexagon::L4_ploadrbf_abs, Hexagon::L2_ploadrbf_io },
  { Hexagon::L4_ploadrbfnew_abs, Hexagon::L2_ploadrbfnew_io },
  { Hexagon::L4_ploadrbt_abs, Hexagon::L2_ploadrbt_io },
  { Hexagon::L4_ploadrbtnew_abs, Hexagon::L2_ploadrbtnew_io },
  { Hexagon::L4_ploadrdf_abs, Hexagon::L2_ploadrdf_io },
  { Hexagon::L4_ploadrdfnew_abs, Hexagon::L2_ploadrdfnew_io },
  { Hexagon::L4_ploadrdt_abs, Hexagon::L2_ploadrdt_io },
  { Hexagon::L4_ploadrdtnew_abs, Hexagon::L2_ploadrdtnew_io },
  { Hexagon::L4_ploadrhf_abs, Hexagon::L2_ploadrhf_io },
  { Hexagon::L4_ploadrhfnew_abs, Hexagon::L2_ploadrhfnew_io },
  { Hexagon::L4_ploadrht_abs, Hexagon::L2_ploadrht_io },
  { Hexagon::L4_ploadrhtnew_abs, Hexagon::L2_ploadrhtnew_io },
  { Hexagon::L4_ploadrif_abs, Hexagon::L2_ploadrif_io },
  { Hexagon::L4_ploadrifnew_abs, Hexagon::L2_ploadrifnew_io },
  { Hexagon::L4_ploadrit_abs, Hexagon::L2_ploadrit_io },
  { Hexagon::L4_ploadritnew_abs, Hexagon::L2_ploadritnew_io },
  { Hexagon::L4_ploadrubf_abs, Hexagon::L2_ploadrubf_io },
  { Hexagon::L4_ploadrubfnew_abs, Hexagon::L2_ploadrubfnew_io },
  { Hexagon::L4_ploadrubt_abs, Hexagon::L2_ploadrubt_io },
  { Hexagon::L4_ploadrubtnew_abs, Hexagon::L2_ploadrubtnew_io },
  { Hexagon::L4_ploadruhf_abs, Hexagon::L2_ploadruhf_io },
  { Hexagon::L4_ploadruhfnew_abs, Hexagon::L2_ploadruhfnew_io },
  { Hexagon::L4_ploadruht_abs, Hexagon::L2_ploadruht_io },
  { Hexagon::L4_ploadruhtnew_abs, Hexagon::L2_ploadruhtnew_io },
  { Hexagon::PS_loadrbabs, Hexagon::L2_loadrb_io },
  { Hexagon::PS_loadrdabs, Hexagon::L2_loadrd_io },
  { Hexagon::PS_loadrhabs, Hexagon::L2_loadrh_io },
  { Hexagon::PS_loadriabs, Hexagon::L2_loadri_io },
  { Hexagon::PS_loadrubabs, Hexagon::L2_loadrub_io },
  { Hexagon::PS_loadruhabs, Hexagon::L2_loadruh_io },
  { Hexagon::PS_storerbabs, Hexagon::S2_storerb_io },
  { Hexagon::PS_storerbnewabs, Hexagon::S2_storerbnew_io },
  { Hexagon::PS_storerdabs, Hexagon::S2_storerd_io },
  { Hexagon::PS_storerfabs, Hexagon::S2_storerf_io },
  { Hexagon::PS_storerhabs, Hexagon::S2_storerh_io },
  { Hexagon::PS_storerhnewabs, Hexagon::S2_storerhnew_io },
  { Hexagon::PS_storeriabs, Hexagon::S2_storeri_io },
  { Hexagon::PS_storerinewabs, Hexagon::S2_storerinew_io },
  { Hexagon::S4_pstorerbf_abs, Hexagon::S2_pstorerbf_io },
  { Hexagon::S4_pstorerbfnew_abs, Hexagon::S4_pstorerbfnew_io },
  { Hexagon::S4_pstorerbnewf_abs, Hexagon::S2_pstorerbnewf_io },
  { Hexagon::S4_pstorerbnewfnew_abs, Hexagon::S4_pstorerbnewfnew_io },
  { Hexagon::S4_pstorerbnewt_abs, Hexagon::S2_pstorerbnewt_io },
  { Hexagon::S4_pstorerbnewtnew_abs, Hexagon::S4_pstorerbnewtnew_io },
  { Hexagon::S4_pstorerbt_abs, Hexagon::S2_pstorerbt_io },
  { Hexagon::S4_pstorerbtnew_abs, Hexagon::S4_pstorerbtnew_io },
  { Hexagon::S4_pstorerdf_abs, Hexagon::S2_pstorerdf_io },
  { Hexagon::S4_pstorerdfnew_abs, Hexagon::S4_pstorerdfnew_io },
  { Hexagon::S4_pstorerdt_abs, Hexagon::S2_pstorerdt_io },
  { Hexagon::S4_pstorerdtnew_abs, Hexagon::S4_pstorerdtnew_io },
  { Hexagon::S4_pstorerff_abs, Hexagon::S2_pstorerff_io },
  { Hexagon::S4_pstorerffnew_abs, Hexagon::S4_pstorerffnew_io },
  { Hexagon::S4_pstorerft_abs, Hexagon::S2_pstorerft_io },
  { Hexagon::S4_pstorerftnew_abs, Hexagon::S4_pstorerftnew_io },
  { Hexagon::S4_pstorerhf_abs, Hexagon::S2_pstorerhf_io },
  { Hexagon::S4_pstorerhfnew_abs, Hexagon::S4_pstorerhfnew_io },
  { Hexagon::S4_pstorerhnewf_abs, Hexagon::S2_pstorerhnewf_io },
  { Hexagon::S4_pstorerhnewfnew_abs, Hexagon::S4_pstorerhnewfnew_io },
  { Hexagon::S4_pstorerhnewt_abs, Hexagon::S2_pstorerhnewt_io },
  { Hexagon::S4_pstorerhnewtnew_abs, Hexagon::S4_pstorerhnewtnew_io },
  { Hexagon::S4_pstorerht_abs, Hexagon::S2_pstorerht_io },
  { Hexagon::S4_pstorerhtnew_abs, Hexagon::S4_pstorerhtnew_io },
  { Hexagon::S4_pstorerif_abs, Hexagon::S2_pstorerif_io },
  { Hexagon::S4_pstorerifnew_abs, Hexagon::S4_pstorerifnew_io },
  { Hexagon::S4_pstorerinewf_abs, Hexagon::S2_pstorerinewf_io },
  { Hexagon::S4_pstorerinewfnew_abs, Hexagon::S4_pstorerinewfnew_io },
  { Hexagon::S4_pstorerinewt_abs, Hexagon::S2_pstorerinewt_io },
  { Hexagon::S4_pstorerinewtnew_abs, Hexagon::S4_pstorerinewtnew_io },
  { Hexagon::S4_pstorerit_abs, Hexagon::S2_pstorerit_io },
  { Hexagon::S4_pstoreritnew_abs, Hexagon::S4_pstoreritnew_io },
}; // End of changeAddrMode_abs_ioTable

  unsigned mid;
  unsigned start = 0;
  unsigned end = 70;
  while (start < end) {
    mid = start + (end - start) / 2;
    if (Opcode == changeAddrMode_abs_ioTable[mid][0]) {
      break;
    }
    if (Opcode < changeAddrMode_abs_ioTable[mid][0])
      end = mid;
    else
      start = mid + 1;
  }
  if (start == end)
    return -1; // Instruction doesn't exist in this table.

  return changeAddrMode_abs_ioTable[mid][1];
}

// changeAddrMode_io_abs
LLVM_READONLY
int changeAddrMode_io_abs(uint16_t Opcode) {
static const uint16_t changeAddrMode_io_absTable[][2] = {
  { Hexagon::L2_loadrb_io, Hexagon::PS_loadrbabs },
  { Hexagon::L2_loadrd_io, Hexagon::PS_loadrdabs },
  { Hexagon::L2_loadrh_io, Hexagon::PS_loadrhabs },
  { Hexagon::L2_loadri_io, Hexagon::PS_loadriabs },
  { Hexagon::L2_loadrub_io, Hexagon::PS_loadrubabs },
  { Hexagon::L2_loadruh_io, Hexagon::PS_loadruhabs },
  { Hexagon::L2_ploadrbf_io, Hexagon::L4_ploadrbf_abs },
  { Hexagon::L2_ploadrbfnew_io, Hexagon::L4_ploadrbfnew_abs },
  { Hexagon::L2_ploadrbt_io, Hexagon::L4_ploadrbt_abs },
  { Hexagon::L2_ploadrbtnew_io, Hexagon::L4_ploadrbtnew_abs },
  { Hexagon::L2_ploadrdf_io, Hexagon::L4_ploadrdf_abs },
  { Hexagon::L2_ploadrdfnew_io, Hexagon::L4_ploadrdfnew_abs },
  { Hexagon::L2_ploadrdt_io, Hexagon::L4_ploadrdt_abs },
  { Hexagon::L2_ploadrdtnew_io, Hexagon::L4_ploadrdtnew_abs },
  { Hexagon::L2_ploadrhf_io, Hexagon::L4_ploadrhf_abs },
  { Hexagon::L2_ploadrhfnew_io, Hexagon::L4_ploadrhfnew_abs },
  { Hexagon::L2_ploadrht_io, Hexagon::L4_ploadrht_abs },
  { Hexagon::L2_ploadrhtnew_io, Hexagon::L4_ploadrhtnew_abs },
  { Hexagon::L2_ploadrif_io, Hexagon::L4_ploadrif_abs },
  { Hexagon::L2_ploadrifnew_io, Hexagon::L4_ploadrifnew_abs },
  { Hexagon::L2_ploadrit_io, Hexagon::L4_ploadrit_abs },
  { Hexagon::L2_ploadritnew_io, Hexagon::L4_ploadritnew_abs },
  { Hexagon::L2_ploadrubf_io, Hexagon::L4_ploadrubf_abs },
  { Hexagon::L2_ploadrubfnew_io, Hexagon::L4_ploadrubfnew_abs },
  { Hexagon::L2_ploadrubt_io, Hexagon::L4_ploadrubt_abs },
  { Hexagon::L2_ploadrubtnew_io, Hexagon::L4_ploadrubtnew_abs },
  { Hexagon::L2_ploadruhf_io, Hexagon::L4_ploadruhf_abs },
  { Hexagon::L2_ploadruhfnew_io, Hexagon::L4_ploadruhfnew_abs },
  { Hexagon::L2_ploadruht_io, Hexagon::L4_ploadruht_abs },
  { Hexagon::L2_ploadruhtnew_io, Hexagon::L4_ploadruhtnew_abs },
  { Hexagon::S2_pstorerbf_io, Hexagon::S4_pstorerbf_abs },
  { Hexagon::S2_pstorerbnewf_io, Hexagon::S4_pstorerbnewf_abs },
  { Hexagon::S2_pstorerbnewt_io, Hexagon::S4_pstorerbnewt_abs },
  { Hexagon::S2_pstorerbt_io, Hexagon::S4_pstorerbt_abs },
  { Hexagon::S2_pstorerdf_io, Hexagon::S4_pstorerdf_abs },
  { Hexagon::S2_pstorerdt_io, Hexagon::S4_pstorerdt_abs },
  { Hexagon::S2_pstorerff_io, Hexagon::S4_pstorerff_abs },
  { Hexagon::S2_pstorerft_io, Hexagon::S4_pstorerft_abs },
  { Hexagon::S2_pstorerhf_io, Hexagon::S4_pstorerhf_abs },
  { Hexagon::S2_pstorerhnewf_io, Hexagon::S4_pstorerhnewf_abs },
  { Hexagon::S2_pstorerhnewt_io, Hexagon::S4_pstorerhnewt_abs },
  { Hexagon::S2_pstorerht_io, Hexagon::S4_pstorerht_abs },
  { Hexagon::S2_pstorerif_io, Hexagon::S4_pstorerif_abs },
  { Hexagon::S2_pstorerinewf_io, Hexagon::S4_pstorerinewf_abs },
  { Hexagon::S2_pstorerinewt_io, Hexagon::S4_pstorerinewt_abs },
  { Hexagon::S2_pstorerit_io, Hexagon::S4_pstorerit_abs },
  { Hexagon::S2_storerb_io, Hexagon::PS_storerbabs },
  { Hexagon::S2_storerbnew_io, Hexagon::PS_storerbnewabs },
  { Hexagon::S2_storerd_io, Hexagon::PS_storerdabs },
  { Hexagon::S2_storerf_io, Hexagon::PS_storerfabs },
  { Hexagon::S2_storerh_io, Hexagon::PS_storerhabs },
  { Hexagon::S2_storerhnew_io, Hexagon::PS_storerhnewabs },
  { Hexagon::S2_storeri_io, Hexagon::PS_storeriabs },
  { Hexagon::S2_storerinew_io, Hexagon::PS_storerinewabs },
  { Hexagon::S4_pstorerbfnew_io, Hexagon::S4_pstorerbfnew_abs },
  { Hexagon::S4_pstorerbnewfnew_io, Hexagon::S4_pstorerbnewfnew_abs },
  { Hexagon::S4_pstorerbnewtnew_io, Hexagon::S4_pstorerbnewtnew_abs },
  { Hexagon::S4_pstorerbtnew_io, Hexagon::S4_pstorerbtnew_abs },
  { Hexagon::S4_pstorerdfnew_io, Hexagon::S4_pstorerdfnew_abs },
  { Hexagon::S4_pstorerdtnew_io, Hexagon::S4_pstorerdtnew_abs },
  { Hexagon::S4_pstorerffnew_io, Hexagon::S4_pstorerffnew_abs },
  { Hexagon::S4_pstorerftnew_io, Hexagon::S4_pstorerftnew_abs },
  { Hexagon::S4_pstorerhfnew_io, Hexagon::S4_pstorerhfnew_abs },
  { Hexagon::S4_pstorerhnewfnew_io, Hexagon::S4_pstorerhnewfnew_abs },
  { Hexagon::S4_pstorerhnewtnew_io, Hexagon::S4_pstorerhnewtnew_abs },
  { Hexagon::S4_pstorerhtnew_io, Hexagon::S4_pstorerhtnew_abs },
  { Hexagon::S4_pstorerifnew_io, Hexagon::S4_pstorerifnew_abs },
  { Hexagon::S4_pstorerinewfnew_io, Hexagon::S4_pstorerinewfnew_abs },
  { Hexagon::S4_pstorerinewtnew_io, Hexagon::S4_pstorerinewtnew_abs },
  { Hexagon::S4_pstoreritnew_io, Hexagon::S4_pstoreritnew_abs },
}; // End of changeAddrMode_io_absTable

  unsigned mid;
  unsigned start = 0;
  unsigned end = 70;
  while (start < end) {
    mid = start + (end - start) / 2;
    if (Opcode == changeAddrMode_io_absTable[mid][0]) {
      break;
    }
    if (Opcode < changeAddrMode_io_absTable[mid][0])
      end = mid;
    else
      start = mid + 1;
  }
  if (start == end)
    return -1; // Instruction doesn't exist in this table.

  return changeAddrMode_io_absTable[mid][1];
}

// changeAddrMode_io_pi
LLVM_READONLY
int changeAddrMode_io_pi(uint16_t Opcode) {
static const uint16_t changeAddrMode_io_piTable[][2] = {
  { Hexagon::L2_loadrb_io, Hexagon::L2_loadrb_pi },
  { Hexagon::L2_loadrd_io, Hexagon::L2_loadrd_pi },
  { Hexagon::L2_loadrh_io, Hexagon::L2_loadrh_pi },
  { Hexagon::L2_loadri_io, Hexagon::L2_loadri_pi },
  { Hexagon::L2_loadrub_io, Hexagon::L2_loadrub_pi },
  { Hexagon::L2_loadruh_io, Hexagon::L2_loadruh_pi },
  { Hexagon::S2_storerb_io, Hexagon::S2_storerb_pi },
  { Hexagon::S2_storerd_io, Hexagon::S2_storerd_pi },
  { Hexagon::S2_storerf_io, Hexagon::S2_storerf_pi },
  { Hexagon::S2_storerh_io, Hexagon::S2_storerh_pi },
  { Hexagon::S2_storeri_io, Hexagon::S2_storeri_pi },
  { Hexagon::V6_vL32Ub_ai, Hexagon::V6_vL32Ub_pi },
  { Hexagon::V6_vL32b_ai, Hexagon::V6_vL32b_pi },
  { Hexagon::V6_vL32b_cur_ai, Hexagon::V6_vL32b_cur_pi },
  { Hexagon::V6_vL32b_nt_ai, Hexagon::V6_vL32b_nt_pi },
  { Hexagon::V6_vL32b_nt_cur_ai, Hexagon::V6_vL32b_nt_cur_pi },
  { Hexagon::V6_vL32b_nt_tmp_ai, Hexagon::V6_vL32b_nt_tmp_pi },
  { Hexagon::V6_vL32b_tmp_ai, Hexagon::V6_vL32b_tmp_pi },
  { Hexagon::V6_vS32Ub_ai, Hexagon::V6_vS32Ub_pi },
  { Hexagon::V6_vS32b_ai, Hexagon::V6_vS32b_pi },
  { Hexagon::V6_vS32b_new_ai, Hexagon::V6_vS32b_new_pi },
  { Hexagon::V6_vS32b_nt_ai, Hexagon::V6_vS32b_nt_pi },
  { Hexagon::V6_vS32b_nt_new_ai, Hexagon::V6_vS32b_nt_new_pi },
  { Hexagon::V6_zLd_ai, Hexagon::V6_zLd_pi },
}; // End of changeAddrMode_io_piTable

  unsigned mid;
  unsigned start = 0;
  unsigned end = 24;
  while (start < end) {
    mid = start + (end - start) / 2;
    if (Opcode == changeAddrMode_io_piTable[mid][0]) {
      break;
    }
    if (Opcode < changeAddrMode_io_piTable[mid][0])
      end = mid;
    else
      start = mid + 1;
  }
  if (start == end)
    return -1; // Instruction doesn't exist in this table.

  return changeAddrMode_io_piTable[mid][1];
}

// changeAddrMode_io_rr
LLVM_READONLY
int changeAddrMode_io_rr(uint16_t Opcode) {
static const uint16_t changeAddrMode_io_rrTable[][2] = {
  { Hexagon::L2_loadrb_io, Hexagon::L4_loadrb_rr },
  { Hexagon::L2_loadrd_io, Hexagon::L4_loadrd_rr },
  { Hexagon::L2_loadrh_io, Hexagon::L4_loadrh_rr },
  { Hexagon::L2_loadri_io, Hexagon::L4_loadri_rr },
  { Hexagon::L2_loadrub_io, Hexagon::L4_loadrub_rr },
  { Hexagon::L2_loadruh_io, Hexagon::L4_loadruh_rr },
  { Hexagon::L2_ploadrbf_io, Hexagon::L4_ploadrbf_rr },
  { Hexagon::L2_ploadrbfnew_io, Hexagon::L4_ploadrbfnew_rr },
  { Hexagon::L2_ploadrbt_io, Hexagon::L4_ploadrbt_rr },
  { Hexagon::L2_ploadrbtnew_io, Hexagon::L4_ploadrbtnew_rr },
  { Hexagon::L2_ploadrdf_io, Hexagon::L4_ploadrdf_rr },
  { Hexagon::L2_ploadrdfnew_io, Hexagon::L4_ploadrdfnew_rr },
  { Hexagon::L2_ploadrdt_io, Hexagon::L4_ploadrdt_rr },
  { Hexagon::L2_ploadrdtnew_io, Hexagon::L4_ploadrdtnew_rr },
  { Hexagon::L2_ploadrhf_io, Hexagon::L4_ploadrhf_rr },
  { Hexagon::L2_ploadrhfnew_io, Hexagon::L4_ploadrhfnew_rr },
  { Hexagon::L2_ploadrht_io, Hexagon::L4_ploadrht_rr },
  { Hexagon::L2_ploadrhtnew_io, Hexagon::L4_ploadrhtnew_rr },
  { Hexagon::L2_ploadrif_io, Hexagon::L4_ploadrif_rr },
  { Hexagon::L2_ploadrifnew_io, Hexagon::L4_ploadrifnew_rr },
  { Hexagon::L2_ploadrit_io, Hexagon::L4_ploadrit_rr },
  { Hexagon::L2_ploadritnew_io, Hexagon::L4_ploadritnew_rr },
  { Hexagon::L2_ploadrubf_io, Hexagon::L4_ploadrubf_rr },
  { Hexagon::L2_ploadrubfnew_io, Hexagon::L4_ploadrubfnew_rr },
  { Hexagon::L2_ploadrubt_io, Hexagon::L4_ploadrubt_rr },
  { Hexagon::L2_ploadrubtnew_io, Hexagon::L4_ploadrubtnew_rr },
  { Hexagon::L2_ploadruhf_io, Hexagon::L4_ploadruhf_rr },
  { Hexagon::L2_ploadruhfnew_io, Hexagon::L4_ploadruhfnew_rr },
  { Hexagon::L2_ploadruht_io, Hexagon::L4_ploadruht_rr },
  { Hexagon::L2_ploadruhtnew_io, Hexagon::L4_ploadruhtnew_rr },
  { Hexagon::S2_pstorerbf_io, Hexagon::S4_pstorerbf_rr },
  { Hexagon::S2_pstorerbnewf_io, Hexagon::S4_pstorerbnewf_rr },
  { Hexagon::S2_pstorerbnewt_io, Hexagon::S4_pstorerbnewt_rr },
  { Hexagon::S2_pstorerbt_io, Hexagon::S4_pstorerbt_rr },
  { Hexagon::S2_pstorerdf_io, Hexagon::S4_pstorerdf_rr },
  { Hexagon::S2_pstorerdt_io, Hexagon::S4_pstorerdt_rr },
  { Hexagon::S2_pstorerff_io, Hexagon::S4_pstorerff_rr },
  { Hexagon::S2_pstorerft_io, Hexagon::S4_pstorerft_rr },
  { Hexagon::S2_pstorerhf_io, Hexagon::S4_pstorerhf_rr },
  { Hexagon::S2_pstorerhnewf_io, Hexagon::S4_pstorerhnewf_rr },
  { Hexagon::S2_pstorerhnewt_io, Hexagon::S4_pstorerhnewt_rr },
  { Hexagon::S2_pstorerht_io, Hexagon::S4_pstorerht_rr },
  { Hexagon::S2_pstorerif_io, Hexagon::S4_pstorerif_rr },
  { Hexagon::S2_pstorerinewf_io, Hexagon::S4_pstorerinewf_rr },
  { Hexagon::S2_pstorerinewt_io, Hexagon::S4_pstorerinewt_rr },
  { Hexagon::S2_pstorerit_io, Hexagon::S4_pstorerit_rr },
  { Hexagon::S2_storerb_io, Hexagon::S4_storerb_rr },
  { Hexagon::S2_storerbnew_io, Hexagon::S4_storerbnew_rr },
  { Hexagon::S2_storerd_io, Hexagon::S4_storerd_rr },
  { Hexagon::S2_storerf_io, Hexagon::S4_storerf_rr },
  { Hexagon::S2_storerh_io, Hexagon::S4_storerh_rr },
  { Hexagon::S2_storerhnew_io, Hexagon::S4_storerhnew_rr },
  { Hexagon::S2_storeri_io, Hexagon::S4_storeri_rr },
  { Hexagon::S2_storerinew_io, Hexagon::S4_storerinew_rr },
  { Hexagon::S4_pstorerbfnew_io, Hexagon::S4_pstorerbfnew_rr },
  { Hexagon::S4_pstorerbnewfnew_io, Hexagon::S4_pstorerbnewfnew_rr },
  { Hexagon::S4_pstorerbnewtnew_io, Hexagon::S4_pstorerbnewtnew_rr },
  { Hexagon::S4_pstorerbtnew_io, Hexagon::S4_pstorerbtnew_rr },
  { Hexagon::S4_pstorerdfnew_io, Hexagon::S4_pstorerdfnew_rr },
  { Hexagon::S4_pstorerdtnew_io, Hexagon::S4_pstorerdtnew_rr },
  { Hexagon::S4_pstorerffnew_io, Hexagon::S4_pstorerffnew_rr },
  { Hexagon::S4_pstorerftnew_io, Hexagon::S4_pstorerftnew_rr },
  { Hexagon::S4_pstorerhfnew_io, Hexagon::S4_pstorerhfnew_rr },
  { Hexagon::S4_pstorerhnewfnew_io, Hexagon::S4_pstorerhnewfnew_rr },
  { Hexagon::S4_pstorerhnewtnew_io, Hexagon::S4_pstorerhnewtnew_rr },
  { Hexagon::S4_pstorerhtnew_io, Hexagon::S4_pstorerhtnew_rr },
  { Hexagon::S4_pstorerifnew_io, Hexagon::S4_pstorerifnew_rr },
  { Hexagon::S4_pstorerinewfnew_io, Hexagon::S4_pstorerinewfnew_rr },
  { Hexagon::S4_pstorerinewtnew_io, Hexagon::S4_pstorerinewtnew_rr },
  { Hexagon::S4_pstoreritnew_io, Hexagon::S4_pstoreritnew_rr },
}; // End of changeAddrMode_io_rrTable

  unsigned mid;
  unsigned start = 0;
  unsigned end = 70;
  while (start < end) {
    mid = start + (end - start) / 2;
    if (Opcode == changeAddrMode_io_rrTable[mid][0]) {
      break;
    }
    if (Opcode < changeAddrMode_io_rrTable[mid][0])
      end = mid;
    else
      start = mid + 1;
  }
  if (start == end)
    return -1; // Instruction doesn't exist in this table.

  return changeAddrMode_io_rrTable[mid][1];
}

// changeAddrMode_pi_io
LLVM_READONLY
int changeAddrMode_pi_io(uint16_t Opcode) {
static const uint16_t changeAddrMode_pi_ioTable[][2] = {
  { Hexagon::L2_loadrb_pi, Hexagon::L2_loadrb_io },
  { Hexagon::L2_loadrd_pi, Hexagon::L2_loadrd_io },
  { Hexagon::L2_loadrh_pi, Hexagon::L2_loadrh_io },
  { Hexagon::L2_loadri_pi, Hexagon::L2_loadri_io },
  { Hexagon::L2_loadrub_pi, Hexagon::L2_loadrub_io },
  { Hexagon::L2_loadruh_pi, Hexagon::L2_loadruh_io },
  { Hexagon::S2_storerb_pi, Hexagon::S2_storerb_io },
  { Hexagon::S2_storerd_pi, Hexagon::S2_storerd_io },
  { Hexagon::S2_storerf_pi, Hexagon::S2_storerf_io },
  { Hexagon::S2_storerh_pi, Hexagon::S2_storerh_io },
  { Hexagon::S2_storeri_pi, Hexagon::S2_storeri_io },
  { Hexagon::V6_vL32Ub_pi, Hexagon::V6_vL32Ub_ai },
  { Hexagon::V6_vL32b_cur_pi, Hexagon::V6_vL32b_cur_ai },
  { Hexagon::V6_vL32b_nt_cur_pi, Hexagon::V6_vL32b_nt_cur_ai },
  { Hexagon::V6_vL32b_nt_pi, Hexagon::V6_vL32b_nt_ai },
  { Hexagon::V6_vL32b_nt_tmp_pi, Hexagon::V6_vL32b_nt_tmp_ai },
  { Hexagon::V6_vL32b_pi, Hexagon::V6_vL32b_ai },
  { Hexagon::V6_vL32b_tmp_pi, Hexagon::V6_vL32b_tmp_ai },
  { Hexagon::V6_vS32Ub_pi, Hexagon::V6_vS32Ub_ai },
  { Hexagon::V6_vS32b_new_pi, Hexagon::V6_vS32b_new_ai },
  { Hexagon::V6_vS32b_nt_new_pi, Hexagon::V6_vS32b_nt_new_ai },
  { Hexagon::V6_vS32b_nt_pi, Hexagon::V6_vS32b_nt_ai },
  { Hexagon::V6_vS32b_pi, Hexagon::V6_vS32b_ai },
  { Hexagon::V6_zLd_pi, Hexagon::V6_zLd_ai },
}; // End of changeAddrMode_pi_ioTable

  unsigned mid;
  unsigned start = 0;
  unsigned end = 24;
  while (start < end) {
    mid = start + (end - start) / 2;
    if (Opcode == changeAddrMode_pi_ioTable[mid][0]) {
      break;
    }
    if (Opcode < changeAddrMode_pi_ioTable[mid][0])
      end = mid;
    else
      start = mid + 1;
  }
  if (start == end)
    return -1; // Instruction doesn't exist in this table.

  return changeAddrMode_pi_ioTable[mid][1];
}

// changeAddrMode_rr_io
LLVM_READONLY
int changeAddrMode_rr_io(uint16_t Opcode) {
static const uint16_t changeAddrMode_rr_ioTable[][2] = {
  { Hexagon::L4_loadrb_rr, Hexagon::L2_loadrb_io },
  { Hexagon::L4_loadrd_rr, Hexagon::L2_loadrd_io },
  { Hexagon::L4_loadrh_rr, Hexagon::L2_loadrh_io },
  { Hexagon::L4_loadri_rr, Hexagon::L2_loadri_io },
  { Hexagon::L4_loadrub_rr, Hexagon::L2_loadrub_io },
  { Hexagon::L4_loadruh_rr, Hexagon::L2_loadruh_io },
  { Hexagon::L4_ploadrbf_rr, Hexagon::L2_ploadrbf_io },
  { Hexagon::L4_ploadrbfnew_rr, Hexagon::L2_ploadrbfnew_io },
  { Hexagon::L4_ploadrbt_rr, Hexagon::L2_ploadrbt_io },
  { Hexagon::L4_ploadrbtnew_rr, Hexagon::L2_ploadrbtnew_io },
  { Hexagon::L4_ploadrdf_rr, Hexagon::L2_ploadrdf_io },
  { Hexagon::L4_ploadrdfnew_rr, Hexagon::L2_ploadrdfnew_io },
  { Hexagon::L4_ploadrdt_rr, Hexagon::L2_ploadrdt_io },
  { Hexagon::L4_ploadrdtnew_rr, Hexagon::L2_ploadrdtnew_io },
  { Hexagon::L4_ploadrhf_rr, Hexagon::L2_ploadrhf_io },
  { Hexagon::L4_ploadrhfnew_rr, Hexagon::L2_ploadrhfnew_io },
  { Hexagon::L4_ploadrht_rr, Hexagon::L2_ploadrht_io },
  { Hexagon::L4_ploadrhtnew_rr, Hexagon::L2_ploadrhtnew_io },
  { Hexagon::L4_ploadrif_rr, Hexagon::L2_ploadrif_io },
  { Hexagon::L4_ploadrifnew_rr, Hexagon::L2_ploadrifnew_io },
  { Hexagon::L4_ploadrit_rr, Hexagon::L2_ploadrit_io },
  { Hexagon::L4_ploadritnew_rr, Hexagon::L2_ploadritnew_io },
  { Hexagon::L4_ploadrubf_rr, Hexagon::L2_ploadrubf_io },
  { Hexagon::L4_ploadrubfnew_rr, Hexagon::L2_ploadrubfnew_io },
  { Hexagon::L4_ploadrubt_rr, Hexagon::L2_ploadrubt_io },
  { Hexagon::L4_ploadrubtnew_rr, Hexagon::L2_ploadrubtnew_io },
  { Hexagon::L4_ploadruhf_rr, Hexagon::L2_ploadruhf_io },
  { Hexagon::L4_ploadruhfnew_rr, Hexagon::L2_ploadruhfnew_io },
  { Hexagon::L4_ploadruht_rr, Hexagon::L2_ploadruht_io },
  { Hexagon::L4_ploadruhtnew_rr, Hexagon::L2_ploadruhtnew_io },
  { Hexagon::S4_pstorerbf_rr, Hexagon::S2_pstorerbf_io },
  { Hexagon::S4_pstorerbfnew_rr, Hexagon::S4_pstorerbfnew_io },
  { Hexagon::S4_pstorerbnewf_rr, Hexagon::S2_pstorerbnewf_io },
  { Hexagon::S4_pstorerbnewfnew_rr, Hexagon::S4_pstorerbnewfnew_io },
  { Hexagon::S4_pstorerbnewt_rr, Hexagon::S2_pstorerbnewt_io },
  { Hexagon::S4_pstorerbnewtnew_rr, Hexagon::S4_pstorerbnewtnew_io },
  { Hexagon::S4_pstorerbt_rr, Hexagon::S2_pstorerbt_io },
  { Hexagon::S4_pstorerbtnew_rr, Hexagon::S4_pstorerbtnew_io },
  { Hexagon::S4_pstorerdf_rr, Hexagon::S2_pstorerdf_io },
  { Hexagon::S4_pstorerdfnew_rr, Hexagon::S4_pstorerdfnew_io },
  { Hexagon::S4_pstorerdt_rr, Hexagon::S2_pstorerdt_io },
  { Hexagon::S4_pstorerdtnew_rr, Hexagon::S4_pstorerdtnew_io },
  { Hexagon::S4_pstorerff_rr, Hexagon::S2_pstorerff_io },
  { Hexagon::S4_pstorerffnew_rr, Hexagon::S4_pstorerffnew_io },
  { Hexagon::S4_pstorerft_rr, Hexagon::S2_pstorerft_io },
  { Hexagon::S4_pstorerftnew_rr, Hexagon::S4_pstorerftnew_io },
  { Hexagon::S4_pstorerhf_rr, Hexagon::S2_pstorerhf_io },
  { Hexagon::S4_pstorerhfnew_rr, Hexagon::S4_pstorerhfnew_io },
  { Hexagon::S4_pstorerhnewf_rr, Hexagon::S2_pstorerhnewf_io },
  { Hexagon::S4_pstorerhnewfnew_rr, Hexagon::S4_pstorerhnewfnew_io },
  { Hexagon::S4_pstorerhnewt_rr, Hexagon::S2_pstorerhnewt_io },
  { Hexagon::S4_pstorerhnewtnew_rr, Hexagon::S4_pstorerhnewtnew_io },
  { Hexagon::S4_pstorerht_rr, Hexagon::S2_pstorerht_io },
  { Hexagon::S4_pstorerhtnew_rr, Hexagon::S4_pstorerhtnew_io },
  { Hexagon::S4_pstorerif_rr, Hexagon::S2_pstorerif_io },
  { Hexagon::S4_pstorerifnew_rr, Hexagon::S4_pstorerifnew_io },
  { Hexagon::S4_pstorerinewf_rr, Hexagon::S2_pstorerinewf_io },
  { Hexagon::S4_pstorerinewfnew_rr, Hexagon::S4_pstorerinewfnew_io },
  { Hexagon::S4_pstorerinewt_rr, Hexagon::S2_pstorerinewt_io },
  { Hexagon::S4_pstorerinewtnew_rr, Hexagon::S4_pstorerinewtnew_io },
  { Hexagon::S4_pstorerit_rr, Hexagon::S2_pstorerit_io },
  { Hexagon::S4_pstoreritnew_rr, Hexagon::S4_pstoreritnew_io },
  { Hexagon::S4_storerb_rr, Hexagon::S2_storerb_io },
  { Hexagon::S4_storerbnew_rr, Hexagon::S2_storerbnew_io },
  { Hexagon::S4_storerd_rr, Hexagon::S2_storerd_io },
  { Hexagon::S4_storerf_rr, Hexagon::S2_storerf_io },
  { Hexagon::S4_storerh_rr, Hexagon::S2_storerh_io },
  { Hexagon::S4_storerhnew_rr, Hexagon::S2_storerhnew_io },
  { Hexagon::S4_storeri_rr, Hexagon::S2_storeri_io },
  { Hexagon::S4_storerinew_rr, Hexagon::S2_storerinew_io },
}; // End of changeAddrMode_rr_ioTable

  unsigned mid;
  unsigned start = 0;
  unsigned end = 70;
  while (start < end) {
    mid = start + (end - start) / 2;
    if (Opcode == changeAddrMode_rr_ioTable[mid][0]) {
      break;
    }
    if (Opcode < changeAddrMode_rr_ioTable[mid][0])
      end = mid;
    else
      start = mid + 1;
  }
  if (start == end)
    return -1; // Instruction doesn't exist in this table.

  return changeAddrMode_rr_ioTable[mid][1];
}

// changeAddrMode_rr_ur
LLVM_READONLY
int changeAddrMode_rr_ur(uint16_t Opcode) {
static const uint16_t changeAddrMode_rr_urTable[][2] = {
  { Hexagon::L4_loadrb_rr, Hexagon::L4_loadrb_ur },
  { Hexagon::L4_loadrd_rr, Hexagon::L4_loadrd_ur },
  { Hexagon::L4_loadrh_rr, Hexagon::L4_loadrh_ur },
  { Hexagon::L4_loadri_rr, Hexagon::L4_loadri_ur },
  { Hexagon::L4_loadrub_rr, Hexagon::L4_loadrub_ur },
  { Hexagon::L4_loadruh_rr, Hexagon::L4_loadruh_ur },
  { Hexagon::S4_storerb_rr, Hexagon::S4_storerb_ur },
  { Hexagon::S4_storerd_rr, Hexagon::S4_storerd_ur },
  { Hexagon::S4_storerf_rr, Hexagon::S4_storerf_ur },
  { Hexagon::S4_storerh_rr, Hexagon::S4_storerh_ur },
  { Hexagon::S4_storeri_rr, Hexagon::S4_storeri_ur },
}; // End of changeAddrMode_rr_urTable

  unsigned mid;
  unsigned start = 0;
  unsigned end = 11;
  while (start < end) {
    mid = start + (end - start) / 2;
    if (Opcode == changeAddrMode_rr_urTable[mid][0]) {
      break;
    }
    if (Opcode < changeAddrMode_rr_urTable[mid][0])
      end = mid;
    else
      start = mid + 1;
  }
  if (start == end)
    return -1; // Instruction doesn't exist in this table.

  return changeAddrMode_rr_urTable[mid][1];
}

// changeAddrMode_ur_rr
LLVM_READONLY
int changeAddrMode_ur_rr(uint16_t Opcode) {
static const uint16_t changeAddrMode_ur_rrTable[][2] = {
  { Hexagon::L4_loadrb_ur, Hexagon::L4_loadrb_rr },
  { Hexagon::L4_loadrd_ur, Hexagon::L4_loadrd_rr },
  { Hexagon::L4_loadrh_ur, Hexagon::L4_loadrh_rr },
  { Hexagon::L4_loadri_ur, Hexagon::L4_loadri_rr },
  { Hexagon::L4_loadrub_ur, Hexagon::L4_loadrub_rr },
  { Hexagon::L4_loadruh_ur, Hexagon::L4_loadruh_rr },
  { Hexagon::S4_storerb_ur, Hexagon::S4_storerb_rr },
  { Hexagon::S4_storerd_ur, Hexagon::S4_storerd_rr },
  { Hexagon::S4_storerf_ur, Hexagon::S4_storerf_rr },
  { Hexagon::S4_storerh_ur, Hexagon::S4_storerh_rr },
  { Hexagon::S4_storeri_ur, Hexagon::S4_storeri_rr },
}; // End of changeAddrMode_ur_rrTable

  unsigned mid;
  unsigned start = 0;
  unsigned end = 11;
  while (start < end) {
    mid = start + (end - start) / 2;
    if (Opcode == changeAddrMode_ur_rrTable[mid][0]) {
      break;
    }
    if (Opcode < changeAddrMode_ur_rrTable[mid][0])
      end = mid;
    else
      start = mid + 1;
  }
  if (start == end)
    return -1; // Instruction doesn't exist in this table.

  return changeAddrMode_ur_rrTable[mid][1];
}

// getFalsePredOpcode
LLVM_READONLY
int getFalsePredOpcode(uint16_t Opcode) {
static const uint16_t getFalsePredOpcodeTable[][2] = {
  { Hexagon::A2_tfrpt, Hexagon::A2_tfrpf },
  { Hexagon::A2_tfrptnew, Hexagon::A2_tfrpfnew },
  { Hexagon::A2_tfrt, Hexagon::A2_tfrf },
  { Hexagon::A2_tfrtnew, Hexagon::A2_tfrfnew },
  { Hexagon::A2_paddit, Hexagon::A2_paddif },
  { Hexagon::A2_padditnew, Hexagon::A2_paddifnew },
  { Hexagon::A2_paddt, Hexagon::A2_paddf },
  { Hexagon::A2_paddtnew, Hexagon::A2_paddfnew },
  { Hexagon::A2_pandt, Hexagon::A2_pandf },
  { Hexagon::A2_pandtnew, Hexagon::A2_pandfnew },
  { Hexagon::A2_port, Hexagon::A2_porf },
  { Hexagon::A2_portnew, Hexagon::A2_porfnew },
  { Hexagon::A2_psubt, Hexagon::A2_psubf },
  { Hexagon::A2_psubtnew, Hexagon::A2_psubfnew },
  { Hexagon::A2_pxort, Hexagon::A2_pxorf },
  { Hexagon::A2_pxortnew, Hexagon::A2_pxorfnew },
  { Hexagon::A4_paslht, Hexagon::A4_paslhf },
  { Hexagon::A4_paslhtnew, Hexagon::A4_paslhfnew },
  { Hexagon::A4_pasrht, Hexagon::A4_pasrhf },
  { Hexagon::A4_pasrhtnew, Hexagon::A4_pasrhfnew },
  { Hexagon::A4_psxtbt, Hexagon::A4_psxtbf },
  { Hexagon::A4_psxtbtnew, Hexagon::A4_psxtbfnew },
  { Hexagon::A4_psxtht, Hexagon::A4_psxthf },
  { Hexagon::A4_psxthtnew, Hexagon::A4_psxthfnew },
  { Hexagon::A4_pzxtbt, Hexagon::A4_pzxtbf },
  { Hexagon::A4_pzxtbtnew, Hexagon::A4_pzxtbfnew },
  { Hexagon::A4_pzxtht, Hexagon::A4_pzxthf },
  { Hexagon::A4_pzxthtnew, Hexagon::A4_pzxthfnew },
  { Hexagon::C2_ccombinewnewt, Hexagon::C2_ccombinewnewf },
  { Hexagon::C2_ccombinewt, Hexagon::C2_ccombinewf },
  { Hexagon::C2_cmoveit, Hexagon::C2_cmoveif },
  { Hexagon::C2_cmovenewit, Hexagon::C2_cmovenewif },
  { Hexagon::J2_callt, Hexagon::J2_callf },
  { Hexagon::J2_jumprt, Hexagon::J2_jumprf },
  { Hexagon::J2_jumprtnew, Hexagon::J2_jumprfnew },
  { Hexagon::J2_jumprtnewpt, Hexagon::J2_jumprfnewpt },
  { Hexagon::J2_jumprtpt, Hexagon::J2_jumprfpt },
  { Hexagon::J2_jumpt, Hexagon::J2_jumpf },
  { Hexagon::J2_jumptnew, Hexagon::J2_jumpfnew },
  { Hexagon::J2_jumptnewpt, Hexagon::J2_jumpfnewpt },
  { Hexagon::J2_jumptpt, Hexagon::J2_jumpfpt },
  { Hexagon::J4_cmpeq_t_jumpnv_nt, Hexagon::J4_cmpeq_f_jumpnv_nt },
  { Hexagon::J4_cmpeq_t_jumpnv_t, Hexagon::J4_cmpeq_f_jumpnv_t },
  { Hexagon::J4_cmpeq_tp0_jump_nt, Hexagon::J4_cmpeq_fp0_jump_nt },
  { Hexagon::J4_cmpeq_tp0_jump_t, Hexagon::J4_cmpeq_fp0_jump_t },
  { Hexagon::J4_cmpeq_tp1_jump_nt, Hexagon::J4_cmpeq_fp1_jump_nt },
  { Hexagon::J4_cmpeq_tp1_jump_t, Hexagon::J4_cmpeq_fp1_jump_t },
  { Hexagon::J4_cmpeqi_t_jumpnv_nt, Hexagon::J4_cmpeqi_f_jumpnv_nt },
  { Hexagon::J4_cmpeqi_t_jumpnv_t, Hexagon::J4_cmpeqi_f_jumpnv_t },
  { Hexagon::J4_cmpeqi_tp0_jump_nt, Hexagon::J4_cmpeqi_fp0_jump_nt },
  { Hexagon::J4_cmpeqi_tp0_jump_t, Hexagon::J4_cmpeqi_fp0_jump_t },
  { Hexagon::J4_cmpeqi_tp1_jump_nt, Hexagon::J4_cmpeqi_fp1_jump_nt },
  { Hexagon::J4_cmpeqi_tp1_jump_t, Hexagon::J4_cmpeqi_fp1_jump_t },
  { Hexagon::J4_cmpeqn1_t_jumpnv_nt, Hexagon::J4_cmpeqn1_f_jumpnv_nt },
  { Hexagon::J4_cmpeqn1_t_jumpnv_t, Hexagon::J4_cmpeqn1_f_jumpnv_t },
  { Hexagon::J4_cmpeqn1_tp0_jump_nt, Hexagon::J4_cmpeqn1_fp0_jump_nt },
  { Hexagon::J4_cmpeqn1_tp0_jump_t, Hexagon::J4_cmpeqn1_fp0_jump_t },
  { Hexagon::J4_cmpeqn1_tp1_jump_nt, Hexagon::J4_cmpeqn1_fp1_jump_nt },
  { Hexagon::J4_cmpeqn1_tp1_jump_t, Hexagon::J4_cmpeqn1_fp1_jump_t },
  { Hexagon::J4_cmpgt_t_jumpnv_nt, Hexagon::J4_cmpgt_f_jumpnv_nt },
  { Hexagon::J4_cmpgt_t_jumpnv_t, Hexagon::J4_cmpgt_f_jumpnv_t },
  { Hexagon::J4_cmpgt_tp0_jump_nt, Hexagon::J4_cmpgt_fp0_jump_nt },
  { Hexagon::J4_cmpgt_tp0_jump_t, Hexagon::J4_cmpgt_fp0_jump_t },
  { Hexagon::J4_cmpgt_tp1_jump_nt, Hexagon::J4_cmpgt_fp1_jump_nt },
  { Hexagon::J4_cmpgt_tp1_jump_t, Hexagon::J4_cmpgt_fp1_jump_t },
  { Hexagon::J4_cmpgti_t_jumpnv_nt, Hexagon::J4_cmpgti_f_jumpnv_nt },
  { Hexagon::J4_cmpgti_t_jumpnv_t, Hexagon::J4_cmpgti_f_jumpnv_t },
  { Hexagon::J4_cmpgti_tp0_jump_nt, Hexagon::J4_cmpgti_fp0_jump_nt },
  { Hexagon::J4_cmpgti_tp0_jump_t, Hexagon::J4_cmpgti_fp0_jump_t },
  { Hexagon::J4_cmpgti_tp1_jump_nt, Hexagon::J4_cmpgti_fp1_jump_nt },
  { Hexagon::J4_cmpgti_tp1_jump_t, Hexagon::J4_cmpgti_fp1_jump_t },
  { Hexagon::J4_cmpgtn1_t_jumpnv_nt, Hexagon::J4_cmpgtn1_f_jumpnv_nt },
  { Hexagon::J4_cmpgtn1_t_jumpnv_t, Hexagon::J4_cmpgtn1_f_jumpnv_t },
  { Hexagon::J4_cmpgtn1_tp0_jump_nt, Hexagon::J4_cmpgtn1_fp0_jump_nt },
  { Hexagon::J4_cmpgtn1_tp0_jump_t, Hexagon::J4_cmpgtn1_fp0_jump_t },
  { Hexagon::J4_cmpgtn1_tp1_jump_nt, Hexagon::J4_cmpgtn1_fp1_jump_nt },
  { Hexagon::J4_cmpgtn1_tp1_jump_t, Hexagon::J4_cmpgtn1_fp1_jump_t },
  { Hexagon::J4_cmpgtu_t_jumpnv_nt, Hexagon::J4_cmpgtu_f_jumpnv_nt },
  { Hexagon::J4_cmpgtu_t_jumpnv_t, Hexagon::J4_cmpgtu_f_jumpnv_t },
  { Hexagon::J4_cmpgtu_tp0_jump_nt, Hexagon::J4_cmpgtu_fp0_jump_nt },
  { Hexagon::J4_cmpgtu_tp0_jump_t, Hexagon::J4_cmpgtu_fp0_jump_t },
  { Hexagon::J4_cmpgtu_tp1_jump_nt, Hexagon::J4_cmpgtu_fp1_jump_nt },
  { Hexagon::J4_cmpgtu_tp1_jump_t, Hexagon::J4_cmpgtu_fp1_jump_t },
  { Hexagon::J4_cmpgtui_t_jumpnv_nt, Hexagon::J4_cmpgtui_f_jumpnv_nt },
  { Hexagon::J4_cmpgtui_t_jumpnv_t, Hexagon::J4_cmpgtui_f_jumpnv_t },
  { Hexagon::J4_cmpgtui_tp0_jump_nt, Hexagon::J4_cmpgtui_fp0_jump_nt },
  { Hexagon::J4_cmpgtui_tp0_jump_t, Hexagon::J4_cmpgtui_fp0_jump_t },
  { Hexagon::J4_cmpgtui_tp1_jump_nt, Hexagon::J4_cmpgtui_fp1_jump_nt },
  { Hexagon::J4_cmpgtui_tp1_jump_t, Hexagon::J4_cmpgtui_fp1_jump_t },
  { Hexagon::J4_cmplt_t_jumpnv_nt, Hexagon::J4_cmplt_f_jumpnv_nt },
  { Hexagon::J4_cmplt_t_jumpnv_t, Hexagon::J4_cmplt_f_jumpnv_t },
  { Hexagon::J4_cmpltu_t_jumpnv_nt, Hexagon::J4_cmpltu_f_jumpnv_nt },
  { Hexagon::J4_cmpltu_t_jumpnv_t, Hexagon::J4_cmpltu_f_jumpnv_t },
  { Hexagon::L2_ploadrbt_io, Hexagon::L2_ploadrbf_io },
  { Hexagon::L2_ploadrbt_pi, Hexagon::L2_ploadrbf_pi },
  { Hexagon::L2_ploadrbtnew_io, Hexagon::L2_ploadrbfnew_io },
  { Hexagon::L2_ploadrbtnew_pi, Hexagon::L2_ploadrbfnew_pi },
  { Hexagon::L2_ploadrdt_io, Hexagon::L2_ploadrdf_io },
  { Hexagon::L2_ploadrdt_pi, Hexagon::L2_ploadrdf_pi },
  { Hexagon::L2_ploadrdtnew_io, Hexagon::L2_ploadrdfnew_io },
  { Hexagon::L2_ploadrdtnew_pi, Hexagon::L2_ploadrdfnew_pi },
  { Hexagon::L2_ploadrht_io, Hexagon::L2_ploadrhf_io },
  { Hexagon::L2_ploadrht_pi, Hexagon::L2_ploadrhf_pi },
  { Hexagon::L2_ploadrhtnew_io, Hexagon::L2_ploadrhfnew_io },
  { Hexagon::L2_ploadrhtnew_pi, Hexagon::L2_ploadrhfnew_pi },
  { Hexagon::L2_ploadrit_io, Hexagon::L2_ploadrif_io },
  { Hexagon::L2_ploadrit_pi, Hexagon::L2_ploadrif_pi },
  { Hexagon::L2_ploadritnew_io, Hexagon::L2_ploadrifnew_io },
  { Hexagon::L2_ploadritnew_pi, Hexagon::L2_ploadrifnew_pi },
  { Hexagon::L2_ploadrubt_io, Hexagon::L2_ploadrubf_io },
  { Hexagon::L2_ploadrubt_pi, Hexagon::L2_ploadrubf_pi },
  { Hexagon::L2_ploadrubtnew_io, Hexagon::L2_ploadrubfnew_io },
  { Hexagon::L2_ploadrubtnew_pi, Hexagon::L2_ploadrubfnew_pi },
  { Hexagon::L2_ploadruht_io, Hexagon::L2_ploadruhf_io },
  { Hexagon::L2_ploadruht_pi, Hexagon::L2_ploadruhf_pi },
  { Hexagon::L2_ploadruhtnew_io, Hexagon::L2_ploadruhfnew_io },
  { Hexagon::L2_ploadruhtnew_pi, Hexagon::L2_ploadruhfnew_pi },
  { Hexagon::L4_ploadrbt_abs, Hexagon::L4_ploadrbf_abs },
  { Hexagon::L4_ploadrbt_rr, Hexagon::L4_ploadrbf_rr },
  { Hexagon::L4_ploadrbtnew_abs, Hexagon::L4_ploadrbfnew_abs },
  { Hexagon::L4_ploadrbtnew_rr, Hexagon::L4_ploadrbfnew_rr },
  { Hexagon::L4_ploadrdt_abs, Hexagon::L4_ploadrdf_abs },
  { Hexagon::L4_ploadrdt_rr, Hexagon::L4_ploadrdf_rr },
  { Hexagon::L4_ploadrdtnew_abs, Hexagon::L4_ploadrdfnew_abs },
  { Hexagon::L4_ploadrdtnew_rr, Hexagon::L4_ploadrdfnew_rr },
  { Hexagon::L4_ploadrht_abs, Hexagon::L4_ploadrhf_abs },
  { Hexagon::L4_ploadrht_rr, Hexagon::L4_ploadrhf_rr },
  { Hexagon::L4_ploadrhtnew_abs, Hexagon::L4_ploadrhfnew_abs },
  { Hexagon::L4_ploadrhtnew_rr, Hexagon::L4_ploadrhfnew_rr },
  { Hexagon::L4_ploadrit_abs, Hexagon::L4_ploadrif_abs },
  { Hexagon::L4_ploadrit_rr, Hexagon::L4_ploadrif_rr },
  { Hexagon::L4_ploadritnew_abs, Hexagon::L4_ploadrifnew_abs },
  { Hexagon::L4_ploadritnew_rr, Hexagon::L4_ploadrifnew_rr },
  { Hexagon::L4_ploadrubt_abs, Hexagon::L4_ploadrubf_abs },
  { Hexagon::L4_ploadrubt_rr, Hexagon::L4_ploadrubf_rr },
  { Hexagon::L4_ploadrubtnew_abs, Hexagon::L4_ploadrubfnew_abs },
  { Hexagon::L4_ploadrubtnew_rr, Hexagon::L4_ploadrubfnew_rr },
  { Hexagon::L4_ploadruht_abs, Hexagon::L4_ploadruhf_abs },
  { Hexagon::L4_ploadruht_rr, Hexagon::L4_ploadruhf_rr },
  { Hexagon::L4_ploadruhtnew_abs, Hexagon::L4_ploadruhfnew_abs },
  { Hexagon::L4_ploadruhtnew_rr, Hexagon::L4_ploadruhfnew_rr },
  { Hexagon::L4_return_t, Hexagon::L4_return_f },
  { Hexagon::L4_return_tnew_pnt, Hexagon::L4_return_fnew_pnt },
  { Hexagon::L4_return_tnew_pt, Hexagon::L4_return_fnew_pt },
  { Hexagon::PS_jmprett, Hexagon::PS_jmpretf },
  { Hexagon::PS_jmprettnew, Hexagon::PS_jmpretfnew },
  { Hexagon::PS_jmprettnewpt, Hexagon::PS_jmpretfnewpt },
  { Hexagon::S2_pstorerbnewt_io, Hexagon::S2_pstorerbnewf_io },
  { Hexagon::S2_pstorerbnewt_pi, Hexagon::S2_pstorerbnewf_pi },
  { Hexagon::S2_pstorerbnewtnew_pi, Hexagon::S2_pstorerbnewfnew_pi },
  { Hexagon::S2_pstorerbt_io, Hexagon::S2_pstorerbf_io },
  { Hexagon::S2_pstorerbt_pi, Hexagon::S2_pstorerbf_pi },
  { Hexagon::S2_pstorerbtnew_pi, Hexagon::S2_pstorerbfnew_pi },
  { Hexagon::S2_pstorerdt_io, Hexagon::S2_pstorerdf_io },
  { Hexagon::S2_pstorerdt_pi, Hexagon::S2_pstorerdf_pi },
  { Hexagon::S2_pstorerdtnew_pi, Hexagon::S2_pstorerdfnew_pi },
  { Hexagon::S2_pstorerft_io, Hexagon::S2_pstorerff_io },
  { Hexagon::S2_pstorerft_pi, Hexagon::S2_pstorerff_pi },
  { Hexagon::S2_pstorerftnew_pi, Hexagon::S2_pstorerffnew_pi },
  { Hexagon::S2_pstorerhnewt_io, Hexagon::S2_pstorerhnewf_io },
  { Hexagon::S2_pstorerhnewt_pi, Hexagon::S2_pstorerhnewf_pi },
  { Hexagon::S2_pstorerhnewtnew_pi, Hexagon::S2_pstorerhnewfnew_pi },
  { Hexagon::S2_pstorerht_io, Hexagon::S2_pstorerhf_io },
  { Hexagon::S2_pstorerht_pi, Hexagon::S2_pstorerhf_pi },
  { Hexagon::S2_pstorerhtnew_pi, Hexagon::S2_pstorerhfnew_pi },
  { Hexagon::S2_pstorerinewt_io, Hexagon::S2_pstorerinewf_io },
  { Hexagon::S2_pstorerinewt_pi, Hexagon::S2_pstorerinewf_pi },
  { Hexagon::S2_pstorerinewtnew_pi, Hexagon::S2_pstorerinewfnew_pi },
  { Hexagon::S2_pstorerit_io, Hexagon::S2_pstorerif_io },
  { Hexagon::S2_pstorerit_pi, Hexagon::S2_pstorerif_pi },
  { Hexagon::S2_pstoreritnew_pi, Hexagon::S2_pstorerifnew_pi },
  { Hexagon::S4_pstorerbnewt_abs, Hexagon::S4_pstorerbnewf_abs },
  { Hexagon::S4_pstorerbnewt_rr, Hexagon::S4_pstorerbnewf_rr },
  { Hexagon::S4_pstorerbnewtnew_abs, Hexagon::S4_pstorerbnewfnew_abs },
  { Hexagon::S4_pstorerbnewtnew_io, Hexagon::S4_pstorerbnewfnew_io },
  { Hexagon::S4_pstorerbnewtnew_rr, Hexagon::S4_pstorerbnewfnew_rr },
  { Hexagon::S4_pstorerbt_abs, Hexagon::S4_pstorerbf_abs },
  { Hexagon::S4_pstorerbt_rr, Hexagon::S4_pstorerbf_rr },
  { Hexagon::S4_pstorerbtnew_abs, Hexagon::S4_pstorerbfnew_abs },
  { Hexagon::S4_pstorerbtnew_io, Hexagon::S4_pstorerbfnew_io },
  { Hexagon::S4_pstorerbtnew_rr, Hexagon::S4_pstorerbfnew_rr },
  { Hexagon::S4_pstorerdt_abs, Hexagon::S4_pstorerdf_abs },
  { Hexagon::S4_pstorerdt_rr, Hexagon::S4_pstorerdf_rr },
  { Hexagon::S4_pstorerdtnew_abs, Hexagon::S4_pstorerdfnew_abs },
  { Hexagon::S4_pstorerdtnew_io, Hexagon::S4_pstorerdfnew_io },
  { Hexagon::S4_pstorerdtnew_rr, Hexagon::S4_pstorerdfnew_rr },
  { Hexagon::S4_pstorerft_abs, Hexagon::S4_pstorerff_abs },
  { Hexagon::S4_pstorerft_rr, Hexagon::S4_pstorerff_rr },
  { Hexagon::S4_pstorerftnew_abs, Hexagon::S4_pstorerffnew_abs },
  { Hexagon::S4_pstorerftnew_io, Hexagon::S4_pstorerffnew_io },
  { Hexagon::S4_pstorerftnew_rr, Hexagon::S4_pstorerffnew_rr },
  { Hexagon::S4_pstorerhnewt_abs, Hexagon::S4_pstorerhnewf_abs },
  { Hexagon::S4_pstorerhnewt_rr, Hexagon::S4_pstorerhnewf_rr },
  { Hexagon::S4_pstorerhnewtnew_abs, Hexagon::S4_pstorerhnewfnew_abs },
  { Hexagon::S4_pstorerhnewtnew_io, Hexagon::S4_pstorerhnewfnew_io },
  { Hexagon::S4_pstorerhnewtnew_rr, Hexagon::S4_pstorerhnewfnew_rr },
  { Hexagon::S4_pstorerht_abs, Hexagon::S4_pstorerhf_abs },
  { Hexagon::S4_pstorerht_rr, Hexagon::S4_pstorerhf_rr },
  { Hexagon::S4_pstorerhtnew_abs, Hexagon::S4_pstorerhfnew_abs },
  { Hexagon::S4_pstorerhtnew_io, Hexagon::S4_pstorerhfnew_io },
  { Hexagon::S4_pstorerhtnew_rr, Hexagon::S4_pstorerhfnew_rr },
  { Hexagon::S4_pstorerinewt_abs, Hexagon::S4_pstorerinewf_abs },
  { Hexagon::S4_pstorerinewt_rr, Hexagon::S4_pstorerinewf_rr },
  { Hexagon::S4_pstorerinewtnew_abs, Hexagon::S4_pstorerinewfnew_abs },
  { Hexagon::S4_pstorerinewtnew_io, Hexagon::S4_pstorerinewfnew_io },
  { Hexagon::S4_pstorerinewtnew_rr, Hexagon::S4_pstorerinewfnew_rr },
  { Hexagon::S4_pstorerit_abs, Hexagon::S4_pstorerif_abs },
  { Hexagon::S4_pstorerit_rr, Hexagon::S4_pstorerif_rr },
  { Hexagon::S4_pstoreritnew_abs, Hexagon::S4_pstorerifnew_abs },
  { Hexagon::S4_pstoreritnew_io, Hexagon::S4_pstorerifnew_io },
  { Hexagon::S4_pstoreritnew_rr, Hexagon::S4_pstorerifnew_rr },
  { Hexagon::S4_storeirbt_io, Hexagon::S4_storeirbf_io },
  { Hexagon::S4_storeirbtnew_io, Hexagon::S4_storeirbfnew_io },
  { Hexagon::S4_storeirht_io, Hexagon::S4_storeirhf_io },
  { Hexagon::S4_storeirhtnew_io, Hexagon::S4_storeirhfnew_io },
  { Hexagon::S4_storeirit_io, Hexagon::S4_storeirif_io },
  { Hexagon::S4_storeiritnew_io, Hexagon::S4_storeirifnew_io },
  { Hexagon::V6_vL32b_cur_pred_ai, Hexagon::V6_vL32b_cur_npred_ai },
  { Hexagon::V6_vL32b_cur_pred_pi, Hexagon::V6_vL32b_cur_npred_pi },
  { Hexagon::V6_vL32b_cur_pred_ppu, Hexagon::V6_vL32b_cur_npred_ppu },
  { Hexagon::V6_vL32b_nt_cur_pred_ai, Hexagon::V6_vL32b_nt_cur_npred_ai },
  { Hexagon::V6_vL32b_nt_cur_pred_pi, Hexagon::V6_vL32b_nt_cur_npred_pi },
  { Hexagon::V6_vL32b_nt_cur_pred_ppu, Hexagon::V6_vL32b_nt_cur_npred_ppu },
  { Hexagon::V6_vL32b_nt_pred_ai, Hexagon::V6_vL32b_nt_npred_ai },
  { Hexagon::V6_vL32b_nt_pred_pi, Hexagon::V6_vL32b_nt_npred_pi },
  { Hexagon::V6_vL32b_nt_pred_ppu, Hexagon::V6_vL32b_nt_npred_ppu },
  { Hexagon::V6_vL32b_nt_tmp_pred_ai, Hexagon::V6_vL32b_nt_tmp_npred_ai },
  { Hexagon::V6_vL32b_nt_tmp_pred_pi, Hexagon::V6_vL32b_nt_tmp_npred_pi },
  { Hexagon::V6_vL32b_nt_tmp_pred_ppu, Hexagon::V6_vL32b_nt_tmp_npred_ppu },
  { Hexagon::V6_vL32b_pred_ai, Hexagon::V6_vL32b_npred_ai },
  { Hexagon::V6_vL32b_pred_pi, Hexagon::V6_vL32b_npred_pi },
  { Hexagon::V6_vL32b_pred_ppu, Hexagon::V6_vL32b_npred_ppu },
  { Hexagon::V6_vL32b_tmp_pred_ai, Hexagon::V6_vL32b_tmp_npred_ai },
  { Hexagon::V6_vL32b_tmp_pred_pi, Hexagon::V6_vL32b_tmp_npred_pi },
  { Hexagon::V6_vL32b_tmp_pred_ppu, Hexagon::V6_vL32b_tmp_npred_ppu },
  { Hexagon::V6_vS32Ub_pred_ai, Hexagon::V6_vS32Ub_npred_ai },
  { Hexagon::V6_vS32Ub_pred_pi, Hexagon::V6_vS32Ub_npred_pi },
  { Hexagon::V6_vS32Ub_pred_ppu, Hexagon::V6_vS32Ub_npred_ppu },
  { Hexagon::V6_vS32b_new_pred_ai, Hexagon::V6_vS32b_new_npred_ai },
  { Hexagon::V6_vS32b_new_pred_pi, Hexagon::V6_vS32b_new_npred_pi },
  { Hexagon::V6_vS32b_new_pred_ppu, Hexagon::V6_vS32b_new_npred_ppu },
  { Hexagon::V6_vS32b_nt_new_pred_ai, Hexagon::V6_vS32b_nt_new_npred_ai },
  { Hexagon::V6_vS32b_nt_new_pred_pi, Hexagon::V6_vS32b_nt_new_npred_pi },
  { Hexagon::V6_vS32b_nt_new_pred_ppu, Hexagon::V6_vS32b_nt_new_npred_ppu },
  { Hexagon::V6_vS32b_nt_pred_ai, Hexagon::V6_vS32b_nt_npred_ai },
  { Hexagon::V6_vS32b_nt_pred_pi, Hexagon::V6_vS32b_nt_npred_pi },
  { Hexagon::V6_vS32b_nt_pred_ppu, Hexagon::V6_vS32b_nt_npred_ppu },
  { Hexagon::V6_vS32b_pred_ai, Hexagon::V6_vS32b_npred_ai },
  { Hexagon::V6_vS32b_pred_pi, Hexagon::V6_vS32b_npred_pi },
  { Hexagon::V6_vS32b_pred_ppu, Hexagon::V6_vS32b_npred_ppu },
}; // End of getFalsePredOpcodeTable

  unsigned mid;
  unsigned start = 0;
  unsigned end = 250;
  while (start < end) {
    mid = start + (end - start) / 2;
    if (Opcode == getFalsePredOpcodeTable[mid][0]) {
      break;
    }
    if (Opcode < getFalsePredOpcodeTable[mid][0])
      end = mid;
    else
      start = mid + 1;
  }
  if (start == end)
    return -1; // Instruction doesn't exist in this table.

  return getFalsePredOpcodeTable[mid][1];
}

// getNewValueOpcode
LLVM_READONLY
int getNewValueOpcode(uint16_t Opcode) {
static const uint16_t getNewValueOpcodeTable[][2] = {
  { Hexagon::PS_storerbabs, Hexagon::PS_storerbnewabs },
  { Hexagon::PS_storerhabs, Hexagon::PS_storerhnewabs },
  { Hexagon::PS_storeriabs, Hexagon::PS_storerinewabs },
  { Hexagon::S2_pstorerbf_io, Hexagon::S2_pstorerbnewf_io },
  { Hexagon::S2_pstorerbf_pi, Hexagon::S2_pstorerbnewf_pi },
  { Hexagon::S2_pstorerbfnew_pi, Hexagon::S2_pstorerbnewfnew_pi },
  { Hexagon::S2_pstorerbt_io, Hexagon::S2_pstorerbnewt_io },
  { Hexagon::S2_pstorerbt_pi, Hexagon::S2_pstorerbnewt_pi },
  { Hexagon::S2_pstorerbtnew_pi, Hexagon::S2_pstorerbnewtnew_pi },
  { Hexagon::S2_pstorerhf_io, Hexagon::S2_pstorerhnewf_io },
  { Hexagon::S2_pstorerhf_pi, Hexagon::S2_pstorerhnewf_pi },
  { Hexagon::S2_pstorerhfnew_pi, Hexagon::S2_pstorerhnewfnew_pi },
  { Hexagon::S2_pstorerht_io, Hexagon::S2_pstorerhnewt_io },
  { Hexagon::S2_pstorerht_pi, Hexagon::S2_pstorerhnewt_pi },
  { Hexagon::S2_pstorerhtnew_pi, Hexagon::S2_pstorerhnewtnew_pi },
  { Hexagon::S2_pstorerif_io, Hexagon::S2_pstorerinewf_io },
  { Hexagon::S2_pstorerif_pi, Hexagon::S2_pstorerinewf_pi },
  { Hexagon::S2_pstorerifnew_pi, Hexagon::S2_pstorerinewfnew_pi },
  { Hexagon::S2_pstorerit_io, Hexagon::S2_pstorerinewt_io },
  { Hexagon::S2_pstorerit_pi, Hexagon::S2_pstorerinewt_pi },
  { Hexagon::S2_pstoreritnew_pi, Hexagon::S2_pstorerinewtnew_pi },
  { Hexagon::S2_storerb_io, Hexagon::S2_storerbnew_io },
  { Hexagon::S2_storerb_pbr, Hexagon::S2_storerbnew_pbr },
  { Hexagon::S2_storerb_pci, Hexagon::S2_storerbnew_pci },
  { Hexagon::S2_storerb_pcr, Hexagon::S2_storerbnew_pcr },
  { Hexagon::S2_storerb_pi, Hexagon::S2_storerbnew_pi },
  { Hexagon::S2_storerb_pr, Hexagon::S2_storerbnew_pr },
  { Hexagon::S2_storerbgp, Hexagon::S2_storerbnewgp },
  { Hexagon::S2_storerh_io, Hexagon::S2_storerhnew_io },
  { Hexagon::S2_storerh_pbr, Hexagon::S2_storerhnew_pbr },
  { Hexagon::S2_storerh_pci, Hexagon::S2_storerhnew_pci },
  { Hexagon::S2_storerh_pcr, Hexagon::S2_storerhnew_pcr },
  { Hexagon::S2_storerh_pi, Hexagon::S2_storerhnew_pi },
  { Hexagon::S2_storerh_pr, Hexagon::S2_storerhnew_pr },
  { Hexagon::S2_storerhgp, Hexagon::S2_storerhnewgp },
  { Hexagon::S2_storeri_io, Hexagon::S2_storerinew_io },
  { Hexagon::S2_storeri_pbr, Hexagon::S2_storerinew_pbr },
  { Hexagon::S2_storeri_pci, Hexagon::S2_storerinew_pci },
  { Hexagon::S2_storeri_pcr, Hexagon::S2_storerinew_pcr },
  { Hexagon::S2_storeri_pi, Hexagon::S2_storerinew_pi },
  { Hexagon::S2_storeri_pr, Hexagon::S2_storerinew_pr },
  { Hexagon::S2_storerigp, Hexagon::S2_storerinewgp },
  { Hexagon::S4_pstorerbf_abs, Hexagon::S4_pstorerbnewf_abs },
  { Hexagon::S4_pstorerbf_rr, Hexagon::S4_pstorerbnewf_rr },
  { Hexagon::S4_pstorerbfnew_abs, Hexagon::S4_pstorerbnewfnew_abs },
  { Hexagon::S4_pstorerbfnew_io, Hexagon::S4_pstorerbnewfnew_io },
  { Hexagon::S4_pstorerbfnew_rr, Hexagon::S4_pstorerbnewfnew_rr },
  { Hexagon::S4_pstorerbt_abs, Hexagon::S4_pstorerbnewt_abs },
  { Hexagon::S4_pstorerbt_rr, Hexagon::S4_pstorerbnewt_rr },
  { Hexagon::S4_pstorerbtnew_abs, Hexagon::S4_pstorerbnewtnew_abs },
  { Hexagon::S4_pstorerbtnew_io, Hexagon::S4_pstorerbnewtnew_io },
  { Hexagon::S4_pstorerbtnew_rr, Hexagon::S4_pstorerbnewtnew_rr },
  { Hexagon::S4_pstorerhf_abs, Hexagon::S4_pstorerhnewf_abs },
  { Hexagon::S4_pstorerhf_rr, Hexagon::S4_pstorerhnewf_rr },
  { Hexagon::S4_pstorerhfnew_abs, Hexagon::S4_pstorerhnewfnew_abs },
  { Hexagon::S4_pstorerhfnew_io, Hexagon::S4_pstorerhnewfnew_io },
  { Hexagon::S4_pstorerhfnew_rr, Hexagon::S4_pstorerhnewfnew_rr },
  { Hexagon::S4_pstorerht_abs, Hexagon::S4_pstorerhnewt_abs },
  { Hexagon::S4_pstorerht_rr, Hexagon::S4_pstorerhnewt_rr },
  { Hexagon::S4_pstorerhtnew_abs, Hexagon::S4_pstorerhnewtnew_abs },
  { Hexagon::S4_pstorerhtnew_io, Hexagon::S4_pstorerhnewtnew_io },
  { Hexagon::S4_pstorerhtnew_rr, Hexagon::S4_pstorerhnewtnew_rr },
  { Hexagon::S4_pstorerif_abs, Hexagon::S4_pstorerinewf_abs },
  { Hexagon::S4_pstorerif_rr, Hexagon::S4_pstorerinewf_rr },
  { Hexagon::S4_pstorerifnew_abs, Hexagon::S4_pstorerinewfnew_abs },
  { Hexagon::S4_pstorerifnew_io, Hexagon::S4_pstorerinewfnew_io },
  { Hexagon::S4_pstorerifnew_rr, Hexagon::S4_pstorerinewfnew_rr },
  { Hexagon::S4_pstorerit_abs, Hexagon::S4_pstorerinewt_abs },
  { Hexagon::S4_pstorerit_rr, Hexagon::S4_pstorerinewt_rr },
  { Hexagon::S4_pstoreritnew_abs, Hexagon::S4_pstorerinewtnew_abs },
  { Hexagon::S4_pstoreritnew_io, Hexagon::S4_pstorerinewtnew_io },
  { Hexagon::S4_pstoreritnew_rr, Hexagon::S4_pstorerinewtnew_rr },
  { Hexagon::S4_storerb_ap, Hexagon::S4_storerbnew_ap },
  { Hexagon::S4_storerb_rr, Hexagon::S4_storerbnew_rr },
  { Hexagon::S4_storerb_ur, Hexagon::S4_storerbnew_ur },
  { Hexagon::S4_storerh_ap, Hexagon::S4_storerhnew_ap },
  { Hexagon::S4_storerh_rr, Hexagon::S4_storerhnew_rr },
  { Hexagon::S4_storerh_ur, Hexagon::S4_storerhnew_ur },
  { Hexagon::S4_storeri_ap, Hexagon::S4_storerinew_ap },
  { Hexagon::S4_storeri_rr, Hexagon::S4_storerinew_rr },
  { Hexagon::S4_storeri_ur, Hexagon::S4_storerinew_ur },
  { Hexagon::V6_vS32b_ai, Hexagon::V6_vS32b_new_ai },
  { Hexagon::V6_vS32b_npred_ai, Hexagon::V6_vS32b_new_npred_ai },
  { Hexagon::V6_vS32b_npred_pi, Hexagon::V6_vS32b_new_npred_pi },
  { Hexagon::V6_vS32b_npred_ppu, Hexagon::V6_vS32b_new_npred_ppu },
  { Hexagon::V6_vS32b_nt_ai, Hexagon::V6_vS32b_nt_new_ai },
  { Hexagon::V6_vS32b_nt_npred_ai, Hexagon::V6_vS32b_nt_new_npred_ai },
  { Hexagon::V6_vS32b_nt_npred_pi, Hexagon::V6_vS32b_nt_new_npred_pi },
  { Hexagon::V6_vS32b_nt_npred_ppu, Hexagon::V6_vS32b_nt_new_npred_ppu },
  { Hexagon::V6_vS32b_nt_pi, Hexagon::V6_vS32b_nt_new_pi },
  { Hexagon::V6_vS32b_nt_ppu, Hexagon::V6_vS32b_nt_new_ppu },
  { Hexagon::V6_vS32b_nt_pred_ai, Hexagon::V6_vS32b_nt_new_pred_ai },
  { Hexagon::V6_vS32b_nt_pred_pi, Hexagon::V6_vS32b_nt_new_pred_pi },
  { Hexagon::V6_vS32b_nt_pred_ppu, Hexagon::V6_vS32b_nt_new_pred_ppu },
  { Hexagon::V6_vS32b_pi, Hexagon::V6_vS32b_new_pi },
  { Hexagon::V6_vS32b_ppu, Hexagon::V6_vS32b_new_ppu },
  { Hexagon::V6_vS32b_pred_ai, Hexagon::V6_vS32b_new_pred_ai },
  { Hexagon::V6_vS32b_pred_pi, Hexagon::V6_vS32b_new_pred_pi },
  { Hexagon::V6_vS32b_pred_ppu, Hexagon::V6_vS32b_new_pred_ppu },
}; // End of getNewValueOpcodeTable

  unsigned mid;
  unsigned start = 0;
  unsigned end = 99;
  while (start < end) {
    mid = start + (end - start) / 2;
    if (Opcode == getNewValueOpcodeTable[mid][0]) {
      break;
    }
    if (Opcode < getNewValueOpcodeTable[mid][0])
      end = mid;
    else
      start = mid + 1;
  }
  if (start == end)
    return -1; // Instruction doesn't exist in this table.

  return getNewValueOpcodeTable[mid][1];
}

// getNonNVStore
LLVM_READONLY
int getNonNVStore(uint16_t Opcode) {
static const uint16_t getNonNVStoreTable[][2] = {
  { Hexagon::PS_storerbnewabs, Hexagon::PS_storerbabs },
  { Hexagon::PS_storerhnewabs, Hexagon::PS_storerhabs },
  { Hexagon::PS_storerinewabs, Hexagon::PS_storeriabs },
  { Hexagon::S2_pstorerbnewf_io, Hexagon::S2_pstorerbf_io },
  { Hexagon::S2_pstorerbnewf_pi, Hexagon::S2_pstorerbf_pi },
  { Hexagon::S2_pstorerbnewfnew_pi, Hexagon::S2_pstorerbfnew_pi },
  { Hexagon::S2_pstorerbnewt_io, Hexagon::S2_pstorerbt_io },
  { Hexagon::S2_pstorerbnewt_pi, Hexagon::S2_pstorerbt_pi },
  { Hexagon::S2_pstorerbnewtnew_pi, Hexagon::S2_pstorerbtnew_pi },
  { Hexagon::S2_pstorerhnewf_io, Hexagon::S2_pstorerhf_io },
  { Hexagon::S2_pstorerhnewf_pi, Hexagon::S2_pstorerhf_pi },
  { Hexagon::S2_pstorerhnewfnew_pi, Hexagon::S2_pstorerhfnew_pi },
  { Hexagon::S2_pstorerhnewt_io, Hexagon::S2_pstorerht_io },
  { Hexagon::S2_pstorerhnewt_pi, Hexagon::S2_pstorerht_pi },
  { Hexagon::S2_pstorerhnewtnew_pi, Hexagon::S2_pstorerhtnew_pi },
  { Hexagon::S2_pstorerinewf_io, Hexagon::S2_pstorerif_io },
  { Hexagon::S2_pstorerinewf_pi, Hexagon::S2_pstorerif_pi },
  { Hexagon::S2_pstorerinewfnew_pi, Hexagon::S2_pstorerifnew_pi },
  { Hexagon::S2_pstorerinewt_io, Hexagon::S2_pstorerit_io },
  { Hexagon::S2_pstorerinewt_pi, Hexagon::S2_pstorerit_pi },
  { Hexagon::S2_pstorerinewtnew_pi, Hexagon::S2_pstoreritnew_pi },
  { Hexagon::S2_storerbnew_io, Hexagon::S2_storerb_io },
  { Hexagon::S2_storerbnew_pbr, Hexagon::S2_storerb_pbr },
  { Hexagon::S2_storerbnew_pci, Hexagon::S2_storerb_pci },
  { Hexagon::S2_storerbnew_pcr, Hexagon::S2_storerb_pcr },
  { Hexagon::S2_storerbnew_pi, Hexagon::S2_storerb_pi },
  { Hexagon::S2_storerbnew_pr, Hexagon::S2_storerb_pr },
  { Hexagon::S2_storerbnewgp, Hexagon::S2_storerbgp },
  { Hexagon::S2_storerhnew_io, Hexagon::S2_storerh_io },
  { Hexagon::S2_storerhnew_pbr, Hexagon::S2_storerh_pbr },
  { Hexagon::S2_storerhnew_pci, Hexagon::S2_storerh_pci },
  { Hexagon::S2_storerhnew_pcr, Hexagon::S2_storerh_pcr },
  { Hexagon::S2_storerhnew_pi, Hexagon::S2_storerh_pi },
  { Hexagon::S2_storerhnew_pr, Hexagon::S2_storerh_pr },
  { Hexagon::S2_storerhnewgp, Hexagon::S2_storerhgp },
  { Hexagon::S2_storerinew_io, Hexagon::S2_storeri_io },
  { Hexagon::S2_storerinew_pbr, Hexagon::S2_storeri_pbr },
  { Hexagon::S2_storerinew_pci, Hexagon::S2_storeri_pci },
  { Hexagon::S2_storerinew_pcr, Hexagon::S2_storeri_pcr },
  { Hexagon::S2_storerinew_pi, Hexagon::S2_storeri_pi },
  { Hexagon::S2_storerinew_pr, Hexagon::S2_storeri_pr },
  { Hexagon::S2_storerinewgp, Hexagon::S2_storerigp },
  { Hexagon::S4_pstorerbnewf_abs, Hexagon::S4_pstorerbf_abs },
  { Hexagon::S4_pstorerbnewf_rr, Hexagon::S4_pstorerbf_rr },
  { Hexagon::S4_pstorerbnewfnew_abs, Hexagon::S4_pstorerbfnew_abs },
  { Hexagon::S4_pstorerbnewfnew_io, Hexagon::S4_pstorerbfnew_io },
  { Hexagon::S4_pstorerbnewfnew_rr, Hexagon::S4_pstorerbfnew_rr },
  { Hexagon::S4_pstorerbnewt_abs, Hexagon::S4_pstorerbt_abs },
  { Hexagon::S4_pstorerbnewt_rr, Hexagon::S4_pstorerbt_rr },
  { Hexagon::S4_pstorerbnewtnew_abs, Hexagon::S4_pstorerbtnew_abs },
  { Hexagon::S4_pstorerbnewtnew_io, Hexagon::S4_pstorerbtnew_io },
  { Hexagon::S4_pstorerbnewtnew_rr, Hexagon::S4_pstorerbtnew_rr },
  { Hexagon::S4_pstorerhnewf_abs, Hexagon::S4_pstorerhf_abs },
  { Hexagon::S4_pstorerhnewf_rr, Hexagon::S4_pstorerhf_rr },
  { Hexagon::S4_pstorerhnewfnew_abs, Hexagon::S4_pstorerhfnew_abs },
  { Hexagon::S4_pstorerhnewfnew_io, Hexagon::S4_pstorerhfnew_io },
  { Hexagon::S4_pstorerhnewfnew_rr, Hexagon::S4_pstorerhfnew_rr },
  { Hexagon::S4_pstorerhnewt_abs, Hexagon::S4_pstorerht_abs },
  { Hexagon::S4_pstorerhnewt_rr, Hexagon::S4_pstorerht_rr },
  { Hexagon::S4_pstorerhnewtnew_abs, Hexagon::S4_pstorerhtnew_abs },
  { Hexagon::S4_pstorerhnewtnew_io, Hexagon::S4_pstorerhtnew_io },
  { Hexagon::S4_pstorerhnewtnew_rr, Hexagon::S4_pstorerhtnew_rr },
  { Hexagon::S4_pstorerinewf_abs, Hexagon::S4_pstorerif_abs },
  { Hexagon::S4_pstorerinewf_rr, Hexagon::S4_pstorerif_rr },
  { Hexagon::S4_pstorerinewfnew_abs, Hexagon::S4_pstorerifnew_abs },
  { Hexagon::S4_pstorerinewfnew_io, Hexagon::S4_pstorerifnew_io },
  { Hexagon::S4_pstorerinewfnew_rr, Hexagon::S4_pstorerifnew_rr },
  { Hexagon::S4_pstorerinewt_abs, Hexagon::S4_pstorerit_abs },
  { Hexagon::S4_pstorerinewt_rr, Hexagon::S4_pstorerit_rr },
  { Hexagon::S4_pstorerinewtnew_abs, Hexagon::S4_pstoreritnew_abs },
  { Hexagon::S4_pstorerinewtnew_io, Hexagon::S4_pstoreritnew_io },
  { Hexagon::S4_pstorerinewtnew_rr, Hexagon::S4_pstoreritnew_rr },
  { Hexagon::S4_storerbnew_ap, Hexagon::S4_storerb_ap },
  { Hexagon::S4_storerbnew_rr, Hexagon::S4_storerb_rr },
  { Hexagon::S4_storerbnew_ur, Hexagon::S4_storerb_ur },
  { Hexagon::S4_storerhnew_ap, Hexagon::S4_storerh_ap },
  { Hexagon::S4_storerhnew_rr, Hexagon::S4_storerh_rr },
  { Hexagon::S4_storerhnew_ur, Hexagon::S4_storerh_ur },
  { Hexagon::S4_storerinew_ap, Hexagon::S4_storeri_ap },
  { Hexagon::S4_storerinew_rr, Hexagon::S4_storeri_rr },
  { Hexagon::S4_storerinew_ur, Hexagon::S4_storeri_ur },
  { Hexagon::V6_vS32b_new_ai, Hexagon::V6_vS32b_ai },
  { Hexagon::V6_vS32b_new_npred_ai, Hexagon::V6_vS32b_npred_ai },
  { Hexagon::V6_vS32b_new_npred_pi, Hexagon::V6_vS32b_npred_pi },
  { Hexagon::V6_vS32b_new_npred_ppu, Hexagon::V6_vS32b_npred_ppu },
  { Hexagon::V6_vS32b_new_pi, Hexagon::V6_vS32b_pi },
  { Hexagon::V6_vS32b_new_ppu, Hexagon::V6_vS32b_ppu },
  { Hexagon::V6_vS32b_new_pred_ai, Hexagon::V6_vS32b_pred_ai },
  { Hexagon::V6_vS32b_new_pred_pi, Hexagon::V6_vS32b_pred_pi },
  { Hexagon::V6_vS32b_new_pred_ppu, Hexagon::V6_vS32b_pred_ppu },
  { Hexagon::V6_vS32b_nt_new_ai, Hexagon::V6_vS32b_nt_ai },
  { Hexagon::V6_vS32b_nt_new_npred_ai, Hexagon::V6_vS32b_nt_npred_ai },
  { Hexagon::V6_vS32b_nt_new_npred_pi, Hexagon::V6_vS32b_nt_npred_pi },
  { Hexagon::V6_vS32b_nt_new_npred_ppu, Hexagon::V6_vS32b_nt_npred_ppu },
  { Hexagon::V6_vS32b_nt_new_pi, Hexagon::V6_vS32b_nt_pi },
  { Hexagon::V6_vS32b_nt_new_ppu, Hexagon::V6_vS32b_nt_ppu },
  { Hexagon::V6_vS32b_nt_new_pred_ai, Hexagon::V6_vS32b_nt_pred_ai },
  { Hexagon::V6_vS32b_nt_new_pred_pi, Hexagon::V6_vS32b_nt_pred_pi },
  { Hexagon::V6_vS32b_nt_new_pred_ppu, Hexagon::V6_vS32b_nt_pred_ppu },
}; // End of getNonNVStoreTable

  unsigned mid;
  unsigned start = 0;
  unsigned end = 99;
  while (start < end) {
    mid = start + (end - start) / 2;
    if (Opcode == getNonNVStoreTable[mid][0]) {
      break;
    }
    if (Opcode < getNonNVStoreTable[mid][0])
      end = mid;
    else
      start = mid + 1;
  }
  if (start == end)
    return -1; // Instruction doesn't exist in this table.

  return getNonNVStoreTable[mid][1];
}

// getPredNewOpcode
LLVM_READONLY
int getPredNewOpcode(uint16_t Opcode) {
static const uint16_t getPredNewOpcodeTable[][2] = {
  { Hexagon::A2_tfrf, Hexagon::A2_tfrfnew },
  { Hexagon::A2_tfrpf, Hexagon::A2_tfrpfnew },
  { Hexagon::A2_tfrpt, Hexagon::A2_tfrptnew },
  { Hexagon::A2_tfrt, Hexagon::A2_tfrtnew },
  { Hexagon::A2_paddf, Hexagon::A2_paddfnew },
  { Hexagon::A2_paddif, Hexagon::A2_paddifnew },
  { Hexagon::A2_paddit, Hexagon::A2_padditnew },
  { Hexagon::A2_paddt, Hexagon::A2_paddtnew },
  { Hexagon::A2_pandf, Hexagon::A2_pandfnew },
  { Hexagon::A2_pandt, Hexagon::A2_pandtnew },
  { Hexagon::A2_porf, Hexagon::A2_porfnew },
  { Hexagon::A2_port, Hexagon::A2_portnew },
  { Hexagon::A2_psubf, Hexagon::A2_psubfnew },
  { Hexagon::A2_psubt, Hexagon::A2_psubtnew },
  { Hexagon::A2_pxorf, Hexagon::A2_pxorfnew },
  { Hexagon::A2_pxort, Hexagon::A2_pxortnew },
  { Hexagon::A4_paslhf, Hexagon::A4_paslhfnew },
  { Hexagon::A4_paslht, Hexagon::A4_paslhtnew },
  { Hexagon::A4_pasrhf, Hexagon::A4_pasrhfnew },
  { Hexagon::A4_pasrht, Hexagon::A4_pasrhtnew },
  { Hexagon::A4_psxtbf, Hexagon::A4_psxtbfnew },
  { Hexagon::A4_psxtbt, Hexagon::A4_psxtbtnew },
  { Hexagon::A4_psxthf, Hexagon::A4_psxthfnew },
  { Hexagon::A4_psxtht, Hexagon::A4_psxthtnew },
  { Hexagon::A4_pzxtbf, Hexagon::A4_pzxtbfnew },
  { Hexagon::A4_pzxtbt, Hexagon::A4_pzxtbtnew },
  { Hexagon::A4_pzxthf, Hexagon::A4_pzxthfnew },
  { Hexagon::A4_pzxtht, Hexagon::A4_pzxthtnew },
  { Hexagon::C2_ccombinewf, Hexagon::C2_ccombinewnewf },
  { Hexagon::C2_ccombinewt, Hexagon::C2_ccombinewnewt },
  { Hexagon::C2_cmoveif, Hexagon::C2_cmovenewif },
  { Hexagon::C2_cmoveit, Hexagon::C2_cmovenewit },
  { Hexagon::J2_jumpf, Hexagon::J2_jumpfnew },
  { Hexagon::J2_jumpfpt, Hexagon::J2_jumpfnewpt },
  { Hexagon::J2_jumprf, Hexagon::J2_jumprfnew },
  { Hexagon::J2_jumprfpt, Hexagon::J2_jumprfnewpt },
  { Hexagon::J2_jumprt, Hexagon::J2_jumprtnew },
  { Hexagon::J2_jumprtpt, Hexagon::J2_jumprtnewpt },
  { Hexagon::J2_jumpt, Hexagon::J2_jumptnew },
  { Hexagon::J2_jumptpt, Hexagon::J2_jumptnewpt },
  { Hexagon::L2_ploadrbf_io, Hexagon::L2_ploadrbfnew_io },
  { Hexagon::L2_ploadrbf_pi, Hexagon::L2_ploadrbfnew_pi },
  { Hexagon::L2_ploadrbt_io, Hexagon::L2_ploadrbtnew_io },
  { Hexagon::L2_ploadrbt_pi, Hexagon::L2_ploadrbtnew_pi },
  { Hexagon::L2_ploadrdf_io, Hexagon::L2_ploadrdfnew_io },
  { Hexagon::L2_ploadrdf_pi, Hexagon::L2_ploadrdfnew_pi },
  { Hexagon::L2_ploadrdt_io, Hexagon::L2_ploadrdtnew_io },
  { Hexagon::L2_ploadrdt_pi, Hexagon::L2_ploadrdtnew_pi },
  { Hexagon::L2_ploadrhf_io, Hexagon::L2_ploadrhfnew_io },
  { Hexagon::L2_ploadrhf_pi, Hexagon::L2_ploadrhfnew_pi },
  { Hexagon::L2_ploadrht_io, Hexagon::L2_ploadrhtnew_io },
  { Hexagon::L2_ploadrht_pi, Hexagon::L2_ploadrhtnew_pi },
  { Hexagon::L2_ploadrif_io, Hexagon::L2_ploadrifnew_io },
  { Hexagon::L2_ploadrif_pi, Hexagon::L2_ploadrifnew_pi },
  { Hexagon::L2_ploadrit_io, Hexagon::L2_ploadritnew_io },
  { Hexagon::L2_ploadrit_pi, Hexagon::L2_ploadritnew_pi },
  { Hexagon::L2_ploadrubf_io, Hexagon::L2_ploadrubfnew_io },
  { Hexagon::L2_ploadrubf_pi, Hexagon::L2_ploadrubfnew_pi },
  { Hexagon::L2_ploadrubt_io, Hexagon::L2_ploadrubtnew_io },
  { Hexagon::L2_ploadrubt_pi, Hexagon::L2_ploadrubtnew_pi },
  { Hexagon::L2_ploadruhf_io, Hexagon::L2_ploadruhfnew_io },
  { Hexagon::L2_ploadruhf_pi, Hexagon::L2_ploadruhfnew_pi },
  { Hexagon::L2_ploadruht_io, Hexagon::L2_ploadruhtnew_io },
  { Hexagon::L2_ploadruht_pi, Hexagon::L2_ploadruhtnew_pi },
  { Hexagon::L4_ploadrbf_abs, Hexagon::L4_ploadrbfnew_abs },
  { Hexagon::L4_ploadrbf_rr, Hexagon::L4_ploadrbfnew_rr },
  { Hexagon::L4_ploadrbt_abs, Hexagon::L4_ploadrbtnew_abs },
  { Hexagon::L4_ploadrbt_rr, Hexagon::L4_ploadrbtnew_rr },
  { Hexagon::L4_ploadrdf_abs, Hexagon::L4_ploadrdfnew_abs },
  { Hexagon::L4_ploadrdf_rr, Hexagon::L4_ploadrdfnew_rr },
  { Hexagon::L4_ploadrdt_abs, Hexagon::L4_ploadrdtnew_abs },
  { Hexagon::L4_ploadrdt_rr, Hexagon::L4_ploadrdtnew_rr },
  { Hexagon::L4_ploadrhf_abs, Hexagon::L4_ploadrhfnew_abs },
  { Hexagon::L4_ploadrhf_rr, Hexagon::L4_ploadrhfnew_rr },
  { Hexagon::L4_ploadrht_abs, Hexagon::L4_ploadrhtnew_abs },
  { Hexagon::L4_ploadrht_rr, Hexagon::L4_ploadrhtnew_rr },
  { Hexagon::L4_ploadrif_abs, Hexagon::L4_ploadrifnew_abs },
  { Hexagon::L4_ploadrif_rr, Hexagon::L4_ploadrifnew_rr },
  { Hexagon::L4_ploadrit_abs, Hexagon::L4_ploadritnew_abs },
  { Hexagon::L4_ploadrit_rr, Hexagon::L4_ploadritnew_rr },
  { Hexagon::L4_ploadrubf_abs, Hexagon::L4_ploadrubfnew_abs },
  { Hexagon::L4_ploadrubf_rr, Hexagon::L4_ploadrubfnew_rr },
  { Hexagon::L4_ploadrubt_abs, Hexagon::L4_ploadrubtnew_abs },
  { Hexagon::L4_ploadrubt_rr, Hexagon::L4_ploadrubtnew_rr },
  { Hexagon::L4_ploadruhf_abs, Hexagon::L4_ploadruhfnew_abs },
  { Hexagon::L4_ploadruhf_rr, Hexagon::L4_ploadruhfnew_rr },
  { Hexagon::L4_ploadruht_abs, Hexagon::L4_ploadruhtnew_abs },
  { Hexagon::L4_ploadruht_rr, Hexagon::L4_ploadruhtnew_rr },
  { Hexagon::L4_return_f, Hexagon::L4_return_fnew_pt },
  { Hexagon::L4_return_t, Hexagon::L4_return_tnew_pt },
  { Hexagon::PS_jmpretf, Hexagon::PS_jmpretfnew },
  { Hexagon::PS_jmprett, Hexagon::PS_jmprettnew },
  { Hexagon::S2_pstorerbf_io, Hexagon::S4_pstorerbfnew_io },
  { Hexagon::S2_pstorerbf_pi, Hexagon::S2_pstorerbfnew_pi },
  { Hexagon::S2_pstorerbnewf_io, Hexagon::S4_pstorerbnewfnew_io },
  { Hexagon::S2_pstorerbnewf_pi, Hexagon::S2_pstorerbnewfnew_pi },
  { Hexagon::S2_pstorerbnewt_io, Hexagon::S4_pstorerbnewtnew_io },
  { Hexagon::S2_pstorerbnewt_pi, Hexagon::S2_pstorerbnewtnew_pi },
  { Hexagon::S2_pstorerbt_io, Hexagon::S4_pstorerbtnew_io },
  { Hexagon::S2_pstorerbt_pi, Hexagon::S2_pstorerbtnew_pi },
  { Hexagon::S2_pstorerdf_io, Hexagon::S4_pstorerdfnew_io },
  { Hexagon::S2_pstorerdf_pi, Hexagon::S2_pstorerdfnew_pi },
  { Hexagon::S2_pstorerdt_io, Hexagon::S4_pstorerdtnew_io },
  { Hexagon::S2_pstorerdt_pi, Hexagon::S2_pstorerdtnew_pi },
  { Hexagon::S2_pstorerff_io, Hexagon::S4_pstorerffnew_io },
  { Hexagon::S2_pstorerff_pi, Hexagon::S2_pstorerffnew_pi },
  { Hexagon::S2_pstorerft_io, Hexagon::S4_pstorerftnew_io },
  { Hexagon::S2_pstorerft_pi, Hexagon::S2_pstorerftnew_pi },
  { Hexagon::S2_pstorerhf_io, Hexagon::S4_pstorerhfnew_io },
  { Hexagon::S2_pstorerhf_pi, Hexagon::S2_pstorerhfnew_pi },
  { Hexagon::S2_pstorerhnewf_io, Hexagon::S4_pstorerhnewfnew_io },
  { Hexagon::S2_pstorerhnewf_pi, Hexagon::S2_pstorerhnewfnew_pi },
  { Hexagon::S2_pstorerhnewt_io, Hexagon::S4_pstorerhnewtnew_io },
  { Hexagon::S2_pstorerhnewt_pi, Hexagon::S2_pstorerhnewtnew_pi },
  { Hexagon::S2_pstorerht_io, Hexagon::S4_pstorerhtnew_io },
  { Hexagon::S2_pstorerht_pi, Hexagon::S2_pstorerhtnew_pi },
  { Hexagon::S2_pstorerif_io, Hexagon::S4_pstorerifnew_io },
  { Hexagon::S2_pstorerif_pi, Hexagon::S2_pstorerifnew_pi },
  { Hexagon::S2_pstorerinewf_io, Hexagon::S4_pstorerinewfnew_io },
  { Hexagon::S2_pstorerinewf_pi, Hexagon::S2_pstorerinewfnew_pi },
  { Hexagon::S2_pstorerinewt_io, Hexagon::S4_pstorerinewtnew_io },
  { Hexagon::S2_pstorerinewt_pi, Hexagon::S2_pstorerinewtnew_pi },
  { Hexagon::S2_pstorerit_io, Hexagon::S4_pstoreritnew_io },
  { Hexagon::S2_pstorerit_pi, Hexagon::S2_pstoreritnew_pi },
  { Hexagon::S4_pstorerbf_abs, Hexagon::S4_pstorerbfnew_abs },
  { Hexagon::S4_pstorerbf_rr, Hexagon::S4_pstorerbfnew_rr },
  { Hexagon::S4_pstorerbnewf_abs, Hexagon::S4_pstorerbnewfnew_abs },
  { Hexagon::S4_pstorerbnewf_rr, Hexagon::S4_pstorerbnewfnew_rr },
  { Hexagon::S4_pstorerbnewt_abs, Hexagon::S4_pstorerbnewtnew_abs },
  { Hexagon::S4_pstorerbnewt_rr, Hexagon::S4_pstorerbnewtnew_rr },
  { Hexagon::S4_pstorerbt_abs, Hexagon::S4_pstorerbtnew_abs },
  { Hexagon::S4_pstorerbt_rr, Hexagon::S4_pstorerbtnew_rr },
  { Hexagon::S4_pstorerdf_abs, Hexagon::S4_pstorerdfnew_abs },
  { Hexagon::S4_pstorerdf_rr, Hexagon::S4_pstorerdfnew_rr },
  { Hexagon::S4_pstorerdt_abs, Hexagon::S4_pstorerdtnew_abs },
  { Hexagon::S4_pstorerdt_rr, Hexagon::S4_pstorerdtnew_rr },
  { Hexagon::S4_pstorerff_abs, Hexagon::S4_pstorerffnew_abs },
  { Hexagon::S4_pstorerff_rr, Hexagon::S4_pstorerffnew_rr },
  { Hexagon::S4_pstorerft_abs, Hexagon::S4_pstorerftnew_abs },
  { Hexagon::S4_pstorerft_rr, Hexagon::S4_pstorerftnew_rr },
  { Hexagon::S4_pstorerhf_abs, Hexagon::S4_pstorerhfnew_abs },
  { Hexagon::S4_pstorerhf_rr, Hexagon::S4_pstorerhfnew_rr },
  { Hexagon::S4_pstorerhnewf_abs, Hexagon::S4_pstorerhnewfnew_abs },
  { Hexagon::S4_pstorerhnewf_rr, Hexagon::S4_pstorerhnewfnew_rr },
  { Hexagon::S4_pstorerhnewt_abs, Hexagon::S4_pstorerhnewtnew_abs },
  { Hexagon::S4_pstorerhnewt_rr, Hexagon::S4_pstorerhnewtnew_rr },
  { Hexagon::S4_pstorerht_abs, Hexagon::S4_pstorerhtnew_abs },
  { Hexagon::S4_pstorerht_rr, Hexagon::S4_pstorerhtnew_rr },
  { Hexagon::S4_pstorerif_abs, Hexagon::S4_pstorerifnew_abs },
  { Hexagon::S4_pstorerif_rr, Hexagon::S4_pstorerifnew_rr },
  { Hexagon::S4_pstorerinewf_abs, Hexagon::S4_pstorerinewfnew_abs },
  { Hexagon::S4_pstorerinewf_rr, Hexagon::S4_pstorerinewfnew_rr },
  { Hexagon::S4_pstorerinewt_abs, Hexagon::S4_pstorerinewtnew_abs },
  { Hexagon::S4_pstorerinewt_rr, Hexagon::S4_pstorerinewtnew_rr },
  { Hexagon::S4_pstorerit_abs, Hexagon::S4_pstoreritnew_abs },
  { Hexagon::S4_pstorerit_rr, Hexagon::S4_pstoreritnew_rr },
  { Hexagon::S4_storeirbf_io, Hexagon::S4_storeirbfnew_io },
  { Hexagon::S4_storeirbt_io, Hexagon::S4_storeirbtnew_io },
  { Hexagon::S4_storeirhf_io, Hexagon::S4_storeirhfnew_io },
  { Hexagon::S4_storeirht_io, Hexagon::S4_storeirhtnew_io },
  { Hexagon::S4_storeirif_io, Hexagon::S4_storeirifnew_io },
  { Hexagon::S4_storeirit_io, Hexagon::S4_storeiritnew_io },
}; // End of getPredNewOpcodeTable

  unsigned mid;
  unsigned start = 0;
  unsigned end = 162;
  while (start < end) {
    mid = start + (end - start) / 2;
    if (Opcode == getPredNewOpcodeTable[mid][0]) {
      break;
    }
    if (Opcode < getPredNewOpcodeTable[mid][0])
      end = mid;
    else
      start = mid + 1;
  }
  if (start == end)
    return -1; // Instruction doesn't exist in this table.

  return getPredNewOpcodeTable[mid][1];
}

// getPredOldOpcode
LLVM_READONLY
int getPredOldOpcode(uint16_t Opcode) {
static const uint16_t getPredOldOpcodeTable[][2] = {
  { Hexagon::A2_tfrfnew, Hexagon::A2_tfrf },
  { Hexagon::A2_tfrpfnew, Hexagon::A2_tfrpf },
  { Hexagon::A2_tfrptnew, Hexagon::A2_tfrpt },
  { Hexagon::A2_tfrtnew, Hexagon::A2_tfrt },
  { Hexagon::A2_paddfnew, Hexagon::A2_paddf },
  { Hexagon::A2_paddifnew, Hexagon::A2_paddif },
  { Hexagon::A2_padditnew, Hexagon::A2_paddit },
  { Hexagon::A2_paddtnew, Hexagon::A2_paddt },
  { Hexagon::A2_pandfnew, Hexagon::A2_pandf },
  { Hexagon::A2_pandtnew, Hexagon::A2_pandt },
  { Hexagon::A2_porfnew, Hexagon::A2_porf },
  { Hexagon::A2_portnew, Hexagon::A2_port },
  { Hexagon::A2_psubfnew, Hexagon::A2_psubf },
  { Hexagon::A2_psubtnew, Hexagon::A2_psubt },
  { Hexagon::A2_pxorfnew, Hexagon::A2_pxorf },
  { Hexagon::A2_pxortnew, Hexagon::A2_pxort },
  { Hexagon::A4_paslhfnew, Hexagon::A4_paslhf },
  { Hexagon::A4_paslhtnew, Hexagon::A4_paslht },
  { Hexagon::A4_pasrhfnew, Hexagon::A4_pasrhf },
  { Hexagon::A4_pasrhtnew, Hexagon::A4_pasrht },
  { Hexagon::A4_psxtbfnew, Hexagon::A4_psxtbf },
  { Hexagon::A4_psxtbtnew, Hexagon::A4_psxtbt },
  { Hexagon::A4_psxthfnew, Hexagon::A4_psxthf },
  { Hexagon::A4_psxthtnew, Hexagon::A4_psxtht },
  { Hexagon::A4_pzxtbfnew, Hexagon::A4_pzxtbf },
  { Hexagon::A4_pzxtbtnew, Hexagon::A4_pzxtbt },
  { Hexagon::A4_pzxthfnew, Hexagon::A4_pzxthf },
  { Hexagon::A4_pzxthtnew, Hexagon::A4_pzxtht },
  { Hexagon::C2_ccombinewnewf, Hexagon::C2_ccombinewf },
  { Hexagon::C2_ccombinewnewt, Hexagon::C2_ccombinewt },
  { Hexagon::C2_cmovenewif, Hexagon::C2_cmoveif },
  { Hexagon::C2_cmovenewit, Hexagon::C2_cmoveit },
  { Hexagon::J2_jumpfnew, Hexagon::J2_jumpf },
  { Hexagon::J2_jumpfnewpt, Hexagon::J2_jumpfpt },
  { Hexagon::J2_jumprfnew, Hexagon::J2_jumprf },
  { Hexagon::J2_jumprfnewpt, Hexagon::J2_jumprfpt },
  { Hexagon::J2_jumprtnew, Hexagon::J2_jumprt },
  { Hexagon::J2_jumprtnewpt, Hexagon::J2_jumprtpt },
  { Hexagon::J2_jumptnew, Hexagon::J2_jumpt },
  { Hexagon::J2_jumptnewpt, Hexagon::J2_jumptpt },
  { Hexagon::L2_ploadrbfnew_io, Hexagon::L2_ploadrbf_io },
  { Hexagon::L2_ploadrbfnew_pi, Hexagon::L2_ploadrbf_pi },
  { Hexagon::L2_ploadrbtnew_io, Hexagon::L2_ploadrbt_io },
  { Hexagon::L2_ploadrbtnew_pi, Hexagon::L2_ploadrbt_pi },
  { Hexagon::L2_ploadrdfnew_io, Hexagon::L2_ploadrdf_io },
  { Hexagon::L2_ploadrdfnew_pi, Hexagon::L2_ploadrdf_pi },
  { Hexagon::L2_ploadrdtnew_io, Hexagon::L2_ploadrdt_io },
  { Hexagon::L2_ploadrdtnew_pi, Hexagon::L2_ploadrdt_pi },
  { Hexagon::L2_ploadrhfnew_io, Hexagon::L2_ploadrhf_io },
  { Hexagon::L2_ploadrhfnew_pi, Hexagon::L2_ploadrhf_pi },
  { Hexagon::L2_ploadrhtnew_io, Hexagon::L2_ploadrht_io },
  { Hexagon::L2_ploadrhtnew_pi, Hexagon::L2_ploadrht_pi },
  { Hexagon::L2_ploadrifnew_io, Hexagon::L2_ploadrif_io },
  { Hexagon::L2_ploadrifnew_pi, Hexagon::L2_ploadrif_pi },
  { Hexagon::L2_ploadritnew_io, Hexagon::L2_ploadrit_io },
  { Hexagon::L2_ploadritnew_pi, Hexagon::L2_ploadrit_pi },
  { Hexagon::L2_ploadrubfnew_io, Hexagon::L2_ploadrubf_io },
  { Hexagon::L2_ploadrubfnew_pi, Hexagon::L2_ploadrubf_pi },
  { Hexagon::L2_ploadrubtnew_io, Hexagon::L2_ploadrubt_io },
  { Hexagon::L2_ploadrubtnew_pi, Hexagon::L2_ploadrubt_pi },
  { Hexagon::L2_ploadruhfnew_io, Hexagon::L2_ploadruhf_io },
  { Hexagon::L2_ploadruhfnew_pi, Hexagon::L2_ploadruhf_pi },
  { Hexagon::L2_ploadruhtnew_io, Hexagon::L2_ploadruht_io },
  { Hexagon::L2_ploadruhtnew_pi, Hexagon::L2_ploadruht_pi },
  { Hexagon::L4_ploadrbfnew_abs, Hexagon::L4_ploadrbf_abs },
  { Hexagon::L4_ploadrbfnew_rr, Hexagon::L4_ploadrbf_rr },
  { Hexagon::L4_ploadrbtnew_abs, Hexagon::L4_ploadrbt_abs },
  { Hexagon::L4_ploadrbtnew_rr, Hexagon::L4_ploadrbt_rr },
  { Hexagon::L4_ploadrdfnew_abs, Hexagon::L4_ploadrdf_abs },
  { Hexagon::L4_ploadrdfnew_rr, Hexagon::L4_ploadrdf_rr },
  { Hexagon::L4_ploadrdtnew_abs, Hexagon::L4_ploadrdt_abs },
  { Hexagon::L4_ploadrdtnew_rr, Hexagon::L4_ploadrdt_rr },
  { Hexagon::L4_ploadrhfnew_abs, Hexagon::L4_ploadrhf_abs },
  { Hexagon::L4_ploadrhfnew_rr, Hexagon::L4_ploadrhf_rr },
  { Hexagon::L4_ploadrhtnew_abs, Hexagon::L4_ploadrht_abs },
  { Hexagon::L4_ploadrhtnew_rr, Hexagon::L4_ploadrht_rr },
  { Hexagon::L4_ploadrifnew_abs, Hexagon::L4_ploadrif_abs },
  { Hexagon::L4_ploadrifnew_rr, Hexagon::L4_ploadrif_rr },
  { Hexagon::L4_ploadritnew_abs, Hexagon::L4_ploadrit_abs },
  { Hexagon::L4_ploadritnew_rr, Hexagon::L4_ploadrit_rr },
  { Hexagon::L4_ploadrubfnew_abs, Hexagon::L4_ploadrubf_abs },
  { Hexagon::L4_ploadrubfnew_rr, Hexagon::L4_ploadrubf_rr },
  { Hexagon::L4_ploadrubtnew_abs, Hexagon::L4_ploadrubt_abs },
  { Hexagon::L4_ploadrubtnew_rr, Hexagon::L4_ploadrubt_rr },
  { Hexagon::L4_ploadruhfnew_abs, Hexagon::L4_ploadruhf_abs },
  { Hexagon::L4_ploadruhfnew_rr, Hexagon::L4_ploadruhf_rr },
  { Hexagon::L4_ploadruhtnew_abs, Hexagon::L4_ploadruht_abs },
  { Hexagon::L4_ploadruhtnew_rr, Hexagon::L4_ploadruht_rr },
  { Hexagon::L4_return_fnew_pt, Hexagon::L4_return_f },
  { Hexagon::L4_return_tnew_pt, Hexagon::L4_return_t },
  { Hexagon::PS_jmpretfnew, Hexagon::PS_jmpretf },
  { Hexagon::PS_jmprettnew, Hexagon::PS_jmprett },
  { Hexagon::S2_pstorerbfnew_pi, Hexagon::S2_pstorerbf_pi },
  { Hexagon::S2_pstorerbnewfnew_pi, Hexagon::S2_pstorerbnewf_pi },
  { Hexagon::S2_pstorerbnewtnew_pi, Hexagon::S2_pstorerbnewt_pi },
  { Hexagon::S2_pstorerbtnew_pi, Hexagon::S2_pstorerbt_pi },
  { Hexagon::S2_pstorerdfnew_pi, Hexagon::S2_pstorerdf_pi },
  { Hexagon::S2_pstorerdtnew_pi, Hexagon::S2_pstorerdt_pi },
  { Hexagon::S2_pstorerffnew_pi, Hexagon::S2_pstorerff_pi },
  { Hexagon::S2_pstorerftnew_pi, Hexagon::S2_pstorerft_pi },
  { Hexagon::S2_pstorerhfnew_pi, Hexagon::S2_pstorerhf_pi },
  { Hexagon::S2_pstorerhnewfnew_pi, Hexagon::S2_pstorerhnewf_pi },
  { Hexagon::S2_pstorerhnewtnew_pi, Hexagon::S2_pstorerhnewt_pi },
  { Hexagon::S2_pstorerhtnew_pi, Hexagon::S2_pstorerht_pi },
  { Hexagon::S2_pstorerifnew_pi, Hexagon::S2_pstorerif_pi },
  { Hexagon::S2_pstorerinewfnew_pi, Hexagon::S2_pstorerinewf_pi },
  { Hexagon::S2_pstorerinewtnew_pi, Hexagon::S2_pstorerinewt_pi },
  { Hexagon::S2_pstoreritnew_pi, Hexagon::S2_pstorerit_pi },
  { Hexagon::S4_pstorerbfnew_abs, Hexagon::S4_pstorerbf_abs },
  { Hexagon::S4_pstorerbfnew_io, Hexagon::S2_pstorerbf_io },
  { Hexagon::S4_pstorerbfnew_rr, Hexagon::S4_pstorerbf_rr },
  { Hexagon::S4_pstorerbnewfnew_abs, Hexagon::S4_pstorerbnewf_abs },
  { Hexagon::S4_pstorerbnewfnew_io, Hexagon::S2_pstorerbnewf_io },
  { Hexagon::S4_pstorerbnewfnew_rr, Hexagon::S4_pstorerbnewf_rr },
  { Hexagon::S4_pstorerbnewtnew_abs, Hexagon::S4_pstorerbnewt_abs },
  { Hexagon::S4_pstorerbnewtnew_io, Hexagon::S2_pstorerbnewt_io },
  { Hexagon::S4_pstorerbnewtnew_rr, Hexagon::S4_pstorerbnewt_rr },
  { Hexagon::S4_pstorerbtnew_abs, Hexagon::S4_pstorerbt_abs },
  { Hexagon::S4_pstorerbtnew_io, Hexagon::S2_pstorerbt_io },
  { Hexagon::S4_pstorerbtnew_rr, Hexagon::S4_pstorerbt_rr },
  { Hexagon::S4_pstorerdfnew_abs, Hexagon::S4_pstorerdf_abs },
  { Hexagon::S4_pstorerdfnew_io, Hexagon::S2_pstorerdf_io },
  { Hexagon::S4_pstorerdfnew_rr, Hexagon::S4_pstorerdf_rr },
  { Hexagon::S4_pstorerdtnew_abs, Hexagon::S4_pstorerdt_abs },
  { Hexagon::S4_pstorerdtnew_io, Hexagon::S2_pstorerdt_io },
  { Hexagon::S4_pstorerdtnew_rr, Hexagon::S4_pstorerdt_rr },
  { Hexagon::S4_pstorerffnew_abs, Hexagon::S4_pstorerff_abs },
  { Hexagon::S4_pstorerffnew_io, Hexagon::S2_pstorerff_io },
  { Hexagon::S4_pstorerffnew_rr, Hexagon::S4_pstorerff_rr },
  { Hexagon::S4_pstorerftnew_abs, Hexagon::S4_pstorerft_abs },
  { Hexagon::S4_pstorerftnew_io, Hexagon::S2_pstorerft_io },
  { Hexagon::S4_pstorerftnew_rr, Hexagon::S4_pstorerft_rr },
  { Hexagon::S4_pstorerhfnew_abs, Hexagon::S4_pstorerhf_abs },
  { Hexagon::S4_pstorerhfnew_io, Hexagon::S2_pstorerhf_io },
  { Hexagon::S4_pstorerhfnew_rr, Hexagon::S4_pstorerhf_rr },
  { Hexagon::S4_pstorerhnewfnew_abs, Hexagon::S4_pstorerhnewf_abs },
  { Hexagon::S4_pstorerhnewfnew_io, Hexagon::S2_pstorerhnewf_io },
  { Hexagon::S4_pstorerhnewfnew_rr, Hexagon::S4_pstorerhnewf_rr },
  { Hexagon::S4_pstorerhnewtnew_abs, Hexagon::S4_pstorerhnewt_abs },
  { Hexagon::S4_pstorerhnewtnew_io, Hexagon::S2_pstorerhnewt_io },
  { Hexagon::S4_pstorerhnewtnew_rr, Hexagon::S4_pstorerhnewt_rr },
  { Hexagon::S4_pstorerhtnew_abs, Hexagon::S4_pstorerht_abs },
  { Hexagon::S4_pstorerhtnew_io, Hexagon::S2_pstorerht_io },
  { Hexagon::S4_pstorerhtnew_rr, Hexagon::S4_pstorerht_rr },
  { Hexagon::S4_pstorerifnew_abs, Hexagon::S4_pstorerif_abs },
  { Hexagon::S4_pstorerifnew_io, Hexagon::S2_pstorerif_io },
  { Hexagon::S4_pstorerifnew_rr, Hexagon::S4_pstorerif_rr },
  { Hexagon::S4_pstorerinewfnew_abs, Hexagon::S4_pstorerinewf_abs },
  { Hexagon::S4_pstorerinewfnew_io, Hexagon::S2_pstorerinewf_io },
  { Hexagon::S4_pstorerinewfnew_rr, Hexagon::S4_pstorerinewf_rr },
  { Hexagon::S4_pstorerinewtnew_abs, Hexagon::S4_pstorerinewt_abs },
  { Hexagon::S4_pstorerinewtnew_io, Hexagon::S2_pstorerinewt_io },
  { Hexagon::S4_pstorerinewtnew_rr, Hexagon::S4_pstorerinewt_rr },
  { Hexagon::S4_pstoreritnew_abs, Hexagon::S4_pstorerit_abs },
  { Hexagon::S4_pstoreritnew_io, Hexagon::S2_pstorerit_io },
  { Hexagon::S4_pstoreritnew_rr, Hexagon::S4_pstorerit_rr },
  { Hexagon::S4_storeirbfnew_io, Hexagon::S4_storeirbf_io },
  { Hexagon::S4_storeirbtnew_io, Hexagon::S4_storeirbt_io },
  { Hexagon::S4_storeirhfnew_io, Hexagon::S4_storeirhf_io },
  { Hexagon::S4_storeirhtnew_io, Hexagon::S4_storeirht_io },
  { Hexagon::S4_storeirifnew_io, Hexagon::S4_storeirif_io },
  { Hexagon::S4_storeiritnew_io, Hexagon::S4_storeirit_io },
}; // End of getPredOldOpcodeTable

  unsigned mid;
  unsigned start = 0;
  unsigned end = 162;
  while (start < end) {
    mid = start + (end - start) / 2;
    if (Opcode == getPredOldOpcodeTable[mid][0]) {
      break;
    }
    if (Opcode < getPredOldOpcodeTable[mid][0])
      end = mid;
    else
      start = mid + 1;
  }
  if (start == end)
    return -1; // Instruction doesn't exist in this table.

  return getPredOldOpcodeTable[mid][1];
}

// getPredOpcode
LLVM_READONLY
int getPredOpcode(uint16_t Opcode, enum PredSense inPredSense) {
static const uint16_t getPredOpcodeTable[][3] = {
  { Hexagon::A2_tfrp, Hexagon::A2_tfrpt, Hexagon::A2_tfrpf },
  { Hexagon::A2_zxtb, Hexagon::A4_pzxtbt, Hexagon::A4_pzxtbf },
  { Hexagon::A2_add, Hexagon::A2_paddt, Hexagon::A2_paddf },
  { Hexagon::A2_addi, Hexagon::A2_paddit, Hexagon::A2_paddif },
  { Hexagon::A2_and, Hexagon::A2_pandt, Hexagon::A2_pandf },
  { Hexagon::A2_aslh, Hexagon::A4_paslht, Hexagon::A4_paslhf },
  { Hexagon::A2_asrh, Hexagon::A4_pasrht, Hexagon::A4_pasrhf },
  { Hexagon::A2_combinew, Hexagon::C2_ccombinewt, Hexagon::C2_ccombinewf },
  { Hexagon::A2_or, Hexagon::A2_port, Hexagon::A2_porf },
  { Hexagon::A2_sub, Hexagon::A2_psubt, Hexagon::A2_psubf },
  { Hexagon::A2_sxtb, Hexagon::A4_psxtbt, Hexagon::A4_psxtbf },
  { Hexagon::A2_sxth, Hexagon::A4_psxtht, Hexagon::A4_psxthf },
  { Hexagon::A2_tfr, Hexagon::A2_tfrt, Hexagon::A2_tfrf },
  { Hexagon::A2_tfrsi, Hexagon::C2_cmoveit, Hexagon::C2_cmoveif },
  { Hexagon::A2_xor, Hexagon::A2_pxort, Hexagon::A2_pxorf },
  { Hexagon::A2_zxth, Hexagon::A4_pzxtht, Hexagon::A4_pzxthf },
  { Hexagon::J2_call, Hexagon::J2_callt, Hexagon::J2_callf },
  { Hexagon::J2_jump, Hexagon::J2_jumpt, Hexagon::J2_jumpf },
  { Hexagon::J2_jumpr, Hexagon::J2_jumprt, Hexagon::J2_jumprf },
  { Hexagon::L2_loadrb_io, Hexagon::L2_ploadrbt_io, Hexagon::L2_ploadrbf_io },
  { Hexagon::L2_loadrb_pi, Hexagon::L2_ploadrbt_pi, Hexagon::L2_ploadrbf_pi },
  { Hexagon::L2_loadrbgp, Hexagon::L4_ploadrbt_abs, Hexagon::L4_ploadrbf_abs },
  { Hexagon::L2_loadrd_io, Hexagon::L2_ploadrdt_io, Hexagon::L2_ploadrdf_io },
  { Hexagon::L2_loadrd_pi, Hexagon::L2_ploadrdt_pi, Hexagon::L2_ploadrdf_pi },
  { Hexagon::L2_loadrdgp, Hexagon::L4_ploadrdt_abs, Hexagon::L4_ploadrdf_abs },
  { Hexagon::L2_loadrh_io, Hexagon::L2_ploadrht_io, Hexagon::L2_ploadrhf_io },
  { Hexagon::L2_loadrh_pi, Hexagon::L2_ploadrht_pi, Hexagon::L2_ploadrhf_pi },
  { Hexagon::L2_loadrhgp, Hexagon::L4_ploadrht_abs, Hexagon::L4_ploadrhf_abs },
  { Hexagon::L2_loadri_io, Hexagon::L2_ploadrit_io, Hexagon::L2_ploadrif_io },
  { Hexagon::L2_loadri_pi, Hexagon::L2_ploadrit_pi, Hexagon::L2_ploadrif_pi },
  { Hexagon::L2_loadrigp, Hexagon::L4_ploadrit_abs, Hexagon::L4_ploadrif_abs },
  { Hexagon::L2_loadrub_io, Hexagon::L2_ploadrubt_io, Hexagon::L2_ploadrubf_io },
  { Hexagon::L2_loadrub_pi, Hexagon::L2_ploadrubt_pi, Hexagon::L2_ploadrubf_pi },
  { Hexagon::L2_loadrubgp, Hexagon::L4_ploadrubt_abs, Hexagon::L4_ploadrubf_abs },
  { Hexagon::L2_loadruh_io, Hexagon::L2_ploadruht_io, Hexagon::L2_ploadruhf_io },
  { Hexagon::L2_loadruh_pi, Hexagon::L2_ploadruht_pi, Hexagon::L2_ploadruhf_pi },
  { Hexagon::L2_loadruhgp, Hexagon::L4_ploadruht_abs, Hexagon::L4_ploadruhf_abs },
  { Hexagon::L4_loadrb_rr, Hexagon::L4_ploadrbt_rr, Hexagon::L4_ploadrbf_rr },
  { Hexagon::L4_loadrd_rr, Hexagon::L4_ploadrdt_rr, Hexagon::L4_ploadrdf_rr },
  { Hexagon::L4_loadrh_rr, Hexagon::L4_ploadrht_rr, Hexagon::L4_ploadrhf_rr },
  { Hexagon::L4_loadri_rr, Hexagon::L4_ploadrit_rr, Hexagon::L4_ploadrif_rr },
  { Hexagon::L4_loadrub_rr, Hexagon::L4_ploadrubt_rr, Hexagon::L4_ploadrubf_rr },
  { Hexagon::L4_loadruh_rr, Hexagon::L4_ploadruht_rr, Hexagon::L4_ploadruhf_rr },
  { Hexagon::L4_return, Hexagon::L4_return_t, Hexagon::L4_return_f },
  { Hexagon::PS_jmpret, Hexagon::PS_jmprett, Hexagon::PS_jmpretf },
  { Hexagon::PS_loadrbabs, Hexagon::L4_ploadrbt_abs, Hexagon::L4_ploadrbf_abs },
  { Hexagon::PS_loadrdabs, Hexagon::L4_ploadrdt_abs, Hexagon::L4_ploadrdf_abs },
  { Hexagon::PS_loadrhabs, Hexagon::L4_ploadrht_abs, Hexagon::L4_ploadrhf_abs },
  { Hexagon::PS_loadriabs, Hexagon::L4_ploadrit_abs, Hexagon::L4_ploadrif_abs },
  { Hexagon::PS_loadrubabs, Hexagon::L4_ploadrubt_abs, Hexagon::L4_ploadrubf_abs },
  { Hexagon::PS_loadruhabs, Hexagon::L4_ploadruht_abs, Hexagon::L4_ploadruhf_abs },
  { Hexagon::PS_storerbabs, Hexagon::S4_pstorerbt_abs, Hexagon::S4_pstorerbf_abs },
  { Hexagon::PS_storerbnewabs, Hexagon::S4_pstorerbnewt_abs, Hexagon::S4_pstorerbnewf_abs },
  { Hexagon::PS_storerdabs, Hexagon::S4_pstorerdt_abs, Hexagon::S4_pstorerdf_abs },
  { Hexagon::PS_storerfabs, Hexagon::S4_pstorerft_abs, Hexagon::S4_pstorerff_abs },
  { Hexagon::PS_storerhabs, Hexagon::S4_pstorerht_abs, Hexagon::S4_pstorerhf_abs },
  { Hexagon::PS_storerhnewabs, Hexagon::S4_pstorerhnewt_abs, Hexagon::S4_pstorerhnewf_abs },
  { Hexagon::PS_storeriabs, Hexagon::S4_pstorerit_abs, Hexagon::S4_pstorerif_abs },
  { Hexagon::PS_storerinewabs, Hexagon::S4_pstorerinewt_abs, Hexagon::S4_pstorerinewf_abs },
  { Hexagon::S2_storerb_io, Hexagon::S2_pstorerbt_io, Hexagon::S2_pstorerbf_io },
  { Hexagon::S2_storerb_pi, Hexagon::S2_pstorerbt_pi, Hexagon::S2_pstorerbf_pi },
  { Hexagon::S2_storerbgp, Hexagon::S4_pstorerbt_abs, Hexagon::S4_pstorerbf_abs },
  { Hexagon::S2_storerbnew_io, Hexagon::S2_pstorerbnewt_io, Hexagon::S2_pstorerbnewf_io },
  { Hexagon::S2_storerbnew_pi, Hexagon::S2_pstorerbnewt_pi, Hexagon::S2_pstorerbnewf_pi },
  { Hexagon::S2_storerbnewgp, Hexagon::S4_pstorerbnewt_abs, Hexagon::S4_pstorerbnewf_abs },
  { Hexagon::S2_storerd_io, Hexagon::S2_pstorerdt_io, Hexagon::S2_pstorerdf_io },
  { Hexagon::S2_storerd_pi, Hexagon::S2_pstorerdt_pi, Hexagon::S2_pstorerdf_pi },
  { Hexagon::S2_storerdgp, Hexagon::S4_pstorerdt_abs, Hexagon::S4_pstorerdf_abs },
  { Hexagon::S2_storerf_io, Hexagon::S2_pstorerft_io, Hexagon::S2_pstorerff_io },
  { Hexagon::S2_storerf_pi, Hexagon::S2_pstorerft_pi, Hexagon::S2_pstorerff_pi },
  { Hexagon::S2_storerfgp, Hexagon::S4_pstorerft_abs, Hexagon::S4_pstorerff_abs },
  { Hexagon::S2_storerh_io, Hexagon::S2_pstorerht_io, Hexagon::S2_pstorerhf_io },
  { Hexagon::S2_storerh_pi, Hexagon::S2_pstorerht_pi, Hexagon::S2_pstorerhf_pi },
  { Hexagon::S2_storerhgp, Hexagon::S4_pstorerht_abs, Hexagon::S4_pstorerhf_abs },
  { Hexagon::S2_storerhnew_io, Hexagon::S2_pstorerhnewt_io, Hexagon::S2_pstorerhnewf_io },
  { Hexagon::S2_storerhnew_pi, Hexagon::S2_pstorerhnewt_pi, Hexagon::S2_pstorerhnewf_pi },
  { Hexagon::S2_storerhnewgp, Hexagon::S4_pstorerhnewt_abs, Hexagon::S4_pstorerhnewf_abs },
  { Hexagon::S2_storeri_io, Hexagon::S2_pstorerit_io, Hexagon::S2_pstorerif_io },
  { Hexagon::S2_storeri_pi, Hexagon::S2_pstorerit_pi, Hexagon::S2_pstorerif_pi },
  { Hexagon::S2_storerigp, Hexagon::S4_pstorerit_abs, Hexagon::S4_pstorerif_abs },
  { Hexagon::S2_storerinew_io, Hexagon::S2_pstorerinewt_io, Hexagon::S2_pstorerinewf_io },
  { Hexagon::S2_storerinew_pi, Hexagon::S2_pstorerinewt_pi, Hexagon::S2_pstorerinewf_pi },
  { Hexagon::S2_storerinewgp, Hexagon::S4_pstorerinewt_abs, Hexagon::S4_pstorerinewf_abs },
  { Hexagon::S4_storeirb_io, Hexagon::S4_storeirbt_io, Hexagon::S4_storeirbf_io },
  { Hexagon::S4_storeirh_io, Hexagon::S4_storeirht_io, Hexagon::S4_storeirhf_io },
  { Hexagon::S4_storeiri_io, Hexagon::S4_storeirit_io, Hexagon::S4_storeirif_io },
  { Hexagon::S4_storerb_rr, Hexagon::S4_pstorerbt_rr, Hexagon::S4_pstorerbf_rr },
  { Hexagon::S4_storerbnew_rr, Hexagon::S4_pstorerbnewt_rr, Hexagon::S4_pstorerbnewf_rr },
  { Hexagon::S4_storerd_rr, Hexagon::S4_pstorerdt_rr, Hexagon::S4_pstorerdf_rr },
  { Hexagon::S4_storerf_rr, Hexagon::S4_pstorerft_rr, Hexagon::S4_pstorerff_rr },
  { Hexagon::S4_storerf_ur, Hexagon::S4_pstorerft_rr, Hexagon::S4_pstorerff_rr },
  { Hexagon::S4_storerh_rr, Hexagon::S4_pstorerht_rr, Hexagon::S4_pstorerhf_rr },
  { Hexagon::S4_storerhnew_rr, Hexagon::S4_pstorerhnewt_rr, Hexagon::S4_pstorerhnewf_rr },
  { Hexagon::S4_storeri_rr, Hexagon::S4_pstorerit_rr, Hexagon::S4_pstorerif_rr },
  { Hexagon::S4_storerinew_rr, Hexagon::S4_pstorerinewt_rr, Hexagon::S4_pstorerinewf_rr },
  { Hexagon::V6_vL32b_ai, Hexagon::V6_vL32b_pred_ai, Hexagon::V6_vL32b_npred_ai },
  { Hexagon::V6_vL32b_cur_ai, Hexagon::V6_vL32b_cur_pred_ai, Hexagon::V6_vL32b_cur_npred_ai },
  { Hexagon::V6_vL32b_cur_pi, Hexagon::V6_vL32b_cur_pred_pi, Hexagon::V6_vL32b_cur_npred_pi },
  { Hexagon::V6_vL32b_cur_ppu, Hexagon::V6_vL32b_cur_pred_ppu, Hexagon::V6_vL32b_cur_npred_ppu },
  { Hexagon::V6_vL32b_nt_ai, Hexagon::V6_vL32b_nt_pred_ai, Hexagon::V6_vL32b_nt_npred_ai },
  { Hexagon::V6_vL32b_nt_cur_ai, Hexagon::V6_vL32b_nt_cur_pred_ai, Hexagon::V6_vL32b_nt_cur_npred_ai },
  { Hexagon::V6_vL32b_nt_cur_pi, Hexagon::V6_vL32b_nt_cur_pred_pi, Hexagon::V6_vL32b_nt_cur_npred_pi },
  { Hexagon::V6_vL32b_nt_cur_ppu, Hexagon::V6_vL32b_nt_cur_pred_ppu, Hexagon::V6_vL32b_nt_cur_npred_ppu },
  { Hexagon::V6_vL32b_nt_pi, Hexagon::V6_vL32b_nt_pred_pi, Hexagon::V6_vL32b_nt_npred_pi },
  { Hexagon::V6_vL32b_nt_ppu, Hexagon::V6_vL32b_nt_pred_ppu, Hexagon::V6_vL32b_nt_npred_ppu },
  { Hexagon::V6_vL32b_nt_tmp_ai, Hexagon::V6_vL32b_nt_tmp_pred_ai, Hexagon::V6_vL32b_nt_tmp_npred_ai },
  { Hexagon::V6_vL32b_nt_tmp_pi, Hexagon::V6_vL32b_nt_tmp_pred_pi, Hexagon::V6_vL32b_nt_tmp_npred_pi },
  { Hexagon::V6_vL32b_nt_tmp_ppu, Hexagon::V6_vL32b_nt_tmp_pred_ppu, Hexagon::V6_vL32b_nt_tmp_npred_ppu },
  { Hexagon::V6_vL32b_pi, Hexagon::V6_vL32b_pred_pi, Hexagon::V6_vL32b_npred_pi },
  { Hexagon::V6_vL32b_ppu, Hexagon::V6_vL32b_pred_ppu, Hexagon::V6_vL32b_npred_ppu },
  { Hexagon::V6_vL32b_tmp_ai, Hexagon::V6_vL32b_tmp_pred_ai, Hexagon::V6_vL32b_tmp_npred_ai },
  { Hexagon::V6_vL32b_tmp_pi, Hexagon::V6_vL32b_tmp_pred_pi, Hexagon::V6_vL32b_tmp_npred_pi },
  { Hexagon::V6_vL32b_tmp_ppu, Hexagon::V6_vL32b_tmp_pred_ppu, Hexagon::V6_vL32b_tmp_npred_ppu },
  { Hexagon::V6_vS32Ub_ai, Hexagon::V6_vS32Ub_pred_ai, Hexagon::V6_vS32Ub_npred_ai },
  { Hexagon::V6_vS32Ub_pi, Hexagon::V6_vS32Ub_pred_pi, Hexagon::V6_vS32Ub_npred_pi },
  { Hexagon::V6_vS32Ub_ppu, Hexagon::V6_vS32Ub_pred_ppu, Hexagon::V6_vS32Ub_npred_ppu },
  { Hexagon::V6_vS32b_ai, Hexagon::V6_vS32b_pred_ai, Hexagon::V6_vS32b_npred_ai },
  { Hexagon::V6_vS32b_new_ai, Hexagon::V6_vS32b_new_pred_ai, Hexagon::V6_vS32b_new_npred_ai },
  { Hexagon::V6_vS32b_new_pi, Hexagon::V6_vS32b_new_pred_pi, Hexagon::V6_vS32b_new_npred_pi },
  { Hexagon::V6_vS32b_new_ppu, Hexagon::V6_vS32b_new_pred_ppu, Hexagon::V6_vS32b_new_npred_ppu },
  { Hexagon::V6_vS32b_nt_ai, Hexagon::V6_vS32b_nt_pred_ai, Hexagon::V6_vS32b_nt_npred_ai },
  { Hexagon::V6_vS32b_nt_new_ai, Hexagon::V6_vS32b_nt_new_pred_ai, Hexagon::V6_vS32b_nt_new_npred_ai },
  { Hexagon::V6_vS32b_nt_new_pi, Hexagon::V6_vS32b_nt_new_pred_pi, Hexagon::V6_vS32b_nt_new_npred_pi },
  { Hexagon::V6_vS32b_nt_new_ppu, Hexagon::V6_vS32b_nt_new_pred_ppu, Hexagon::V6_vS32b_nt_new_npred_ppu },
  { Hexagon::V6_vS32b_nt_pi, Hexagon::V6_vS32b_nt_pred_pi, Hexagon::V6_vS32b_nt_npred_pi },
  { Hexagon::V6_vS32b_nt_ppu, Hexagon::V6_vS32b_nt_pred_ppu, Hexagon::V6_vS32b_nt_npred_ppu },
  { Hexagon::V6_vS32b_pi, Hexagon::V6_vS32b_pred_pi, Hexagon::V6_vS32b_npred_pi },
  { Hexagon::V6_vS32b_ppu, Hexagon::V6_vS32b_pred_ppu, Hexagon::V6_vS32b_npred_ppu },
}; // End of getPredOpcodeTable

  unsigned mid;
  unsigned start = 0;
  unsigned end = 128;
  while (start < end) {
    mid = start + (end - start) / 2;
    if (Opcode == getPredOpcodeTable[mid][0]) {
      break;
    }
    if (Opcode < getPredOpcodeTable[mid][0])
      end = mid;
    else
      start = mid + 1;
  }
  if (start == end)
    return -1; // Instruction doesn't exist in this table.

  if (inPredSense == PredSense_true)
    return getPredOpcodeTable[mid][1];
  if (inPredSense == PredSense_false)
    return getPredOpcodeTable[mid][2];
  return -1;}

// getRealHWInstr
LLVM_READONLY
int getRealHWInstr(uint16_t Opcode, enum InstrType inInstrType) {
static const uint16_t getRealHWInstrTable[][3] = {
  { Hexagon::INSTRUCTION_LIST_END, Hexagon::INSTRUCTION_LIST_END }}; // End of getRealHWInstrTable

  unsigned mid;
  unsigned start = 0;
  unsigned end = 0;
  while (start < end) {
    mid = start + (end - start) / 2;
    if (Opcode == getRealHWInstrTable[mid][0]) {
      break;
    }
    if (Opcode < getRealHWInstrTable[mid][0])
      end = mid;
    else
      start = mid + 1;
  }
  if (start == end)
    return -1; // Instruction doesn't exist in this table.

  if (inInstrType == InstrType_Pseudo)
    return getRealHWInstrTable[mid][1];
  if (inInstrType == InstrType_Real)
    return getRealHWInstrTable[mid][2];
  return -1;}

// getRegForm
LLVM_READONLY
int getRegForm(uint16_t Opcode) {
static const uint16_t getRegFormTable[][2] = {
  { Hexagon::M2_mpysmi, Hexagon::M2_mpyi },
  { Hexagon::A2_addi, Hexagon::A2_add },
  { Hexagon::A2_andir, Hexagon::A2_and },
  { Hexagon::A2_orir, Hexagon::A2_or },
  { Hexagon::A2_paddif, Hexagon::A2_paddf },
  { Hexagon::A2_paddifnew, Hexagon::A2_paddfnew },
  { Hexagon::A2_paddit, Hexagon::A2_paddt },
  { Hexagon::A2_padditnew, Hexagon::A2_paddtnew },
  { Hexagon::A2_subri, Hexagon::A2_sub },
  { Hexagon::A4_cmpbeqi, Hexagon::A4_cmpbeq },
  { Hexagon::A4_cmpbgti, Hexagon::A4_cmpbgt },
  { Hexagon::A4_cmpbgtui, Hexagon::A4_cmpbgtu },
  { Hexagon::A4_cmpheqi, Hexagon::A4_cmpheq },
  { Hexagon::A4_cmphgti, Hexagon::A4_cmphgt },
  { Hexagon::A4_cmphgtui, Hexagon::A4_cmphgtu },
  { Hexagon::C2_cmoveif, Hexagon::A2_tfrf },
  { Hexagon::C2_cmoveit, Hexagon::A2_tfrt },
  { Hexagon::C2_cmovenewif, Hexagon::A2_tfrfnew },
  { Hexagon::C2_cmovenewit, Hexagon::A2_tfrtnew },
  { Hexagon::C2_cmpeqi, Hexagon::C2_cmpeq },
  { Hexagon::C2_cmpgti, Hexagon::C2_cmpgt },
  { Hexagon::C2_cmpgtui, Hexagon::C2_cmpgtu },
  { Hexagon::C4_cmpltei, Hexagon::C4_cmplte },
  { Hexagon::C4_cmplteui, Hexagon::C4_cmplteu },
  { Hexagon::C4_cmpneqi, Hexagon::C4_cmpneq },
  { Hexagon::M2_accii, Hexagon::M2_acci },
  { Hexagon::M2_macsip, Hexagon::M2_maci },
  { Hexagon::M4_mpyrr_addi, Hexagon::M4_mpyrr_addr },
}; // End of getRegFormTable

  unsigned mid;
  unsigned start = 0;
  unsigned end = 28;
  while (start < end) {
    mid = start + (end - start) / 2;
    if (Opcode == getRegFormTable[mid][0]) {
      break;
    }
    if (Opcode < getRegFormTable[mid][0])
      end = mid;
    else
      start = mid + 1;
  }
  if (start == end)
    return -1; // Instruction doesn't exist in this table.

  return getRegFormTable[mid][1];
}

// getTruePredOpcode
LLVM_READONLY
int getTruePredOpcode(uint16_t Opcode) {
static const uint16_t getTruePredOpcodeTable[][2] = {
  { Hexagon::A2_tfrf, Hexagon::A2_tfrt },
  { Hexagon::A2_tfrfnew, Hexagon::A2_tfrtnew },
  { Hexagon::A2_tfrpf, Hexagon::A2_tfrpt },
  { Hexagon::A2_tfrpfnew, Hexagon::A2_tfrptnew },
  { Hexagon::A2_paddf, Hexagon::A2_paddt },
  { Hexagon::A2_paddfnew, Hexagon::A2_paddtnew },
  { Hexagon::A2_paddif, Hexagon::A2_paddit },
  { Hexagon::A2_paddifnew, Hexagon::A2_padditnew },
  { Hexagon::A2_pandf, Hexagon::A2_pandt },
  { Hexagon::A2_pandfnew, Hexagon::A2_pandtnew },
  { Hexagon::A2_porf, Hexagon::A2_port },
  { Hexagon::A2_porfnew, Hexagon::A2_portnew },
  { Hexagon::A2_psubf, Hexagon::A2_psubt },
  { Hexagon::A2_psubfnew, Hexagon::A2_psubtnew },
  { Hexagon::A2_pxorf, Hexagon::A2_pxort },
  { Hexagon::A2_pxorfnew, Hexagon::A2_pxortnew },
  { Hexagon::A4_paslhf, Hexagon::A4_paslht },
  { Hexagon::A4_paslhfnew, Hexagon::A4_paslhtnew },
  { Hexagon::A4_pasrhf, Hexagon::A4_pasrht },
  { Hexagon::A4_pasrhfnew, Hexagon::A4_pasrhtnew },
  { Hexagon::A4_psxtbf, Hexagon::A4_psxtbt },
  { Hexagon::A4_psxtbfnew, Hexagon::A4_psxtbtnew },
  { Hexagon::A4_psxthf, Hexagon::A4_psxtht },
  { Hexagon::A4_psxthfnew, Hexagon::A4_psxthtnew },
  { Hexagon::A4_pzxtbf, Hexagon::A4_pzxtbt },
  { Hexagon::A4_pzxtbfnew, Hexagon::A4_pzxtbtnew },
  { Hexagon::A4_pzxthf, Hexagon::A4_pzxtht },
  { Hexagon::A4_pzxthfnew, Hexagon::A4_pzxthtnew },
  { Hexagon::C2_ccombinewf, Hexagon::C2_ccombinewt },
  { Hexagon::C2_ccombinewnewf, Hexagon::C2_ccombinewnewt },
  { Hexagon::C2_cmoveif, Hexagon::C2_cmoveit },
  { Hexagon::C2_cmovenewif, Hexagon::C2_cmovenewit },
  { Hexagon::J2_callf, Hexagon::J2_callt },
  { Hexagon::J2_jumpf, Hexagon::J2_jumpt },
  { Hexagon::J2_jumpfnew, Hexagon::J2_jumptnew },
  { Hexagon::J2_jumpfnewpt, Hexagon::J2_jumptnewpt },
  { Hexagon::J2_jumpfpt, Hexagon::J2_jumptpt },
  { Hexagon::J2_jumprf, Hexagon::J2_jumprt },
  { Hexagon::J2_jumprfnew, Hexagon::J2_jumprtnew },
  { Hexagon::J2_jumprfnewpt, Hexagon::J2_jumprtnewpt },
  { Hexagon::J2_jumprfpt, Hexagon::J2_jumprtpt },
  { Hexagon::J4_cmpeq_f_jumpnv_nt, Hexagon::J4_cmpeq_t_jumpnv_nt },
  { Hexagon::J4_cmpeq_f_jumpnv_t, Hexagon::J4_cmpeq_t_jumpnv_t },
  { Hexagon::J4_cmpeq_fp0_jump_nt, Hexagon::J4_cmpeq_tp0_jump_nt },
  { Hexagon::J4_cmpeq_fp0_jump_t, Hexagon::J4_cmpeq_tp0_jump_t },
  { Hexagon::J4_cmpeq_fp1_jump_nt, Hexagon::J4_cmpeq_tp1_jump_nt },
  { Hexagon::J4_cmpeq_fp1_jump_t, Hexagon::J4_cmpeq_tp1_jump_t },
  { Hexagon::J4_cmpeqi_f_jumpnv_nt, Hexagon::J4_cmpeqi_t_jumpnv_nt },
  { Hexagon::J4_cmpeqi_f_jumpnv_t, Hexagon::J4_cmpeqi_t_jumpnv_t },
  { Hexagon::J4_cmpeqi_fp0_jump_nt, Hexagon::J4_cmpeqi_tp0_jump_nt },
  { Hexagon::J4_cmpeqi_fp0_jump_t, Hexagon::J4_cmpeqi_tp0_jump_t },
  { Hexagon::J4_cmpeqi_fp1_jump_nt, Hexagon::J4_cmpeqi_tp1_jump_nt },
  { Hexagon::J4_cmpeqi_fp1_jump_t, Hexagon::J4_cmpeqi_tp1_jump_t },
  { Hexagon::J4_cmpeqn1_f_jumpnv_nt, Hexagon::J4_cmpeqn1_t_jumpnv_nt },
  { Hexagon::J4_cmpeqn1_f_jumpnv_t, Hexagon::J4_cmpeqn1_t_jumpnv_t },
  { Hexagon::J4_cmpeqn1_fp0_jump_nt, Hexagon::J4_cmpeqn1_tp0_jump_nt },
  { Hexagon::J4_cmpeqn1_fp0_jump_t, Hexagon::J4_cmpeqn1_tp0_jump_t },
  { Hexagon::J4_cmpeqn1_fp1_jump_nt, Hexagon::J4_cmpeqn1_tp1_jump_nt },
  { Hexagon::J4_cmpeqn1_fp1_jump_t, Hexagon::J4_cmpeqn1_tp1_jump_t },
  { Hexagon::J4_cmpgt_f_jumpnv_nt, Hexagon::J4_cmpgt_t_jumpnv_nt },
  { Hexagon::J4_cmpgt_f_jumpnv_t, Hexagon::J4_cmpgt_t_jumpnv_t },
  { Hexagon::J4_cmpgt_fp0_jump_nt, Hexagon::J4_cmpgt_tp0_jump_nt },
  { Hexagon::J4_cmpgt_fp0_jump_t, Hexagon::J4_cmpgt_tp0_jump_t },
  { Hexagon::J4_cmpgt_fp1_jump_nt, Hexagon::J4_cmpgt_tp1_jump_nt },
  { Hexagon::J4_cmpgt_fp1_jump_t, Hexagon::J4_cmpgt_tp1_jump_t },
  { Hexagon::J4_cmpgti_f_jumpnv_nt, Hexagon::J4_cmpgti_t_jumpnv_nt },
  { Hexagon::J4_cmpgti_f_jumpnv_t, Hexagon::J4_cmpgti_t_jumpnv_t },
  { Hexagon::J4_cmpgti_fp0_jump_nt, Hexagon::J4_cmpgti_tp0_jump_nt },
  { Hexagon::J4_cmpgti_fp0_jump_t, Hexagon::J4_cmpgti_tp0_jump_t },
  { Hexagon::J4_cmpgti_fp1_jump_nt, Hexagon::J4_cmpgti_tp1_jump_nt },
  { Hexagon::J4_cmpgti_fp1_jump_t, Hexagon::J4_cmpgti_tp1_jump_t },
  { Hexagon::J4_cmpgtn1_f_jumpnv_nt, Hexagon::J4_cmpgtn1_t_jumpnv_nt },
  { Hexagon::J4_cmpgtn1_f_jumpnv_t, Hexagon::J4_cmpgtn1_t_jumpnv_t },
  { Hexagon::J4_cmpgtn1_fp0_jump_nt, Hexagon::J4_cmpgtn1_tp0_jump_nt },
  { Hexagon::J4_cmpgtn1_fp0_jump_t, Hexagon::J4_cmpgtn1_tp0_jump_t },
  { Hexagon::J4_cmpgtn1_fp1_jump_nt, Hexagon::J4_cmpgtn1_tp1_jump_nt },
  { Hexagon::J4_cmpgtn1_fp1_jump_t, Hexagon::J4_cmpgtn1_tp1_jump_t },
  { Hexagon::J4_cmpgtu_f_jumpnv_nt, Hexagon::J4_cmpgtu_t_jumpnv_nt },
  { Hexagon::J4_cmpgtu_f_jumpnv_t, Hexagon::J4_cmpgtu_t_jumpnv_t },
  { Hexagon::J4_cmpgtu_fp0_jump_nt, Hexagon::J4_cmpgtu_tp0_jump_nt },
  { Hexagon::J4_cmpgtu_fp0_jump_t, Hexagon::J4_cmpgtu_tp0_jump_t },
  { Hexagon::J4_cmpgtu_fp1_jump_nt, Hexagon::J4_cmpgtu_tp1_jump_nt },
  { Hexagon::J4_cmpgtu_fp1_jump_t, Hexagon::J4_cmpgtu_tp1_jump_t },
  { Hexagon::J4_cmpgtui_f_jumpnv_nt, Hexagon::J4_cmpgtui_t_jumpnv_nt },
  { Hexagon::J4_cmpgtui_f_jumpnv_t, Hexagon::J4_cmpgtui_t_jumpnv_t },
  { Hexagon::J4_cmpgtui_fp0_jump_nt, Hexagon::J4_cmpgtui_tp0_jump_nt },
  { Hexagon::J4_cmpgtui_fp0_jump_t, Hexagon::J4_cmpgtui_tp0_jump_t },
  { Hexagon::J4_cmpgtui_fp1_jump_nt, Hexagon::J4_cmpgtui_tp1_jump_nt },
  { Hexagon::J4_cmpgtui_fp1_jump_t, Hexagon::J4_cmpgtui_tp1_jump_t },
  { Hexagon::J4_cmplt_f_jumpnv_nt, Hexagon::J4_cmplt_t_jumpnv_nt },
  { Hexagon::J4_cmplt_f_jumpnv_t, Hexagon::J4_cmplt_t_jumpnv_t },
  { Hexagon::J4_cmpltu_f_jumpnv_nt, Hexagon::J4_cmpltu_t_jumpnv_nt },
  { Hexagon::J4_cmpltu_f_jumpnv_t, Hexagon::J4_cmpltu_t_jumpnv_t },
  { Hexagon::L2_ploadrbf_io, Hexagon::L2_ploadrbt_io },
  { Hexagon::L2_ploadrbf_pi, Hexagon::L2_ploadrbt_pi },
  { Hexagon::L2_ploadrbfnew_io, Hexagon::L2_ploadrbtnew_io },
  { Hexagon::L2_ploadrbfnew_pi, Hexagon::L2_ploadrbtnew_pi },
  { Hexagon::L2_ploadrdf_io, Hexagon::L2_ploadrdt_io },
  { Hexagon::L2_ploadrdf_pi, Hexagon::L2_ploadrdt_pi },
  { Hexagon::L2_ploadrdfnew_io, Hexagon::L2_ploadrdtnew_io },
  { Hexagon::L2_ploadrdfnew_pi, Hexagon::L2_ploadrdtnew_pi },
  { Hexagon::L2_ploadrhf_io, Hexagon::L2_ploadrht_io },
  { Hexagon::L2_ploadrhf_pi, Hexagon::L2_ploadrht_pi },
  { Hexagon::L2_ploadrhfnew_io, Hexagon::L2_ploadrhtnew_io },
  { Hexagon::L2_ploadrhfnew_pi, Hexagon::L2_ploadrhtnew_pi },
  { Hexagon::L2_ploadrif_io, Hexagon::L2_ploadrit_io },
  { Hexagon::L2_ploadrif_pi, Hexagon::L2_ploadrit_pi },
  { Hexagon::L2_ploadrifnew_io, Hexagon::L2_ploadritnew_io },
  { Hexagon::L2_ploadrifnew_pi, Hexagon::L2_ploadritnew_pi },
  { Hexagon::L2_ploadrubf_io, Hexagon::L2_ploadrubt_io },
  { Hexagon::L2_ploadrubf_pi, Hexagon::L2_ploadrubt_pi },
  { Hexagon::L2_ploadrubfnew_io, Hexagon::L2_ploadrubtnew_io },
  { Hexagon::L2_ploadrubfnew_pi, Hexagon::L2_ploadrubtnew_pi },
  { Hexagon::L2_ploadruhf_io, Hexagon::L2_ploadruht_io },
  { Hexagon::L2_ploadruhf_pi, Hexagon::L2_ploadruht_pi },
  { Hexagon::L2_ploadruhfnew_io, Hexagon::L2_ploadruhtnew_io },
  { Hexagon::L2_ploadruhfnew_pi, Hexagon::L2_ploadruhtnew_pi },
  { Hexagon::L4_ploadrbf_abs, Hexagon::L4_ploadrbt_abs },
  { Hexagon::L4_ploadrbf_rr, Hexagon::L4_ploadrbt_rr },
  { Hexagon::L4_ploadrbfnew_abs, Hexagon::L4_ploadrbtnew_abs },
  { Hexagon::L4_ploadrbfnew_rr, Hexagon::L4_ploadrbtnew_rr },
  { Hexagon::L4_ploadrdf_abs, Hexagon::L4_ploadrdt_abs },
  { Hexagon::L4_ploadrdf_rr, Hexagon::L4_ploadrdt_rr },
  { Hexagon::L4_ploadrdfnew_abs, Hexagon::L4_ploadrdtnew_abs },
  { Hexagon::L4_ploadrdfnew_rr, Hexagon::L4_ploadrdtnew_rr },
  { Hexagon::L4_ploadrhf_abs, Hexagon::L4_ploadrht_abs },
  { Hexagon::L4_ploadrhf_rr, Hexagon::L4_ploadrht_rr },
  { Hexagon::L4_ploadrhfnew_abs, Hexagon::L4_ploadrhtnew_abs },
  { Hexagon::L4_ploadrhfnew_rr, Hexagon::L4_ploadrhtnew_rr },
  { Hexagon::L4_ploadrif_abs, Hexagon::L4_ploadrit_abs },
  { Hexagon::L4_ploadrif_rr, Hexagon::L4_ploadrit_rr },
  { Hexagon::L4_ploadrifnew_abs, Hexagon::L4_ploadritnew_abs },
  { Hexagon::L4_ploadrifnew_rr, Hexagon::L4_ploadritnew_rr },
  { Hexagon::L4_ploadrubf_abs, Hexagon::L4_ploadrubt_abs },
  { Hexagon::L4_ploadrubf_rr, Hexagon::L4_ploadrubt_rr },
  { Hexagon::L4_ploadrubfnew_abs, Hexagon::L4_ploadrubtnew_abs },
  { Hexagon::L4_ploadrubfnew_rr, Hexagon::L4_ploadrubtnew_rr },
  { Hexagon::L4_ploadruhf_abs, Hexagon::L4_ploadruht_abs },
  { Hexagon::L4_ploadruhf_rr, Hexagon::L4_ploadruht_rr },
  { Hexagon::L4_ploadruhfnew_abs, Hexagon::L4_ploadruhtnew_abs },
  { Hexagon::L4_ploadruhfnew_rr, Hexagon::L4_ploadruhtnew_rr },
  { Hexagon::L4_return_f, Hexagon::L4_return_t },
  { Hexagon::L4_return_fnew_pnt, Hexagon::L4_return_tnew_pnt },
  { Hexagon::L4_return_fnew_pt, Hexagon::L4_return_tnew_pt },
  { Hexagon::PS_jmpretf, Hexagon::PS_jmprett },
  { Hexagon::PS_jmpretfnew, Hexagon::PS_jmprettnew },
  { Hexagon::PS_jmpretfnewpt, Hexagon::PS_jmprettnewpt },
  { Hexagon::S2_pstorerbf_io, Hexagon::S2_pstorerbt_io },
  { Hexagon::S2_pstorerbf_pi, Hexagon::S2_pstorerbt_pi },
  { Hexagon::S2_pstorerbfnew_pi, Hexagon::S2_pstorerbtnew_pi },
  { Hexagon::S2_pstorerbnewf_io, Hexagon::S2_pstorerbnewt_io },
  { Hexagon::S2_pstorerbnewf_pi, Hexagon::S2_pstorerbnewt_pi },
  { Hexagon::S2_pstorerbnewfnew_pi, Hexagon::S2_pstorerbnewtnew_pi },
  { Hexagon::S2_pstorerdf_io, Hexagon::S2_pstorerdt_io },
  { Hexagon::S2_pstorerdf_pi, Hexagon::S2_pstorerdt_pi },
  { Hexagon::S2_pstorerdfnew_pi, Hexagon::S2_pstorerdtnew_pi },
  { Hexagon::S2_pstorerff_io, Hexagon::S2_pstorerft_io },
  { Hexagon::S2_pstorerff_pi, Hexagon::S2_pstorerft_pi },
  { Hexagon::S2_pstorerffnew_pi, Hexagon::S2_pstorerftnew_pi },
  { Hexagon::S2_pstorerhf_io, Hexagon::S2_pstorerht_io },
  { Hexagon::S2_pstorerhf_pi, Hexagon::S2_pstorerht_pi },
  { Hexagon::S2_pstorerhfnew_pi, Hexagon::S2_pstorerhtnew_pi },
  { Hexagon::S2_pstorerhnewf_io, Hexagon::S2_pstorerhnewt_io },
  { Hexagon::S2_pstorerhnewf_pi, Hexagon::S2_pstorerhnewt_pi },
  { Hexagon::S2_pstorerhnewfnew_pi, Hexagon::S2_pstorerhnewtnew_pi },
  { Hexagon::S2_pstorerif_io, Hexagon::S2_pstorerit_io },
  { Hexagon::S2_pstorerif_pi, Hexagon::S2_pstorerit_pi },
  { Hexagon::S2_pstorerifnew_pi, Hexagon::S2_pstoreritnew_pi },
  { Hexagon::S2_pstorerinewf_io, Hexagon::S2_pstorerinewt_io },
  { Hexagon::S2_pstorerinewf_pi, Hexagon::S2_pstorerinewt_pi },
  { Hexagon::S2_pstorerinewfnew_pi, Hexagon::S2_pstorerinewtnew_pi },
  { Hexagon::S4_pstorerbf_abs, Hexagon::S4_pstorerbt_abs },
  { Hexagon::S4_pstorerbf_rr, Hexagon::S4_pstorerbt_rr },
  { Hexagon::S4_pstorerbfnew_abs, Hexagon::S4_pstorerbtnew_abs },
  { Hexagon::S4_pstorerbfnew_io, Hexagon::S4_pstorerbtnew_io },
  { Hexagon::S4_pstorerbfnew_rr, Hexagon::S4_pstorerbtnew_rr },
  { Hexagon::S4_pstorerbnewf_abs, Hexagon::S4_pstorerbnewt_abs },
  { Hexagon::S4_pstorerbnewf_rr, Hexagon::S4_pstorerbnewt_rr },
  { Hexagon::S4_pstorerbnewfnew_abs, Hexagon::S4_pstorerbnewtnew_abs },
  { Hexagon::S4_pstorerbnewfnew_io, Hexagon::S4_pstorerbnewtnew_io },
  { Hexagon::S4_pstorerbnewfnew_rr, Hexagon::S4_pstorerbnewtnew_rr },
  { Hexagon::S4_pstorerdf_abs, Hexagon::S4_pstorerdt_abs },
  { Hexagon::S4_pstorerdf_rr, Hexagon::S4_pstorerdt_rr },
  { Hexagon::S4_pstorerdfnew_abs, Hexagon::S4_pstorerdtnew_abs },
  { Hexagon::S4_pstorerdfnew_io, Hexagon::S4_pstorerdtnew_io },
  { Hexagon::S4_pstorerdfnew_rr, Hexagon::S4_pstorerdtnew_rr },
  { Hexagon::S4_pstorerff_abs, Hexagon::S4_pstorerft_abs },
  { Hexagon::S4_pstorerff_rr, Hexagon::S4_pstorerft_rr },
  { Hexagon::S4_pstorerffnew_abs, Hexagon::S4_pstorerftnew_abs },
  { Hexagon::S4_pstorerffnew_io, Hexagon::S4_pstorerftnew_io },
  { Hexagon::S4_pstorerffnew_rr, Hexagon::S4_pstorerftnew_rr },
  { Hexagon::S4_pstorerhf_abs, Hexagon::S4_pstorerht_abs },
  { Hexagon::S4_pstorerhf_rr, Hexagon::S4_pstorerht_rr },
  { Hexagon::S4_pstorerhfnew_abs, Hexagon::S4_pstorerhtnew_abs },
  { Hexagon::S4_pstorerhfnew_io, Hexagon::S4_pstorerhtnew_io },
  { Hexagon::S4_pstorerhfnew_rr, Hexagon::S4_pstorerhtnew_rr },
  { Hexagon::S4_pstorerhnewf_abs, Hexagon::S4_pstorerhnewt_abs },
  { Hexagon::S4_pstorerhnewf_rr, Hexagon::S4_pstorerhnewt_rr },
  { Hexagon::S4_pstorerhnewfnew_abs, Hexagon::S4_pstorerhnewtnew_abs },
  { Hexagon::S4_pstorerhnewfnew_io, Hexagon::S4_pstorerhnewtnew_io },
  { Hexagon::S4_pstorerhnewfnew_rr, Hexagon::S4_pstorerhnewtnew_rr },
  { Hexagon::S4_pstorerif_abs, Hexagon::S4_pstorerit_abs },
  { Hexagon::S4_pstorerif_rr, Hexagon::S4_pstorerit_rr },
  { Hexagon::S4_pstorerifnew_abs, Hexagon::S4_pstoreritnew_abs },
  { Hexagon::S4_pstorerifnew_io, Hexagon::S4_pstoreritnew_io },
  { Hexagon::S4_pstorerifnew_rr, Hexagon::S4_pstoreritnew_rr },
  { Hexagon::S4_pstorerinewf_abs, Hexagon::S4_pstorerinewt_abs },
  { Hexagon::S4_pstorerinewf_rr, Hexagon::S4_pstorerinewt_rr },
  { Hexagon::S4_pstorerinewfnew_abs, Hexagon::S4_pstorerinewtnew_abs },
  { Hexagon::S4_pstorerinewfnew_io, Hexagon::S4_pstorerinewtnew_io },
  { Hexagon::S4_pstorerinewfnew_rr, Hexagon::S4_pstorerinewtnew_rr },
  { Hexagon::S4_storeirbf_io, Hexagon::S4_storeirbt_io },
  { Hexagon::S4_storeirbfnew_io, Hexagon::S4_storeirbtnew_io },
  { Hexagon::S4_storeirhf_io, Hexagon::S4_storeirht_io },
  { Hexagon::S4_storeirhfnew_io, Hexagon::S4_storeirhtnew_io },
  { Hexagon::S4_storeirif_io, Hexagon::S4_storeirit_io },
  { Hexagon::S4_storeirifnew_io, Hexagon::S4_storeiritnew_io },
  { Hexagon::V6_vL32b_cur_npred_ai, Hexagon::V6_vL32b_cur_pred_ai },
  { Hexagon::V6_vL32b_cur_npred_pi, Hexagon::V6_vL32b_cur_pred_pi },
  { Hexagon::V6_vL32b_cur_npred_ppu, Hexagon::V6_vL32b_cur_pred_ppu },
  { Hexagon::V6_vL32b_npred_ai, Hexagon::V6_vL32b_pred_ai },
  { Hexagon::V6_vL32b_npred_pi, Hexagon::V6_vL32b_pred_pi },
  { Hexagon::V6_vL32b_npred_ppu, Hexagon::V6_vL32b_pred_ppu },
  { Hexagon::V6_vL32b_nt_cur_npred_ai, Hexagon::V6_vL32b_nt_cur_pred_ai },
  { Hexagon::V6_vL32b_nt_cur_npred_pi, Hexagon::V6_vL32b_nt_cur_pred_pi },
  { Hexagon::V6_vL32b_nt_cur_npred_ppu, Hexagon::V6_vL32b_nt_cur_pred_ppu },
  { Hexagon::V6_vL32b_nt_npred_ai, Hexagon::V6_vL32b_nt_pred_ai },
  { Hexagon::V6_vL32b_nt_npred_pi, Hexagon::V6_vL32b_nt_pred_pi },
  { Hexagon::V6_vL32b_nt_npred_ppu, Hexagon::V6_vL32b_nt_pred_ppu },
  { Hexagon::V6_vL32b_nt_tmp_npred_ai, Hexagon::V6_vL32b_nt_tmp_pred_ai },
  { Hexagon::V6_vL32b_nt_tmp_npred_pi, Hexagon::V6_vL32b_nt_tmp_pred_pi },
  { Hexagon::V6_vL32b_nt_tmp_npred_ppu, Hexagon::V6_vL32b_nt_tmp_pred_ppu },
  { Hexagon::V6_vL32b_tmp_npred_ai, Hexagon::V6_vL32b_tmp_pred_ai },
  { Hexagon::V6_vL32b_tmp_npred_pi, Hexagon::V6_vL32b_tmp_pred_pi },
  { Hexagon::V6_vL32b_tmp_npred_ppu, Hexagon::V6_vL32b_tmp_pred_ppu },
  { Hexagon::V6_vS32Ub_npred_ai, Hexagon::V6_vS32Ub_pred_ai },
  { Hexagon::V6_vS32Ub_npred_pi, Hexagon::V6_vS32Ub_pred_pi },
  { Hexagon::V6_vS32Ub_npred_ppu, Hexagon::V6_vS32Ub_pred_ppu },
  { Hexagon::V6_vS32b_new_npred_ai, Hexagon::V6_vS32b_new_pred_ai },
  { Hexagon::V6_vS32b_new_npred_pi, Hexagon::V6_vS32b_new_pred_pi },
  { Hexagon::V6_vS32b_new_npred_ppu, Hexagon::V6_vS32b_new_pred_ppu },
  { Hexagon::V6_vS32b_npred_ai, Hexagon::V6_vS32b_pred_ai },
  { Hexagon::V6_vS32b_npred_pi, Hexagon::V6_vS32b_pred_pi },
  { Hexagon::V6_vS32b_npred_ppu, Hexagon::V6_vS32b_pred_ppu },
  { Hexagon::V6_vS32b_nt_new_npred_ai, Hexagon::V6_vS32b_nt_new_pred_ai },
  { Hexagon::V6_vS32b_nt_new_npred_pi, Hexagon::V6_vS32b_nt_new_pred_pi },
  { Hexagon::V6_vS32b_nt_new_npred_ppu, Hexagon::V6_vS32b_nt_new_pred_ppu },
  { Hexagon::V6_vS32b_nt_npred_ai, Hexagon::V6_vS32b_nt_pred_ai },
  { Hexagon::V6_vS32b_nt_npred_pi, Hexagon::V6_vS32b_nt_pred_pi },
  { Hexagon::V6_vS32b_nt_npred_ppu, Hexagon::V6_vS32b_nt_pred_ppu },
}; // End of getTruePredOpcodeTable

  unsigned mid;
  unsigned start = 0;
  unsigned end = 250;
  while (start < end) {
    mid = start + (end - start) / 2;
    if (Opcode == getTruePredOpcodeTable[mid][0]) {
      break;
    }
    if (Opcode < getTruePredOpcodeTable[mid][0])
      end = mid;
    else
      start = mid + 1;
  }
  if (start == end)
    return -1; // Instruction doesn't exist in this table.

  return getTruePredOpcodeTable[mid][1];
}

// notTakenBranchPrediction
LLVM_READONLY
int notTakenBranchPrediction(uint16_t Opcode) {
static const uint16_t notTakenBranchPredictionTable[][2] = {
  { Hexagon::J2_jumpfnewpt, Hexagon::J2_jumpfnew },
  { Hexagon::J2_jumpfpt, Hexagon::J2_jumpf },
  { Hexagon::J2_jumprfnewpt, Hexagon::J2_jumprfnew },
  { Hexagon::J2_jumprfpt, Hexagon::J2_jumprf },
  { Hexagon::J2_jumprtnewpt, Hexagon::J2_jumprtnew },
  { Hexagon::J2_jumprtpt, Hexagon::J2_jumprt },
  { Hexagon::J2_jumptnewpt, Hexagon::J2_jumptnew },
  { Hexagon::J2_jumptpt, Hexagon::J2_jumpt },
  { Hexagon::J4_cmpeq_f_jumpnv_t, Hexagon::J4_cmpeq_f_jumpnv_nt },
  { Hexagon::J4_cmpeq_fp0_jump_t, Hexagon::J4_cmpeq_fp0_jump_nt },
  { Hexagon::J4_cmpeq_fp1_jump_t, Hexagon::J4_cmpeq_fp1_jump_nt },
  { Hexagon::J4_cmpeq_t_jumpnv_t, Hexagon::J4_cmpeq_t_jumpnv_nt },
  { Hexagon::J4_cmpeq_tp0_jump_t, Hexagon::J4_cmpeq_tp0_jump_nt },
  { Hexagon::J4_cmpeq_tp1_jump_t, Hexagon::J4_cmpeq_tp1_jump_nt },
  { Hexagon::J4_cmpeqi_f_jumpnv_t, Hexagon::J4_cmpeqi_f_jumpnv_nt },
  { Hexagon::J4_cmpeqi_fp0_jump_t, Hexagon::J4_cmpeqi_fp0_jump_nt },
  { Hexagon::J4_cmpeqi_fp1_jump_t, Hexagon::J4_cmpeqi_fp1_jump_nt },
  { Hexagon::J4_cmpeqi_t_jumpnv_t, Hexagon::J4_cmpeqi_t_jumpnv_nt },
  { Hexagon::J4_cmpeqi_tp0_jump_t, Hexagon::J4_cmpeqi_tp0_jump_nt },
  { Hexagon::J4_cmpeqi_tp1_jump_t, Hexagon::J4_cmpeqi_tp1_jump_nt },
  { Hexagon::J4_cmpeqn1_f_jumpnv_t, Hexagon::J4_cmpeqn1_f_jumpnv_nt },
  { Hexagon::J4_cmpeqn1_fp0_jump_t, Hexagon::J4_cmpeqn1_fp0_jump_nt },
  { Hexagon::J4_cmpeqn1_fp1_jump_t, Hexagon::J4_cmpeqn1_fp1_jump_nt },
  { Hexagon::J4_cmpeqn1_t_jumpnv_t, Hexagon::J4_cmpeqn1_t_jumpnv_nt },
  { Hexagon::J4_cmpeqn1_tp0_jump_t, Hexagon::J4_cmpeqn1_tp0_jump_nt },
  { Hexagon::J4_cmpeqn1_tp1_jump_t, Hexagon::J4_cmpeqn1_tp1_jump_nt },
  { Hexagon::J4_cmpgt_f_jumpnv_t, Hexagon::J4_cmpgt_f_jumpnv_nt },
  { Hexagon::J4_cmpgt_fp0_jump_t, Hexagon::J4_cmpgt_fp0_jump_nt },
  { Hexagon::J4_cmpgt_fp1_jump_t, Hexagon::J4_cmpgt_fp1_jump_nt },
  { Hexagon::J4_cmpgt_t_jumpnv_t, Hexagon::J4_cmpgt_t_jumpnv_nt },
  { Hexagon::J4_cmpgt_tp0_jump_t, Hexagon::J4_cmpgt_tp0_jump_nt },
  { Hexagon::J4_cmpgt_tp1_jump_t, Hexagon::J4_cmpgt_tp1_jump_nt },
  { Hexagon::J4_cmpgti_f_jumpnv_t, Hexagon::J4_cmpgti_f_jumpnv_nt },
  { Hexagon::J4_cmpgti_fp0_jump_t, Hexagon::J4_cmpgti_fp0_jump_nt },
  { Hexagon::J4_cmpgti_fp1_jump_t, Hexagon::J4_cmpgti_fp1_jump_nt },
  { Hexagon::J4_cmpgti_t_jumpnv_t, Hexagon::J4_cmpgti_t_jumpnv_nt },
  { Hexagon::J4_cmpgti_tp0_jump_t, Hexagon::J4_cmpgti_tp0_jump_nt },
  { Hexagon::J4_cmpgti_tp1_jump_t, Hexagon::J4_cmpgti_tp1_jump_nt },
  { Hexagon::J4_cmpgtn1_f_jumpnv_t, Hexagon::J4_cmpgtn1_f_jumpnv_nt },
  { Hexagon::J4_cmpgtn1_fp0_jump_t, Hexagon::J4_cmpgtn1_fp0_jump_nt },
  { Hexagon::J4_cmpgtn1_fp1_jump_t, Hexagon::J4_cmpgtn1_fp1_jump_nt },
  { Hexagon::J4_cmpgtn1_t_jumpnv_t, Hexagon::J4_cmpgtn1_t_jumpnv_nt },
  { Hexagon::J4_cmpgtn1_tp0_jump_t, Hexagon::J4_cmpgtn1_tp0_jump_nt },
  { Hexagon::J4_cmpgtn1_tp1_jump_t, Hexagon::J4_cmpgtn1_tp1_jump_nt },
  { Hexagon::J4_cmpgtu_f_jumpnv_t, Hexagon::J4_cmpgtu_f_jumpnv_nt },
  { Hexagon::J4_cmpgtu_fp0_jump_t, Hexagon::J4_cmpgtu_fp0_jump_nt },
  { Hexagon::J4_cmpgtu_fp1_jump_t, Hexagon::J4_cmpgtu_fp1_jump_nt },
  { Hexagon::J4_cmpgtu_t_jumpnv_t, Hexagon::J4_cmpgtu_t_jumpnv_nt },
  { Hexagon::J4_cmpgtu_tp0_jump_t, Hexagon::J4_cmpgtu_tp0_jump_nt },
  { Hexagon::J4_cmpgtu_tp1_jump_t, Hexagon::J4_cmpgtu_tp1_jump_nt },
  { Hexagon::J4_cmpgtui_f_jumpnv_t, Hexagon::J4_cmpgtui_f_jumpnv_nt },
  { Hexagon::J4_cmpgtui_fp0_jump_t, Hexagon::J4_cmpgtui_fp0_jump_nt },
  { Hexagon::J4_cmpgtui_fp1_jump_t, Hexagon::J4_cmpgtui_fp1_jump_nt },
  { Hexagon::J4_cmpgtui_t_jumpnv_t, Hexagon::J4_cmpgtui_t_jumpnv_nt },
  { Hexagon::J4_cmpgtui_tp0_jump_t, Hexagon::J4_cmpgtui_tp0_jump_nt },
  { Hexagon::J4_cmpgtui_tp1_jump_t, Hexagon::J4_cmpgtui_tp1_jump_nt },
  { Hexagon::J4_cmplt_f_jumpnv_t, Hexagon::J4_cmplt_f_jumpnv_nt },
  { Hexagon::J4_cmplt_t_jumpnv_t, Hexagon::J4_cmplt_t_jumpnv_nt },
  { Hexagon::J4_cmpltu_f_jumpnv_t, Hexagon::J4_cmpltu_f_jumpnv_nt },
  { Hexagon::J4_cmpltu_t_jumpnv_t, Hexagon::J4_cmpltu_t_jumpnv_nt },
  { Hexagon::L4_return_fnew_pt, Hexagon::L4_return_fnew_pnt },
  { Hexagon::L4_return_tnew_pt, Hexagon::L4_return_tnew_pnt },
  { Hexagon::PS_jmpretfnewpt, Hexagon::PS_jmpretfnew },
  { Hexagon::PS_jmprettnewpt, Hexagon::PS_jmprettnew },
}; // End of notTakenBranchPredictionTable

  unsigned mid;
  unsigned start = 0;
  unsigned end = 64;
  while (start < end) {
    mid = start + (end - start) / 2;
    if (Opcode == notTakenBranchPredictionTable[mid][0]) {
      break;
    }
    if (Opcode < notTakenBranchPredictionTable[mid][0])
      end = mid;
    else
      start = mid + 1;
  }
  if (start == end)
    return -1; // Instruction doesn't exist in this table.

  return notTakenBranchPredictionTable[mid][1];
}

// takenBranchPrediction
LLVM_READONLY
int takenBranchPrediction(uint16_t Opcode) {
static const uint16_t takenBranchPredictionTable[][2] = {
  { Hexagon::J2_jumpf, Hexagon::J2_jumpfpt },
  { Hexagon::J2_jumpfnew, Hexagon::J2_jumpfnewpt },
  { Hexagon::J2_jumprf, Hexagon::J2_jumprfpt },
  { Hexagon::J2_jumprfnew, Hexagon::J2_jumprfnewpt },
  { Hexagon::J2_jumprt, Hexagon::J2_jumprtpt },
  { Hexagon::J2_jumprtnew, Hexagon::J2_jumprtnewpt },
  { Hexagon::J2_jumpt, Hexagon::J2_jumptpt },
  { Hexagon::J2_jumptnew, Hexagon::J2_jumptnewpt },
  { Hexagon::J4_cmpeq_f_jumpnv_nt, Hexagon::J4_cmpeq_f_jumpnv_t },
  { Hexagon::J4_cmpeq_fp0_jump_nt, Hexagon::J4_cmpeq_fp0_jump_t },
  { Hexagon::J4_cmpeq_fp1_jump_nt, Hexagon::J4_cmpeq_fp1_jump_t },
  { Hexagon::J4_cmpeq_t_jumpnv_nt, Hexagon::J4_cmpeq_t_jumpnv_t },
  { Hexagon::J4_cmpeq_tp0_jump_nt, Hexagon::J4_cmpeq_tp0_jump_t },
  { Hexagon::J4_cmpeq_tp1_jump_nt, Hexagon::J4_cmpeq_tp1_jump_t },
  { Hexagon::J4_cmpeqi_f_jumpnv_nt, Hexagon::J4_cmpeqi_f_jumpnv_t },
  { Hexagon::J4_cmpeqi_fp0_jump_nt, Hexagon::J4_cmpeqi_fp0_jump_t },
  { Hexagon::J4_cmpeqi_fp1_jump_nt, Hexagon::J4_cmpeqi_fp1_jump_t },
  { Hexagon::J4_cmpeqi_t_jumpnv_nt, Hexagon::J4_cmpeqi_t_jumpnv_t },
  { Hexagon::J4_cmpeqi_tp0_jump_nt, Hexagon::J4_cmpeqi_tp0_jump_t },
  { Hexagon::J4_cmpeqi_tp1_jump_nt, Hexagon::J4_cmpeqi_tp1_jump_t },
  { Hexagon::J4_cmpeqn1_f_jumpnv_nt, Hexagon::J4_cmpeqn1_f_jumpnv_t },
  { Hexagon::J4_cmpeqn1_fp0_jump_nt, Hexagon::J4_cmpeqn1_fp0_jump_t },
  { Hexagon::J4_cmpeqn1_fp1_jump_nt, Hexagon::J4_cmpeqn1_fp1_jump_t },
  { Hexagon::J4_cmpeqn1_t_jumpnv_nt, Hexagon::J4_cmpeqn1_t_jumpnv_t },
  { Hexagon::J4_cmpeqn1_tp0_jump_nt, Hexagon::J4_cmpeqn1_tp0_jump_t },
  { Hexagon::J4_cmpeqn1_tp1_jump_nt, Hexagon::J4_cmpeqn1_tp1_jump_t },
  { Hexagon::J4_cmpgt_f_jumpnv_nt, Hexagon::J4_cmpgt_f_jumpnv_t },
  { Hexagon::J4_cmpgt_fp0_jump_nt, Hexagon::J4_cmpgt_fp0_jump_t },
  { Hexagon::J4_cmpgt_fp1_jump_nt, Hexagon::J4_cmpgt_fp1_jump_t },
  { Hexagon::J4_cmpgt_t_jumpnv_nt, Hexagon::J4_cmpgt_t_jumpnv_t },
  { Hexagon::J4_cmpgt_tp0_jump_nt, Hexagon::J4_cmpgt_tp0_jump_t },
  { Hexagon::J4_cmpgt_tp1_jump_nt, Hexagon::J4_cmpgt_tp1_jump_t },
  { Hexagon::J4_cmpgti_f_jumpnv_nt, Hexagon::J4_cmpgti_f_jumpnv_t },
  { Hexagon::J4_cmpgti_fp0_jump_nt, Hexagon::J4_cmpgti_fp0_jump_t },
  { Hexagon::J4_cmpgti_fp1_jump_nt, Hexagon::J4_cmpgti_fp1_jump_t },
  { Hexagon::J4_cmpgti_t_jumpnv_nt, Hexagon::J4_cmpgti_t_jumpnv_t },
  { Hexagon::J4_cmpgti_tp0_jump_nt, Hexagon::J4_cmpgti_tp0_jump_t },
  { Hexagon::J4_cmpgti_tp1_jump_nt, Hexagon::J4_cmpgti_tp1_jump_t },
  { Hexagon::J4_cmpgtn1_f_jumpnv_nt, Hexagon::J4_cmpgtn1_f_jumpnv_t },
  { Hexagon::J4_cmpgtn1_fp0_jump_nt, Hexagon::J4_cmpgtn1_fp0_jump_t },
  { Hexagon::J4_cmpgtn1_fp1_jump_nt, Hexagon::J4_cmpgtn1_fp1_jump_t },
  { Hexagon::J4_cmpgtn1_t_jumpnv_nt, Hexagon::J4_cmpgtn1_t_jumpnv_t },
  { Hexagon::J4_cmpgtn1_tp0_jump_nt, Hexagon::J4_cmpgtn1_tp0_jump_t },
  { Hexagon::J4_cmpgtn1_tp1_jump_nt, Hexagon::J4_cmpgtn1_tp1_jump_t },
  { Hexagon::J4_cmpgtu_f_jumpnv_nt, Hexagon::J4_cmpgtu_f_jumpnv_t },
  { Hexagon::J4_cmpgtu_fp0_jump_nt, Hexagon::J4_cmpgtu_fp0_jump_t },
  { Hexagon::J4_cmpgtu_fp1_jump_nt, Hexagon::J4_cmpgtu_fp1_jump_t },
  { Hexagon::J4_cmpgtu_t_jumpnv_nt, Hexagon::J4_cmpgtu_t_jumpnv_t },
  { Hexagon::J4_cmpgtu_tp0_jump_nt, Hexagon::J4_cmpgtu_tp0_jump_t },
  { Hexagon::J4_cmpgtu_tp1_jump_nt, Hexagon::J4_cmpgtu_tp1_jump_t },
  { Hexagon::J4_cmpgtui_f_jumpnv_nt, Hexagon::J4_cmpgtui_f_jumpnv_t },
  { Hexagon::J4_cmpgtui_fp0_jump_nt, Hexagon::J4_cmpgtui_fp0_jump_t },
  { Hexagon::J4_cmpgtui_fp1_jump_nt, Hexagon::J4_cmpgtui_fp1_jump_t },
  { Hexagon::J4_cmpgtui_t_jumpnv_nt, Hexagon::J4_cmpgtui_t_jumpnv_t },
  { Hexagon::J4_cmpgtui_tp0_jump_nt, Hexagon::J4_cmpgtui_tp0_jump_t },
  { Hexagon::J4_cmpgtui_tp1_jump_nt, Hexagon::J4_cmpgtui_tp1_jump_t },
  { Hexagon::J4_cmplt_f_jumpnv_nt, Hexagon::J4_cmplt_f_jumpnv_t },
  { Hexagon::J4_cmplt_t_jumpnv_nt, Hexagon::J4_cmplt_t_jumpnv_t },
  { Hexagon::J4_cmpltu_f_jumpnv_nt, Hexagon::J4_cmpltu_f_jumpnv_t },
  { Hexagon::J4_cmpltu_t_jumpnv_nt, Hexagon::J4_cmpltu_t_jumpnv_t },
  { Hexagon::L4_return_fnew_pnt, Hexagon::L4_return_fnew_pt },
  { Hexagon::L4_return_tnew_pnt, Hexagon::L4_return_tnew_pt },
  { Hexagon::PS_jmpretfnew, Hexagon::PS_jmpretfnewpt },
  { Hexagon::PS_jmprettnew, Hexagon::PS_jmprettnewpt },
}; // End of takenBranchPredictionTable

  unsigned mid;
  unsigned start = 0;
  unsigned end = 64;
  while (start < end) {
    mid = start + (end - start) / 2;
    if (Opcode == takenBranchPredictionTable[mid][0]) {
      break;
    }
    if (Opcode < takenBranchPredictionTable[mid][0])
      end = mid;
    else
      start = mid + 1;
  }
  if (start == end)
    return -1; // Instruction doesn't exist in this table.

  return takenBranchPredictionTable[mid][1];
}

} // end namespace Hexagon
} // end namespace llvm
#endif // GET_INSTRMAP_INFO

