// Seed: 3463825708
module module_0 #(
    parameter id_7 = 32'd97
) (
    output reg id_2,
    output id_3,
    input id_5,
    inout id_6,
    output _id_7
);
  assign id_1 = id_6[id_7][1+:1];
  type_13 id_8 (
      .id_0 (1),
      .id_1 (1),
      .id_2 (1),
      .id_3 (""),
      .id_4 (1),
      .id_5 (id_5),
      .id_6 (id_4),
      .id_7 (id_3),
      .id_8 (1'b0),
      .id_9 (""),
      .id_10(1'b0),
      .id_11(1'b0)
  );
  assign id_4 = 1;
  logic id_9;
  always
    if (1) @(1) id_7[(""==id_7)+:1'd0] <= 1;
    else id_2 <= 1;
  assign id_6 = 1 & id_7;
  logic id_10, id_11;
endmodule
