#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '+vc' '-Mupdate' '-line' '-full64' '-kdb' '-nc' '-xprop=tmerge' '-lca' '-debug_access+all+reverse' '+define+' '-timescale=1ns/1ps' 'src/headers.svh' 'test/fft_N_rad2_pow_tb.sv' 'syn/fft_N_rad2.mapped.v' '/afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK/lib/stdcell_rvt/verilog/saed32nm.v' '+define+SYNTH_TEST' '+sdfverbose' '+neg_tchk' '-o' 'syn_simv' '-R'  -static_dbgen_only -daidir=$1 2>&1
