Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec  6 16:14:53 2022
| Host         : ECE-PHO115-13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_Game_timing_summary_routed.rpt -pb top_Game_timing_summary_routed.pb -rpx top_Game_timing_summary_routed.rpx -warn_on_violation
| Design       : top_Game
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 91 register/latch pins with no clock driven by root clock pin: reply (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: top_Pong/change_mode/n_clicks_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: top_Pong/clk600Hz/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_Pong/ec/pix_stb_reg/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: top_Pong/pong/b0/endgame_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_Pong/pong/pix_stb_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 127 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.483        0.000                      0                 3351        0.084        0.000                      0                 3351        4.500        0.000                       0                   985  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.483        0.000                      0                 3351        0.084        0.000                      0                 3351        4.500        0.000                       0                   985  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 top_Pong/end_screen/vram/memory_array_reg_6_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/end_screen/colour_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 3.669ns (43.671%)  route 4.732ns (56.329%))
  Logic Levels:           4  (LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         1.689     5.291    top_Pong/end_screen/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_6_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.163 r  top_Pong/end_screen/vram/memory_array_reg_6_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.228    top_Pong/end_screen/vram/memory_array_reg_6_5_n_1
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.653 f  top_Pong/end_screen/vram/memory_array_reg_7_5/DOADO[0]
                         net (fo=1, routed)           2.602    11.256    top_Pong/end_screen/vram/memory_array_reg_7_5_n_36
    SLICE_X72Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.380 f  top_Pong/end_screen/vram/colour[11]_i_5/O
                         net (fo=1, routed)           0.985    12.365    top_Pong/end_screen/vram/dataout[5]
    SLICE_X72Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.489 r  top_Pong/end_screen/vram/colour[11]_i_2/O
                         net (fo=1, routed)           1.080    13.569    top_Pong/end_screen/display/colour_reg[11]
    SLICE_X72Y102        LUT6 (Prop_lut6_I0_O)        0.124    13.693 r  top_Pong/end_screen/display/colour[11]_i_1/O
                         net (fo=1, routed)           0.000    13.693    top_Pong/end_screen/display_n_12
    SLICE_X72Y102        FDRE                                         r  top_Pong/end_screen/colour_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         1.580    15.002    top_Pong/end_screen/CLK100MHZ_IBUF_BUFG
    SLICE_X72Y102        FDRE                                         r  top_Pong/end_screen/colour_reg[11]/C
                         clock pessimism              0.180    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X72Y102        FDRE (Setup_fdre_C_D)        0.029    15.176    top_Pong/end_screen/colour_reg[11]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -13.693    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.652ns  (required time - arrival time)
  Source:                 top_Pong/nolabel_line111/vram/memory_array_reg_4_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/nolabel_line111/color_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.123ns  (logic 3.695ns (45.489%)  route 4.428ns (54.512%))
  Logic Levels:           4  (LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         1.747     5.350    top_Pong/nolabel_line111/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X3Y27         RAMB36E1                                     r  top_Pong/nolabel_line111/vram/memory_array_reg_4_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.222 r  top_Pong/nolabel_line111/vram/memory_array_reg_4_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.287    top_Pong/nolabel_line111/vram/memory_array_reg_4_1_n_1
    RAMB36_X3Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.712 f  top_Pong/nolabel_line111/vram/memory_array_reg_5_1/DOADO[0]
                         net (fo=1, routed)           3.151    11.863    top_Pong/nolabel_line111/vram/memory_array_reg_5_1_n_36
    SLICE_X15Y138        LUT6 (Prop_lut6_I1_O)        0.124    11.987 f  top_Pong/nolabel_line111/vram/color[11]_i_6/O
                         net (fo=1, routed)           0.779    12.766    top_Pong/nolabel_line111/vram/dataout[1]
    SLICE_X15Y136        LUT6 (Prop_lut6_I3_O)        0.124    12.890 r  top_Pong/nolabel_line111/vram/color[11]_i_2/O
                         net (fo=1, routed)           0.433    13.323    top_Pong/nolabel_line111/display/color_reg[11]
    SLICE_X15Y136        LUT4 (Prop_lut4_I1_O)        0.150    13.473 r  top_Pong/nolabel_line111/display/color[11]_i_1/O
                         net (fo=1, routed)           0.000    13.473    top_Pong/nolabel_line111/display_n_4
    SLICE_X15Y136        FDRE                                         r  top_Pong/nolabel_line111/color_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         1.503    14.925    top_Pong/nolabel_line111/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y136        FDRE                                         r  top_Pong/nolabel_line111/color_reg[11]/C
                         clock pessimism              0.188    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X15Y136        FDRE (Setup_fdre_C_D)        0.047    15.125    top_Pong/nolabel_line111/color_reg[11]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -13.473    
  -------------------------------------------------------------------
                         slack                                  1.652    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 top_Pong/end_screen/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/end_screen/vram/memory_array_reg_5_5/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.447ns  (logic 0.434ns (5.828%)  route 7.013ns (94.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         1.796     5.398    top_Pong/end_screen/CLK100MHZ_IBUF_BUFG
    DSP48_X2Y40          DSP48E1                                      r  top_Pong/end_screen/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     5.832 r  top_Pong/end_screen/address_reg/P[15]
                         net (fo=72, routed)          7.013    12.844    top_Pong/end_screen/vram/P[15]
    RAMB36_X1Y12         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_5_5/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         1.549    14.971    top_Pong/end_screen/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X1Y12         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_5_5/CLKARDCLK
                         clock pessimism              0.180    15.151    
                         clock uncertainty           -0.035    15.116    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.601    top_Pong/end_screen/vram/memory_array_reg_5_5
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -12.844    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 top_Pong/end_screen/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/end_screen/vram/memory_array_reg_4_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.453ns  (logic 0.434ns (5.823%)  route 7.019ns (94.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         1.796     5.398    top_Pong/end_screen/CLK100MHZ_IBUF_BUFG
    DSP48_X2Y40          DSP48E1                                      r  top_Pong/end_screen/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     5.832 r  top_Pong/end_screen/address_reg/P[5]
                         net (fo=48, routed)          7.019    12.850    top_Pong/end_screen/vram/P[5]
    RAMB36_X1Y5          RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_4_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         1.706    15.129    top_Pong/end_screen/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_4_1/CLKARDCLK
                         clock pessimism              0.180    15.309    
                         clock uncertainty           -0.035    15.273    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.707    top_Pong/end_screen/vram/memory_array_reg_4_1
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                         -12.850    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 top_Pong/end_screen/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/end_screen/vram/memory_array_reg_4_5/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.172ns  (logic 0.434ns (6.052%)  route 6.738ns (93.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         1.796     5.398    top_Pong/end_screen/CLK100MHZ_IBUF_BUFG
    DSP48_X2Y40          DSP48E1                                      r  top_Pong/end_screen/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     5.832 r  top_Pong/end_screen/address_reg/P[15]
                         net (fo=72, routed)          6.738    12.569    top_Pong/end_screen/vram/P[15]
    RAMB36_X1Y11         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_4_5/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         1.553    14.975    top_Pong/end_screen/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_4_5/CLKARDCLK
                         clock pessimism              0.180    15.155    
                         clock uncertainty           -0.035    15.120    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.605    top_Pong/end_screen/vram/memory_array_reg_4_5
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -12.569    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 top_Pong/end_screen/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/end_screen/vram/memory_array_reg_5_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 0.434ns (6.100%)  route 6.681ns (93.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         1.796     5.398    top_Pong/end_screen/CLK100MHZ_IBUF_BUFG
    DSP48_X2Y40          DSP48E1                                      r  top_Pong/end_screen/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     5.832 r  top_Pong/end_screen/address_reg/P[5]
                         net (fo=48, routed)          6.681    12.512    top_Pong/end_screen/vram/P[5]
    RAMB36_X1Y6          RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_5_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         1.711    15.134    top_Pong/end_screen/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_5_1/CLKARDCLK
                         clock pessimism              0.180    15.314    
                         clock uncertainty           -0.035    15.278    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.712    top_Pong/end_screen/vram/memory_array_reg_5_1
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                         -12.512    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 top_Pong/end_screen/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/end_screen/vram/memory_array_reg_4_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.097ns  (logic 0.434ns (6.115%)  route 6.663ns (93.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         1.796     5.398    top_Pong/end_screen/CLK100MHZ_IBUF_BUFG
    DSP48_X2Y40          DSP48E1                                      r  top_Pong/end_screen/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     5.832 r  top_Pong/end_screen/address_reg/P[6]
                         net (fo=48, routed)          6.663    12.495    top_Pong/end_screen/vram/P[6]
    RAMB36_X1Y5          RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_4_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         1.706    15.129    top_Pong/end_screen/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_4_1/CLKARDCLK
                         clock pessimism              0.180    15.309    
                         clock uncertainty           -0.035    15.273    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.707    top_Pong/end_screen/vram/memory_array_reg_4_1
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                         -12.495    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 top_Pong/end_screen/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/end_screen/vram/memory_array_reg_4_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.142ns  (logic 0.434ns (6.077%)  route 6.708ns (93.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         1.796     5.398    top_Pong/end_screen/CLK100MHZ_IBUF_BUFG
    DSP48_X2Y40          DSP48E1                                      r  top_Pong/end_screen/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     5.832 r  top_Pong/end_screen/address_reg/P[15]
                         net (fo=72, routed)          6.708    12.540    top_Pong/end_screen/vram/P[15]
    RAMB36_X1Y5          RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_4_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         1.706    15.129    top_Pong/end_screen/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_4_1/CLKARDCLK
                         clock pessimism              0.180    15.309    
                         clock uncertainty           -0.035    15.273    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.758    top_Pong/end_screen/vram/memory_array_reg_4_1
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 top_Pong/end_screen/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/end_screen/vram/memory_array_reg_1_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.940ns  (logic 0.558ns (8.041%)  route 6.382ns (91.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 14.982 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         1.796     5.398    top_Pong/end_screen/CLK100MHZ_IBUF_BUFG
    DSP48_X2Y40          DSP48E1                                      r  top_Pong/end_screen/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434     5.832 f  top_Pong/end_screen/address_reg/P[17]
                         net (fo=29, routed)          2.335     8.167    top_Pong/end_screen/vram/P[17]
    SLICE_X62Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.291 r  top_Pong/end_screen/vram/memory_array_reg_0_0_i_1__0/O
                         net (fo=7, routed)           4.046    12.337    top_Pong/end_screen/vram/memory_array_reg_0_0_i_1__0_n_1
    RAMB36_X0Y16         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_1_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         1.560    14.982    top_Pong/end_screen/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_1_2/CLKARDCLK
                         clock pessimism              0.180    15.162    
                         clock uncertainty           -0.035    15.127    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.684    top_Pong/end_screen/vram/memory_array_reg_1_2
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                         -12.337    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 top_Pong/end_screen/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/end_screen/vram/memory_array_reg_6_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.929ns  (logic 0.558ns (8.053%)  route 6.371ns (91.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 14.989 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         1.796     5.398    top_Pong/end_screen/CLK100MHZ_IBUF_BUFG
    DSP48_X2Y40          DSP48E1                                      r  top_Pong/end_screen/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434     5.832 r  top_Pong/end_screen/address_reg/P[17]
                         net (fo=29, routed)          4.532    10.363    top_Pong/end_screen/vram/P[17]
    SLICE_X42Y72         LUT4 (Prop_lut4_I0_O)        0.124    10.487 r  top_Pong/end_screen/vram/memory_array_reg_6_5_ENARDEN_cooolgate_en_gate_51_LOPT_REMAP/O
                         net (fo=1, routed)           1.839    12.327    top_Pong/end_screen/vram/memory_array_reg_6_5_ENARDEN_cooolgate_en_sig_28
    RAMB36_X0Y10         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_6_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         1.567    14.989    top_Pong/end_screen/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_6_5/CLKARDCLK
                         clock pessimism              0.180    15.169    
                         clock uncertainty           -0.035    15.134    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.691    top_Pong/end_screen/vram/memory_array_reg_6_5
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -12.327    
  -------------------------------------------------------------------
                         slack                                  2.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 top_Pong/end_screen/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/end_screen/vram/memory_array_reg_1_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.126ns (25.555%)  route 0.367ns (74.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         0.684     1.604    top_Pong/end_screen/CLK100MHZ_IBUF_BUFG
    DSP48_X2Y40          DSP48E1                                      r  top_Pong/end_screen/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.126     1.730 r  top_Pong/end_screen/address_reg/P[9]
                         net (fo=48, routed)          0.367     2.097    top_Pong/end_screen/vram/P[9]
    RAMB36_X2Y19         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_1_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         0.910     2.075    top_Pong/end_screen/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X2Y19         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_1_0/CLKARDCLK
                         clock pessimism             -0.245     1.830    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.013    top_Pong/end_screen/vram/memory_array_reg_1_0
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 top_Pong/pong/b0/incx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/pong/b0/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.251ns (54.096%)  route 0.213ns (45.904%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         0.548     1.467    top_Pong/pong/b0/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y121        FDRE                                         r  top_Pong/pong/b0/incx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_fdre_C_Q)         0.141     1.608 r  top_Pong/pong/b0/incx_reg[1]/Q
                         net (fo=5, routed)           0.213     1.821    top_Pong/pong/b0/incx[1]
    SLICE_X49Y121        LUT6 (Prop_lut6_I4_O)        0.045     1.866 r  top_Pong/pong/b0/x[3]_i_9/O
                         net (fo=1, routed)           0.000     1.866    top_Pong/pong/b0/x[3]_i_9_n_1
    SLICE_X49Y121        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.931 r  top_Pong/pong/b0/x_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.931    top_Pong/pong/b0/x_reg[3]_i_1_n_7
    SLICE_X49Y121        FDRE                                         r  top_Pong/pong/b0/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         0.819     1.984    top_Pong/pong/b0/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y121        FDRE                                         r  top_Pong/pong/b0/x_reg[1]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X49Y121        FDRE (Hold_fdre_C_D)         0.105     1.838    top_Pong/pong/b0/x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 top_Pong/end_screen/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/end_screen/vram/memory_array_reg_3_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.126ns (23.955%)  route 0.400ns (76.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         0.684     1.604    top_Pong/end_screen/CLK100MHZ_IBUF_BUFG
    DSP48_X2Y40          DSP48E1                                      r  top_Pong/end_screen/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.126     1.730 r  top_Pong/end_screen/address_reg/P[1]
                         net (fo=48, routed)          0.400     2.130    top_Pong/end_screen/vram/P[1]
    RAMB36_X3Y19         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_3_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         0.917     2.082    top_Pong/end_screen/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X3Y19         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_3_0/CLKARDCLK
                         clock pessimism             -0.245     1.837    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.020    top_Pong/end_screen/vram/memory_array_reg_3_0
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 top_Pong/end_screen/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/end_screen/vram/memory_array_reg_3_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.126ns (23.920%)  route 0.401ns (76.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         0.684     1.604    top_Pong/end_screen/CLK100MHZ_IBUF_BUFG
    DSP48_X2Y40          DSP48E1                                      r  top_Pong/end_screen/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.126     1.730 r  top_Pong/end_screen/address_reg/P[9]
                         net (fo=48, routed)          0.401     2.131    top_Pong/end_screen/vram/P[9]
    RAMB36_X3Y19         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_3_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         0.917     2.082    top_Pong/end_screen/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X3Y19         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_3_0/CLKARDCLK
                         clock pessimism             -0.245     1.837    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.020    top_Pong/end_screen/vram/memory_array_reg_3_0
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 top_Pong/end_screen/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/end_screen/vram/memory_array_reg_3_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.126ns (23.882%)  route 0.402ns (76.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         0.684     1.604    top_Pong/end_screen/CLK100MHZ_IBUF_BUFG
    DSP48_X2Y40          DSP48E1                                      r  top_Pong/end_screen/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.730 r  top_Pong/end_screen/address_reg/P[4]
                         net (fo=48, routed)          0.402     2.132    top_Pong/end_screen/vram/P[4]
    RAMB36_X3Y19         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_3_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         0.917     2.082    top_Pong/end_screen/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X3Y19         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_3_0/CLKARDCLK
                         clock pessimism             -0.245     1.837    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.020    top_Pong/end_screen/vram/memory_array_reg_3_0
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 top_Pong/end_screen/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/end_screen/vram/memory_array_reg_3_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.126ns (23.875%)  route 0.402ns (76.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         0.684     1.604    top_Pong/end_screen/CLK100MHZ_IBUF_BUFG
    DSP48_X2Y40          DSP48E1                                      r  top_Pong/end_screen/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126     1.730 r  top_Pong/end_screen/address_reg/P[11]
                         net (fo=48, routed)          0.402     2.132    top_Pong/end_screen/vram/P[11]
    RAMB36_X3Y19         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_3_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         0.917     2.082    top_Pong/end_screen/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X3Y19         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_3_0/CLKARDCLK
                         clock pessimism             -0.245     1.837    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.020    top_Pong/end_screen/vram/memory_array_reg_3_0
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 top_Pong/end_screen/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/end_screen/vram/memory_array_reg_3_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.126ns (23.803%)  route 0.403ns (76.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         0.684     1.604    top_Pong/end_screen/CLK100MHZ_IBUF_BUFG
    DSP48_X2Y40          DSP48E1                                      r  top_Pong/end_screen/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126     1.730 r  top_Pong/end_screen/address_reg/P[0]
                         net (fo=48, routed)          0.403     2.133    top_Pong/end_screen/vram/P[0]
    RAMB36_X3Y19         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_3_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         0.917     2.082    top_Pong/end_screen/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X3Y19         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_3_0/CLKARDCLK
                         clock pessimism             -0.245     1.837    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.020    top_Pong/end_screen/vram/memory_array_reg_3_0
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 top_Pong/end_screen/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/end_screen/vram/memory_array_reg_3_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.126ns (23.796%)  route 0.404ns (76.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         0.684     1.604    top_Pong/end_screen/CLK100MHZ_IBUF_BUFG
    DSP48_X2Y40          DSP48E1                                      r  top_Pong/end_screen/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.126     1.730 r  top_Pong/end_screen/address_reg/P[14]
                         net (fo=48, routed)          0.404     2.133    top_Pong/end_screen/vram/P[14]
    RAMB36_X3Y19         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_3_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         0.917     2.082    top_Pong/end_screen/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X3Y19         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_3_0/CLKARDCLK
                         clock pessimism             -0.245     1.837    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.020    top_Pong/end_screen/vram/memory_array_reg_3_0
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_Pong/end_screen/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/end_screen/vram/memory_array_reg_1_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.126ns (23.736%)  route 0.405ns (76.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         0.684     1.604    top_Pong/end_screen/CLK100MHZ_IBUF_BUFG
    DSP48_X2Y40          DSP48E1                                      r  top_Pong/end_screen/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.126     1.730 r  top_Pong/end_screen/address_reg/P[7]
                         net (fo=48, routed)          0.405     2.135    top_Pong/end_screen/vram/P[7]
    RAMB36_X2Y19         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_1_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         0.910     2.075    top_Pong/end_screen/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X2Y19         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_1_0/CLKARDCLK
                         clock pessimism             -0.245     1.830    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.013    top_Pong/end_screen/vram/memory_array_reg_1_0
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 top_Pong/end_screen/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/end_screen/vram/memory_array_reg_1_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.126ns (23.674%)  route 0.406ns (76.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         0.684     1.604    top_Pong/end_screen/CLK100MHZ_IBUF_BUFG
    DSP48_X2Y40          DSP48E1                                      r  top_Pong/end_screen/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     1.730 r  top_Pong/end_screen/address_reg/P[3]
                         net (fo=48, routed)          0.406     2.136    top_Pong/end_screen/vram/P[3]
    RAMB36_X2Y19         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_1_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=984, routed)         0.910     2.075    top_Pong/end_screen/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X2Y19         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_1_0/CLKARDCLK
                         clock pessimism             -0.245     1.830    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.013    top_Pong/end_screen/vram/memory_array_reg_1_0
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0      top_ADC/XLXI_7/inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y15   top_Pong/end_screen/vram/memory_array_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y13   top_Pong/end_screen/vram/memory_array_reg_3_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y22   top_Pong/end_screen/vram/memory_array_reg_5_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10   top_Pong/end_screen/vram/memory_array_reg_7_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y26   top_Pong/nolabel_line111/vram/memory_array_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y29   top_Pong/nolabel_line111/vram/memory_array_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y28   top_Pong/nolabel_line111/vram/memory_array_reg_5_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y33   top_Pong/nolabel_line111/vram/memory_array_reg_7_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y18   top_Pong/end_screen/vram/memory_array_reg_2_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y100  top_Pong/end_screen/display/h_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y100  top_Pong/end_screen/display/h_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y100  top_Pong/end_screen/display/h_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y100  top_Pong/end_screen/display/h_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y101  top_Pong/end_screen/display/h_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y101  top_Pong/end_screen/display/h_count_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y109  button_controller/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y109  button_controller/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y110  button_controller/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y110  button_controller/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y99   top_Pong/end_screen/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y99   top_Pong/end_screen/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y99   top_Pong/end_screen/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y108  ag/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y108  ag/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y108  ag/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y108  ag/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y99   top_Pong/end_screen/pix_stb_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y107  button_controller/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y112  top_Pong/pong/b6/detectx/counter_reg[16]/C



