$date
	Tue Oct  6 19:13:15 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testFA $end
$var wire 1 ! som $end
$var wire 1 " rip $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % rin $end
$scope module adder $end
$var wire 1 " riporto $end
$var wire 1 % rpin $end
$var wire 1 ! somma $end
$var wire 1 # x1 $end
$var wire 1 $ x2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
0#
0"
1!
$end
#2
1"
0!
1#
#4
1!
1$
#6
0!
0%
#11
