

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Tue Oct 14 17:42:44 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      134|      134|  1.340 us|  1.340 us|  135|  135|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%acc_2_loc = alloca i64 1"   --->   Operation 4 'alloca' 'acc_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fir_Pipeline_VITIS_LOOP_31_1, i32 %acc_2_loc, i32 %shift_reg, i32 %fir_int_int_c"   --->   Operation 5 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 6 [1/2] (2.55ns)   --->   "%call_ln0 = call void @fir_Pipeline_VITIS_LOOP_31_1, i32 %acc_2_loc, i32 %shift_reg, i32 %fir_int_int_c"   --->   Operation 6 'call' 'call_ln0' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 7 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x"   --->   Operation 7 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln15 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [fir.cpp:15]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%acc_2_loc_load = load i32 %acc_2_loc"   --->   Operation 13 'load' 'acc_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln37 = store i32 %x_read, i32 0" [fir.cpp:37]   --->   Operation 14 'store' 'store_ln37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln38 = shl i32 %x_read, i32 3" [fir.cpp:38]   --->   Operation 15 'shl' 'shl_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln38_1 = shl i32 %x_read, i32 1" [fir.cpp:38]   --->   Operation 16 'shl' 'shl_ln38_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38 = add i32 %shl_ln38, i32 %shl_ln38_1" [fir.cpp:38]   --->   Operation 17 'add' 'add_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 18 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%acc = add i32 %acc_2_loc_load, i32 %add_ln38" [fir.cpp:38]   --->   Operation 18 'add' 'acc' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %acc" [fir.cpp:39]   --->   Operation 19 'write' 'write_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [fir.cpp:41]   --->   Operation 20 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 2.552ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'fir_Pipeline_VITIS_LOOP_31_1' [12]  (2.552 ns)

 <State 3>: 4.371ns
The critical path consists of the following:
	wire read operation ('x') on port 'x' [5]  (0.000 ns)
	'shl' operation 32 bit ('shl_ln38', fir.cpp:38) [15]  (0.000 ns)
	'add' operation 32 bit ('add_ln38', fir.cpp:38) [17]  (0.000 ns)
	'add' operation 32 bit ('acc', fir.cpp:38) [18]  (4.371 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
