Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/tdc_rom_11.v" into library work
Parsing module <tdc_rom_11>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/spi_slave_8.v" into library work
Parsing module <spi_slave_8>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/serial_tx_10.v" into library work
Parsing module <serial_tx_10>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/serial_tx_10.v" Line 14. parameter declaration becomes local in serial_tx_10 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/serial_tx2_12.v" into library work
Parsing module <serial_tx2_12>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/serial_tx2_12.v" Line 14. parameter declaration becomes local in serial_tx2_12 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/serial_rx_9.v" into library work
Parsing module <serial_rx_9>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/serial_rx_9.v" Line 12. parameter declaration becomes local in serial_rx_9 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/FIFO_13.v" into library work
Parsing module <fifo_13>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/cclk_detector_7.v" into library work
Parsing module <cclk_detector_7>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/cclk_detector_7.v" Line 10. parameter declaration becomes local in cclk_detector_7 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/tdc_spi_master_5.v" into library work
Parsing module <tdc_spi_master_5>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/tdc_control_3.v" into library work
Parsing module <tdc_control_3>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/my_clk_6.v" into library work
Parsing module <my_clk_6>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/my_clk_6.v" Line 13. parameter declaration becomes local in my_clk_6 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/main_control_2.v" into library work
Parsing module <main_control_2>.
WARNING:HDLCompiler:751 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/main_control_2.v" Line 24: Redeclaration of ansi port soft_reset is not allowed
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/fifo_manager_4.v" into library work
Parsing module <fifo_manager_4>.
WARNING:HDLCompiler:751 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/fifo_manager_4.v" Line 20: Redeclaration of ansi port t_rd_en is not allowed
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/avr_interface_1.v" into library work
Parsing module <avr_interface_1>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/avr_interface_1.v" Line 80. parameter declaration becomes local in avr_interface_1 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.
WARNING:HDLCompiler:751 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 67: Redeclaration of ansi port TDC_ENABLE is not allowed

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 151: Port w_s2_fifo_writing_done is not connected to this instance

Elaborating module <mojo_top_0>.

Elaborating module <avr_interface_1>.

Elaborating module <cclk_detector_7(CLK_RATE=50000000)>.

Elaborating module <spi_slave_8>.

Elaborating module <serial_rx_9(CLK_PER_BIT=100)>.

Elaborating module <serial_tx_10(CLK_PER_BIT=100)>.
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 103: Assignment to tx_busy ignored, since the identifier is never used

Elaborating module <main_control_2>.

Elaborating module <tdc_control_3>.

Elaborating module <tdc_rom_11>.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/tdc_control_3.v" Line 107: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/tdc_control_3.v" Line 158: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/tdc_control_3.v" Line 215: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/tdc_control_3.v" Line 244: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/tdc_control_3.v" Line 273: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <fifo_manager_4>.

Elaborating module <serial_tx2_12(CLK_PER_BIT=17)>.

Elaborating module <fifo_13>.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/FIFO_13.v" Line 33: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/FIFO_13.v" Line 35: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/FIFO_13.v" Line 70: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/FIFO_13.v" Line 73: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:634 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/fifo_manager_4.v" Line 26: Net <s2_fifo_writing_done> does not have a driver.

Elaborating module <tdc_spi_master_5(CLK_DIV=3)>.

Elaborating module <my_clk_6(CLK_DIV=4)>.
WARNING:HDLCompiler:634 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 54: Net <tx_data[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 55: Net <new_tx_data> does not have a driver.
WARNING:HDLCompiler:634 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 156: Net <s2_wr_en> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <SERIAL_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/mojo_top_0.v" line 86: Output port <sample> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/mojo_top_0.v" line 86: Output port <sample_channel> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/mojo_top_0.v" line 86: Output port <new_sample> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/mojo_top_0.v" line 86: Output port <tx_busy> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/mojo_top_0.v" line 151: Output port <w_s2_fifo_writing_done> of the instance <fifo_manager> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <tx_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <new_tx_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mojo_top_0> synthesized.

Synthesizing Unit <avr_interface_1>.
    Related source file is "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/avr_interface_1.v".
        CLK_RATE = 50000000
        SERIAL_BAUD_RATE = 500000
    Found 10-bit register for signal <sample_q>.
    Found 1-bit register for signal <new_sample_q>.
    Found 4-bit register for signal <block_q>.
    Found 1-bit register for signal <busy_q>.
    Found 4-bit register for signal <sample_channel_q>.
    Found 1-bit register for signal <byte_ct_q>.
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 106
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 106
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 106
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 106
    Found 1-bit tristate buffer for signal <spi_miso> created at line 107
    Found 1-bit tristate buffer for signal <tx> created at line 108
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <avr_interface_1> synthesized.

Synthesizing Unit <cclk_detector_7>.
    Related source file is "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/cclk_detector_7.v".
        CLK_RATE = 50000000
    Found 1-bit register for signal <ready_q>.
    Found 10-bit register for signal <ctr_q>.
    Found 10-bit adder for signal <ctr_q[9]_GND_3_o_add_2_OUT> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <cclk_detector_7> synthesized.

Synthesizing Unit <spi_slave_8>.
    Related source file is "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/spi_slave_8.v".
    Found 3-bit register for signal <bit_ct_q>.
    Found 8-bit register for signal <dout_q>.
    Found 1-bit register for signal <miso_q>.
    Found 1-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 1-bit register for signal <ss_q>.
    Found 8-bit register for signal <data_q>.
    Found 1-bit register for signal <sck_old_q>.
    Found 1-bit register for signal <done_q>.
    Found 3-bit adder for signal <bit_ct_q[2]_GND_4_o_add_1_OUT> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <spi_slave_8> synthesized.

Synthesizing Unit <serial_rx_9>.
    Related source file is "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/serial_rx_9.v".
        CLK_PER_BIT = 100
    Found 3-bit register for signal <bit_ctr_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <rx_q>.
    Found 8-bit register for signal <data_q>.
    Found 7-bit register for signal <ctr_q>.
    Found finite state machine <FSM_0> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <ctr_q[6]_GND_5_o_add_7_OUT> created at line 54.
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_5_o_add_9_OUT> created at line 57.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_rx_9> synthesized.

Synthesizing Unit <serial_tx_10>.
    Related source file is "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/serial_tx_10.v".
        CLK_PER_BIT = 100
    Found 1-bit register for signal <tx_q>.
    Found 1-bit register for signal <block_q>.
    Found 3-bit register for signal <bit_ctr_q>.
    Found 7-bit register for signal <ctr_q>.
    Found 1-bit register for signal <busy_q>.
    Found 2-bit register for signal <state_q>.
INFO:Xst:1799 - State 10 is never reached in FSM <state_q>.
INFO:Xst:1799 - State 11 is never reached in FSM <state_q>.
    Found finite state machine <FSM_1> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 1                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_tx_10> synthesized.

Synthesizing Unit <main_control_2>.
    Related source file is "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/main_control_2.v".
    Found 1-bit register for signal <tdc_enable_q>.
    Found 20-bit register for signal <countr_q>.
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <pause_q>.
    Found 1-bit register for signal <play_q>.
    Found 20-bit adder for signal <countr_q[19]_GND_13_o_add_6_OUT> created at line 67.
    Found 4x1-bit Read Only RAM for signal <state_q[1]_soft_reset_Mux_15_o>
    Found 4x1-bit Read Only RAM for signal <state_q[1]_GND_14_o_Mux_16_o>
    Found 2-bit 3-to-1 multiplexer for signal <state_d> created at line 40.
WARNING:Xst:737 - Found 1-bit latch for signal <soft_reset>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <state_q> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   4 Multiplexer(s).
Unit <main_control_2> synthesized.

Synthesizing Unit <tdc_control_3>.
    Related source file is "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/tdc_control_3.v".
WARNING:Xst:647 - Input <new_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 48-bit register for signal <data_TO_FIFO_q>.
    Found 1-bit register for signal <wr_en_q>.
    Found 16-bit register for signal <time1_q>.
    Found 16-bit register for signal <calib1_q>.
    Found 16-bit register for signal <calib2_q>.
    Found 6-bit register for signal <addr_q>.
    Found 30-bit register for signal <CS_countr_q>.
    Found 4-bit register for signal <Byte_countr_q>.
    Found 1-bit register for signal <CS_END_q>.
    Found 1-bit register for signal <start_q>.
    Found 1-bit register for signal <start_signal_q>.
    Found 4-bit register for signal <state_q>.
    Found finite state machine <FSM_4> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 57                                             |
    | Inputs             | 15                                             |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 30-bit adder for signal <CS_countr_q[29]_GND_15_o_add_15_OUT> created at line 123.
    Found 4-bit adder for signal <Byte_countr_q[3]_GND_15_o_add_83_OUT> created at line 273.
    Found 6-bit adder for signal <addr_q[5]_GND_15_o_add_90_OUT> created at line 289.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 140 D-type flip-flop(s).
	inferred  46 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <tdc_control_3> synthesized.

Synthesizing Unit <tdc_rom_11>.
    Related source file is "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/tdc_rom_11.v".
WARNING:Xst:647 - Input <addr<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <data_q>.
    Found 32x8-bit Read Only RAM for signal <data_d>
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <tdc_rom_11> synthesized.

Synthesizing Unit <fifo_manager_4>.
    Related source file is "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/fifo_manager_4.v".
WARNING:Xst:647 - Input <s2_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/fifo_manager_4.v" line 47: Output port <fifo_counter> of the instance <fifo> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <s2_fifo_writing_done> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 48-bit register for signal <data_TO_FIFO_q>.
    Found 1-bit register for signal <new_data_FROM_FIFO_TO_SERIAL_q>.
    Found 1-bit register for signal <wr_en_q>.
    Summary:
	inferred  50 D-type flip-flop(s).
Unit <fifo_manager_4> synthesized.

Synthesizing Unit <serial_tx2_12>.
    Related source file is "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/serial_tx2_12.v".
        CLK_PER_BIT = 17
    Found 1-bit register for signal <tx_q>.
    Found 3-bit register for signal <Byte_countr_q>.
    Found 1-bit register for signal <block_q>.
    Found 48-bit register for signal <data_q>.
    Found 6-bit register for signal <bit_ctr_q>.
    Found 5-bit register for signal <ctr_q>.
    Found 1-bit register for signal <busy_q>.
    Found 2-bit register for signal <state_q>.
    Found finite state machine <FSM_5> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <bit_ctr_q[5]_GND_18_o_add_14_OUT> created at line 80.
    Found 5-bit adder for signal <ctr_q[4]_GND_18_o_add_25_OUT> created at line 90.
    Found 3-bit adder for signal <Byte_countr_q[2]_GND_18_o_add_28_OUT> created at line 96.
    Found 1-bit 48-to-1 multiplexer for signal <bit_ctr_q[5]_X_18_o_Mux_11_o> created at line 76.
    Found 5-bit 4-to-1 multiplexer for signal <ctr_d> created at line 44.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_tx2_12> synthesized.

Synthesizing Unit <fifo_13>.
    Related source file is "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/FIFO_13.v".
    Found 48-bit register for signal <buf_out>.
    Found 2-bit register for signal <wr_ptr>.
    Found 2-bit register for signal <rd_ptr>.
    Found 3-bit register for signal <fifo_counter>.
    Found 3-bit adder for signal <fifo_counter[2]_GND_19_o_add_2_OUT> created at line 33.
    Found 2-bit adder for signal <wr_ptr[1]_GND_19_o_add_15_OUT> created at line 70.
    Found 2-bit adder for signal <rd_ptr[1]_GND_19_o_add_17_OUT> created at line 73.
    Found 3-bit subtractor for signal <GND_19_o_GND_19_o_sub_4_OUT<2:0>> created at line 35.
    Found 4x48-bit dual-port RAM <Mram_buf_mem> for signal <buf_mem>.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  55 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <fifo_13> synthesized.

Synthesizing Unit <tdc_spi_master_5>.
    Related source file is "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/tdc_spi_master_5.v".
        CLK_DIV = 3
    Found 8-bit register for signal <data_q>.
    Found 3-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 3-bit register for signal <state_q>.
    Found 8-bit register for signal <data_out_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 1-bit register for signal <CS_q>.
    Found 5-bit register for signal <ctr_q>.
    Found finite state machine <FSM_6> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <ctr_q[4]_GND_20_o_add_14_OUT> created at line 81.
    Found 3-bit adder for signal <sck_q[2]_GND_20_o_add_10_OUT> created at line 107.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <tdc_spi_master_5> synthesized.

Synthesizing Unit <my_clk_6>.
    Related source file is "/home/delkov/mojo/SIMPLE/11_JAN_SUB/work/planAhead/11_JAN_SUB/11_JAN_SUB.srcs/sources_1/imports/verilog/my_clk_6.v".
        CLK_DIV = 4
    Found 1-bit register for signal <my_clk_q>.
    Found 2-bit register for signal <cnt_q>.
    Found 2-bit adder for signal <cnt_d> created at line 21.
    Found 2-bit comparator greater for signal <my_clk_d> created at line 22
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <my_clk_6> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 32x8-bit single-port Read Only RAM                    : 1
 4x1-bit single-port Read Only RAM                     : 2
 4x48-bit dual-port RAM                                : 1
# Adders/Subtractors                                   : 17
 10-bit adder                                          : 1
 2-bit adder                                           : 3
 20-bit adder                                          : 1
 3-bit adder                                           : 4
 3-bit addsub                                          : 1
 30-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 2
 6-bit adder                                           : 2
 7-bit adder                                           : 1
# Registers                                            : 66
 1-bit register                                        : 31
 10-bit register                                       : 2
 16-bit register                                       : 3
 2-bit register                                        : 4
 20-bit register                                       : 1
 3-bit register                                        : 5
 30-bit register                                       : 1
 4-bit register                                        : 3
 48-bit register                                       : 4
 5-bit register                                        : 2
 6-bit register                                        : 2
 7-bit register                                        : 2
 8-bit register                                        : 6
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 1
 2-bit comparator greater                              : 1
# Multiplexers                                         : 83
 1-bit 2-to-1 multiplexer                              : 20
 1-bit 48-to-1 multiplexer                             : 1
 10-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 2
 2-bit 3-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 10
 30-bit 2-to-1 multiplexer                             : 7
 4-bit 2-to-1 multiplexer                              : 12
 48-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 5
 5-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 11
 7-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 5
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <cclk_detector_7>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <cclk_detector_7> synthesized (advanced).

Synthesizing (advanced) Unit <fifo_13>.
The following registers are absorbed into counter <wr_ptr>: 1 register on signal <wr_ptr>.
The following registers are absorbed into counter <rd_ptr>: 1 register on signal <rd_ptr>.
The following registers are absorbed into counter <fifo_counter>: 1 register on signal <fifo_counter>.
INFO:Xst:3217 - HDL ADVISOR - Register <buf_out> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_buf_mem> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 48-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <_n0073>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 48-bit                     |          |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <fifo_13> synthesized (advanced).

Synthesizing (advanced) Unit <main_control_2>.
The following registers are absorbed into counter <countr_q>: 1 register on signal <countr_q>.
INFO:Xst:3231 - The small RAM <Mram_state_q[1]_soft_reset_Mux_15_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state_q>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_state_q[1]_GND_14_o_Mux_16_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state_q>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <main_control_2> synthesized (advanced).

Synthesizing (advanced) Unit <my_clk_6>.
The following registers are absorbed into counter <cnt_q>: 1 register on signal <cnt_q>.
Unit <my_clk_6> synthesized (advanced).

Synthesizing (advanced) Unit <serial_rx_9>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_rx_9> synthesized (advanced).

Synthesizing (advanced) Unit <serial_tx2_12>.
The following registers are absorbed into counter <Byte_countr_q>: 1 register on signal <Byte_countr_q>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_tx2_12> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave_8>.
The following registers are absorbed into counter <bit_ct_q>: 1 register on signal <bit_ct_q>.
Unit <spi_slave_8> synthesized (advanced).

Synthesizing (advanced) Unit <tdc_rom_11>.
INFO:Xst:3231 - The small RAM <Mram_data_d> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data_d>        |          |
    -----------------------------------------------------------------------
Unit <tdc_rom_11> synthesized (advanced).

Synthesizing (advanced) Unit <tdc_spi_master_5>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <tdc_spi_master_5> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 32x8-bit single-port distributed Read Only RAM        : 1
 4x1-bit single-port distributed Read Only RAM         : 2
 4x48-bit dual-port distributed RAM                    : 1
# Adders/Subtractors                                   : 6
 3-bit adder                                           : 1
 30-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 1
# Counters                                             : 11
 10-bit up counter                                     : 1
 2-bit up counter                                      : 3
 20-bit up counter                                     : 1
 3-bit up counter                                      : 3
 3-bit updown counter                                  : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 401
 Flip-Flops                                            : 401
# Comparators                                          : 1
 2-bit comparator greater                              : 1
# Multiplexers                                         : 85
 1-bit 2-to-1 multiplexer                              : 28
 1-bit 48-to-1 multiplexer                             : 1
 10-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 2
 2-bit 3-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 8
 30-bit 2-to-1 multiplexer                             : 7
 4-bit 2-to-1 multiplexer                              : 12
 48-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 4
 5-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 10
 7-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 5
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <busy_q> (without init value) has a constant value of 0 in block <avr_interface_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <block_q_0> is unconnected in block <avr_interface_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <block_q_1> is unconnected in block <avr_interface_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <block_q_2> is unconnected in block <avr_interface_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <block_q_3> is unconnected in block <avr_interface_1>.
WARNING:Xst:1710 - FF/Latch <block_q> (without init value) has a constant value of 0 in block <serial_tx_10>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr_interface/serial_rx/FSM_0> on signal <state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr_interface/serial_tx/FSM_1> on signal <state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | unreached
 11    | unreached
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <tdc_control/FSM_4> on signal <state_q[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0101  | 0101
 0011  | 0011
 0100  | 0100
 0110  | 0110
 0010  | 0010
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <fifo_manager/serial_tx_TDC/FSM_5> on signal <state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <tdc_spi_master/FSM_6> on signal <state_q[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
WARNING:Xst:1710 - FF/Latch <tx_q> (without init value) has a constant value of 1 in block <serial_tx_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ctr_q_0> of sequential type is unconnected in block <serial_tx_10>.
WARNING:Xst:2677 - Node <ctr_q_1> of sequential type is unconnected in block <serial_tx_10>.
WARNING:Xst:2677 - Node <ctr_q_2> of sequential type is unconnected in block <serial_tx_10>.
WARNING:Xst:2677 - Node <ctr_q_3> of sequential type is unconnected in block <serial_tx_10>.
WARNING:Xst:2677 - Node <ctr_q_4> of sequential type is unconnected in block <serial_tx_10>.
WARNING:Xst:2677 - Node <ctr_q_5> of sequential type is unconnected in block <serial_tx_10>.
WARNING:Xst:2677 - Node <ctr_q_6> of sequential type is unconnected in block <serial_tx_10>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/new_sample_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/byte_ct_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/busy_q> of sequential type is unconnected in block <mojo_top_0>.

Optimizing unit <mojo_top_0> ...

Optimizing unit <spi_slave_8> ...

Optimizing unit <serial_rx_9> ...

Optimizing unit <main_control_2> ...

Optimizing unit <tdc_control_3> ...

Optimizing unit <tdc_rom_11> ...

Optimizing unit <fifo_manager_4> ...

Optimizing unit <serial_tx2_12> ...

Optimizing unit <fifo_13> ...

Optimizing unit <tdc_spi_master_5> ...
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/done_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <tdc_spi_master/new_data_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:1710 - FF/Latch <tdc_control/Byte_countr_q_3> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tdc_control/Byte_countr_q_2> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 14.
FlipFlop tdc_control/addr_q_0 has been replicated 1 time(s)
FlipFlop tdc_control/addr_q_2 has been replicated 2 time(s)
FlipFlop tdc_control/addr_q_3 has been replicated 1 time(s)
FlipFlop tdc_spi_master/state_q_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 433
 Flip-Flops                                            : 433

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 594
#      GND                         : 4
#      INV                         : 10
#      LUT1                        : 38
#      LUT2                        : 45
#      LUT3                        : 37
#      LUT4                        : 62
#      LUT5                        : 78
#      LUT6                        : 193
#      MUXCY                       : 57
#      MUXF7                       : 7
#      VCC                         : 3
#      XORCY                       : 60
# FlipFlops/Latches                : 434
#      FD                          : 68
#      FDCE                        : 55
#      FDE                         : 239
#      FDR                         : 14
#      FDRE                        : 47
#      FDS                         : 2
#      FDSE                        : 8
#      LD                          : 1
# RAMS                             : 48
#      RAM16X1D                    : 48
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 8
#      OBUF                        : 13
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             434  out of  11440     3%  
 Number of Slice LUTs:                  559  out of   5720     9%  
    Number used as Logic:               463  out of   5720     8%  
    Number used as Memory:               96  out of   1440     6%  
       Number used as RAM:               96

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    786
   Number with an unused Flip Flop:     352  out of    786    44%  
   Number with an unused LUT:           227  out of    786    28%  
   Number of fully used LUT-FF pairs:   207  out of    786    26%  
   Number of unique control sets:        41

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  28  out of    102    27%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
clk                                | BUFGP                        | 481   |
main_control/state_q_0             | NONE(main_control/soft_reset)| 1     |
-----------------------------------+------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.140ns (Maximum Frequency: 162.865MHz)
   Minimum input arrival time before clock: 5.389ns
   Maximum output required time after clock: 6.500ns
   Maximum combinational path delay: 6.005ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.140ns (frequency: 162.865MHz)
  Total number of paths / destination ports: 10307 / 1086
-------------------------------------------------------------------------
Delay:               6.140ns (Levels of Logic = 3)
  Source:            tdc_control/CS_countr_q_3 (FF)
  Destination:       tdc_control/calib2_q_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: tdc_control/CS_countr_q_3 to tdc_control/calib2_q_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.221  CS_countr_q_3 (CS_countr_q_3)
     LUT6:I0->O            6   0.254   1.104  CS_countr_q[29]_GND_15_o_equal_17_o<29>11 (CS_countr_q[29]_GND_15_o_equal_17_o<29>11)
     LUT4:I1->O            2   0.235   0.726  CS_countr_q[29]_GND_15_o_equal_17_o<29>14 (CS_countr_q[29]_GND_15_o_equal_17_o<29>1)
     LUT6:I5->O           32   0.254   1.519  _n0354_inv1_cepot (_n0320_inv1_cepot)
     FDE:CE                    0.302          calib1_q_0
    ----------------------------------------
    Total                      6.140ns (1.570ns logic, 4.570ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 235 / 200
-------------------------------------------------------------------------
Offset:              5.389ns (Levels of Logic = 5)
  Source:            TDC_INTB (PAD)
  Destination:       tdc_control/addr_q_4 (FF)
  Destination Clock: clk rising

  Data Path: TDC_INTB to tdc_control/addr_q_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.328   1.340  TDC_INTB_IBUF (TDC_INTB_IBUF)
     begin scope: 'tdc_control:TDC_INTB'
     LUT5:I0->O            3   0.254   0.994  _n0415_inv2_SW1 (N94)
     LUT6:I3->O            7   0.235   0.910  _n0415_inv2 (_n0415_inv)
     LUT3:I2->O            1   0.254   0.000  addr_q_4_rstpot (addr_q_4_rstpot)
     FD:D                      0.074          addr_q_4
    ----------------------------------------
    Total                      5.389ns (2.145ns logic, 3.244ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 30 / 19
-------------------------------------------------------------------------
Offset:              6.500ns (Levels of Logic = 3)
  Source:            fifo_manager/fifo/fifo_counter_0 (FF)
  Destination:       w_rd_en (PAD)
  Source Clock:      clk rising

  Data Path: fifo_manager/fifo/fifo_counter_0 to w_rd_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            57   0.525   2.103  fifo_counter_0 (fifo_counter_0)
     end scope: 'fifo_manager/fifo:fifo_counter_0'
     LUT5:I2->O            2   0.235   0.725  new_data_FROM_FIFO_TO_SERIAL_d1 (t_rd_en)
     end scope: 'fifo_manager:t_rd_en'
     OBUF:I->O                 2.912          w_rd_en_OBUF (w_rd_en)
    ----------------------------------------
    Total                      6.500ns (3.672ns logic, 2.828ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.005ns (Levels of Logic = 4)
  Source:            spi_ss (PAD)
  Destination:       spi_miso (PAD)

  Data Path: spi_ss to spi_miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.834  spi_ss_IBUF (spi_ss_IBUF)
     begin scope: 'avr_interface:spi_ss'
     LUT2:I0->O            1   0.250   0.681  ready_spi_ss_AND_3_o_inv1 (ready_spi_ss_AND_3_o_inv)
     end scope: 'avr_interface:ready_spi_ss_AND_3_o_inv'
     OBUFT:T->O                2.912          spi_miso_OBUFT (spi_miso)
    ----------------------------------------
    Total                      6.005ns (4.490ns logic, 1.515ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
clk                   |    6.140|         |         |         |
main_control/state_q_0|    3.965|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock main_control/state_q_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.470|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 9.86 secs
 
--> 


Total memory usage is 395988 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   70 (   0 filtered)
Number of infos    :   13 (   0 filtered)

