Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 19 19:02:47 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(139): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(140): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(141): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(142): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(143): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(144): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(206): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(98): actual bit length 1 differs from formal bit length 32 for port encoder0_velocity. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(99): actual bit length 1 differs from formal bit length 32 for port encoder1_velocity. VERI-1330
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(94): expression size 32 truncated to fit in target size 9. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: quad.v(29): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: quad.v(36): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: quad.v(43): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: quad.v(50): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(174): actual bit length 1 differs from formal bit length 32 for port count_per_millisecond. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(183): actual bit length 1 differs from formal bit length 32 for port count_per_millisecond. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(86): net current_phase1[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(87): net current_phase2[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(88): net current_phase3[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(51): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(111): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(121): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(129): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(137): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(166): input port PWMLimit[31] is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(86): net current_phase1[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(87): net current_phase2[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(88): net current_phase3[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(51): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(111): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(121): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(129): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(137): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(166): input port PWMLimit[31] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to output.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(7): net \c0/ID[7] does not have a driver. VDB-1002
WARNING - synthesis: verilog/motorControl.v(13): net \control/PWMLimit[31] does not have a driver. VDB-1002
WARNING - synthesis: verilog/motorControl.v(14): net \control/IntegralLimit[31] does not have a driver. VDB-1002
WARNING - synthesis: verilog/motorControl.v(15): net \control/deadband[31] does not have a driver. VDB-1002
######## Missing driver on net current_phase1[15]. Patching with GND.
######## Missing driver on net current_phase1[14]. Patching with GND.
######## Missing driver on net current_phase1[13]. Patching with GND.
######## Missing driver on net current_phase1[12]. Patching with GND.
######## Missing driver on net current_phase1[11]. Patching with GND.
######## Missing driver on net current_phase1[10]. Patching with GND.
######## Missing driver on net current_phase1[9]. Patching with GND.
######## Missing driver on net current_phase1[8]. Patching with GND.
######## Missing driver on net current_phase1[7]. Patching with GND.
######## Missing driver on net current_phase1[6]. Patching with GND.
######## Missing driver on net current_phase1[5]. Patching with GND.
######## Missing driver on net current_phase1[4]. Patching with GND.
######## Missing driver on net current_phase1[3]. Patching with GND.
######## Missing driver on net current_phase1[2]. Patching with GND.
######## Missing driver on net current_phase1[1]. Patching with GND.
######## Missing driver on net current_phase1[0]. Patching with GND.
######## Missing driver on net current_phase2[15]. Patching with GND.
######## Missing driver on net current_phase2[14]. Patching with GND.
######## Missing driver on net current_phase2[13]. Patching with GND.
######## Missing driver on net current_phase2[12]. Patching with GND.
######## Missing driver on net current_phase2[11]. Patching with GND.
######## Missing driver on net current_phase2[10]. Patching with GND.
######## Missing driver on net current_phase2[9]. Patching with GND.
######## Missing driver on net current_phase2[8]. Patching with GND.
######## Missing driver on net current_phase2[7]. Patching with GND.
######## Missing driver on net current_phase2[6]. Patching with GND.
######## Missing driver on net current_phase2[5]. Patching with GND.
######## Missing driver on net current_phase2[4]. Patching with GND.
######## Missing driver on net current_phase2[3]. Patching with GND.
######## Missing driver on net current_phase2[2]. Patching with GND.
######## Missing driver on net current_phase2[1]. Patching with GND.
######## Missing driver on net current_phase2[0]. Patching with GND.
######## Missing driver on net current_phase3[15]. Patching with GND.
######## Missing driver on net current_phase3[14]. Patching with GND.
######## Missing driver on net current_phase3[13]. Patching with GND.
######## Missing driver on net current_phase3[12]. Patching with GND.
######## Missing driver on net current_phase3[11]. Patching with GND.
######## Missing driver on net current_phase3[10]. Patching with GND.
######## Missing driver on net current_phase3[9]. Patching with GND.
######## Missing driver on net current_phase3[8]. Patching with GND.
######## Missing driver on net current_phase3[7]. Patching with GND.
######## Missing driver on net current_phase3[6]. Patching with GND.
######## Missing driver on net current_phase3[5]. Patching with GND.
######## Missing driver on net current_phase3[4]. Patching with GND.
######## Missing driver on net current_phase3[3]. Patching with GND.
######## Missing driver on net current_phase3[2]. Patching with GND.
######## Missing driver on net current_phase3[1]. Patching with GND.
######## Missing driver on net current_phase3[0]. Patching with GND.
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \control/PWMLimit[31]. Patching with GND.
######## Missing driver on net \control/PWMLimit[30]. Patching with GND.
######## Missing driver on net \control/PWMLimit[29]. Patching with GND.
######## Missing driver on net \control/PWMLimit[28]. Patching with GND.
######## Missing driver on net \control/PWMLimit[27]. Patching with GND.
######## Missing driver on net \control/PWMLimit[26]. Patching with GND.
######## Missing driver on net \control/PWMLimit[25]. Patching with GND.
######## Missing driver on net \control/PWMLimit[24]. Patching with GND.
######## Missing driver on net \control/PWMLimit[23]. Patching with GND.
######## Missing driver on net \control/PWMLimit[22]. Patching with GND.
######## Missing driver on net \control/PWMLimit[21]. Patching with GND.
######## Missing driver on net \control/PWMLimit[20]. Patching with GND.
######## Missing driver on net \control/PWMLimit[19]. Patching with GND.
######## Missing driver on net \control/PWMLimit[18]. Patching with GND.
######## Missing driver on net \control/PWMLimit[17]. Patching with GND.
######## Missing driver on net \control/PWMLimit[16]. Patching with GND.
######## Missing driver on net \control/PWMLimit[15]. Patching with GND.
######## Missing driver on net \control/PWMLimit[14]. Patching with GND.
######## Missing driver on net \control/PWMLimit[13]. Patching with GND.
######## Missing driver on net \control/PWMLimit[12]. Patching with GND.
######## Missing driver on net \control/PWMLimit[11]. Patching with GND.
######## Missing driver on net \control/PWMLimit[10]. Patching with GND.
######## Missing driver on net \control/PWMLimit[9]. Patching with GND.
######## Missing driver on net \control/PWMLimit[8]. Patching with GND.
######## Missing driver on net \control/PWMLimit[7]. Patching with GND.
######## Missing driver on net \control/PWMLimit[6]. Patching with GND.
######## Missing driver on net \control/PWMLimit[5]. Patching with GND.
######## Missing driver on net \control/PWMLimit[4]. Patching with GND.
######## Missing driver on net \control/PWMLimit[3]. Patching with GND.
######## Missing driver on net \control/PWMLimit[2]. Patching with GND.
######## Missing driver on net \control/PWMLimit[1]. Patching with GND.
######## Missing driver on net \control/PWMLimit[0]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[31]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[30]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[29]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[28]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[27]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[26]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[25]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[24]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[23]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[22]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[21]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[20]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[19]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[18]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[17]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[16]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[15]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[14]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[13]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[12]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[11]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[10]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[9]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[8]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[7]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[6]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[5]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[4]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[3]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[2]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[1]. Patching with GND.
######## Missing driver on net \control/IntegralLimit[0]. Patching with GND.
######## Missing driver on net \control/deadband[31]. Patching with GND.
######## Missing driver on net \control/deadband[30]. Patching with GND.
######## Missing driver on net \control/deadband[29]. Patching with GND.
######## Missing driver on net \control/deadband[28]. Patching with GND.
######## Missing driver on net \control/deadband[27]. Patching with GND.
######## Missing driver on net \control/deadband[26]. Patching with GND.
######## Missing driver on net \control/deadband[25]. Patching with GND.
######## Missing driver on net \control/deadband[24]. Patching with GND.
######## Missing driver on net \control/deadband[23]. Patching with GND.
######## Missing driver on net \control/deadband[22]. Patching with GND.
######## Missing driver on net \control/deadband[21]. Patching with GND.
######## Missing driver on net \control/deadband[20]. Patching with GND.
######## Missing driver on net \control/deadband[19]. Patching with GND.
######## Missing driver on net \control/deadband[18]. Patching with GND.
######## Missing driver on net \control/deadband[17]. Patching with GND.
######## Missing driver on net \control/deadband[16]. Patching with GND.
######## Missing driver on net \control/deadband[15]. Patching with GND.
######## Missing driver on net \control/deadband[14]. Patching with GND.
######## Missing driver on net \control/deadband[13]. Patching with GND.
######## Missing driver on net \control/deadband[12]. Patching with GND.
######## Missing driver on net \control/deadband[11]. Patching with GND.
######## Missing driver on net \control/deadband[10]. Patching with GND.
######## Missing driver on net \control/deadband[9]. Patching with GND.
######## Missing driver on net \control/deadband[8]. Patching with GND.
######## Missing driver on net \control/deadband[7]. Patching with GND.
######## Missing driver on net \control/deadband[6]. Patching with GND.
######## Missing driver on net \control/deadband[5]. Patching with GND.
######## Missing driver on net \control/deadband[4]. Patching with GND.
######## Missing driver on net \control/deadband[3]. Patching with GND.
######## Missing driver on net \control/deadband[2]. Patching with GND.
######## Missing driver on net \control/deadband[1]. Patching with GND.
######## Missing driver on net \control/deadband[0]. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(294): Register \c0/data_out_frame[0]__i1 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/motorControl.v(47): Register \control/PID_CONTROLLER.integral_i1 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/motorControl.v(95): Register \control/PHASES_i1 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 780 of 7680 (10 % )
SB_CARRY => 727
SB_DFF => 531
SB_DFFE => 106
SB_DFFESR => 80
SB_DFFSR => 2
SB_DFFSS => 61
SB_IO => 19
SB_LUT4 => 2828
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : pll32MHz_inst/PIN_9_c, loads : 786
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n21168, loads : 133
  Net : c0/FRAME_MATCHER.state_31_N_1021_2, loads : 127
  Net : c0/FRAME_MATCHER.i_31_N_917_1, loads : 76
  Net : c0/n1559, loads : 75
  Net : c0/n12_adj_3057, loads : 64
  Net : c0/n12_adj_3286, loads : 64
  Net : quad_counter1/n2493, loads : 63
  Net : quad_counter0/n2583, loads : 63
  Net : c0/byte_transmit_counter_0, loads : 60
  Net : c0/n37451, loads : 56
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk500 [get_nets PIN_9_c]               |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 264.273  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 12.635  secs
--------------------------------------------------------------
