`timescale 10 ns/1 ns

module Delay1Tap_tb();


reg RESET,
reg CLOCK48K,
reg CLOCK12K,
reg [15:0] AudioIn,
	
reg [19:0] SRAMaddress, //see DE2-115 manual page 67-68
reg [15:0] AudioOut,
reg SRAM_nCE, 	//PIN_AF8 - Chip Enable Input (negative logic)
reg SRAM_nOE, 	//PIN_AD5 - Output Enable Input (negative logic)
reg SRAM_nWE,	//PIN_AE8 - Write Enable (negative logic)
reg SRAM_nUB,	//PIN_AC4 - Upper-byte Control (I/O8-I/O15)	
reg SRAM_nLB,	//PIN_AD4 - Lower-byte Control (I/O0-I/O7)
	
inout [15:0] SRAMdata


Delay1Tap{
	input RESET,
	input CLOCK48K,
	input CLOCK12K,
	input [15:0] AudioIn,
	
	output [19:0] SRAMaddress, //see DE2-115 manual page 67-68
	output [15:0] AudioOut,
	output SRAM_nCE, 	//PIN_AF8 - Chip Enable Input (negative logic)
	output SRAM_nOE, 	//PIN_AD5 - Output Enable Input (negative logic)
	output SRAM_nWE,	//PIN_AE8 - Write Enable (negative logic)
	output SRAM_nUB,	//PIN_AC4 - Upper-byte Control (I/O8-I/O15)	
	output SRAM_nLB,	//PIN_AD4 - Lower-byte Control (I/O0-I/O7)
	
	inout [15:0] SRAMdata
);