
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103241                       # Number of seconds simulated
sim_ticks                                103241004699                       # Number of ticks simulated
final_tick                               632878722009                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 137896                       # Simulator instruction rate (inst/s)
host_op_rate                                   174341                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6465249                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891960                       # Number of bytes of host memory used
host_seconds                                 15968.60                       # Real time elapsed on the host
sim_insts                                  2202001902                       # Number of instructions simulated
sim_ops                                    2783982026                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1430400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       925824                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2359168                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1226624                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1226624                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        11175                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7233                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18431                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9583                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9583                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12398                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13854960                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16118                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8967600                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                22851076                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12398                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16118                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28516                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11881171                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11881171                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11881171                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12398                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13854960                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16118                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8967600                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               34732246                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               247580348                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21414815                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17437765                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1918561                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8830114                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8136906                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2235666                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87015                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193678895                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120538411                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21414815                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10372572                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25473588                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5743599                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7260009                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11850274                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1918222                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230206280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.633112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.003279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       204732692     88.93%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2725069      1.18%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2139847      0.93%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2311734      1.00%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1951233      0.85%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1105498      0.48%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          758272      0.33%     93.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1931213      0.84%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12550722      5.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230206280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086496                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.486866                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191354978                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      9622539                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25332775                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108723                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3787261                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3650940                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6527                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145467961                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51679                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3787261                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191610543                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6201468                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2280576                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25186586                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1139834                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145256203                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1406                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        419513                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       566310                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        29817                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203271615                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676966681                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676966681                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34820909                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33714                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17634                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3601196                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13978860                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7849354                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       296323                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1703284                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144742366                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33713                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137430857                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        82207                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20246566                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41349923                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1553                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230206280                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.596990                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.301466                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    172172701     74.79%     74.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24481648     10.63%     85.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12386890      5.38%     90.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7992285      3.47%     94.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6568898      2.85%     97.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2584132      1.12%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3188034      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       779418      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52274      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230206280                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961786     75.32%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        146135     11.44%     86.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169009     13.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113944135     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016540      1.47%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13649434      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7804668      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137430857                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.555096                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1276930                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009291                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    506427131                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    165023335                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133613795                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138707787                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       154991                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1827260                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          693                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139788                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          549                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3787261                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        5485261                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       281746                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144776079                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          345                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13978860                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7849354                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17633                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        218507                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12579                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          693                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1147906                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1067117                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2215023                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134841754                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13517722                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2589103                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21321781                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19243308                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7804059                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.544638                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133616391                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133613795                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79397635                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213700871                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.539679                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371536                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22318880                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1942733                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    226419019                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.540884                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.394158                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    176630469     78.01%     78.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23326920     10.30%     88.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10838001      4.79%     93.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4820295      2.13%     95.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3656650      1.61%     96.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1543940      0.68%     97.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1534526      0.68%     98.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096644      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2971574      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    226419019                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2971574                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           368232688                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293357793                       # The number of ROB writes
system.switch_cpus0.timesIdled                2864227                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17374068                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.475803                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.475803                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.403909                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.403909                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609689304                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184116110                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138179057                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               247580348                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20416741                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16694130                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1991511                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8332224                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8007693                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2087585                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89443                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    196554834                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             114700965                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20416741                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10095278                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23889487                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5537047                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4250653                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12044780                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1992922                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    228207405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.961228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       204317918     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1146331      0.50%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1745516      0.76%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2388440      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2456997      1.08%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2050688      0.90%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1159077      0.51%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1717812      0.75%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11224626      4.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    228207405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082465                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463288                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       194308528                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6515682                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23824561                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        46430                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3512195                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3368104                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     140543000                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1314                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3512195                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       194859069                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1315244                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3812895                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23329771                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1378222                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     140453032                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1121                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        311908                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       550594                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          913                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    195170836                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    653663999                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    653663999                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168526154                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26644664                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38640                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22188                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4010134                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13343525                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7307882                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       129266                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1590464                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         140257662                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38627                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        132953642                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25578                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16083201                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     38284391                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5723                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    228207405                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582600                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.271581                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    171985989     75.36%     75.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22916683     10.04%     85.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11858063      5.20%     90.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8936669      3.92%     94.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6941615      3.04%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2787802      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1772070      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       895176      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       113338      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    228207405                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          23590      9.93%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         89193     37.56%     47.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       124691     52.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111394364     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2062507      1.55%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16452      0.01%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12227898      9.20%     94.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7252421      5.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     132953642                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.537012                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             237474                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001786                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    494377741                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    156379826                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    130950468                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     133191116                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       306512                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2222612                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          336                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       179761                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           58                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3512195                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1032955                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       126296                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    140296289                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        64180                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13343525                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7307882                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22175                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         93026                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          336                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1157711                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1136683                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2294394                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    131139241                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11529590                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1814401                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18780542                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18537297                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7250952                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.529684                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             130950681                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            130950468                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75389031                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        201967961                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.528921                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373272                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98697254                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121303151                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19000603                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32904                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2024032                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    224695210                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.539856                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.389738                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    175099746     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24459479     10.89%     88.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9291624      4.14%     92.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4479987      1.99%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3712715      1.65%     96.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2215124      0.99%     97.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1882539      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       833219      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2720777      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    224695210                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98697254                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121303151                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18249030                       # Number of memory references committed
system.switch_cpus1.commit.loads             11120909                       # Number of loads committed
system.switch_cpus1.commit.membars              16452                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17397685                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109338388                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2475121                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2720777                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           362278187                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          284119943                       # The number of ROB writes
system.switch_cpus1.timesIdled                3064115                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19372943                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98697254                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121303151                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98697254                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.508483                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.508483                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.398647                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.398647                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       591010171                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181704204                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      130780136                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32904                       # number of misc regfile writes
system.l2.replacements                          18431                       # number of replacements
system.l2.tagsinuse                      32767.982319                       # Cycle average of tags in use
system.l2.total_refs                          1482587                       # Total number of references to valid blocks.
system.l2.sampled_refs                          51199                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.957343                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2371.668058                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.012924                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5625.731994                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.449450                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3492.313892                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          12135.458028                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           9121.347973                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.072378                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000275                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.171684                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000380                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.106577                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.370345                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.278361                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        85545                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        44553                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  130098                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            52290                       # number of Writeback hits
system.l2.Writeback_hits::total                 52290                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        85545                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        44553                       # number of demand (read+write) hits
system.l2.demand_hits::total                   130098                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        85545                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        44553                       # number of overall hits
system.l2.overall_hits::total                  130098                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        11175                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         7230                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 18428                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        11175                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7233                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18431                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        11175                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7233                       # number of overall misses
system.l2.overall_misses::total                 18431                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1474833                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1839483973                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1953284                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1193947328                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3036859418                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       532771                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        532771                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1474833                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1839483973                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1953284                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1194480099                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3037392189                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1474833                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1839483973                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1953284                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1194480099                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3037392189                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        96720                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        51783                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              148526                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        52290                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             52290                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        96720                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        51786                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               148529                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        96720                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        51786                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              148529                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.115540                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.139621                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.124073                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.115540                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.139671                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.124090                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.115540                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.139671                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.124090                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 147483.300000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164607.066935                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 150252.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 165137.943015                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164795.931083                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 177590.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 177590.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 147483.300000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164607.066935                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 150252.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 165143.107839                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164798.013618                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 147483.300000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164607.066935                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 150252.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 165143.107839                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164798.013618                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9583                       # number of writebacks
system.l2.writebacks::total                      9583                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        11175                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         7230                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            18428                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        11175                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         7233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18431                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        11175                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         7233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18431                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       890646                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1188617863                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1195103                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    772544680                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1963248292                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       358326                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       358326                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       890646                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1188617863                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1195103                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    772903006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1963606618                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       890646                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1188617863                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1195103                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    772903006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1963606618                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.115540                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.139621                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.124073                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.115540                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.139671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.124090                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.115540                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.139671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.124090                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 89064.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106364.014586                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        91931                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106852.652835                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106536.156501                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       119442                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       119442                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 89064.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106364.014586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        91931                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106857.874464                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106538.257175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 89064.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106364.014586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        91931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106857.874464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106538.257175                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.914976                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011857913                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849831.650823                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.914976                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015889                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876466                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11850263                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11850263                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11850263                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11850263                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11850263                       # number of overall hits
system.cpu0.icache.overall_hits::total       11850263                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1771189                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1771189                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1771189                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1771189                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1771189                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1771189                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11850274                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11850274                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11850274                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11850274                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11850274                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11850274                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 161017.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 161017.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 161017.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 161017.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 161017.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 161017.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1557833                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1557833                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1557833                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1557833                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1557833                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1557833                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 155783.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 155783.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 155783.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 155783.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 155783.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 155783.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96720                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190997063                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96976                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1969.529193                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.592109                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.407891                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916375                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083625                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10412059                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10412059                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677253                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677253                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17178                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17178                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18089312                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18089312                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18089312                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18089312                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       398359                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       398359                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           59                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           59                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       398418                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        398418                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       398418                       # number of overall misses
system.cpu0.dcache.overall_misses::total       398418                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  35232802375                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  35232802375                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5613783                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5613783                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  35238416158                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  35238416158                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  35238416158                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  35238416158                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10810418                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10810418                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18487730                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18487730                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18487730                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18487730                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036850                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036850                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021550                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021550                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021550                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021550                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 88444.850938                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88444.850938                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 95148.864407                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 95148.864407                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 88445.843707                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88445.843707                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 88445.843707                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88445.843707                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        26822                       # number of writebacks
system.cpu0.dcache.writebacks::total            26822                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       301639                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       301639                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           59                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           59                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       301698                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       301698                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       301698                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       301698                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96720                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96720                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96720                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96720                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96720                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96720                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7662389815                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7662389815                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7662389815                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7662389815                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7662389815                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7662389815                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008947                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008947                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005232                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005232                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005232                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005232                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 79222.392628                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 79222.392628                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 79222.392628                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79222.392628                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 79222.392628                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79222.392628                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997009                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015357028                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2059547.724138                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997009                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790059                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12044761                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12044761                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12044761                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12044761                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12044761                       # number of overall hits
system.cpu1.icache.overall_hits::total       12044761                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2814200                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2814200                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2814200                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2814200                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2814200                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2814200                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12044780                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12044780                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12044780                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12044780                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12044780                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12044780                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 148115.789474                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 148115.789474                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 148115.789474                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 148115.789474                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 148115.789474                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 148115.789474                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2061953                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2061953                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2061953                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2061953                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2061953                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2061953                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 158611.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 158611.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 158611.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 158611.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 158611.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 158611.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51786                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172149180                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52042                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3307.889397                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.220669                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.779331                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911018                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088982                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8465615                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8465615                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7091375                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7091375                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17294                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17294                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16452                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16452                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15556990                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15556990                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15556990                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15556990                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       146686                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       146686                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2850                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2850                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       149536                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        149536                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       149536                       # number of overall misses
system.cpu1.dcache.overall_misses::total       149536                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14369854200                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14369854200                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    418632598                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    418632598                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14788486798                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14788486798                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14788486798                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14788486798                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8612301                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8612301                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7094225                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7094225                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17294                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17294                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15706526                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15706526                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15706526                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15706526                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017032                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017032                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000402                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000402                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009521                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009521                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009521                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009521                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 97963.365284                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97963.365284                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 146888.630877                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 146888.630877                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 98895.829753                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98895.829753                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 98895.829753                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98895.829753                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       597965                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 85423.571429                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25468                       # number of writebacks
system.cpu1.dcache.writebacks::total            25468                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        94903                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        94903                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2847                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2847                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        97750                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        97750                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        97750                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        97750                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51783                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51783                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51786                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51786                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51786                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51786                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4190249403                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4190249403                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       557671                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       557671                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4190807074                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4190807074                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4190807074                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4190807074                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006013                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006013                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003297                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003297                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003297                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003297                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 80919.402178                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80919.402178                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 185890.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 185890.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 80925.483219                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80925.483219                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 80925.483219                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80925.483219                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
