SOURCE=verilog/tiny_tap.v,verilog/TAP.v,verilog/my_primitives.v,verilog/primitives.v
RUNDIR=/afs/ece.cmu.edu/usr/amort/Private/18-765/project5/et_project5/small_test/
