# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Accumulator_MultiDMA.ip_user_files/ipstatic/hdl" \
"../../../../Accumulator_MultiDMA.gen/sources_1/ip/axis_data_fifo_0/sim/axis_data_fifo_0.v" \
"../../../../src/code/Accumulator_MultiDMA.v" \
"../../../../src/sim/Accumulator_MultiDMA_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
