
Persistent Object Manager text dump: 
	i	addr		type		arg	head	tail	size
	0	##ADDR##	________	0	#HEAD#	#TAIL#	0
	1	##ADDR##	module__	0	#HEAD#	#TAIL#	##SIZE##
	2	##ADDR##	namespc_	0	#HEAD#	#TAIL#	20
	3	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	4	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	5	##ADDR##	procdefn	0	#HEAD#	#TAIL#	129
	6	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	7	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	8	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	25
	9	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	25
	10	##ADDR##	portscop	0	#HEAD#	#TAIL#	28
	11	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	12	##ADDR##	datatprf	0	#HEAD#	#TAIL#	21
	13	##ADDR##	datadefn	0	#HEAD#	#TAIL#	69
	14	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	15	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	16	##ADDR##	datatprf	0	#HEAD#	#TAIL#	21
	17	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	18	##ADDR##	dboolatt	0	#HEAD#	#TAIL#	30
	19	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	20	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	21	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	22	##ADDR##	dboolatt	0	#HEAD#	#TAIL#	30
	23	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	24	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	25	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	26	##ADDR##	PRSrnest	0	#HEAD#	#TAIL#	36
	27	##ADDR##	PRSpuldn	0	#HEAD#	#TAIL#	21
	28	##ADDR##	PRSlitrl	0	#HEAD#	#TAIL#	20
	29	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	30	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	31	##ADDR##	PRSpulup	0	#HEAD#	#TAIL#	21
	32	##ADDR##	PRSnot__	0	#HEAD#	#TAIL#	12
	33	##ADDR##	PRSlitrl	0	#HEAD#	#TAIL#	20
	34	##ADDR##	footprnt	0	#HEAD#	#TAIL#	471
	35	##ADDR##	procdefn	0	#HEAD#	#TAIL#	129
	36	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	37	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	38	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	25
	39	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	25
	40	##ADDR##	portscop	0	#HEAD#	#TAIL#	28
	41	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	42	##ADDR##	datatprf	0	#HEAD#	#TAIL#	21
	43	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	44	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	45	##ADDR##	datatprf	0	#HEAD#	#TAIL#	21
	46	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	47	##ADDR##	dboolatt	0	#HEAD#	#TAIL#	30
	48	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	49	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	50	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	51	##ADDR##	dboolatt	0	#HEAD#	#TAIL#	30
	52	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	53	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	54	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	55	##ADDR##	PRSrnest	0	#HEAD#	#TAIL#	36
	56	##ADDR##	PRSpuldn	0	#HEAD#	#TAIL#	21
	57	##ADDR##	PRSlitrl	0	#HEAD#	#TAIL#	20
	58	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	59	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	60	##ADDR##	PRSpulup	0	#HEAD#	#TAIL#	21
	61	##ADDR##	PRSnot__	0	#HEAD#	#TAIL#	12
	62	##ADDR##	PRSlitrl	0	#HEAD#	#TAIL#	20
	63	##ADDR##	footprnt	0	#HEAD#	#TAIL#	471
	64	##ADDR##	procplch	0	#HEAD#	#TAIL#	29
	65	##ADDR##	procplch	0	#HEAD#	#TAIL#	29
	66	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	67	##ADDR##	datatprf	0	#HEAD#	#TAIL#	21
	68	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	69	##ADDR##	dboolatt	0	#HEAD#	#TAIL#	30
	70	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	71	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	72	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	73	##ADDR##	dboolatt	0	#HEAD#	#TAIL#	30
	74	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	75	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	76	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	77	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	78	##ADDR##	proctprf	0	#HEAD#	#TAIL#	21
	79	##ADDR##	crnglst_	0	#HEAD#	#TAIL#	20
	80	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	81	##ADDR##	proctprf	0	#HEAD#	#TAIL#	21
	82	##ADDR##	crnglst_	0	#HEAD#	#TAIL#	20
	83	##ADDR##	SPCprdrc	0	#HEAD#	#TAIL#	60
	84	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	85	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	86	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	87	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	88	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	89	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	90	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	91	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	92	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	93	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	94	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	95	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	96	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	97	##ADDR##	footprnt	0	#HEAD#	#TAIL#	972
	98	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	12
	99	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	12

In module created from: ##FILE## (unrolled) (created)
In namespace "", we have: {
  0 parameter-collections
  4 instantiation-collections
  0 sub-namespaces
  2 definitions
  0 typedefs
  Definitions:
    inv1 = process-definition (defined) inv1(
        bool<> !GND
        bool<> !Vdd
        bool<> a
        bool<> b
      )
      In definition "inv1", we have: {
      Instances:
        !GND = bool<> inv1::!GND
        !Vdd = bool<> inv1::!Vdd
        a = bool<> inv1::a
        b = bool<> inv1::b
      unroll sequence: 
        ports: (
          bool<> !GND
          bool<> !Vdd
          bool<> a
          bool<> b
        )
        !GND@[supply=0]
        !Vdd@[supply=1]
      prs:
        {
        a -> b-
        ~a -> b+
        }
      footprint: {
        !GND = bool^0 = inv1<>::!GND (1) @[ supply_low port-alias ] 
        !Vdd = bool^0 = inv1<>::!Vdd (2) @[ supply_high port-alias ] 
        a = bool^0 = inv1<>::a (3) @[ port-alias loc-FO- loc-FO+ ] 
        b = bool^0 = inv1<>::b (4) @[ port-alias loc-FI- loc-FI+ ] 
        Created state:
        bool instance pool: (4 ports, 0 local, 0 mapped)
        1	inv1<>::!GND @[ supply_low port-alias ]	
        2	inv1<>::!Vdd @[ supply_high port-alias ]	
        3	inv1<>::a @[ port-alias loc-FO- loc-FO+ ]	
        4	inv1<>::b @[ port-alias loc-FI- loc-FI+ ]	
        resolved prs:
        a -> b-
        ~a -> b+
        rule supply map: (rules, macros, @nodes : Vdd, GND)
        0..1 none none : 2, 1 | 2, 1
      }
      }

    inv2 = process-definition (defined) inv2(
        bool<> !GND
        bool<> !Vdd
        bool<> p
        bool<> q
      )
      In definition "inv2", we have: {
      Instances:
        !GND = bool<> inv2::!GND
        !Vdd = bool<> inv2::!Vdd
        p = bool<> inv2::p
        q = bool<> inv2::q
      unroll sequence: 
        ports: (
          bool<> !GND
          bool<> !Vdd
          bool<> p
          bool<> q
        )
        !GND@[supply=0]
        !Vdd@[supply=1]
      prs:
        {
        p -> q-
        ~p -> q+
        }
      footprint: {
        !GND = bool^0 = inv2<>::!GND (1) @[ supply_low port-alias ] 
        !Vdd = bool^0 = inv2<>::!Vdd (2) @[ supply_high port-alias ] 
        p = bool^0 = inv2<>::p (3) @[ port-alias loc-FO- loc-FO+ ] 
        q = bool^0 = inv2<>::q (4) @[ port-alias loc-FI- loc-FI+ ] 
        Created state:
        bool instance pool: (4 ports, 0 local, 0 mapped)
        1	inv2<>::!GND @[ supply_low port-alias ]	
        2	inv2<>::!Vdd @[ supply_high port-alias ]	
        3	inv2<>::p @[ port-alias loc-FO- loc-FO+ ]	
        4	inv2<>::q @[ port-alias loc-FI- loc-FI+ ]	
        resolved prs:
        p -> q-
        ~p -> q+
        rule supply map: (rules, macros, @nodes : Vdd, GND)
        0..1 none none : 2, 1 | 2, 1
      }
      }

  Instances:
    !GND = bool<> !GND
    !Vdd = bool<> !Vdd
    inv_a = inv1<> inv_a^1
    inv_b = inv2<> inv_b^1
}

top-level spec:
  min_sep_proc<20>({inv_a[0],inv_b[0]},{inv_a[1],inv_b[1]})
footprint: {
  !GND = bool^0 = !GND (1) @[ supply_low ] 
  !Vdd = bool^0 = !Vdd (2) @[ supply_high ] 
  inv_a = process inv1<>^1
    {
      [0] = inv_a[0] (1) (
        !GND = bool^0 = !GND (1) @[ supply_low ] 
        !Vdd = bool^0 = !Vdd (2) @[ supply_high ] 
        a = bool^0 = inv_a[0].a (3) @[ sub-FO- sub-FO+ ] 
        b = bool^0 = inv_a[0].b (4) @[ sub-FI- sub-FI+ ] 
      )
      [1] = inv_a[1] (2) (
        !GND = bool^0 = !GND (1) @[ supply_low ] 
        !Vdd = bool^0 = !Vdd (2) @[ supply_high ] 
        a = bool^0 = inv_a[1].a (5) @[ sub-FO- sub-FO+ ] 
        b = bool^0 = inv_a[1].b (6) @[ sub-FI- sub-FI+ ] 
      )
    }
  inv_b = process inv2<>^1
    {
      [0] = inv_b[0] (3) (
        !GND = bool^0 = !GND (1) @[ supply_low ] 
        !Vdd = bool^0 = !Vdd (2) @[ supply_high ] 
        p = bool^0 = inv_b[0].p (7) @[ sub-FO- sub-FO+ ] 
        q = bool^0 = inv_b[0].q (8) @[ sub-FI- sub-FI+ ] 
      )
      [1] = inv_b[1] (4) (
        !GND = bool^0 = !GND (1) @[ supply_low ] 
        !Vdd = bool^0 = !Vdd (2) @[ supply_high ] 
        p = bool^0 = inv_b[1].p (9) @[ sub-FO- sub-FO+ ] 
        q = bool^0 = inv_b[1].q (10) @[ sub-FI- sub-FI+ ] 
      )
    }
  Created state:
  process instance pool: (0 ports, 4 local, 0 mapped)
  1	inv_a[0]	inv1<>
    bool: 1,2,3,4
  2	inv_a[1]	inv1<>
    bool: 1,2,5,6
  3	inv_b[0]	inv2<>
    bool: 1,2,7,8
  4	inv_b[1]	inv2<>
    bool: 1,2,9,10
  bool instance pool: (0 ports, 10 local, 0 mapped)
  1	!GND @[ supply_low ]	
  2	!Vdd @[ supply_high ]	
  3	inv_a[0].a @[ sub-FO- sub-FO+ ]	
  4	inv_a[0].b @[ sub-FI- sub-FI+ ]	
  5	inv_a[1].a @[ sub-FO- sub-FO+ ]	
  6	inv_a[1].b @[ sub-FI- sub-FI+ ]	
  7	inv_b[0].p @[ sub-FO- sub-FO+ ]	
  8	inv_b[0].q @[ sub-FI- sub-FI+ ]	
  9	inv_b[1].p @[ sub-FO- sub-FO+ ]	
  10	inv_b[1].q @[ sub-FI- sub-FI+ ]	
  resolved specs:
  min_sep_proc<20>({inv_a[0],inv_b[0]},{inv_a[1],inv_b[1]})
}
