DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "U_rstInverter"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 133,0
)
(Instance
name "U_stepDbnc"
duLibraryName "common"
duName "debouncer"
elements [
(GiElement
name "counterBitNb"
type "positive"
value "21"
)
(GiElement
name "invertInput"
type "std_ulogic"
value "'0'"
)
]
mwi 0
uid 154,0
)
(Instance
name "U_fullDbnc"
duLibraryName "common"
duName "debouncer"
elements [
(GiElement
name "counterBitNb"
type "positive"
value "21"
)
(GiElement
name "invertInput"
type "std_ulogic"
value "'0'"
)
]
mwi 0
uid 180,0
)
(Instance
name "U_logic1"
duLibraryName "gates"
duName "logic1"
elements [
]
mwi 0
uid 206,0
)
(Instance
name "U_rstDFF"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 221,0
)
(Instance
name "U_rstDFFInverter"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 248,0
)
(Instance
name "U_stepEdgeDetect"
duLibraryName "common"
duName "edgeDetector"
elements [
]
mwi 0
uid 269,0
)
(Instance
name "U_fullEdgeDetect"
duLibraryName "common"
duName "edgeDetector"
elements [
]
mwi 0
uid 304,0
)
(Instance
name "U_fullT"
duLibraryName "sequential"
duName "TFF"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 339,0
)
(Instance
name "U_enOr"
duLibraryName "gates"
duName "or2"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 366,0
)
(Instance
name "U_blinker"
duLibraryName "sequential"
duName "freqDivider"
elements [
(GiElement
name "divideValue"
type "positive"
value "c_clockFrequencyHz"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 391,0
)
(Instance
name "U_blinkerDFF"
duLibraryName "sequential"
duName "TFF"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 447,0
)
(Instance
name "U_enInverter"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1124,0
)
(Instance
name "U_pll"
duLibraryName "HEIRV32"
duName "lattice_pll"
elements [
]
mwi 0
uid 2635,0
)
(Instance
name "U_clkBuffer"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 3199,0
)
(Instance
name "U_heirv32"
duLibraryName "HEIRV32_MC"
duName "heirv32_mc"
elements [
(GiElement
name "g_programFile"
type "string"
value "c_programFile"
)
(GiElement
name "g_btnsNb"
type "positive"
value "c_btnsNb"
)
(GiElement
name "g_dataWidth"
type "positive"
value "c_dataWidth"
)
]
mwi 0
uid 3411,0
)
]
embeddedInstances [
(EmbeddedInstance
name "E_IO"
number "2"
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\noah.penchere\\Documents\\git\\2023-car-heirv-pencherek\\Prefs\\..\\Board\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\noah.penchere\\Documents\\git\\2023-car-heirv-pencherek\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\noah.penchere\\Documents\\git\\2023-car-heirv-pencherek\\Prefs\\..\\Board\\hds\\ebs3_mc\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\noah.penchere\\Documents\\git\\2023-car-heirv-pencherek\\Prefs\\..\\Board\\hds\\ebs3_mc\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\noah.penchere\\Documents\\git\\2023-car-heirv-pencherek\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\noah.penchere\\Documents\\git\\2023-car-heirv-pencherek\\Prefs\\..\\Board\\hds\\ebs3_mc"
)
(vvPair
variable "d_logical"
value "C:\\Users\\noah.penchere\\Documents\\git\\2023-car-heirv-pencherek\\Prefs\\..\\Board\\hds\\ebs3_mc"
)
(vvPair
variable "date"
value "16.06.2023"
)
(vvPair
variable "day"
value "ven."
)
(vvPair
variable "day_long"
value "vendredi"
)
(vvPair
variable "dd"
value "16"
)
(vvPair
variable "entity_name"
value "ebs3_mc"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "noah.penchere"
)
(vvPair
variable "graphical_source_date"
value "16.06.2023"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE2330806"
)
(vvPair
variable "graphical_source_time"
value "09:54:32"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE2330806"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Board"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Board/concat"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/CAr/Board/work"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "ebs3_mc"
)
(vvPair
variable "month"
value "juin"
)
(vvPair
variable "month_long"
value "juin"
)
(vvPair
variable "p"
value "C:\\Users\\noah.penchere\\Documents\\git\\2023-car-heirv-pencherek\\Prefs\\..\\Board\\hds\\ebs3_mc\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\noah.penchere\\Documents\\git\\2023-car-heirv-pencherek\\Prefs\\..\\Board\\hds\\ebs3_mc\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "09:54:32"
)
(vvPair
variable "unit"
value "ebs3_mc"
)
(vvPair
variable "user"
value "noah.penchere"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 52,0
optionalChildren [
*1 (PortIoIn
uid 109,0
shape (CompositeShape
uid 110,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 111,0
sl 0
ro 270
xt "9000,72625,10500,73375"
)
(Line
uid 112,0
sl 0
ro 270
xt "10500,73000,11000,73000"
pts [
"10500,73000"
"11000,73000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 113,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 114,0
va (VaSet
)
xt "4700,72400,8000,73600"
st "rst_n"
ju 2
blo "8000,73400"
tm "WireNameMgr"
)
)
)
*2 (PortIoIn
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "9000,47625,10500,48375"
)
(Line
uid 124,0
sl 0
ro 270
xt "10500,48000,11000,48000"
pts [
"10500,48000"
"11000,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
)
xt "2800,47400,8000,48600"
st "en_full_n"
ju 2
blo "8000,48400"
tm "WireNameMgr"
)
)
)
*3 (PortIoIn
uid 127,0
shape (CompositeShape
uid 128,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 129,0
sl 0
ro 270
xt "9000,32625,10500,33375"
)
(Line
uid 130,0
sl 0
ro 270
xt "10500,33000,11000,33000"
pts [
"10500,33000"
"11000,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 131,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
)
xt "2100,32400,8000,33600"
st "en_step_n"
ju 2
blo "8000,33400"
tm "WireNameMgr"
)
)
)
*4 (SaComponent
uid 133,0
optionalChildren [
*5 (CptPort
uid 143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 144,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "14250,72625,15000,73375"
)
tg (CPTG
uid 145,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 146,0
va (VaSet
isHidden 1
)
xt "15000,72700,17300,73900"
st "in1"
blo "15000,73700"
)
s (Text
uid 147,0
va (VaSet
)
xt "15000,73900,15000,73900"
blo "15000,73900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*6 (CptPort
uid 148,0
optionalChildren [
*7 (Circle
uid 153,0
va (VaSet
fg "0,65535,0"
)
xt "20000,72625,20750,73375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 149,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "20750,72625,21500,73375"
)
tg (CPTG
uid 150,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 151,0
va (VaSet
isHidden 1
)
xt "16750,72700,19750,73900"
st "out1"
ju 2
blo "19750,73700"
)
s (Text
uid 152,0
va (VaSet
)
xt "19750,73900,19750,73900"
ju 2
blo "19750,73900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,70000,20000,76000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 135,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*8 (Text
uid 136,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "14910,75700,18010,76700"
st "gates"
blo "14910,76500"
tm "BdLibraryNameMgr"
)
*9 (Text
uid 137,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "14910,76700,19110,77700"
st "inverter"
blo "14910,77500"
tm "CptNameMgr"
)
*10 (Text
uid 138,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "14910,76700,22410,77700"
st "U_rstInverter"
blo "14910,77500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 139,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 140,0
text (MLText
uid 141,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "15000,78600,29100,79600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 142,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "15250,74250,16750,75750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*11 (SaComponent
uid 154,0
optionalChildren [
*12 (CptPort
uid 164,0
ps "OnEdgeStrategy"
shape (Triangle
uid 165,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,36625,16000,37375"
)
tg (CPTG
uid 166,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 167,0
va (VaSet
)
xt "17000,36500,20400,37700"
st "clock"
blo "17000,37500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
)
)
)
*13 (CptPort
uid 168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 169,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,32625,16000,33375"
)
tg (CPTG
uid 170,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 171,0
va (VaSet
)
xt "17000,32500,20200,33700"
st "input"
blo "17000,33500"
)
)
thePort (LogicalPort
decl (Decl
n "input"
t "std_ulogic"
o 2
)
)
)
*14 (CptPort
uid 172,0
ps "OnEdgeStrategy"
shape (Triangle
uid 173,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,38625,16000,39375"
)
tg (CPTG
uid 174,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 175,0
va (VaSet
)
xt "17000,38500,20300,39700"
st "reset"
blo "17000,39500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
)
)
)
*15 (CptPort
uid 176,0
ps "OnEdgeStrategy"
shape (Triangle
uid 177,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,32625,32750,33375"
)
tg (CPTG
uid 178,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 179,0
va (VaSet
)
xt "24900,32500,31000,33700"
st "debounced"
ju 2
blo "31000,33500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "debounced"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 155,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "16000,32000,32000,41000"
)
oxt "40000,9000,56000,21000"
ttg (MlTextGroup
uid 156,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*16 (Text
uid 157,0
va (VaSet
font "Verdana,8,1"
)
xt "16200,41000,20700,42000"
st "common"
blo "16200,41800"
tm "BdLibraryNameMgr"
)
*17 (Text
uid 158,0
va (VaSet
font "Verdana,8,1"
)
xt "16200,42000,21700,43000"
st "debouncer"
blo "16200,42800"
tm "CptNameMgr"
)
*18 (Text
uid 159,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "16200,43000,23100,44000"
st "U_stepDbnc"
blo "16200,43800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 160,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 161,0
text (MLText
uid 162,0
va (VaSet
font "Verdana,8,0"
)
xt "16000,43800,32100,45800"
st "counterBitNb = 21     ( positive   )  
invertInput  = '0'    ( std_ulogic )  "
)
header ""
)
elements [
(GiElement
name "counterBitNb"
type "positive"
value "21"
)
(GiElement
name "invertInput"
type "std_ulogic"
value "'0'"
)
]
)
viewicon (ZoomableIcon
uid 163,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "16250,39250,17750,40750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*19 (SaComponent
uid 180,0
optionalChildren [
*20 (CptPort
uid 190,0
ps "OnEdgeStrategy"
shape (Triangle
uid 191,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,51625,16000,52375"
)
tg (CPTG
uid 192,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 193,0
va (VaSet
)
xt "17000,51500,20400,52700"
st "clock"
blo "17000,52500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
)
)
)
*21 (CptPort
uid 194,0
ps "OnEdgeStrategy"
shape (Triangle
uid 195,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,47625,16000,48375"
)
tg (CPTG
uid 196,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 197,0
va (VaSet
)
xt "17000,47500,20200,48700"
st "input"
blo "17000,48500"
)
)
thePort (LogicalPort
decl (Decl
n "input"
t "std_ulogic"
o 2
)
)
)
*22 (CptPort
uid 198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 199,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,53625,16000,54375"
)
tg (CPTG
uid 200,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 201,0
va (VaSet
)
xt "17000,53500,20300,54700"
st "reset"
blo "17000,54500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
)
)
)
*23 (CptPort
uid 202,0
ps "OnEdgeStrategy"
shape (Triangle
uid 203,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,47625,32750,48375"
)
tg (CPTG
uid 204,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 205,0
va (VaSet
)
xt "24900,47500,31000,48700"
st "debounced"
ju 2
blo "31000,48500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "debounced"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 181,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "16000,47000,32000,56000"
)
oxt "40000,9000,56000,21000"
ttg (MlTextGroup
uid 182,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*24 (Text
uid 183,0
va (VaSet
font "Verdana,8,1"
)
xt "16200,56000,20700,57000"
st "common"
blo "16200,56800"
tm "BdLibraryNameMgr"
)
*25 (Text
uid 184,0
va (VaSet
font "Verdana,8,1"
)
xt "16200,57000,21700,58000"
st "debouncer"
blo "16200,57800"
tm "CptNameMgr"
)
*26 (Text
uid 185,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "16200,58000,22600,59000"
st "U_fullDbnc"
blo "16200,58800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 186,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 187,0
text (MLText
uid 188,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,57000,38100,59000"
st "counterBitNb = 21     ( positive   )  
invertInput  = '0'    ( std_ulogic )  "
)
header ""
)
elements [
(GiElement
name "counterBitNb"
type "positive"
value "21"
)
(GiElement
name "invertInput"
type "std_ulogic"
value "'0'"
)
]
)
viewicon (ZoomableIcon
uid 189,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "16250,54250,17750,55750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*27 (SaComponent
uid 206,0
optionalChildren [
*28 (CptPort
uid 216,0
ps "OnEdgeStrategy"
shape (Triangle
uid 217,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "24625,66000,25375,66750"
)
tg (CPTG
uid 218,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 219,0
va (VaSet
isHidden 1
)
xt "26000,65000,30400,66200"
st "logic_1"
blo "26000,66000"
)
s (Text
uid 220,0
va (VaSet
)
xt "26000,66200,26000,66200"
blo "26000,66200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
)
)
)
]
shape (Pu
uid 207,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "22000,60000,27000,66000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 208,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*29 (Text
uid 209,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "21910,63700,25010,64700"
st "gates"
blo "21910,64500"
tm "BdLibraryNameMgr"
)
*30 (Text
uid 210,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "21910,64700,25410,65700"
st "logic1"
blo "21910,65500"
tm "CptNameMgr"
)
*31 (Text
uid 211,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "21910,64700,26710,65700"
st "U_logic1"
blo "21910,65500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 212,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 213,0
text (MLText
uid 214,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,68600,22000,68600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 215,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "22250,64250,23750,65750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*32 (SaComponent
uid 221,0
optionalChildren [
*33 (CptPort
uid 231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 232,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "25250,65625,26000,66375"
)
tg (CPTG
uid 233,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 234,0
va (VaSet
)
xt "27000,65500,28500,66700"
st "D"
blo "27000,66500"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*34 (CptPort
uid 235,0
optionalChildren [
*35 (FFT
pts [
"26750,70000"
"26000,70375"
"26000,69625"
]
uid 239,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,69625,26750,70375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 236,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "25250,69625,26000,70375"
)
tg (CPTG
uid 237,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 238,0
va (VaSet
)
xt "27000,69600,29800,70800"
st "CLK"
blo "27000,70600"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*36 (CptPort
uid 240,0
ps "OnEdgeStrategy"
shape (Triangle
uid 241,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "28625,72000,29375,72750"
)
tg (CPTG
uid 242,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 243,0
va (VaSet
)
xt "28000,71000,30800,72200"
st "CLR"
blo "28000,72000"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*37 (CptPort
uid 244,0
ps "OnEdgeStrategy"
shape (Triangle
uid 245,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "32000,65625,32750,66375"
)
tg (CPTG
uid 246,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 247,0
va (VaSet
)
xt "29400,65500,31000,66700"
st "Q"
ju 2
blo "31000,66500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 222,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "26000,64000,32000,72000"
)
showPorts 0
oxt "33000,15000,39000,23000"
ttg (MlTextGroup
uid 223,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*38 (Text
uid 224,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "32600,67700,38600,68700"
st "sequential"
blo "32600,68500"
tm "BdLibraryNameMgr"
)
*39 (Text
uid 225,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "32600,68700,34900,69700"
st "DFF"
blo "32600,69500"
tm "CptNameMgr"
)
*40 (Text
uid 226,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "32600,68700,37500,69700"
st "U_rstDFF"
blo "32600,69500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 227,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 228,0
text (MLText
uid 229,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "33000,72600,47100,73600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 230,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "26250,70250,27750,71750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*41 (SaComponent
uid 248,0
optionalChildren [
*42 (CptPort
uid 258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 259,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35250,65625,36000,66375"
)
tg (CPTG
uid 260,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 261,0
va (VaSet
isHidden 1
)
xt "36000,65700,38300,66900"
st "in1"
blo "36000,66700"
)
s (Text
uid 262,0
va (VaSet
)
xt "36000,66900,36000,66900"
blo "36000,66900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*43 (CptPort
uid 263,0
optionalChildren [
*44 (Circle
uid 268,0
va (VaSet
fg "0,65535,0"
)
xt "41000,65625,41750,66375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 264,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "41750,65625,42500,66375"
)
tg (CPTG
uid 265,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 266,0
va (VaSet
isHidden 1
)
xt "37750,65700,40750,66900"
st "out1"
ju 2
blo "40750,66700"
)
s (Text
uid 267,0
va (VaSet
)
xt "40750,66900,40750,66900"
ju 2
blo "40750,66900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "36000,63000,41000,69000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 250,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*45 (Text
uid 251,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "35910,68700,39010,69700"
st "gates"
blo "35910,69500"
tm "BdLibraryNameMgr"
)
*46 (Text
uid 252,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "35910,69700,40110,70700"
st "inverter"
blo "35910,70500"
tm "CptNameMgr"
)
*47 (Text
uid 253,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "35910,69700,45110,70700"
st "U_rstDFFInverter"
blo "35910,70500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 254,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 255,0
text (MLText
uid 256,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "36000,71600,50100,72600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 257,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "36250,67250,37750,68750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*48 (SaComponent
uid 269,0
optionalChildren [
*49 (CptPort
uid 279,0
ps "OnEdgeStrategy"
shape (Triangle
uid 280,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,36625,39000,37375"
)
tg (CPTG
uid 281,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 282,0
va (VaSet
font "Verdana,12,0"
)
xt "40000,36300,43800,37700"
st "clock"
blo "40000,37500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
)
)
)
*50 (CptPort
uid 284,0
ps "OnEdgeStrategy"
shape (Triangle
uid 285,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,32625,55750,33375"
)
tg (CPTG
uid 286,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 287,0
va (VaSet
font "Verdana,12,0"
)
xt "49800,32300,54000,33700"
st "rising"
ju 2
blo "54000,33500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rising"
t "std_ulogic"
o 2
)
)
)
*51 (CptPort
uid 289,0
ps "OnEdgeStrategy"
shape (Triangle
uid 290,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,38625,39000,39375"
)
tg (CPTG
uid 291,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 292,0
va (VaSet
font "Verdana,12,0"
)
xt "40000,38300,44100,39700"
st "reset"
blo "40000,39500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
)
)
)
*52 (CptPort
uid 294,0
ps "OnEdgeStrategy"
shape (Triangle
uid 295,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,32625,39000,33375"
)
tg (CPTG
uid 296,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 297,0
va (VaSet
font "Verdana,12,0"
)
xt "40000,32350,44200,33750"
st "pulse"
blo "40000,33550"
)
)
thePort (LogicalPort
decl (Decl
n "pulse"
t "std_ulogic"
o 4
)
)
)
*53 (CptPort
uid 299,0
ps "OnEdgeStrategy"
shape (Triangle
uid 300,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,34625,55750,35375"
)
tg (CPTG
uid 301,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 302,0
va (VaSet
font "Verdana,12,0"
)
xt "49500,34350,54000,35750"
st "falling"
ju 2
blo "54000,35550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "falling"
t "std_ulogic"
o 5
)
)
)
]
shape (Rectangle
uid 270,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "39000,32000,55000,41000"
)
oxt "24000,8000,40000,20000"
ttg (MlTextGroup
uid 271,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*54 (Text
uid 272,0
va (VaSet
)
xt "39300,41400,44200,42600"
st "common"
blo "39300,42400"
tm "BdLibraryNameMgr"
)
*55 (Text
uid 273,0
va (VaSet
)
xt "39300,42600,47500,43800"
st "edgeDetector"
blo "39300,43600"
tm "CptNameMgr"
)
*56 (Text
uid 274,0
va (VaSet
)
xt "39300,43800,50200,45000"
st "U_stepEdgeDetect"
blo "39300,44800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 275,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 276,0
text (MLText
uid 277,0
va (VaSet
)
xt "39000,44400,39000,44400"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 278,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "39250,39250,40750,40750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*57 (SaComponent
uid 304,0
optionalChildren [
*58 (CptPort
uid 314,0
ps "OnEdgeStrategy"
shape (Triangle
uid 315,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,51625,39000,52375"
)
tg (CPTG
uid 316,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 317,0
va (VaSet
font "Verdana,12,0"
)
xt "40000,51300,43800,52700"
st "clock"
blo "40000,52500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
)
)
)
*59 (CptPort
uid 319,0
ps "OnEdgeStrategy"
shape (Triangle
uid 320,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,47625,55750,48375"
)
tg (CPTG
uid 321,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 322,0
va (VaSet
font "Verdana,12,0"
)
xt "49800,47300,54000,48700"
st "rising"
ju 2
blo "54000,48500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rising"
t "std_ulogic"
o 2
)
)
)
*60 (CptPort
uid 324,0
ps "OnEdgeStrategy"
shape (Triangle
uid 325,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,53625,39000,54375"
)
tg (CPTG
uid 326,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 327,0
va (VaSet
font "Verdana,12,0"
)
xt "40000,53300,44100,54700"
st "reset"
blo "40000,54500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
)
)
)
*61 (CptPort
uid 329,0
ps "OnEdgeStrategy"
shape (Triangle
uid 330,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,47625,39000,48375"
)
tg (CPTG
uid 331,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 332,0
va (VaSet
font "Verdana,12,0"
)
xt "40000,47350,44200,48750"
st "pulse"
blo "40000,48550"
)
)
thePort (LogicalPort
decl (Decl
n "pulse"
t "std_ulogic"
o 4
)
)
)
*62 (CptPort
uid 334,0
ps "OnEdgeStrategy"
shape (Triangle
uid 335,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,49625,55750,50375"
)
tg (CPTG
uid 336,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 337,0
va (VaSet
font "Verdana,12,0"
)
xt "49500,49350,54000,50750"
st "falling"
ju 2
blo "54000,50550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "falling"
t "std_ulogic"
o 5
)
)
)
]
shape (Rectangle
uid 305,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "39000,47000,55000,56000"
)
oxt "24000,8000,40000,20000"
ttg (MlTextGroup
uid 306,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*63 (Text
uid 307,0
va (VaSet
)
xt "39300,56400,44200,57600"
st "common"
blo "39300,57400"
tm "BdLibraryNameMgr"
)
*64 (Text
uid 308,0
va (VaSet
)
xt "39300,57600,47500,58800"
st "edgeDetector"
blo "39300,58600"
tm "CptNameMgr"
)
*65 (Text
uid 309,0
va (VaSet
)
xt "39300,58800,49500,60000"
st "U_fullEdgeDetect"
blo "39300,59800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 310,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 311,0
text (MLText
uid 312,0
va (VaSet
)
xt "39000,59400,39000,59400"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 313,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "39250,54250,40750,55750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*66 (SaComponent
uid 339,0
optionalChildren [
*67 (CptPort
uid 349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "67000,49625,67750,50375"
)
tg (CPTG
uid 351,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 352,0
va (VaSet
)
xt "64400,49500,66000,50700"
st "Q"
ju 2
blo "66000,50500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
*68 (CptPort
uid 353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 354,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "63625,56000,64375,56750"
)
tg (CPTG
uid 355,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 356,0
va (VaSet
)
xt "63000,55000,65800,56200"
st "CLR"
blo "63000,56000"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*69 (CptPort
uid 357,0
optionalChildren [
*70 (FFT
pts [
"61750,54000"
"61000,54375"
"61000,53625"
]
uid 361,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61000,53625,61750,54375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 358,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60250,53625,61000,54375"
)
tg (CPTG
uid 359,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 360,0
va (VaSet
)
xt "62000,53600,64800,54800"
st "CLK"
blo "62000,54600"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*71 (CptPort
uid 362,0
ps "OnEdgeStrategy"
shape (Triangle
uid 363,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60250,49625,61000,50375"
)
tg (CPTG
uid 364,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 365,0
va (VaSet
)
xt "62000,49500,63400,50700"
st "T"
blo "62000,50500"
)
)
thePort (LogicalPort
decl (Decl
n "T"
t "std_uLogic"
o 3
)
)
)
]
shape (Rectangle
uid 340,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "61000,48000,67000,56000"
)
showPorts 0
oxt "33000,15000,39000,23000"
ttg (MlTextGroup
uid 341,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*72 (Text
uid 342,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "67600,51700,73600,52700"
st "sequential"
blo "67600,52500"
tm "BdLibraryNameMgr"
)
*73 (Text
uid 343,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "67600,52700,69700,53700"
st "TFF"
blo "67600,53500"
tm "CptNameMgr"
)
*74 (Text
uid 344,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "67600,52700,71500,53700"
st "U_fullT"
blo "67600,53500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 345,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 346,0
text (MLText
uid 347,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "68000,56600,82100,57600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 348,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "61250,54250,62750,55750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*75 (SaComponent
uid 366,0
optionalChildren [
*76 (CptPort
uid 376,0
ps "OnEdgeStrategy"
shape (Triangle
uid 377,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "81625,52585,82375,53335"
)
tg (CPTG
uid 378,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 379,0
ro 270
va (VaSet
isHidden 1
)
xt "81550,53557,82750,55857"
st "in1"
ju 2
blo "82550,53557"
)
s (Text
uid 380,0
ro 270
va (VaSet
isHidden 1
)
xt "82750,53557,82750,53557"
ju 2
blo "82750,53557"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*77 (CptPort
uid 381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 382,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "77625,52584,78375,53334"
)
tg (CPTG
uid 383,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 384,0
ro 270
va (VaSet
isHidden 1
)
xt "77550,53557,78750,55857"
st "in2"
ju 2
blo "78550,53557"
)
s (Text
uid 385,0
ro 270
va (VaSet
isHidden 1
)
xt "78750,53557,78750,53557"
ju 2
blo "78750,53557"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
)
)
)
*78 (CptPort
uid 386,0
ps "OnEdgeStrategy"
shape (Triangle
uid 387,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "79625,60000,80375,60750"
)
tg (CPTG
uid 388,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 389,0
ro 270
va (VaSet
isHidden 1
)
xt "79550,56000,80750,59000"
st "out1"
blo "80550,59000"
)
s (Text
uid 390,0
ro 270
va (VaSet
isHidden 1
)
xt "80750,59000,80750,59000"
blo "80750,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
)
)
)
]
shape (Or
uid 367,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "77000,53000,83000,60000"
)
showPorts 0
oxt "35000,14000,42000,20000"
ttg (MlTextGroup
uid 368,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*79 (Text
uid 369,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "77100,59200,80200,60200"
st "gates"
blo "77100,60000"
tm "BdLibraryNameMgr"
)
*80 (Text
uid 370,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "77100,60200,79300,61200"
st "or2"
blo "77100,61000"
tm "CptNameMgr"
)
*81 (Text
uid 371,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "77100,60200,81200,61200"
st "U_enOr"
blo "77100,61000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 372,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 373,0
text (MLText
uid 374,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "76500,62100,90600,63100"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 375,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "77250,58250,78750,59750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*82 (SaComponent
uid 391,0
optionalChildren [
*83 (CptPort
uid 401,0
ps "OnEdgeStrategy"
shape (Triangle
uid 402,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51250,79625,52000,80375"
)
tg (CPTG
uid 403,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 404,0
va (VaSet
font "Verdana,12,0"
)
xt "53000,79300,56800,80700"
st "clock"
blo "53000,80500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
)
)
)
*84 (CptPort
uid 405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 406,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,79625,63750,80375"
)
tg (CPTG
uid 407,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 408,0
va (VaSet
font "Verdana,12,0"
)
xt "56900,79300,62000,80700"
st "enable"
ju 2
blo "62000,80500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enable"
t "std_ulogic"
o 2
)
)
)
*85 (CptPort
uid 409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 410,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51250,81625,52000,82375"
)
tg (CPTG
uid 411,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 412,0
va (VaSet
font "Verdana,12,0"
)
xt "53000,81300,57100,82700"
st "reset"
blo "53000,82500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 392,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "52000,76000,63000,84000"
)
oxt "24000,14000,40000,22000"
ttg (MlTextGroup
uid 393,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*86 (Text
uid 394,0
va (VaSet
)
xt "52300,84400,58900,85600"
st "sequential"
blo "52300,85400"
tm "BdLibraryNameMgr"
)
*87 (Text
uid 395,0
va (VaSet
)
xt "52300,85600,59200,86800"
st "freqDivider"
blo "52300,86600"
tm "CptNameMgr"
)
*88 (Text
uid 396,0
va (VaSet
)
xt "52300,86800,57800,88000"
st "U_blinker"
blo "52300,87800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 397,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 398,0
text (MLText
uid 399,0
va (VaSet
)
xt "46000,88600,73600,91000"
st "divideValue = c_clockFrequencyHz    ( positive )  
delay       = gateDelay             ( time     )  "
)
header ""
)
elements [
(GiElement
name "divideValue"
type "positive"
value "c_clockFrequencyHz"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 400,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "52250,82250,53750,83750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*89 (SaComponent
uid 447,0
optionalChildren [
*90 (CptPort
uid 457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 458,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "76000,79625,76750,80375"
)
tg (CPTG
uid 459,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 460,0
va (VaSet
)
xt "73400,79500,75000,80700"
st "Q"
ju 2
blo "75000,80500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
*91 (CptPort
uid 461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 462,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "72625,86000,73375,86750"
)
tg (CPTG
uid 463,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 464,0
va (VaSet
)
xt "72000,85000,74800,86200"
st "CLR"
blo "72000,86000"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*92 (CptPort
uid 465,0
optionalChildren [
*93 (FFT
pts [
"70750,84000"
"70000,84375"
"70000,83625"
]
uid 469,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70000,83625,70750,84375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 466,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "69250,83625,70000,84375"
)
tg (CPTG
uid 467,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 468,0
va (VaSet
)
xt "71000,83600,73800,84800"
st "CLK"
blo "71000,84600"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*94 (CptPort
uid 470,0
ps "OnEdgeStrategy"
shape (Triangle
uid 471,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "69250,79625,70000,80375"
)
tg (CPTG
uid 472,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 473,0
va (VaSet
)
xt "71000,79500,72400,80700"
st "T"
blo "71000,80500"
)
)
thePort (LogicalPort
decl (Decl
n "T"
t "std_uLogic"
o 3
)
)
)
]
shape (Rectangle
uid 448,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "70000,78000,76000,86000"
)
showPorts 0
oxt "33000,15000,39000,23000"
ttg (MlTextGroup
uid 449,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
uid 450,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "76600,81700,82600,82700"
st "sequential"
blo "76600,82500"
tm "BdLibraryNameMgr"
)
*96 (Text
uid 451,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "76600,82700,78700,83700"
st "TFF"
blo "76600,83500"
tm "CptNameMgr"
)
*97 (Text
uid 452,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "76600,82700,84000,83700"
st "U_blinkerDFF"
blo "76600,83500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 453,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 454,0
text (MLText
uid 455,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "77000,86600,91100,87600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 456,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "70250,84250,71750,85750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*98 (HdlText
uid 474,0
optionalChildren [
*99 (EmbeddedText
uid 480,0
commentText (CommentText
uid 481,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 482,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "94000,71000,110000,84000"
)
oxt "0,0,18000,5000"
text (MLText
uid 483,0
va (VaSet
)
xt "94200,71200,109900,83200"
st "
leds <= not lds;
process(rst, clk_red)
begin
  if rst='1' then
    bts <= (others => '0');
  elsif rising_edge(clk_red) then
    bts <= not btns;
  end if;
end process;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 13000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 475,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "94000,70000,110000,86000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 476,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*100 (Text
uid 477,0
va (VaSet
font "Verdana,9,1"
)
xt "89800,74800,92900,76000"
st "E_IO"
blo "89800,75800"
tm "HdlTextNameMgr"
)
*101 (Text
uid 478,0
va (VaSet
font "Verdana,9,1"
)
xt "89800,76000,91000,77200"
st "2"
blo "89800,77000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 479,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "94250,84250,95750,85750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*102 (PortIoOut
uid 484,0
shape (CompositeShape
uid 485,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 486,0
sl 0
ro 270
xt "114500,60625,116000,61375"
)
(Line
uid 487,0
sl 0
ro 270
xt "114000,61000,114500,61000"
pts [
"114000,61000"
"114500,61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 488,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 489,0
va (VaSet
)
xt "117000,60400,122200,61600"
st "dbg_leds"
blo "117000,61400"
tm "WireNameMgr"
)
)
)
*103 (PortIoOut
uid 490,0
shape (CompositeShape
uid 491,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 492,0
sl 0
ro 270
xt "82500,79625,84000,80375"
)
(Line
uid 493,0
sl 0
ro 270
xt "82000,80000,82500,80000"
pts [
"82000,80000"
"82500,80000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 494,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 495,0
va (VaSet
)
xt "85000,79400,90500,80600"
st "heartbeat"
blo "85000,80400"
tm "WireNameMgr"
)
)
)
*104 (PortIoOut
uid 496,0
shape (CompositeShape
uid 497,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 498,0
sl 0
ro 270
xt "114500,58625,116000,59375"
)
(Line
uid 499,0
sl 0
ro 270
xt "114000,59000,114500,59000"
pts [
"114000,59000"
"114500,59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 500,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 501,0
va (VaSet
)
xt "117000,58400,121300,59600"
st "sys_en"
blo "117000,59400"
tm "WireNameMgr"
)
)
)
*105 (PortIoOut
uid 502,0
shape (CompositeShape
uid 503,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 504,0
sl 0
ro 270
xt "114500,71625,116000,72375"
)
(Line
uid 505,0
sl 0
ro 270
xt "114000,72000,114500,72000"
pts [
"114000,72000"
"114500,72000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 506,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 507,0
va (VaSet
)
xt "117000,71400,119800,72600"
st "leds"
blo "117000,72400"
tm "WireNameMgr"
)
)
)
*106 (PortIoIn
uid 508,0
shape (CompositeShape
uid 509,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 510,0
sl 0
ro 90
xt "114500,76625,116000,77375"
)
(Line
uid 511,0
sl 0
ro 90
xt "114000,77000,114500,77000"
pts [
"114500,77000"
"114000,77000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 512,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 513,0
va (VaSet
)
xt "117000,76400,119900,77600"
st "btns"
blo "117000,77400"
tm "WireNameMgr"
)
)
)
*107 (Net
uid 712,0
decl (Decl
n "heartbeat"
t "std_uLogic"
o 9
suid 1,0
)
declText (MLText
uid 713,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8800,36000,9600"
st "heartbeat    : std_uLogic"
)
)
*108 (Net
uid 714,0
decl (Decl
n "rst_synch"
t "std_uLogic"
o 23
suid 2,0
)
declText (MLText
uid 715,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,21200,39500,22000"
st "SIGNAL rst_synch    : std_uLogic"
)
)
*109 (Net
uid 716,0
decl (Decl
n "T"
t "std_uLogic"
o 13
suid 3,0
)
declText (MLText
uid 717,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13200,39500,14000"
st "SIGNAL T            : std_uLogic"
)
)
*110 (Net
uid 718,0
lang 11
decl (Decl
n "sys_en"
t "std_ulogic"
o 11
suid 4,0
)
declText (MLText
uid 719,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10400,36000,11200"
st "sys_en       : std_ulogic"
)
)
*111 (Net
uid 720,0
decl (Decl
n "resetSynch_n"
t "std_uLogic"
o 21
suid 5,0
)
declText (MLText
uid 721,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19600,39500,20400"
st "SIGNAL resetSynch_n : std_uLogic"
)
)
*112 (Net
uid 722,0
decl (Decl
n "clk"
t "std_uLogic"
o 2
suid 6,0
)
declText (MLText
uid 723,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3200,36000,4000"
st "clk          : std_uLogic"
)
)
*113 (Net
uid 726,0
lang 11
decl (Decl
n "en_full_n"
t "std_ulogic"
o 3
suid 8,0
)
declText (MLText
uid 727,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4000,36000,4800"
st "en_full_n    : std_ulogic"
)
)
*114 (Net
uid 728,0
lang 11
decl (Decl
n "dbg_leds"
t "std_ulogic_vector"
b "(31 DOWNTO 0)"
o 8
suid 9,0
)
declText (MLText
uid 729,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8000,46500,8800"
st "dbg_leds     : std_ulogic_vector(31 DOWNTO 0)"
)
)
*115 (Net
uid 730,0
decl (Decl
n "D"
t "std_uLogic"
o 12
suid 10,0
)
declText (MLText
uid 731,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12400,39500,13200"
st "SIGNAL D            : std_uLogic"
)
)
*116 (Net
uid 732,0
decl (Decl
n "en_full_dbn"
t "std_ulogic"
o 16
suid 11,0
)
declText (MLText
uid 733,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15600,39500,16400"
st "SIGNAL en_full_dbn  : std_ulogic"
)
)
*117 (Net
uid 734,0
decl (Decl
n "rst_n"
t "std_uLogic"
o 5
suid 12,0
)
declText (MLText
uid 735,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5600,36000,6400"
st "rst_n        : std_uLogic"
)
)
*118 (Net
uid 736,0
lang 11
decl (Decl
n "en_step_n"
t "std_ulogic"
o 4
suid 13,0
)
declText (MLText
uid 737,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4800,36000,5600"
st "en_step_n    : std_ulogic"
)
)
*119 (Net
uid 738,0
decl (Decl
n "rst"
t "std_uLogic"
o 22
suid 14,0
)
declText (MLText
uid 739,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20400,39500,21200"
st "SIGNAL rst          : std_uLogic"
)
)
*120 (Net
uid 740,0
decl (Decl
n "en_step_dbn"
t "std_ulogic"
o 17
suid 15,0
)
declText (MLText
uid 741,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16400,39500,17200"
st "SIGNAL en_step_dbn  : std_ulogic"
)
)
*121 (Net
uid 742,0
lang 11
decl (Decl
n "lds"
t "std_ulogic_vector"
b "(c_dataWidth-1 DOWNTO 0)"
o 20
suid 16,0
)
declText (MLText
uid 743,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18800,55500,19600"
st "SIGNAL lds          : std_ulogic_vector(c_dataWidth-1 DOWNTO 0)"
)
)
*122 (Net
uid 746,0
lang 11
decl (Decl
n "btns"
t "std_ulogic_vector"
b "(c_btnsNb-1 DOWNTO 0)"
o 1
suid 18,0
)
declText (MLText
uid 747,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2400,50500,3200"
st "btns         : std_ulogic_vector(c_btnsNb-1 DOWNTO 0)"
)
)
*123 (Net
uid 748,0
lang 11
decl (Decl
n "leds"
t "std_ulogic_vector"
b "(c_dataWidth-1 DOWNTO 0)"
o 10
suid 19,0
)
declText (MLText
uid 749,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9600,52000,10400"
st "leds         : std_ulogic_vector(c_dataWidth-1 DOWNTO 0)"
)
)
*124 (Net
uid 750,0
lang 11
decl (Decl
n "bts"
t "std_ulogic_vector"
b "(c_btnsNb-1 DOWNTO 0)"
o 14
suid 20,0
)
declText (MLText
uid 751,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14000,54000,14800"
st "SIGNAL bts          : std_ulogic_vector(c_btnsNb-1 DOWNTO 0)"
)
)
*125 (Net
uid 752,0
decl (Decl
n "falling1"
t "std_ulogic"
o 18
suid 21,0
)
declText (MLText
uid 753,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,17200,39500,18000"
st "SIGNAL falling1     : std_ulogic"
)
)
*126 (PortIoOut
uid 842,0
shape (CompositeShape
uid 843,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 844,0
sl 0
ro 270
xt "114500,43625,116000,44375"
)
(Line
uid 845,0
sl 0
ro 270
xt "114000,44000,114500,44000"
pts [
"114000,44000"
"114500,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 846,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 847,0
va (VaSet
)
xt "117000,43400,121200,44600"
st "LED_G"
blo "117000,44400"
tm "WireNameMgr"
)
)
)
*127 (Net
uid 848,0
decl (Decl
n "LED_G"
t "std_uLogic"
o 6
suid 24,0
)
declText (MLText
uid 849,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6400,36000,7200"
st "LED_G        : std_uLogic"
)
)
*128 (Net
uid 925,0
decl (Decl
n "step"
t "std_ulogic"
o 24
suid 26,0
)
declText (MLText
uid 926,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,22000,39500,22800"
st "SIGNAL step         : std_ulogic"
)
)
*129 (Net
uid 927,0
decl (Decl
n "full"
t "std_uLogic"
o 19
suid 27,0
)
declText (MLText
uid 928,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18000,39500,18800"
st "SIGNAL full         : std_uLogic"
)
)
*130 (PortIoOut
uid 1089,0
shape (CompositeShape
uid 1090,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1091,0
sl 0
ro 270
xt "114500,51625,116000,52375"
)
(Line
uid 1092,0
sl 0
ro 270
xt "114000,52000,114500,52000"
pts [
"114000,52000"
"114500,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1093,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1094,0
va (VaSet
)
xt "117000,51400,121100,52600"
st "LED_R"
blo "117000,52400"
tm "WireNameMgr"
)
)
)
*131 (Net
uid 1101,0
decl (Decl
n "LED_R"
t "std_uLogic"
o 7
suid 29,0
)
declText (MLText
uid 1102,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7200,36000,8000"
st "LED_R        : std_uLogic"
)
)
*132 (SaComponent
uid 1124,0
optionalChildren [
*133 (CptPort
uid 1134,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1135,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "92250,51625,93000,52375"
)
tg (CPTG
uid 1136,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1137,0
va (VaSet
isHidden 1
)
xt "93000,51700,95300,52900"
st "in1"
blo "93000,52700"
)
s (Text
uid 1138,0
va (VaSet
)
xt "93000,52900,93000,52900"
blo "93000,52900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*134 (CptPort
uid 1139,0
optionalChildren [
*135 (Circle
uid 1144,0
va (VaSet
fg "0,65535,0"
)
xt "98000,51625,98750,52375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1140,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "98750,51625,99500,52375"
)
tg (CPTG
uid 1141,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1142,0
va (VaSet
isHidden 1
)
xt "94750,51700,97750,52900"
st "out1"
ju 2
blo "97750,52700"
)
s (Text
uid 1143,0
va (VaSet
)
xt "97750,52900,97750,52900"
ju 2
blo "97750,52900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 1125,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "93000,49000,98000,55000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 1126,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*136 (Text
uid 1127,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "92910,54700,96010,55700"
st "gates"
blo "92910,55500"
tm "BdLibraryNameMgr"
)
*137 (Text
uid 1128,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "92910,55700,97110,56700"
st "inverter"
blo "92910,56500"
tm "CptNameMgr"
)
*138 (Text
uid 1129,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "92910,55700,100210,56700"
st "U_enInverter"
blo "92910,56500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1130,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1131,0
text (MLText
uid 1132,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "93000,57600,107100,58600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 1133,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "93250,53250,94750,54750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*139 (Net
uid 1299,0
lang 11
decl (Decl
n "clk_red"
t "std_uLogic"
o 15
suid 31,0
)
declText (MLText
uid 1300,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14800,39500,15600"
st "SIGNAL clk_red      : std_uLogic"
)
)
*140 (PortIoIn
uid 1770,0
shape (CompositeShape
uid 1771,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1772,0
sl 0
ro 270
xt "61000,64625,62500,65375"
)
(Line
uid 1773,0
sl 0
ro 270
xt "62500,65000,63000,65000"
pts [
"62500,65000"
"63000,65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1774,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1775,0
va (VaSet
)
xt "57800,64400,60000,65600"
st "clk"
ju 2
blo "60000,65400"
tm "WireNameMgr"
)
)
)
*141 (SaComponent
uid 2635,0
optionalChildren [
*142 (CptPort
uid 2623,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2624,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,64625,65000,65375"
)
tg (CPTG
uid 2625,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2626,0
va (VaSet
font "Verdana,12,0"
)
xt "66000,64300,69700,65700"
st "clkIn"
blo "66000,65500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clkIn"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*143 (CptPort
uid 2627,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2628,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76000,64625,76750,65375"
)
tg (CPTG
uid 2629,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2630,0
va (VaSet
font "Verdana,12,0"
)
xt "70000,64300,75000,65700"
st "clk50M"
ju 2
blo "75000,65500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clk50M"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*144 (CptPort
uid 2631,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2632,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76000,65625,76750,66375"
)
tg (CPTG
uid 2633,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2634,0
va (VaSet
font "Verdana,12,0"
)
xt "70000,65300,75000,66700"
st "clk10M"
ju 2
blo "75000,66500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clk10M"
t "std_ulogic"
o 3
suid 3,0
)
)
)
]
shape (Rectangle
uid 2636,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "65000,64000,76000,67000"
)
oxt "15000,23000,26000,26000"
ttg (MlTextGroup
uid 2637,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*145 (Text
uid 2638,0
va (VaSet
font "Verdana,9,1"
)
xt "66350,67000,71350,68200"
st "HEIRV32"
blo "66350,68000"
tm "BdLibraryNameMgr"
)
*146 (Text
uid 2639,0
va (VaSet
font "Verdana,9,1"
)
xt "66350,68200,72650,69400"
st "lattice_pll"
blo "66350,69200"
tm "CptNameMgr"
)
*147 (Text
uid 2640,0
va (VaSet
font "Verdana,9,1"
)
xt "66350,69400,69450,70600"
st "U_pll"
blo "66350,70400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2641,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2642,0
text (MLText
uid 2643,0
va (VaSet
font "Courier New,8,0"
)
xt "-9000,9800,-9000,9800"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2644,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "65250,65250,66750,66750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*148 (SaComponent
uid 3199,0
optionalChildren [
*149 (CptPort
uid 3191,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3192,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "103250,43625,104000,44375"
)
tg (CPTG
uid 3193,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3194,0
va (VaSet
isHidden 1
)
xt "104000,43700,106300,44900"
st "in1"
blo "104000,44700"
)
s (Text
uid 3209,0
va (VaSet
isHidden 1
)
xt "104000,44900,104000,44900"
blo "104000,44900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*150 (CptPort
uid 3195,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3196,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "109000,43625,109750,44375"
)
tg (CPTG
uid 3197,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3198,0
va (VaSet
isHidden 1
)
xt "106000,43700,109000,44900"
st "out1"
ju 2
blo "109000,44700"
)
s (Text
uid 3210,0
va (VaSet
isHidden 1
)
xt "109000,44900,109000,44900"
ju 2
blo "109000,44900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 3200,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "104000,41000,109000,47000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 3201,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*151 (Text
uid 3202,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "104910,46700,108010,47700"
st "gates"
blo "104910,47500"
tm "BdLibraryNameMgr"
)
*152 (Text
uid 3203,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "104910,47700,111810,48700"
st "bufferUlogic"
blo "104910,48500"
tm "CptNameMgr"
)
*153 (Text
uid 3204,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "104910,47700,111410,48700"
st "U_clkBuffer"
blo "104910,48500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3205,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3206,0
text (MLText
uid 3207,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "103000,51000,117100,52000"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 3208,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "104250,45250,105750,46750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*154 (SaComponent
uid 3411,0
optionalChildren [
*155 (CptPort
uid 3383,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3384,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,62625,88000,63375"
)
tg (CPTG
uid 3385,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3386,0
va (VaSet
font "Verdana,12,0"
)
xt "89000,62300,91500,63700"
st "rst"
blo "89000,63500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 4
suid 3,0
)
)
)
*156 (CptPort
uid 3387,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3388,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,64625,88000,65375"
)
tg (CPTG
uid 3389,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3390,0
va (VaSet
font "Verdana,12,0"
)
xt "89000,64300,91400,65700"
st "clk"
blo "89000,65500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 2
suid 4,0
)
)
)
*157 (CptPort
uid 3391,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3392,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,60625,104750,61375"
)
tg (CPTG
uid 3393,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3394,0
va (VaSet
font "Verdana,12,0"
)
xt "96400,60300,103000,61700"
st "dbg_leds"
ju 2
blo "103000,61500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dbg_leds"
t "std_ulogic_vector"
b "(31 DOWNTO 0)"
o 5
suid 6,0
)
)
)
*158 (CptPort
uid 3395,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3396,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,60625,88000,61375"
)
tg (CPTG
uid 3397,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3398,0
va (VaSet
font "Verdana,12,0"
)
xt "89000,60300,91400,61700"
st "en"
blo "89000,61500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "en"
t "std_ulogic"
o 3
suid 7,0
)
)
)
*159 (CptPort
uid 3399,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3400,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92625,68000,93375,68750"
)
tg (CPTG
uid 3401,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3402,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "92300,63400,93700,67000"
st "btns"
blo "93500,67000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "btns"
t "std_ulogic_vector"
b "(g_btnsNb-1 DOWNTO 0)"
o 1
suid 8,0
)
)
)
*160 (CptPort
uid 3403,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3404,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94625,68000,95375,68750"
)
tg (CPTG
uid 3405,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3406,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "94300,63600,95700,67000"
st "leds"
blo "95500,67000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "leds"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 6
suid 9,0
)
)
)
*161 (CptPort
uid 3407,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3408,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,61625,104750,62375"
)
tg (CPTG
uid 3409,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3410,0
va (VaSet
font "Verdana,12,0"
)
xt "99700,61300,103000,62700"
st "test"
ju 2
blo "103000,62500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "test"
t "std_ulogic_vector"
b "(32+3+2+2+1+1+1+2+1+1+2 - 1 downto 0)"
o 7
suid 10,0
)
)
)
]
shape (Rectangle
uid 3412,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "88000,60000,104000,68000"
)
oxt "19000,25000,35000,33000"
ttg (MlTextGroup
uid 3413,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*162 (Text
uid 3414,0
va (VaSet
font "Verdana,9,1"
)
xt "96800,63800,104400,65000"
st "HEIRV32_MC"
blo "96800,64800"
tm "BdLibraryNameMgr"
)
*163 (Text
uid 3415,0
va (VaSet
font "Verdana,9,1"
)
xt "96800,65000,103700,66200"
st "heirv32_mc"
blo "96800,66000"
tm "CptNameMgr"
)
*164 (Text
uid 3416,0
va (VaSet
font "Verdana,9,1"
)
xt "96800,66200,102400,67400"
st "U_heirv32"
blo "96800,67200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3417,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3418,0
text (MLText
uid 3419,0
va (VaSet
font "Courier New,8,0"
)
xt "105000,64600,130500,67000"
st "g_programFile = c_programFile    ( string   )  
g_btnsNb      = c_btnsNb         ( positive )  
g_dataWidth   = c_dataWidth      ( positive )  "
)
header ""
)
elements [
(GiElement
name "g_programFile"
type "string"
value "c_programFile"
)
(GiElement
name "g_btnsNb"
type "positive"
value "c_btnsNb"
)
(GiElement
name "g_dataWidth"
type "positive"
value "c_dataWidth"
)
]
)
viewicon (ZoomableIcon
uid 3420,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "88250,66250,89750,67750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*165 (Wire
uid 514,0
optionalChildren [
*166 (BdJunction
uid 518,0
ps "OnConnectorStrategy"
shape (Circle
uid 519,0
va (VaSet
vasetType 1
)
xt "84600,60600,85400,61400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 515,0
va (VaSet
vasetType 3
)
xt "80000,60000,87250,61000"
pts [
"87250,61000"
"80000,61000"
"80000,60000"
]
)
start &158
end &78
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 516,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 517,0
va (VaSet
isHidden 1
)
xt "84250,59800,88550,61000"
st "sys_en"
blo "84250,60800"
tm "WireNameMgr"
)
)
on &110
)
*167 (Wire
uid 520,0
optionalChildren [
*168 (BdJunction
uid 1149,0
ps "OnConnectorStrategy"
shape (Circle
uid 1150,0
va (VaSet
vasetType 1
)
xt "84600,58600,85400,59400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 521,0
va (VaSet
vasetType 3
)
xt "85000,59000,114000,61000"
pts [
"114000,59000"
"85000,59000"
"85000,61000"
]
)
start &104
end &166
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 522,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 523,0
ro 270
va (VaSet
isHidden 1
)
xt "111800,54700,113000,59000"
st "sys_en"
blo "112800,59000"
tm "WireNameMgr"
)
)
on &110
)
*169 (Wire
uid 524,0
shape (OrthoPolyLine
uid 525,0
va (VaSet
vasetType 3
)
xt "21000,70000,26000,70000"
pts [
"26000,70000"
"21000,70000"
]
)
start &34
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 528,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 529,0
va (VaSet
)
xt "22000,68800,24200,70000"
st "clk"
blo "22000,69800"
tm "WireNameMgr"
)
)
on &112
)
*170 (Wire
uid 530,0
shape (OrthoPolyLine
uid 531,0
va (VaSet
vasetType 3
)
xt "11000,33000,15250,33000"
pts [
"15250,33000"
"11000,33000"
]
)
start &13
end &3
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 532,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 533,0
va (VaSet
isHidden 1
)
xt "12000,31800,17900,33000"
st "en_step_n"
blo "12000,32800"
tm "WireNameMgr"
)
)
on &118
)
*171 (Wire
uid 534,0
shape (OrthoPolyLine
uid 535,0
va (VaSet
vasetType 3
)
xt "33000,37000,38250,37000"
pts [
"38250,37000"
"33000,37000"
]
)
start &49
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 538,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 539,0
va (VaSet
)
xt "34000,35800,38400,37000"
st "clk_red"
blo "34000,36800"
tm "WireNameMgr"
)
)
on &139
)
*172 (Wire
uid 540,0
shape (OrthoPolyLine
uid 541,0
va (VaSet
vasetType 3
)
xt "11000,73000,15000,73000"
pts [
"15000,73000"
"11000,73000"
]
)
start &5
end &1
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 542,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 543,0
va (VaSet
isHidden 1
)
xt "12000,71800,15300,73000"
st "rst_n"
blo "12000,72800"
tm "WireNameMgr"
)
s (Text
uid 544,0
va (VaSet
isHidden 1
)
xt "12000,73000,12000,73000"
blo "12000,73000"
tm "SignalTypeMgr"
)
)
on &117
)
*173 (Wire
uid 545,0
shape (OrthoPolyLine
uid 546,0
va (VaSet
vasetType 3
)
xt "32000,66000,36000,66000"
pts [
"32000,66000"
"36000,66000"
]
)
start &37
end &42
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 547,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 548,0
va (VaSet
isHidden 1
)
xt "34000,64800,42300,66000"
st "resetSynch_n"
blo "34000,65800"
tm "WireNameMgr"
)
)
on &111
)
*174 (Wire
uid 549,0
shape (OrthoPolyLine
uid 550,0
va (VaSet
vasetType 3
)
xt "41750,63000,87250,66000"
pts [
"41750,66000"
"53000,66000"
"53000,63000"
"87250,63000"
]
)
start &43
end &155
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 551,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 552,0
va (VaSet
)
xt "42000,64800,47700,66000"
st "rst_synch"
blo "42000,65800"
tm "WireNameMgr"
)
s (Text
uid 553,0
va (VaSet
isHidden 1
)
xt "42000,66000,42000,66000"
blo "42000,66000"
tm "SignalTypeMgr"
)
)
on &108
)
*175 (Wire
uid 554,0
shape (OrthoPolyLine
uid 555,0
va (VaSet
vasetType 3
)
xt "25000,66000,26000,66000"
pts [
"26000,66000"
"25000,66000"
]
)
start &33
end &28
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 556,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 557,0
va (VaSet
isHidden 1
)
xt "24000,66800,25500,68000"
st "D"
blo "24000,67800"
tm "WireNameMgr"
)
)
on &115
)
*176 (Wire
uid 558,0
shape (OrthoPolyLine
uid 559,0
va (VaSet
vasetType 3
)
xt "45000,80000,51250,80000"
pts [
"51250,80000"
"45000,80000"
]
)
start &83
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 560,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 561,0
va (VaSet
)
xt "46000,78800,50400,80000"
st "clk_red"
blo "46000,79800"
tm "WireNameMgr"
)
)
on &139
)
*177 (Wire
uid 562,0
shape (OrthoPolyLine
uid 563,0
va (VaSet
vasetType 3
)
xt "20750,72000,29000,73000"
pts [
"20750,73000"
"29000,73000"
"29000,72000"
]
)
start &6
end &36
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 564,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 565,0
va (VaSet
)
xt "23000,71800,25100,73000"
st "rst"
blo "23000,72800"
tm "WireNameMgr"
)
s (Text
uid 566,0
va (VaSet
isHidden 1
)
xt "23000,73000,23000,73000"
blo "23000,73000"
tm "SignalTypeMgr"
)
)
on &119
)
*178 (Wire
uid 567,0
shape (OrthoPolyLine
uid 568,0
va (VaSet
vasetType 3
)
xt "63000,65000,64250,65000"
pts [
"64250,65000"
"63000,65000"
]
)
start &142
end &140
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 571,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 572,0
va (VaSet
isHidden 1
)
xt "62000,63800,64200,65000"
st "clk"
blo "62000,64800"
tm "WireNameMgr"
)
)
on &112
)
*179 (Wire
uid 573,0
shape (OrthoPolyLine
uid 574,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "104750,61000,114000,61000"
pts [
"104750,61000"
"114000,61000"
]
)
start &157
end &102
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 576,0
va (VaSet
isHidden 1
)
xt "102750,59800,107950,61000"
st "dbg_leds"
blo "102750,60800"
tm "WireNameMgr"
)
)
on &114
)
*180 (Wire
uid 577,0
shape (OrthoPolyLine
uid 578,0
va (VaSet
vasetType 3
)
xt "55750,35000,82000,53334"
pts [
"55750,35000"
"82000,35000"
"82000,53334"
]
)
start &53
end &76
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 580,0
va (VaSet
)
xt "58000,33800,60900,35000"
st "step"
blo "58000,34800"
tm "WireNameMgr"
)
)
on &128
)
*181 (Wire
uid 581,0
shape (OrthoPolyLine
uid 582,0
va (VaSet
vasetType 3
)
xt "32750,39000,38250,39000"
pts [
"32750,39000"
"38250,39000"
]
)
end &51
sat 16
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 585,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 586,0
va (VaSet
)
xt "33750,37800,39450,39000"
st "rst_synch"
blo "33750,38800"
tm "WireNameMgr"
)
s (Text
uid 587,0
va (VaSet
isHidden 1
)
xt "33750,39000,33750,39000"
blo "33750,39000"
tm "SignalTypeMgr"
)
)
on &108
)
*182 (Wire
uid 588,0
shape (OrthoPolyLine
uid 589,0
va (VaSet
vasetType 3
)
xt "9750,39000,15250,39000"
pts [
"9750,39000"
"15250,39000"
]
)
end &14
sat 16
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 592,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 593,0
va (VaSet
)
xt "10750,37800,16450,39000"
st "rst_synch"
blo "10750,38800"
tm "WireNameMgr"
)
s (Text
uid 594,0
va (VaSet
isHidden 1
)
xt "10750,39000,10750,39000"
blo "10750,39000"
tm "SignalTypeMgr"
)
)
on &108
)
*183 (Wire
uid 595,0
shape (OrthoPolyLine
uid 596,0
va (VaSet
vasetType 3
)
xt "32750,33000,38250,33000"
pts [
"32750,33000"
"38250,33000"
]
)
start &15
end &52
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 598,0
va (VaSet
isHidden 1
)
xt "32750,31800,40550,33000"
st "en_step_dbn"
blo "32750,32800"
tm "WireNameMgr"
)
)
on &120
)
*184 (Wire
uid 599,0
shape (OrthoPolyLine
uid 600,0
va (VaSet
vasetType 3
)
xt "9750,54000,15250,54000"
pts [
"9750,54000"
"15250,54000"
]
)
end &22
sat 16
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 603,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 604,0
va (VaSet
)
xt "10750,52800,16450,54000"
st "rst_synch"
blo "10750,53800"
tm "WireNameMgr"
)
s (Text
uid 605,0
va (VaSet
isHidden 1
)
xt "10750,54000,10750,54000"
blo "10750,54000"
tm "SignalTypeMgr"
)
)
on &108
)
*185 (Wire
uid 606,0
shape (OrthoPolyLine
uid 607,0
va (VaSet
vasetType 3
)
xt "73000,86000,73000,88000"
pts [
"73000,88000"
"73000,86000"
]
)
end &91
sat 16
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 610,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 611,0
va (VaSet
)
xt "71000,88800,76700,90000"
st "rst_synch"
blo "71000,89800"
tm "WireNameMgr"
)
s (Text
uid 612,0
va (VaSet
isHidden 1
)
xt "71000,90000,71000,90000"
blo "71000,90000"
tm "SignalTypeMgr"
)
)
on &108
)
*186 (Wire
uid 613,0
shape (OrthoPolyLine
uid 614,0
va (VaSet
vasetType 3
)
xt "11000,48000,15250,48000"
pts [
"15250,48000"
"11000,48000"
]
)
start &21
end &2
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 615,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 616,0
va (VaSet
isHidden 1
)
xt "12000,46800,17200,48000"
st "en_full_n"
blo "12000,47800"
tm "WireNameMgr"
)
)
on &113
)
*187 (Wire
uid 617,0
shape (OrthoPolyLine
uid 618,0
va (VaSet
vasetType 3
)
xt "76000,80000,82000,80000"
pts [
"82000,80000"
"76000,80000"
]
)
start &103
end &90
es 0
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 619,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 620,0
va (VaSet
isHidden 1
)
xt "79000,78800,84500,80000"
st "heartbeat"
blo "79000,79800"
tm "WireNameMgr"
)
)
on &107
)
*188 (Wire
uid 621,0
shape (OrthoPolyLine
uid 622,0
va (VaSet
vasetType 3
)
xt "32750,48000,38250,48000"
pts [
"32750,48000"
"38250,48000"
]
)
start &23
end &61
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 624,0
va (VaSet
isHidden 1
)
xt "35750,46800,42850,48000"
st "en_full_dbn"
blo "35750,47800"
tm "WireNameMgr"
)
)
on &116
)
*189 (Wire
uid 625,0
shape (OrthoPolyLine
uid 626,0
va (VaSet
vasetType 3
)
xt "45000,82000,51250,82000"
pts [
"45000,82000"
"51250,82000"
]
)
end &85
sat 16
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 629,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 630,0
va (VaSet
)
xt "46000,80800,51700,82000"
st "rst_synch"
blo "46000,81800"
tm "WireNameMgr"
)
s (Text
uid 631,0
va (VaSet
isHidden 1
)
xt "46000,82000,46000,82000"
blo "46000,82000"
tm "SignalTypeMgr"
)
)
on &108
)
*190 (Wire
uid 632,0
shape (OrthoPolyLine
uid 633,0
va (VaSet
vasetType 3
)
xt "66000,84000,70000,84000"
pts [
"70000,84000"
"66000,84000"
]
)
start &92
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 636,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 637,0
va (VaSet
)
xt "67000,82800,71400,84000"
st "clk_red"
blo "67000,83800"
tm "WireNameMgr"
)
)
on &139
)
*191 (Wire
uid 638,0
shape (OrthoPolyLine
uid 639,0
va (VaSet
vasetType 3
)
xt "63750,80000,70000,80000"
pts [
"70000,80000"
"63750,80000"
]
)
start &94
end &84
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 640,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 641,0
va (VaSet
isHidden 1
)
xt "68000,78800,69400,80000"
st "T"
blo "68000,79800"
tm "WireNameMgr"
)
)
on &109
)
*192 (Wire
uid 648,0
shape (OrthoPolyLine
uid 649,0
va (VaSet
vasetType 3
)
xt "10000,52000,15250,52000"
pts [
"15250,52000"
"10000,52000"
]
)
start &20
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 652,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 653,0
va (VaSet
)
xt "11000,50800,15400,52000"
st "clk_red"
blo "11000,51800"
tm "WireNameMgr"
)
)
on &139
)
*193 (Wire
uid 654,0
shape (OrthoPolyLine
uid 655,0
va (VaSet
vasetType 3
)
xt "67000,50000,78000,53335"
pts [
"67000,50000"
"78000,50000"
"78000,53335"
]
)
start &67
end &77
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 656,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 657,0
va (VaSet
)
xt "69000,48800,71200,50000"
st "full"
blo "69000,49800"
tm "WireNameMgr"
)
)
on &129
)
*194 (Wire
uid 658,0
shape (OrthoPolyLine
uid 659,0
va (VaSet
vasetType 3
)
xt "56000,54000,61000,54000"
pts [
"61000,54000"
"56000,54000"
]
)
start &69
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 662,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 663,0
va (VaSet
)
xt "57000,52800,61400,54000"
st "clk_red"
blo "57000,53800"
tm "WireNameMgr"
)
)
on &139
)
*195 (Wire
uid 664,0
shape (OrthoPolyLine
uid 665,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "110000,72000,114000,72000"
pts [
"110000,72000"
"112000,72000"
"114000,72000"
]
)
start &98
end &105
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 668,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 669,0
ro 270
va (VaSet
isHidden 1
)
xt "108800,74450,110000,77250"
st "leds"
blo "109800,77250"
tm "WireNameMgr"
)
)
on &123
)
*196 (Wire
uid 670,0
shape (OrthoPolyLine
uid 671,0
va (VaSet
vasetType 3
)
xt "55750,50000,61000,50000"
pts [
"55750,50000"
"61000,50000"
]
)
start &62
end &71
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 672,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 673,0
va (VaSet
isHidden 1
)
xt "59750,48800,64150,50000"
st "falling1"
blo "59750,49800"
tm "WireNameMgr"
)
)
on &125
)
*197 (Wire
uid 674,0
shape (OrthoPolyLine
uid 675,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "95000,68750,95000,70000"
pts [
"95000,68750"
"95000,70000"
]
)
start &160
end &98
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 678,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 679,0
va (VaSet
)
xt "95645,68300,97845,69500"
st "lds"
blo "95645,69300"
tm "WireNameMgr"
)
)
on &121
)
*198 (Wire
uid 680,0
shape (OrthoPolyLine
uid 681,0
va (VaSet
vasetType 3
)
xt "32750,54000,38250,54000"
pts [
"32750,54000"
"38250,54000"
]
)
end &60
sat 16
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 684,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 685,0
va (VaSet
)
xt "33750,52800,39450,54000"
st "rst_synch"
blo "33750,53800"
tm "WireNameMgr"
)
s (Text
uid 686,0
va (VaSet
isHidden 1
)
xt "33750,54000,33750,54000"
blo "33750,54000"
tm "SignalTypeMgr"
)
)
on &108
)
*199 (Wire
uid 687,0
shape (OrthoPolyLine
uid 688,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "93000,68750,94000,72000"
pts [
"93000,68750"
"93000,72000"
"94000,72000"
]
)
start &159
end &98
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 691,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 692,0
va (VaSet
)
xt "91000,68800,93300,70000"
st "bts"
blo "91000,69800"
tm "WireNameMgr"
)
)
on &124
)
*200 (Wire
uid 693,0
shape (OrthoPolyLine
uid 694,0
va (VaSet
vasetType 3
)
xt "33000,52000,38250,52000"
pts [
"38250,52000"
"33000,52000"
]
)
start &58
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 697,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 698,0
va (VaSet
)
xt "34000,50800,38400,52000"
st "clk_red"
blo "34000,51800"
tm "WireNameMgr"
)
)
on &139
)
*201 (Wire
uid 699,0
shape (OrthoPolyLine
uid 700,0
va (VaSet
vasetType 3
)
xt "64000,56000,64000,58000"
pts [
"64000,58000"
"64000,56000"
]
)
end &68
sat 16
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 703,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 704,0
va (VaSet
)
xt "62000,58800,67700,60000"
st "rst_synch"
blo "62000,59800"
tm "WireNameMgr"
)
s (Text
uid 705,0
va (VaSet
isHidden 1
)
xt "62000,60000,62000,60000"
blo "62000,60000"
tm "SignalTypeMgr"
)
)
on &108
)
*202 (Wire
uid 706,0
shape (OrthoPolyLine
uid 707,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "110000,77000,114000,77000"
pts [
"110000,77000"
"112000,77000"
"114000,77000"
]
)
start &98
end &106
es 0
sat 1
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 710,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 711,0
ro 270
va (VaSet
isHidden 1
)
xt "108800,78750,110000,81650"
st "btns"
blo "109800,81650"
tm "WireNameMgr"
)
)
on &122
)
*203 (Wire
uid 836,0
shape (OrthoPolyLine
uid 837,0
va (VaSet
vasetType 3
)
xt "109000,44000,114000,44000"
pts [
"109000,44000"
"114000,44000"
]
)
start &150
end &126
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 838,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 839,0
va (VaSet
isHidden 1
)
xt "111000,42800,115200,44000"
st "LED_G"
blo "111000,43800"
tm "WireNameMgr"
)
)
on &127
)
*204 (Wire
uid 1095,0
shape (OrthoPolyLine
uid 1096,0
va (VaSet
vasetType 3
)
xt "98750,52000,114000,52000"
pts [
"98750,52000"
"114000,52000"
]
)
start &134
end &130
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1099,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1100,0
va (VaSet
isHidden 1
)
xt "111000,50800,115100,52000"
st "LED_R"
blo "111000,51800"
tm "WireNameMgr"
)
)
on &131
)
*205 (Wire
uid 1145,0
shape (OrthoPolyLine
uid 1146,0
va (VaSet
vasetType 3
)
xt "85000,52000,93000,59000"
pts [
"93000,52000"
"85000,52000"
"85000,59000"
]
)
start &133
end &168
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1147,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1148,0
va (VaSet
)
xt "88000,50800,92300,52000"
st "sys_en"
blo "88000,51800"
tm "WireNameMgr"
)
)
on &110
)
*206 (Wire
uid 1295,0
shape (OrthoPolyLine
uid 1296,0
va (VaSet
vasetType 3
)
xt "76750,65000,87250,65000"
pts [
"76750,65000"
"87250,65000"
]
)
start &143
end &156
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1297,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1298,0
va (VaSet
)
xt "80000,63800,84400,65000"
st "clk_red"
blo "80000,64800"
tm "WireNameMgr"
)
)
on &139
)
*207 (Wire
uid 1703,0
shape (OrthoPolyLine
uid 1704,0
va (VaSet
vasetType 3
)
xt "10000,37000,15250,37000"
pts [
"15250,37000"
"10000,37000"
]
)
start &12
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1707,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1708,0
va (VaSet
)
xt "11250,35800,15650,37000"
st "clk_red"
blo "11250,36800"
tm "WireNameMgr"
)
)
on &139
)
*208 (Wire
uid 3211,0
shape (OrthoPolyLine
uid 3212,0
va (VaSet
vasetType 3
)
xt "99000,44000,104000,44000"
pts [
"99000,44000"
"104000,44000"
]
)
end &149
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3218,0
va (VaSet
)
xt "100000,42800,104400,44000"
st "clk_red"
blo "100000,43800"
tm "WireNameMgr"
)
)
on &139
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *209 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*210 (Text
uid 42,0
va (VaSet
font "Verdana,9,1"
)
xt "0,0,7600,1200"
st "Package List"
blo "0,1000"
)
*211 (MLText
uid 43,0
va (VaSet
)
xt "0,1200,17500,8400"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;

LIBRARY gates;
USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*212 (Text
uid 45,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,30800,1200"
st "Compiler Directives"
blo "20000,1000"
)
*213 (Text
uid 46,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,1200,33100,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*214 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2400,32100,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*215 (Text
uid 48,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,4800,33700,6000"
st "Post-module directives:"
blo "20000,5800"
)
*216 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*217 (Text
uid 50,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,6000,33200,7200"
st "End-module directives:"
blo "20000,7000"
)
*218 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,7200,20000,7200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,24,1921,1080"
viewArea "-11100,-2000,169006,93745"
cachedDiagramExtent "0,0,130500,91000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4 (210 x 297 mm)"
windowsPaperName "A4 (210 x 297 mm)"
windowsPaperType 9
useAdjustTo 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 3483,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,5000,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*219 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,3200,6700,4400"
st "<library>"
blo "1300,4200"
tm "BdLibraryNameMgr"
)
*220 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,4400,6100,5600"
st "<block>"
blo "1300,5400"
tm "BlkNameMgr"
)
*221 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,5600,3800,6800"
st "U_0"
blo "1300,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "1300,13200,1300,13200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*222 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,3200,3750,4400"
st "Library"
blo "-350,4200"
)
*223 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,4400,8350,5600"
st "MWComponent"
blo "-350,5400"
)
*224 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,5600,2150,6800"
st "U_0"
blo "-350,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7350,1200,-7350,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*225 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,3200,4100,4400"
st "Library"
blo "0,4200"
tm "BdLibraryNameMgr"
)
*226 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,4400,8000,5600"
st "SaComponent"
blo "0,5400"
tm "CptNameMgr"
)
*227 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,5600,2500,6800"
st "U_0"
blo "0,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7000,1200,-7000,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,0,9000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*228 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,3200,3600,4400"
st "Library"
blo "-500,4200"
)
*229 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,4400,8500,5600"
st "VhdlComponent"
blo "-500,5400"
)
*230 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,5600,2000,6800"
st "U_0"
blo "-500,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7500,1200,-7500,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1650,0,9650,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*231 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,3200,2950,4400"
st "Library"
blo "-1150,4200"
)
*232 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,4400,9150,5600"
st "VerilogComponent"
blo "-1150,5400"
)
*233 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,5600,1350,6800"
st "U_0"
blo "-1150,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8150,1200,-8150,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*234 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,3800,5200,5000"
st "eb1"
blo "2800,4800"
tm "HdlTextNameMgr"
)
*235 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,5000,4000,6200"
st "1"
blo "2800,6000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2900,1200"
st "sig0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,3800,1200"
st "dbus0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4700,1200"
st "bundle0"
blo "0,1000"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1200,1500,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*236 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*237 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*238 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*239 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,0,27400,1200"
st "Declarations"
blo "20000,1000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,1200,23700,2400"
st "Ports:"
blo "20000,2200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,25200,1200"
st "Pre User:"
blo "20000,1000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,11200,29500,12400"
st "Diagram Signals:"
blo "20000,12200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,26400,1200"
st "Post User:"
blo "20000,1000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 36,0
usingSuid 1
emptyRow *240 (LEmptyRow
)
uid 54,0
optionalChildren [
*241 (RefLabelRowHdr
)
*242 (TitleRowHdr
)
*243 (FilterRowHdr
)
*244 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*245 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*246 (GroupColHdr
tm "GroupColHdrMgr"
)
*247 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*248 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*249 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*250 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*251 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*252 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*253 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "heartbeat"
t "std_uLogic"
o 9
suid 1,0
)
)
uid 754,0
)
*254 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_synch"
t "std_uLogic"
o 23
suid 2,0
)
)
uid 756,0
)
*255 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "T"
t "std_uLogic"
o 13
suid 3,0
)
)
uid 758,0
)
*256 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "sys_en"
t "std_ulogic"
o 11
suid 4,0
)
)
uid 760,0
)
*257 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetSynch_n"
t "std_uLogic"
o 21
suid 5,0
)
)
uid 762,0
)
*258 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_uLogic"
o 2
suid 6,0
)
)
uid 764,0
)
*259 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "en_full_n"
t "std_ulogic"
o 3
suid 8,0
)
)
uid 768,0
)
*260 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "dbg_leds"
t "std_ulogic_vector"
b "(31 DOWNTO 0)"
o 8
suid 9,0
)
)
uid 770,0
)
*261 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "D"
t "std_uLogic"
o 12
suid 10,0
)
)
uid 772,0
)
*262 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "en_full_dbn"
t "std_ulogic"
o 16
suid 11,0
)
)
uid 774,0
)
*263 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst_n"
t "std_uLogic"
o 5
suid 12,0
)
)
uid 776,0
)
*264 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "en_step_n"
t "std_ulogic"
o 4
suid 13,0
)
)
uid 778,0
)
*265 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst"
t "std_uLogic"
o 22
suid 14,0
)
)
uid 780,0
)
*266 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "en_step_dbn"
t "std_ulogic"
o 17
suid 15,0
)
)
uid 782,0
)
*267 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "lds"
t "std_ulogic_vector"
b "(c_dataWidth-1 DOWNTO 0)"
o 20
suid 16,0
)
)
uid 784,0
)
*268 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "btns"
t "std_ulogic_vector"
b "(c_btnsNb-1 DOWNTO 0)"
o 1
suid 18,0
)
)
uid 788,0
)
*269 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "leds"
t "std_ulogic_vector"
b "(c_dataWidth-1 DOWNTO 0)"
o 10
suid 19,0
)
)
uid 790,0
)
*270 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "bts"
t "std_ulogic_vector"
b "(c_btnsNb-1 DOWNTO 0)"
o 14
suid 20,0
)
)
uid 792,0
)
*271 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "falling1"
t "std_ulogic"
o 18
suid 21,0
)
)
uid 794,0
)
*272 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LED_G"
t "std_uLogic"
o 6
suid 24,0
)
)
uid 852,0
)
*273 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "step"
t "std_ulogic"
o 24
suid 26,0
)
)
uid 981,0
)
*274 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "full"
t "std_uLogic"
o 19
suid 27,0
)
)
uid 983,0
)
*275 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LED_R"
t "std_uLogic"
o 7
suid 29,0
)
)
uid 1151,0
)
*276 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "clk_red"
t "std_uLogic"
o 15
suid 31,0
)
)
uid 1301,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*277 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *278 (MRCItem
litem &240
pos 24
dimension 20
)
uid 69,0
optionalChildren [
*279 (MRCItem
litem &241
pos 0
dimension 20
uid 70,0
)
*280 (MRCItem
litem &242
pos 1
dimension 23
uid 71,0
)
*281 (MRCItem
litem &243
pos 2
hidden 1
dimension 20
uid 72,0
)
*282 (MRCItem
litem &253
pos 0
dimension 20
uid 755,0
)
*283 (MRCItem
litem &254
pos 11
dimension 20
uid 757,0
)
*284 (MRCItem
litem &255
pos 12
dimension 20
uid 759,0
)
*285 (MRCItem
litem &256
pos 1
dimension 20
uid 761,0
)
*286 (MRCItem
litem &257
pos 13
dimension 20
uid 763,0
)
*287 (MRCItem
litem &258
pos 2
dimension 20
uid 765,0
)
*288 (MRCItem
litem &259
pos 3
dimension 20
uid 769,0
)
*289 (MRCItem
litem &260
pos 4
dimension 20
uid 771,0
)
*290 (MRCItem
litem &261
pos 14
dimension 20
uid 773,0
)
*291 (MRCItem
litem &262
pos 15
dimension 20
uid 775,0
)
*292 (MRCItem
litem &263
pos 5
dimension 20
uid 777,0
)
*293 (MRCItem
litem &264
pos 6
dimension 20
uid 779,0
)
*294 (MRCItem
litem &265
pos 16
dimension 20
uid 781,0
)
*295 (MRCItem
litem &266
pos 17
dimension 20
uid 783,0
)
*296 (MRCItem
litem &267
pos 18
dimension 20
uid 785,0
)
*297 (MRCItem
litem &268
pos 7
dimension 20
uid 789,0
)
*298 (MRCItem
litem &269
pos 8
dimension 20
uid 791,0
)
*299 (MRCItem
litem &270
pos 19
dimension 20
uid 793,0
)
*300 (MRCItem
litem &271
pos 20
dimension 20
uid 795,0
)
*301 (MRCItem
litem &272
pos 9
dimension 20
uid 853,0
)
*302 (MRCItem
litem &273
pos 21
dimension 20
uid 982,0
)
*303 (MRCItem
litem &274
pos 22
dimension 20
uid 984,0
)
*304 (MRCItem
litem &275
pos 10
dimension 20
uid 1152,0
)
*305 (MRCItem
litem &276
pos 23
dimension 20
uid 1302,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*306 (MRCItem
litem &244
pos 0
dimension 20
uid 74,0
)
*307 (MRCItem
litem &246
pos 1
dimension 50
uid 75,0
)
*308 (MRCItem
litem &247
pos 2
dimension 100
uid 76,0
)
*309 (MRCItem
litem &248
pos 3
dimension 50
uid 77,0
)
*310 (MRCItem
litem &249
pos 4
dimension 100
uid 78,0
)
*311 (MRCItem
litem &250
pos 5
dimension 100
uid 79,0
)
*312 (MRCItem
litem &251
pos 6
dimension 50
uid 80,0
)
*313 (MRCItem
litem &252
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *314 (LEmptyRow
)
uid 83,0
optionalChildren [
*315 (RefLabelRowHdr
)
*316 (TitleRowHdr
)
*317 (FilterRowHdr
)
*318 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*319 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*320 (GroupColHdr
tm "GroupColHdrMgr"
)
*321 (NameColHdr
tm "GenericNameColHdrMgr"
)
*322 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*323 (InitColHdr
tm "GenericValueColHdrMgr"
)
*324 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*325 (EolColHdr
tm "GenericEolColHdrMgr"
)
*326 (LogGeneric
generic (GiElement
name "c_btnsNb"
type "positive"
value "2"
)
uid 856,0
)
*327 (LogGeneric
generic (GiElement
name "c_clockFrequencyHz"
type "positive"
value "50000000"
)
uid 858,0
)
*328 (LogGeneric
generic (GiElement
name "c_dataWidth"
type "positive"
value "32"
)
uid 860,0
)
*329 (LogGeneric
generic (GiElement
name "c_programFile"
type "string"
value "\"$SIMULATION_DIR/test_perso_bram.txt\""
)
uid 862,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*330 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *331 (MRCItem
litem &314
pos 4
dimension 20
)
uid 97,0
optionalChildren [
*332 (MRCItem
litem &315
pos 0
dimension 20
uid 98,0
)
*333 (MRCItem
litem &316
pos 1
dimension 23
uid 99,0
)
*334 (MRCItem
litem &317
pos 2
hidden 1
dimension 20
uid 100,0
)
*335 (MRCItem
litem &326
pos 0
dimension 20
uid 857,0
)
*336 (MRCItem
litem &327
pos 1
dimension 20
uid 859,0
)
*337 (MRCItem
litem &328
pos 2
dimension 20
uid 861,0
)
*338 (MRCItem
litem &329
pos 3
dimension 20
uid 863,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*339 (MRCItem
litem &318
pos 0
dimension 20
uid 102,0
)
*340 (MRCItem
litem &320
pos 1
dimension 50
uid 103,0
)
*341 (MRCItem
litem &321
pos 2
dimension 100
uid 104,0
)
*342 (MRCItem
litem &322
pos 3
dimension 100
uid 105,0
)
*343 (MRCItem
litem &323
pos 4
dimension 338
uid 106,0
)
*344 (MRCItem
litem &324
pos 5
dimension 50
uid 107,0
)
*345 (MRCItem
litem &325
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
