$comment
	File created using the following command:
		vcd file LogicalStep_Lab4.msim.vcd -direction
$end
$date
	Thu Jul 06 17:21:19 2017
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module LogicalStep_Lab4_top_vlg_vec_tst $end
$var reg 1 ! clkin_50 $end
$var reg 4 " pb [3:0] $end
$var reg 1 # rst_n $end
$var reg 8 $ sw [7:0] $end
$var wire 1 % leds [7] $end
$var wire 1 & leds [6] $end
$var wire 1 ' leds [5] $end
$var wire 1 ( leds [4] $end
$var wire 1 ) leds [3] $end
$var wire 1 * leds [2] $end
$var wire 1 + leds [1] $end
$var wire 1 , leds [0] $end
$var wire 1 - seg7_char1 $end
$var wire 1 . seg7_char2 $end
$var wire 1 / seg7_data [6] $end
$var wire 1 0 seg7_data [5] $end
$var wire 1 1 seg7_data [4] $end
$var wire 1 2 seg7_data [3] $end
$var wire 1 3 seg7_data [2] $end
$var wire 1 4 seg7_data [1] $end
$var wire 1 5 seg7_data [0] $end

$scope module i1 $end
$var wire 1 6 gnd $end
$var wire 1 7 vcc $end
$var wire 1 8 unknown $end
$var tri1 1 9 devclrn $end
$var tri1 1 : devpor $end
$var tri1 1 ; devoe $end
$var wire 1 < pb[1]~input_o $end
$var wire 1 = pb[2]~input_o $end
$var wire 1 > pb[3]~input_o $end
$var wire 1 ? sw[0]~input_o $end
$var wire 1 @ sw[1]~input_o $end
$var wire 1 A sw[2]~input_o $end
$var wire 1 B sw[3]~input_o $end
$var wire 1 C sw[4]~input_o $end
$var wire 1 D sw[5]~input_o $end
$var wire 1 E sw[6]~input_o $end
$var wire 1 F sw[7]~input_o $end
$var wire 1 G ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 H ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 I ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 J leds[0]~output_o $end
$var wire 1 K leds[1]~output_o $end
$var wire 1 L leds[2]~output_o $end
$var wire 1 M leds[3]~output_o $end
$var wire 1 N leds[4]~output_o $end
$var wire 1 O leds[5]~output_o $end
$var wire 1 P leds[6]~output_o $end
$var wire 1 Q leds[7]~output_o $end
$var wire 1 R seg7_data[0]~output_o $end
$var wire 1 S seg7_data[1]~output_o $end
$var wire 1 T seg7_data[2]~output_o $end
$var wire 1 U seg7_data[3]~output_o $end
$var wire 1 V seg7_data[4]~output_o $end
$var wire 1 W seg7_data[5]~output_o $end
$var wire 1 X seg7_data[6]~output_o $end
$var wire 1 Y seg7_char1~output_o $end
$var wire 1 Z seg7_char2~output_o $end
$var wire 1 [ clkin_50~input_o $end
$var wire 1 \ clkin_50~inputclkctrl_outclk $end
$var wire 1 ] pb[0]~input_o $end
$var wire 1 ^ simulation_shift_register|current_state~1_combout $end
$var wire 1 _ rst_n~input_o $end
$var wire 1 ` simulation_shift_register|current_state~2_combout $end
$var wire 1 a simulation_shift_register|current_state~3_combout $end
$var wire 1 b simulation_shift_register|current_state~0_combout $end
$var wire 1 c simulation_shift_register|current_state [3] $end
$var wire 1 d simulation_shift_register|current_state [2] $end
$var wire 1 e simulation_shift_register|current_state [1] $end
$var wire 1 f simulation_shift_register|current_state [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
bx1 "
1#
bx $
1,
0+
0*
0)
0(
0'
0&
0%
0-
0.
05
04
03
02
01
00
0/
06
17
x8
19
1:
1;
x<
x=
x>
x?
x@
xA
xB
xC
xD
xE
xF
0G
zH
zI
1J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
1]
1^
1_
0`
0a
1b
0f
0e
0d
0c
$end
#50000
1!
1[
1\
1f
1e
1K
0J
0,
1+
0^
1`
#100000
0!
0[
0\
#150000
1!
1[
1\
1d
0e
0K
1L
1*
0+
1a
0`
#200000
0!
0[
0\
#250000
1!
1[
1\
1c
0d
0L
1M
1)
0*
0b
0a
#300000
0!
0[
0\
#330000
bx0 "
0]
1b
1`
#350000
1!
1[
1\
0c
1d
1L
0M
0)
1*
0`
1^
#400000
0!
0[
0\
#450000
1!
1[
1\
0d
1e
1K
0L
0*
1+
0^
0b
#500000
0!
0[
0\
#550000
1!
1[
1\
0f
0e
0K
1J
1,
0+
1a
1b
#600000
0!
0[
0\
#650000
1!
1[
1\
1f
1c
1M
0J
0,
1)
0a
1`
#700000
0!
0[
0\
#750000
1!
1[
1\
0c
1d
1L
0M
0)
1*
0`
1^
#800000
0!
0[
0\
#850000
1!
1[
1\
0d
1e
1K
0L
0*
1+
0^
0b
#900000
0!
0[
0\
#950000
1!
1[
1\
0f
0e
0K
1J
1,
0+
1a
1b
#1000000
