{
  "questions": [
    {
      "question": "What is the primary purpose of a clock signal in synchronous digital circuits?",
      "options": [
        "To define the maximum voltage level for all components.",
        "To provide power to the logic gates.",
        "To synchronize the operations of different components and sequential elements.",
        "To generate random numbers for testing.",
        "To cool down the integrated circuit during operation."
      ],
      "correct": 2
    },
    {
      "question": "In a pipelined processor, what is the primary goal of implementing branch prediction?",
      "options": [
        "To reduce the physical size of the processor.",
        "To improve the accuracy of floating-point calculations.",
        "To avoid pipeline stalls by guessing the outcome of conditional branches.",
        "To simplify the instruction set architecture.",
        "To prevent memory leaks in software."
      ],
      "correct": 2
    },
    {
      "question": "What is the primary purpose of 'floorplanning' in the physical design phase of an Application-Specific Integrated Circuit (ASIC)?",
      "options": [
        "To verify the functional correctness of the logic design.",
        "To determine the exact placement of individual standard cells and macro blocks.",
        "To define the overall chip area, pin assignments, and initial placement of large functional blocks.",
        "To synthesize the Register-Transfer Level (RTL) code into gate-level netlist.",
        "To analyze the thermal profile and cooling requirements of the chip."
      ],
      "correct": 2
    },
    {
      "question": "In a cache-coherent multi-core processor, which mechanism is primarily responsible for ensuring that a stale copy of a data block in one core's cache is invalidated when another core modifies its own cached copy of the same data?",
      "options": [
        "Branch prediction unit.",
        "Memory Management Unit (MMU).",
        "Cache invalidation protocol (e.g., using snooping or directory-based methods).",
        "Dynamic Voltage and Frequency Scaling (DVFS).",
        "Instruction Set Architecture (ISA)."
      ],
      "correct": 2
    },
    {
      "question": "In System-on-Chip (SoC) designs, particularly for memory arrays or communication links, what is the primary motivation for implementing Error-Correcting Codes (ECC)?",
      "options": [
        "To decrease the overall power consumption of the SoC.",
        "To reduce the number of transistors required for the design.",
        "To detect and correct data corruption caused by transient faults or manufacturing defects.",
        "To increase the operating frequency of the memory controllers.",
        "To simplify the process of logic synthesis."
      ],
      "correct": 2
    }
  ]
}