-- Copyright (C) 2023  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

-- DATE "03/31/2024 02:15:48"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for Active-HDL (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Timestamp IS
    PORT (
	\Trigger(n)\ : IN std_logic := '0';
	\Hit(n)\ : IN std_logic := '0';
	CLK0 : IN std_logic;
	RST : IN std_logic;
	init : IN std_logic;
	Trigger : IN std_logic;
	Hit : IN std_logic;
	Zero : IN std_logic;
	One : IN std_logic;
	FCout1 : OUT std_logic;
	FCout2 : OUT std_logic;
	rx : IN std_logic;
	tx : OUT std_logic
	);
END Timestamp;

-- Design Ports Information
-- FCout1	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FCout2	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rx	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tx	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RST	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- One	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Zero	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Trigger	=>  Location: PIN_D26,	 I/O Standard: LVDS,	 Current Strength: Default
-- init	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hit	=>  Location: PIN_F24,	 I/O Standard: LVDS,	 Current Strength: Default
-- CLK0	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Trigger(n)	=>  Location: PIN_C27,	 I/O Standard: LVDS,	 Current Strength: Default
-- Hit(n)	=>  Location: PIN_F25,	 I/O Standard: LVDS,	 Current Strength: Default


ARCHITECTURE structure OF Timestamp IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \ww_Trigger(n)\ : std_logic;
SIGNAL \ww_Hit(n)\ : std_logic;
SIGNAL ww_CLK0 : std_logic;
SIGNAL ww_RST : std_logic;
SIGNAL ww_init : std_logic;
SIGNAL ww_Trigger : std_logic;
SIGNAL ww_Hit : std_logic;
SIGNAL ww_Zero : std_logic;
SIGNAL ww_One : std_logic;
SIGNAL ww_FCout1 : std_logic;
SIGNAL ww_FCout2 : std_logic;
SIGNAL ww_rx : std_logic;
SIGNAL ww_tx : std_logic;
SIGNAL \sc2|sc0|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \sc2|sc0|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a139_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a139_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a139_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a125_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a167_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a167_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a167_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a153_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a153_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a153_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a195_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a195_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a195_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a181_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a181_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a181_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a223_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a223_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a223_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a223_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a209_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a209_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a209_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a111_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a97_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a138_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a138_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a138_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a124_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a166_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a166_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a166_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a152_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a152_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a152_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a194_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a194_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a194_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a180_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a180_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a180_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a222_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a222_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a222_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a208_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a208_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a208_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a110_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a96_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a137_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a137_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a137_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a123_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a165_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a165_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a165_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a151_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a151_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a151_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a109_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a193_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a193_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a193_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a179_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a179_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a179_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a221_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a221_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a221_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a207_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a207_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a207_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a136_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a136_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a136_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a122_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a164_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a164_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a164_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a150_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a150_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a150_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a192_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a192_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a192_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a178_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a178_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a178_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a220_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a220_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a220_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a206_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a206_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a206_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a108_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a135_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a135_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a135_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a121_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a163_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a163_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a163_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a149_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a149_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a149_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a191_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a191_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a191_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a177_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a177_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a177_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a219_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a219_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a219_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a205_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a205_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a205_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a107_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a190_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a190_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a190_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a176_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a176_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a176_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a106_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a134_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a134_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a134_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a120_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a162_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a162_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a162_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a148_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a148_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a148_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a218_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a218_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a218_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a204_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a204_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a204_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a133_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a133_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a133_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a119_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a161_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a161_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a161_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a147_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a147_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a147_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a189_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a189_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a189_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a175_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a175_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a175_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a217_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a217_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a217_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a203_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a203_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a203_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a105_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a132_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a132_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a132_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a118_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a160_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a160_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a160_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a146_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a146_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a146_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a188_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a188_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a188_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a174_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a174_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a174_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a216_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a216_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a216_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a202_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a202_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a202_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a104_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a131_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a131_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a131_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a117_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a159_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a159_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a159_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a145_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a145_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a145_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a187_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a187_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a187_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a173_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a173_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a173_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a215_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a215_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a215_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a201_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a201_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a201_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a103_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a130_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a130_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a130_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a116_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a158_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a158_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a158_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a144_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a144_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a144_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a186_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a186_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a186_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a172_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a172_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a172_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a214_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a214_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a214_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a200_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a200_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a200_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a102_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a129_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a129_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a129_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a115_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a157_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a157_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a157_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a143_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a143_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a143_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a171_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a171_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a171_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a199_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a199_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a199_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a185_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a185_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a185_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a213_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a213_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a213_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a101_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a100_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a128_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a128_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a128_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a114_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a156_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a156_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a156_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a142_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a142_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a142_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a184_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a184_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a184_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a170_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a170_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a170_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a212_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a212_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a212_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a198_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a198_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a198_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a127_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a113_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a155_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a155_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a155_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a141_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a141_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a141_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a183_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a183_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a183_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a169_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a169_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a169_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a211_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a211_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a211_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a197_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a197_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a197_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a99_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a98_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a126_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a112_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a154_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a154_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a154_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a140_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a140_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a140_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a182_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a182_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a182_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a168_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a168_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a168_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a210_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a210_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a210_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a196_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a196_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a196_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sc0|sc4|Q~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sc2|sc1|Y~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sc1|sc5|Q~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sc2|sc0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rx~input_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_nCEO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~obuf_o\ : std_logic;
SIGNAL \~ALTERA_nCEO~~obuf_o\ : std_logic;
SIGNAL \CLK0~input_o\ : std_logic;
SIGNAL \sc2|sc0|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \sc2|sc0|altpll_component|auto_generated|wire_pll1_locked\ : std_logic;
SIGNAL \sc2|sc0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \sc2|sc1|Y~combout\ : std_logic;
SIGNAL \sc2|sc1|Y~clkctrl_outclk\ : std_logic;
SIGNAL \One~input_o\ : std_logic;
SIGNAL \sc4|shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \RST~input_o\ : std_logic;
SIGNAL \sc4|shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[6]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[11]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[12]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[16]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[17]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[18]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[19]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[20]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[35]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[37]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[40]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[41]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[42]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[43]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[44]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[45]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[46]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[47]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[48]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[49]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[50]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[51]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[52]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[53]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[54]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[55]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[56]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[57]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[58]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[59]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[64]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[65]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[66]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[67]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[68]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[69]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[70]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[71]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[72]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[73]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[74]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[75]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[76]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[77]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[78]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[79]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[80]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[81]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[82]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[83]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[84]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[85]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[86]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[87]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[88]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[89]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[90]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[91]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[92]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[93]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[94]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[95]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[96]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[97]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[98]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[99]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[100]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[101]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[102]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[103]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[104]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[105]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[106]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[107]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[108]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[109]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[110]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[111]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[113]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[114]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[115]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[116]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[117]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[118]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[119]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[120]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[121]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[122]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[123]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[124]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[125]~feeder_combout\ : std_logic;
SIGNAL \sc4|shift_reg[126]~feeder_combout\ : std_logic;
SIGNAL \Zero~input_o\ : std_logic;
SIGNAL \sc3|shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[4]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[5]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[6]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[7]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[9]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[14]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[15]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[16]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[17]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[19]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[20]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[21]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[22]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[23]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[30]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[31]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[35]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[38]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[39]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[40]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[41]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[42]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[43]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[44]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[45]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[47]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[48]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[49]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[50]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[51]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[52]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[53]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[54]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[55]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[56]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[57]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[58]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[59]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[60]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[61]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[62]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[64]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[65]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[66]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[67]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[68]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[69]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[70]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[71]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[72]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[73]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[74]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[75]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[76]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[77]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[78]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[79]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[80]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[81]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[82]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[83]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[84]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[85]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[86]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[87]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[88]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[89]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[90]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[91]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[92]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[93]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[94]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[95]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[96]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[97]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[98]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[99]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[100]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[101]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[102]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[103]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[104]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[105]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[106]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[107]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[108]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[109]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[110]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[111]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[112]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[113]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[114]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[115]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[116]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[117]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[118]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[119]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[120]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[121]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[124]~feeder_combout\ : std_logic;
SIGNAL \sc3|shift_reg[125]~feeder_combout\ : std_logic;
SIGNAL \Trigger~input_o\ : std_logic;
SIGNAL \sc1|sc1|Q~feeder_combout\ : std_logic;
SIGNAL \init~input_o\ : std_logic;
SIGNAL \sc1|sc0|sc0|qp[0]~18_combout\ : std_logic;
SIGNAL \sc1|sc0|sc0|qp[0]~feeder_combout\ : std_logic;
SIGNAL \sc1|CRST~combout\ : std_logic;
SIGNAL \sc1|sc0|sc0|qp[1]~6_combout\ : std_logic;
SIGNAL \sc1|sc0|sc0|qp[1]~7\ : std_logic;
SIGNAL \sc1|sc0|sc0|qp[2]~8_combout\ : std_logic;
SIGNAL \sc1|sc0|sc0|qp[2]~9\ : std_logic;
SIGNAL \sc1|sc0|sc0|qp[3]~10_combout\ : std_logic;
SIGNAL \sc1|sc0|sc0|qp[3]~11\ : std_logic;
SIGNAL \sc1|sc0|sc0|qp[4]~12_combout\ : std_logic;
SIGNAL \sc1|sc0|sc0|qp[4]~13\ : std_logic;
SIGNAL \sc1|sc0|sc0|qp[5]~14_combout\ : std_logic;
SIGNAL \sc1|sc0|sc0|qp[5]~15\ : std_logic;
SIGNAL \sc1|sc0|sc0|qp[6]~16_combout\ : std_logic;
SIGNAL \sc1|sc6|Q~feeder_combout\ : std_logic;
SIGNAL \sc1|sc8|Mux0~0_combout\ : std_logic;
SIGNAL \sc1|sc6|Q~q\ : std_logic;
SIGNAL \sc1|sc8|Mux1~0_combout\ : std_logic;
SIGNAL \sc1|sc8|Mux2~0_combout\ : std_logic;
SIGNAL \sc1|sc8|qp[0]~feeder_combout\ : std_logic;
SIGNAL \sc1|TRST~0_combout\ : std_logic;
SIGNAL \sc1|sc1|Q~q\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~1_cout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~3\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~5\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~7\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~9\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~11\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~13\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~15\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~17\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~19\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~21\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~23\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~25\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~27\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~29\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~31\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~33\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~35\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~37\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~39\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~41\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~43\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~45\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~47\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~49\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~51\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~53\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~55\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~57\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~59\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~61\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~63\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~65\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~67\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~69\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~71\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~73\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~75\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~77\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~79\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~81\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~83\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~85\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~87\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~89\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~91\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~93\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~95\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~97\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~99\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~101\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~103\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~105\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~107\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~109\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~111\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~113\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~115\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~117\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~119\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~121\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~123\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~125\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~127\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~129\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~131\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~133\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~135\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~137\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~139\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~141\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~143\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~145\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~147\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~149\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~151\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~153\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~155\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~157\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~159\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~161\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~163\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~165\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~167\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~169\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~171\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~173\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~175\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~177\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~179\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~181\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~183\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~185\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~187\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~189\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~191\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~193\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~195\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~197\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~199\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~201\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~203\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~205\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~207\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~209\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~211\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~213\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~215\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~217\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~219\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~221\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~223\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~225\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~227\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~229\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~231\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~233\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~235\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~237\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~239\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~241\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~243\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~245\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~247\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~249\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~251\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~253\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~255\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~257\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~258_combout\ : std_logic;
SIGNAL \Hit~input_o\ : std_logic;
SIGNAL \sc0|sc6|Q~feeder_combout\ : std_logic;
SIGNAL \sc0|sc0|sc1|Q~feeder_combout\ : std_logic;
SIGNAL \sc0|sc5|Mux2~0_combout\ : std_logic;
SIGNAL \sc0|sc5|qp[0]~feeder_combout\ : std_logic;
SIGNAL \sc0|sc5|Mux1~0_combout\ : std_logic;
SIGNAL \sc0|sc5|Mux0~0_combout\ : std_logic;
SIGNAL \sc0|sc0|sc1|Q~q\ : std_logic;
SIGNAL \sc0|sc0|sc2|Q~feeder_combout\ : std_logic;
SIGNAL \sc0|sc0|sc2|Q~q\ : std_logic;
SIGNAL \sc0|sc4|Q~feeder_combout\ : std_logic;
SIGNAL \sc0|sc4|Q~q\ : std_logic;
SIGNAL \sc0|HRST~0_combout\ : std_logic;
SIGNAL \sc0|sc6|Q~q\ : std_logic;
SIGNAL \sc0|sc0|sc0|Q~feeder_combout\ : std_logic;
SIGNAL \sc0|sc0|sc0|Q~q\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~1_cout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~3\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~5\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~7\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~9\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~11\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~13\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~15\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~17\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~19\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~21\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~23\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~25\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~27\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~29\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~31\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~33\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~35\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~37\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~39\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~41\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~43\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~45\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~47\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~49\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~51\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~53\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~55\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~57\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~59\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~61\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~63\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~65\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~67\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~69\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~71\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~73\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~75\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~77\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~79\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~81\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~83\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~85\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~87\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~89\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~91\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~93\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~95\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~97\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~99\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~101\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~103\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~105\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~107\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~109\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~111\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~113\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~115\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~117\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~119\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~121\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~123\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~125\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~127\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~129\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~131\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~133\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~135\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~137\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~139\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~141\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~143\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~145\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~147\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~149\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~151\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~153\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~155\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~157\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~159\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~161\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~163\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~165\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~167\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~169\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~171\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~173\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~175\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~177\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~179\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~181\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~183\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~185\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~187\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~189\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~191\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~193\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~195\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~197\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~199\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~201\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~203\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~205\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~207\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~209\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~211\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~213\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~215\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~217\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~219\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~221\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~223\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~225\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~227\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~229\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~231\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~233\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~235\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~237\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~239\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~241\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~243\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~245\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~247\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~249\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~251\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~253\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~255\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~257\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~258_combout\ : std_logic;
SIGNAL \sc6|tx_count~0_combout\ : std_logic;
SIGNAL \sc7|Q1p_reg[0]~18_combout\ : std_logic;
SIGNAL \sc7|Q1p_reg[11]~17_combout\ : std_logic;
SIGNAL \sc7|Mux38~7_combout\ : std_logic;
SIGNAL \sc7|Equal0~3_combout\ : std_logic;
SIGNAL \sc7|Equal0~1_combout\ : std_logic;
SIGNAL \sc7|Q1p_reg[13]~45\ : std_logic;
SIGNAL \sc7|Q1p_reg[14]~47_combout\ : std_logic;
SIGNAL \sc7|Q1p_reg[14]~48\ : std_logic;
SIGNAL \sc7|Q1p_reg[15]~49_combout\ : std_logic;
SIGNAL \sc7|Q1p_reg[15]~50\ : std_logic;
SIGNAL \sc7|Q1p_reg[16]~51_combout\ : std_logic;
SIGNAL \sc7|Equal0~0_combout\ : std_logic;
SIGNAL \sc7|Equal0~2_combout\ : std_logic;
SIGNAL \sc7|Equal0~4_combout\ : std_logic;
SIGNAL \sc7|Mux38~4_combout\ : std_logic;
SIGNAL \sc7|Q2p_reg[0]~17_combout\ : std_logic;
SIGNAL \sc7|Q2p_reg[8]~49_combout\ : std_logic;
SIGNAL \sc7|Q2p_reg[0]~18\ : std_logic;
SIGNAL \sc7|Q2p_reg[1]~19_combout\ : std_logic;
SIGNAL \sc7|Q2p_reg[1]~20\ : std_logic;
SIGNAL \sc7|Q2p_reg[2]~21_combout\ : std_logic;
SIGNAL \sc7|Q2p_reg[2]~22\ : std_logic;
SIGNAL \sc7|Q2p_reg[3]~23_combout\ : std_logic;
SIGNAL \sc7|Q2p_reg[3]~24\ : std_logic;
SIGNAL \sc7|Q2p_reg[4]~25_combout\ : std_logic;
SIGNAL \sc7|Q2p_reg[4]~26\ : std_logic;
SIGNAL \sc7|Q2p_reg[5]~27_combout\ : std_logic;
SIGNAL \sc7|Q2p_reg[5]~28\ : std_logic;
SIGNAL \sc7|Q2p_reg[6]~29_combout\ : std_logic;
SIGNAL \sc7|Q2p_reg[6]~30\ : std_logic;
SIGNAL \sc7|Q2p_reg[7]~31_combout\ : std_logic;
SIGNAL \sc7|Q2p_reg[7]~32\ : std_logic;
SIGNAL \sc7|Q2p_reg[8]~33_combout\ : std_logic;
SIGNAL \sc7|Q2p_reg[8]~34\ : std_logic;
SIGNAL \sc7|Q2p_reg[9]~35_combout\ : std_logic;
SIGNAL \sc7|Q2p_reg[9]~36\ : std_logic;
SIGNAL \sc7|Q2p_reg[10]~37_combout\ : std_logic;
SIGNAL \sc7|Q2p_reg[10]~38\ : std_logic;
SIGNAL \sc7|Q2p_reg[11]~39_combout\ : std_logic;
SIGNAL \sc7|Q2p_reg[11]~40\ : std_logic;
SIGNAL \sc7|Q2p_reg[12]~41_combout\ : std_logic;
SIGNAL \sc7|Q2p_reg[12]~42\ : std_logic;
SIGNAL \sc7|Q2p_reg[13]~43_combout\ : std_logic;
SIGNAL \sc7|Q2p_reg[13]~44\ : std_logic;
SIGNAL \sc7|Q2p_reg[14]~45_combout\ : std_logic;
SIGNAL \sc7|Q2p_reg[14]~46\ : std_logic;
SIGNAL \sc7|Q2p_reg[15]~47_combout\ : std_logic;
SIGNAL \sc7|Q2p_reg[15]~48\ : std_logic;
SIGNAL \sc7|Q2p_reg[16]~50_combout\ : std_logic;
SIGNAL \sc6|tx_buffer~1_combout\ : std_logic;
SIGNAL \sc6|tx_busy~0_combout\ : std_logic;
SIGNAL \sc6|tx_busy~q\ : std_logic;
SIGNAL \sc7|c1~3_combout\ : std_logic;
SIGNAL \sc7|c1~0_combout\ : std_logic;
SIGNAL \sc7|c1~2_combout\ : std_logic;
SIGNAL \sc7|c1~1_combout\ : std_logic;
SIGNAL \sc7|c1~4_combout\ : std_logic;
SIGNAL \sc7|Mux38~2_combout\ : std_logic;
SIGNAL \sc7|Mux38~3_combout\ : std_logic;
SIGNAL \sc7|Mux38~5_combout\ : std_logic;
SIGNAL \sc7|Mux38~6_combout\ : std_logic;
SIGNAL \sc7|Q1p_reg[11]~46_combout\ : std_logic;
SIGNAL \sc7|Q1p_reg[0]~19\ : std_logic;
SIGNAL \sc7|Q1p_reg[1]~20_combout\ : std_logic;
SIGNAL \sc7|Q1p_reg[1]~21\ : std_logic;
SIGNAL \sc7|Q1p_reg[2]~22_combout\ : std_logic;
SIGNAL \sc7|Q1p_reg[2]~23\ : std_logic;
SIGNAL \sc7|Q1p_reg[3]~24_combout\ : std_logic;
SIGNAL \sc7|Q1p_reg[3]~25\ : std_logic;
SIGNAL \sc7|Q1p_reg[4]~26_combout\ : std_logic;
SIGNAL \sc7|Q1p_reg[4]~27\ : std_logic;
SIGNAL \sc7|Q1p_reg[5]~28_combout\ : std_logic;
SIGNAL \sc7|Q1p_reg[5]~29\ : std_logic;
SIGNAL \sc7|Q1p_reg[6]~30_combout\ : std_logic;
SIGNAL \sc7|Q1p_reg[6]~31\ : std_logic;
SIGNAL \sc7|Q1p_reg[7]~32_combout\ : std_logic;
SIGNAL \sc7|Q1p_reg[7]~33\ : std_logic;
SIGNAL \sc7|Q1p_reg[8]~34_combout\ : std_logic;
SIGNAL \sc7|Q1p_reg[8]~35\ : std_logic;
SIGNAL \sc7|Q1p_reg[9]~36_combout\ : std_logic;
SIGNAL \sc7|Q1p_reg[9]~37\ : std_logic;
SIGNAL \sc7|Q1p_reg[10]~38_combout\ : std_logic;
SIGNAL \sc7|Q1p_reg[10]~39\ : std_logic;
SIGNAL \sc7|Q1p_reg[11]~40_combout\ : std_logic;
SIGNAL \sc7|Q1p_reg[11]~41\ : std_logic;
SIGNAL \sc7|Q1p_reg[12]~42_combout\ : std_logic;
SIGNAL \sc7|Q1p_reg[12]~43\ : std_logic;
SIGNAL \sc7|Q1p_reg[13]~44_combout\ : std_logic;
SIGNAL \sc7|Mux37~1_combout\ : std_logic;
SIGNAL \sc7|Mux37~2_combout\ : std_logic;
SIGNAL \sc7|Mux37~0_combout\ : std_logic;
SIGNAL \sc7|Mux37~3_combout\ : std_logic;
SIGNAL \sc7|qp[2]~1_combout\ : std_logic;
SIGNAL \sc7|qp[2]~0_combout\ : std_logic;
SIGNAL \sc7|qp[2]~2_combout\ : std_logic;
SIGNAL \sc6|tx_count[0]~1_combout\ : std_logic;
SIGNAL \sc6|count_baud[0]~9_combout\ : std_logic;
SIGNAL \sc6|count_baud[0]~10\ : std_logic;
SIGNAL \sc6|count_baud[1]~11_combout\ : std_logic;
SIGNAL \sc6|count_baud[1]~12\ : std_logic;
SIGNAL \sc6|count_baud[2]~13_combout\ : std_logic;
SIGNAL \sc6|count_baud[2]~14\ : std_logic;
SIGNAL \sc6|count_baud[3]~15_combout\ : std_logic;
SIGNAL \sc6|count_baud[3]~16\ : std_logic;
SIGNAL \sc6|count_baud[4]~17_combout\ : std_logic;
SIGNAL \sc6|count_baud[4]~18\ : std_logic;
SIGNAL \sc6|count_baud[5]~19_combout\ : std_logic;
SIGNAL \sc6|count_baud[5]~20\ : std_logic;
SIGNAL \sc6|count_baud[6]~21_combout\ : std_logic;
SIGNAL \sc6|LessThan0~0_combout\ : std_logic;
SIGNAL \sc6|LessThan0~1_combout\ : std_logic;
SIGNAL \sc6|count_baud[6]~22\ : std_logic;
SIGNAL \sc6|count_baud[7]~23_combout\ : std_logic;
SIGNAL \sc6|count_baud[7]~24\ : std_logic;
SIGNAL \sc6|count_baud[8]~25_combout\ : std_logic;
SIGNAL \sc6|LessThan0~2_combout\ : std_logic;
SIGNAL \sc6|baud_pulse~q\ : std_logic;
SIGNAL \sc6|Add4~0_combout\ : std_logic;
SIGNAL \sc6|tx_count~3_combout\ : std_logic;
SIGNAL \sc6|Add4~1\ : std_logic;
SIGNAL \sc6|Add4~2_combout\ : std_logic;
SIGNAL \sc6|tx_count~2_combout\ : std_logic;
SIGNAL \sc6|Add4~3\ : std_logic;
SIGNAL \sc6|Add4~4_combout\ : std_logic;
SIGNAL \sc6|tx_count~4_combout\ : std_logic;
SIGNAL \sc6|Add4~5\ : std_logic;
SIGNAL \sc6|Add4~6_combout\ : std_logic;
SIGNAL \sc6|tx_state~0_combout\ : std_logic;
SIGNAL \sc6|tx_count~5_combout\ : std_logic;
SIGNAL \sc6|Add4~7\ : std_logic;
SIGNAL \sc6|Add4~8_combout\ : std_logic;
SIGNAL \sc6|tx_state~1_combout\ : std_logic;
SIGNAL \sc6|tx_state~q\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|address_reg_b[2]~feeder_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|address_reg_b[0]~feeder_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|address_reg_b[1]~feeder_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~0_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2013w[3]~0_combout\ : std_logic;
SIGNAL \sc0|sc4|Q~clkctrl_outclk\ : std_logic;
SIGNAL \sc0|sc2|sc0|Reg[2]~feeder_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a207~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~0_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2023w[3]~0_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a221~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~39_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1993w[3]~0_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a179~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2003w[3]~0_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a193~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~38_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~40_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|address_reg_b[3]~feeder_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1873w[3]~0_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1856w[3]~0_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~15_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1883w[3]~0_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1893w[3]~0_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~16_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~119_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1963w[3]~0_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a137~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1952w[3]~0_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a123~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~13_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1973w[3]~0_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a151~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1983w[3]~0_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a165~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~14_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~35_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~1_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~1_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~36_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1933w[3]~0_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a109~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1923w[3]~0_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~37_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~118_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~41_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~25_combout\ : std_logic;
SIGNAL \sc0|sc2|sc0|Reg[0]~feeder_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a111~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a97~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~27_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~26_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a195~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a181~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~22_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a209~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a223~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~23_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~3_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~5_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a139~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a125~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~0_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a167~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a153~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~1_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~2_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~4_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~6_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~24_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~28_combout\ : std_logic;
SIGNAL \sc0|sc2|sc0|Reg[1]~feeder_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a110~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a96~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~33_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~32_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a222~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a208~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~30_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a194~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a180~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~29_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~10_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a138~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a124~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~7_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a166~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a152~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~8_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~9_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~11_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~12_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~31_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~34_combout\ : std_logic;
SIGNAL \sc0|sc2|sc0|Reg[3]~feeder_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~45_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a108~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~46_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a220~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a206~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~43_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a192~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a178~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~42_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~20_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a150~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a164~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~18_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a136~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a122~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~17_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~19_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~21_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~22_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~44_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~47_combout\ : std_logic;
SIGNAL \sc6|tx_parity[16]~0_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~256_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~252_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~254_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~250_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[0]~6_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~240_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~248_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~242_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~246_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~244_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~55_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~230_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~238_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~234_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~236_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~53_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~232_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~218_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~224_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~222_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~220_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[4]~10_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~226_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~228_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~6_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~210_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~212_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~208_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~206_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~204_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~202_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~9_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~200_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~198_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~196_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~194_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~8_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~186_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~188_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~49_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~190_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~192_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[5]~7_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~184_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~182_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~10_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~176_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~174_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~172_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~170_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~11_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~178_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~180_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~160_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~168_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~164_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~166_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~162_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~13_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~156_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~154_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~158_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~12_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~152_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~150_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~14_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~144_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~142_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~140_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~15_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~146_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~148_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~45_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~134_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~136_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~43_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~138_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~132_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~130_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~126_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~124_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~122_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~128_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~41_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~120_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~118_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~114_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~116_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~17_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~108_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~106_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~16_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~112_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~110_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~18_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~96_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~90_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~92_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~94_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~19_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~98_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~100_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~104_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~102_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~20_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~80_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc0|Reg[39]~feeder_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~74_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc0|Reg[36]~feeder_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~78_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc0|Reg[38]~feeder_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~76_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc0|Reg[37]~feeder_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~21_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~88_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~82_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~86_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~84_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~22_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~60_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc0|Reg[29]~feeder_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~62_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc0|Reg[30]~feeder_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~64_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc0|Reg[31]~feeder_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[5]~8_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~68_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~66_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~36_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~70_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~72_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~23_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~52_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~56_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc0|Reg[27]~feeder_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~54_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~34_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~58_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~50_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc0|Reg[24]~feeder_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~48_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~46_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~44_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~42_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~32_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~40_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~38_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~34_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~36_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~26_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~30_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~32_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~27_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~26_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~28_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~22_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~18_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~24_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~20_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~24_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~25_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~16_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~14_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~12_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~10_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~28_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~8_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~4_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~6_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~2_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~29_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~30_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~31_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~33_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~35_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~37_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~38_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~39_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~40_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~42_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~44_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~46_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~47_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~48_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[5]~9_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~50_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~216_combout\ : std_logic;
SIGNAL \sc0|sc1|sc0|Add0~214_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~7_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~51_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~52_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~54_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[0]~11_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[7]~36_combout\ : std_logic;
SIGNAL \sc1|sc2|sc0|Q~feeder_combout\ : std_logic;
SIGNAL \sc1|sc2|sc0|Q~q\ : std_logic;
SIGNAL \sc1|sc2|sc1|Q~feeder_combout\ : std_logic;
SIGNAL \sc1|sc2|sc1|Q~q\ : std_logic;
SIGNAL \sc1|sc2|sc2|Q~feeder_combout\ : std_logic;
SIGNAL \sc1|sc2|sc2|Q~q\ : std_logic;
SIGNAL \sc1|sc5|Q~feeder_combout\ : std_logic;
SIGNAL \sc1|sc7|Mux2~0_combout\ : std_logic;
SIGNAL \sc1|sc7|qp[0]~feeder_combout\ : std_logic;
SIGNAL \sc1|sc7|Mux1~0_combout\ : std_logic;
SIGNAL \sc1|sc7|qp[1]~feeder_combout\ : std_logic;
SIGNAL \sc1|sc7|Mux0~0_combout\ : std_logic;
SIGNAL \sc1|sc5|Q~q\ : std_logic;
SIGNAL \sc1|sc5|Q~clkctrl_outclk\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~252_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~254_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~256_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~240_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~248_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~242_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~246_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~244_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~57_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~230_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~232_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~236_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~238_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~234_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~55_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~226_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~228_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~10_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~218_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~222_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~224_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~220_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[4]~9_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~212_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~216_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~214_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~11_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~210_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~198_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~196_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~194_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~12_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~200_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~208_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~206_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~204_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~202_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~13_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~184_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~182_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~14_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~190_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~192_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[5]~5_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~186_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~188_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~51_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~178_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~176_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~174_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~172_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~170_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~15_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~180_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~160_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~168_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~164_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~166_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~162_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~17_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~148_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~146_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~47_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~150_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~152_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~18_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~144_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~142_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~140_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~19_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~138_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~134_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~136_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~130_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~132_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~120_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~124_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~128_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~126_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~122_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~43_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~44_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~118_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~114_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~116_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~21_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~108_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~106_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~20_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~110_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~112_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~22_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~94_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~96_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~90_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~92_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~23_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~98_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~100_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~104_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~102_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~24_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~84_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~88_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~86_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~82_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~39_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~80_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~78_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~66_combout\ : std_logic;
SIGNAL \sc1|sc4|sc0|Reg[32]~feeder_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~68_combout\ : std_logic;
SIGNAL \sc1|sc4|sc0|Reg[33]~feeder_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~25_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~74_combout\ : std_logic;
SIGNAL \sc1|sc4|sc0|Reg[36]~feeder_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~70_combout\ : std_logic;
SIGNAL \sc1|sc4|sc0|Reg[34]~feeder_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~76_combout\ : std_logic;
SIGNAL \sc1|sc4|sc0|Reg[37]~feeder_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~72_combout\ : std_logic;
SIGNAL \sc1|sc4|sc0|Reg[35]~feeder_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~37_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~56_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~54_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~36_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~60_combout\ : std_logic;
SIGNAL \sc1|sc4|sc0|Reg[29]~feeder_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~64_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~62_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[5]~6_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~58_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~50_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~52_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~40_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~42_combout\ : std_logic;
SIGNAL \sc1|sc4|sc0|Reg[20]~feeder_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~46_combout\ : std_logic;
SIGNAL \sc1|sc4|sc0|Reg[22]~feeder_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~48_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~44_combout\ : std_logic;
SIGNAL \sc1|sc4|sc0|Reg[21]~feeder_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~27_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~36_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~38_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~34_combout\ : std_logic;
SIGNAL \sc1|sc4|sc0|Reg[16]~feeder_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~26_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~32_combout\ : std_logic;
SIGNAL \sc1|sc4|sc0|Reg[15]~feeder_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~30_combout\ : std_logic;
SIGNAL \sc1|sc4|sc0|Reg[14]~feeder_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~28_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~16_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~14_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~12_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~10_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~29_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~8_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~2_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~4_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~6_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~30_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~26_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~28_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~18_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~24_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~22_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~20_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~31_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~32_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~33_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~34_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~35_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[5]~7_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~38_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~40_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~41_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~42_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~45_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~46_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~48_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~156_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~158_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~154_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~16_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~49_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~50_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[5]~8_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~52_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~53_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~54_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~56_combout\ : std_logic;
SIGNAL \sc1|sc3|sc0|Add0~250_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[0]~4_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[0]~10_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[7]~36_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~159_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~160_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~113_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~67_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[6]~35_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~187_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~160_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~161_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~115_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[6]~35_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[5]~33_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[5]~34_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[5]~33_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[5]~34_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~104_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~65_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~165_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~183_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~184_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~185_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~186_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~187_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~102_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[4]~30_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[4]~31_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[4]~32_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~62_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~66_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~94_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~183_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~184_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~106_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~185_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~186_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[4]~30_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[4]~31_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[4]~32_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~113_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~182_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[3]~20_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[3]~21_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~189_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[3]~22_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[3]~23_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[3]~24_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[3]~37_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[3]~25_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[3]~26_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[3]~38_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[3]~27_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[3]~28_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[3]~29_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~111_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~182_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[3]~37_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~76_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[3]~21_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~86_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~188_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[3]~22_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[3]~23_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[3]~24_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[3]~38_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[3]~25_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[3]~26_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[3]~39_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[3]~27_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[3]~28_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[3]~29_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~158_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~159_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~162_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~177_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~75_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~163_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~97_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~77_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~98_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~164_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~165_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~188_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~166_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~167_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~168_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~169_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~170_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~171_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~172_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~173_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~146_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~174_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~175_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~176_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~178_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~179_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~180_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~181_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[2]~19_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~179_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~161_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~175_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~71_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~162_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~164_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~166_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~167_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~163_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~168_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~169_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~170_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~171_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~93_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~94_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~172_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~190_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~147_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~173_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~174_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~176_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~177_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~178_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~180_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~181_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[2]~20_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[1]~18_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[1]~15_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[1]~16_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~114_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~115_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~157_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~116_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~154_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~61_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~119_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~120_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~117_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~118_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~151_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~121_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~122_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~149_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~123_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~145_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~124_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~125_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~143_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~140_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~129_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~130_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~138_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~131_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~132_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~133_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~134_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~135_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~136_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~137_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~139_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~141_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~126_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~127_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~128_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~142_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~144_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~146_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~148_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~150_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~152_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~153_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~155_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~156_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~158_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[1]~17_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[1]~19_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[1]~17_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[1]~14_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[1]~15_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~116_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~117_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~156_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~118_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~153_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~121_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~122_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~69_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~119_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~120_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~150_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~123_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~124_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~148_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~144_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~191_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~142_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~128_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~129_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~139_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~130_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~131_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~132_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~133_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~134_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~135_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~136_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~137_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~138_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~140_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~125_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~126_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~127_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~141_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~143_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~145_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~147_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~149_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~151_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~152_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~154_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~155_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~157_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[1]~16_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[1]~18_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[0]~12_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[0]~11_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~112_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~109_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~110_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~64_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~65_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~61_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~63_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~105_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~71_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~72_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~102_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~99_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~78_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~79_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~80_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~91_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~92_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~93_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~95_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~89_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~87_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~81_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~82_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~83_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~84_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~85_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~86_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~88_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~90_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~96_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~100_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~101_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~190_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~103_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~73_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~74_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~76_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~104_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~107_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~68_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~67_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~70_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~108_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~111_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~114_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~59_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~58_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|process_0~60_combout\ : std_logic;
SIGNAL \sc1|sc4|sc1|count_out[0]~13_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~57_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~56_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~58_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[0]~13_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~110_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~108_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~106_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~103_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~63_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~64_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~60_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~59_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~62_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~66_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~68_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~69_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~70_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~72_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~98_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~97_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~189_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~95_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~85_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~87_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~90_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~88_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~89_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~91_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~83_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~77_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~78_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~79_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~80_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~81_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~82_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~84_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~73_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~74_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~75_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~92_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~96_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~99_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~100_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~101_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~105_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~107_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~109_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|process_0~112_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[0]~12_combout\ : std_logic;
SIGNAL \sc0|sc2|sc1|sc1|count_out[0]~14_combout\ : std_logic;
SIGNAL \sc0|sc3|R[0]~1\ : std_logic;
SIGNAL \sc0|sc3|R[1]~3\ : std_logic;
SIGNAL \sc0|sc3|R[2]~5\ : std_logic;
SIGNAL \sc0|sc3|R[3]~7\ : std_logic;
SIGNAL \sc0|sc3|R[4]~9\ : std_logic;
SIGNAL \sc0|sc3|R[5]~11\ : std_logic;
SIGNAL \sc0|sc3|R[6]~13\ : std_logic;
SIGNAL \sc0|sc3|R[7]~14_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a182~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a168~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~114_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a196~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a210~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~115_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~116_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a112~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a126~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~67_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a140~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a154~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~68_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~113_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~66_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~65_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~127_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a98~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~112_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~111_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~128_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~117_combout\ : std_logic;
SIGNAL \sc0|sc3|R[3]~6_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~52_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~51_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~123_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a144~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a158~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~50_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a130~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a116~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~49_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~81_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a186~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a172~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~82_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a214~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a200~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~83_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~84_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~86_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a102~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~85_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~124_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~87_combout\ : std_logic;
SIGNAL \sc0|sc3|R[5]~10_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a198~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a212~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~102_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a184~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a170~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~101_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~103_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~56_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~55_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~125_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a114~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a128~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~57_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a142~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a156~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~58_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~100_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~98_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a100~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~99_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~126_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~104_combout\ : std_logic;
SIGNAL \sc0|sc3|R[2]~4_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a173~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a187~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~75_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a201~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a215~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~76_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~77_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a131~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a117~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~45_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a145~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a159~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~46_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~74_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~78_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a103~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~79_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~122_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~47_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~48_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~121_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~80_combout\ : std_logic;
SIGNAL \sc0|sc3|R[4]~8_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a101~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~96_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a171~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a199~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a213~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a185~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~92_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~93_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~88_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~89_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~90_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a157~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a143~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~54_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a115~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a129~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~53_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~91_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~94_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~95_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~97_combout\ : std_logic;
SIGNAL \sc6|tx_parity[16]~2_combout\ : std_logic;
SIGNAL \sc0|sc3|R[6]~12_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a99~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~109_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~108_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a197~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a211~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~106_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a183~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a169~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~105_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~62_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~63_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a113~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a127~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~59_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a155~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a141~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~60_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~61_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~64_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~107_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~110_combout\ : std_logic;
SIGNAL \sc6|tx_parity[16]~3_combout\ : std_logic;
SIGNAL \sc0|sc3|R[0]~0_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a105~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~66_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~65_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a175~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a189~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~62_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a217~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a203~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~63_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~36_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~37_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a161~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a147~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~34_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a133~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a119~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~33_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~35_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~38_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~64_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~67_combout\ : std_logic;
SIGNAL \sc0|sc2|sc0|Reg[4]~feeder_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~51_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a107~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~52_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a219~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a205~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~49_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a177~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a191~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~48_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~27_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~26_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a163~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a149~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~24_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a121~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a135~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~23_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~25_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~28_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~50_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~53_combout\ : std_logic;
SIGNAL \sc0|sc3|R[1]~2_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~71_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a104~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~72_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a174~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a188~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~68_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a216~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a202~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~69_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~42_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~43_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a118~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a132~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~39_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a160~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a146~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~40_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~41_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~44_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~70_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~73_combout\ : std_logic;
SIGNAL \sc0|sc2|sc0|Reg[5]~feeder_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a176~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a190~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~54_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a218~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a204~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~59_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~60_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~56_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a106~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~55_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~120_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~30_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~29_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a148~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a162~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~32_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a134~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|ram_block1a120~portbdataout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|_~31_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~57_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~58_combout\ : std_logic;
SIGNAL \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~61_combout\ : std_logic;
SIGNAL \sc6|tx_parity[16]~1_combout\ : std_logic;
SIGNAL \sc6|tx_buffer~20_combout\ : std_logic;
SIGNAL \sc6|tx_buffer[0]~2_combout\ : std_logic;
SIGNAL \sc6|tx_buffer~19_combout\ : std_logic;
SIGNAL \sc6|tx_buffer~18_combout\ : std_logic;
SIGNAL \sc6|tx_buffer~17_combout\ : std_logic;
SIGNAL \sc6|tx_buffer~16_combout\ : std_logic;
SIGNAL \sc6|tx_buffer~15_combout\ : std_logic;
SIGNAL \sc6|tx_buffer~14_combout\ : std_logic;
SIGNAL \sc6|tx_buffer~13_combout\ : std_logic;
SIGNAL \sc6|tx_buffer~12_combout\ : std_logic;
SIGNAL \sc6|tx_buffer~11_combout\ : std_logic;
SIGNAL \sc6|tx_buffer~10_combout\ : std_logic;
SIGNAL \sc6|tx_buffer~9_combout\ : std_logic;
SIGNAL \sc6|tx_buffer~8_combout\ : std_logic;
SIGNAL \sc6|tx_buffer~7_combout\ : std_logic;
SIGNAL \sc6|tx_buffer~6_combout\ : std_logic;
SIGNAL \sc6|tx_buffer~5_combout\ : std_logic;
SIGNAL \sc6|tx_buffer~4_combout\ : std_logic;
SIGNAL \sc6|tx_buffer~3_combout\ : std_logic;
SIGNAL \sc6|tx_buffer~0_combout\ : std_logic;
SIGNAL \sc6|tx~feeder_combout\ : std_logic;
SIGNAL \sc6|tx~q\ : std_logic;
SIGNAL \sc2|sc0|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \sc1|sc8|qp\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \sc1|sc0|sc0|qp\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \sc3|shift_reg\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \sc7|Q1p_reg\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \sc7|Q2p_reg\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \sc6|count_baud\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \sc4|shift_reg\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \sc0|sc5|qp\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \sc6|tx_buffer\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \sc7|qp\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sc6|tx_count\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \sc5|ram_block_rtl_0|auto_generated|address_reg_b\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sc0|sc2|sc0|Reg\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \sc1|sc4|sc0|Reg\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \sc0|sc2|sc1|sc0|Reg\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \sc1|sc7|qp\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \sc2|sc1|ALT_INV_Y~clkctrl_outclk\ : std_logic;
SIGNAL \sc1|sc7|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \sc1|ALT_INV_CRST~combout\ : std_logic;
SIGNAL \sc1|sc8|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \sc7|ALT_INV_qp\ : std_logic_vector(2 DOWNTO 2);
SIGNAL \sc0|ALT_INV_HRST~0_combout\ : std_logic;
SIGNAL \sc0|sc5|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \sc1|ALT_INV_TRST~0_combout\ : std_logic;
SIGNAL \sc6|ALT_INV_tx~q\ : std_logic;

BEGIN

\ww_Trigger(n)\ <= \Trigger(n)\;
\ww_Hit(n)\ <= \Hit(n)\;
ww_CLK0 <= CLK0;
ww_RST <= RST;
ww_init <= init;
ww_Trigger <= Trigger;
ww_Hit <= Hit;
ww_Zero <= Zero;
ww_One <= One;
FCout1 <= ww_FCout1;
FCout2 <= ww_FCout2;
ww_rx <= rx;
tx <= ww_tx;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\sc2|sc0|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \CLK0~input_o\);

\sc2|sc0|altpll_component|auto_generated|wire_pll1_clk\(0) <= \sc2|sc0|altpll_component|auto_generated|pll1_CLK_bus\(0);
\sc2|sc0|altpll_component|auto_generated|wire_pll1_clk\(1) <= \sc2|sc0|altpll_component|auto_generated|pll1_CLK_bus\(1);
\sc2|sc0|altpll_component|auto_generated|wire_pll1_clk\(2) <= \sc2|sc0|altpll_component|auto_generated|pll1_CLK_bus\(2);
\sc2|sc0|altpll_component|auto_generated|wire_pll1_clk\(3) <= \sc2|sc0|altpll_component|auto_generated|pll1_CLK_bus\(3);
\sc2|sc0|altpll_component|auto_generated|wire_pll1_clk\(4) <= \sc2|sc0|altpll_component|auto_generated|pll1_CLK_bus\(4);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a139_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a139_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a139_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a139~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a125_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a125~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a167_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a167_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a167_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a167~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a153_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a153_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a153_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a153~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a27~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a13~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a55~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a41~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a195_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a195_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a195_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a195~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a181_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a181_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a181_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a181~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a223_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a223_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a223_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a223~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a223_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a209_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a209_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a209_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a209~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a83~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a69~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a111_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a111~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a97_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a97~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a138_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(1);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a138_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a138_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a138~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(1);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a124_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a124~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a166_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(1);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a166_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a166_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a166~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a152_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(1);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a152_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a152_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a152~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(1);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a26~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(1);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a12~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(1);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a54~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(1);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a40~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a194_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(1);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a194_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a194_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a194~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a180_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(1);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a180_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a180_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a180~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a222_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(1);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a222_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a222_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a222~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a208_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(1);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a208_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a208_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a208~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(1);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a82~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(1);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a68~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(1);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a110_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a110~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(1);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a96_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a96~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a137_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(2);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a137_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a137_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a137~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(2);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a123_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a123~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a165_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(2);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a165_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a165_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a165~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a151_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(2);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a151_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a151_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a151~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(2);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a81~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(2);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a67~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(2);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a109_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a109~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(2);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a95~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(2);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a25~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(2);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a11~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(2);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a53~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(2);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a39~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a193_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(2);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a193_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a193_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a193~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a179_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(2);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a179_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a179_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a179~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a221_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(2);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a221_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a221_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a221~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a207_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(2);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a207_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a207_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a207~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a136_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(3);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a136_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a136_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a136~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(3);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a122_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a122~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a164_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(3);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a164_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a164_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a164~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a150_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(3);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a150_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a150_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a150~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(3);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a24~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(3);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a10~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(3);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a52~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(3);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a38~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a192_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(3);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a192_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a192_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a192~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a178_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(3);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a178_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a178_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a178~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a220_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(3);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a220_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a220_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a220~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a206_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(3);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a206_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a206_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a206~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(3);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a80~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(3);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a66~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(3);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a108_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a108~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(3);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a94~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a135_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(4);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a135_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a135_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a135~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(4);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a121_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a121~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a163_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(4);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a163_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a163_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a163~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a149_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(4);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a149_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a149_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a149~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(4);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a23~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(4);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a9~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(4);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a51~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(4);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a37~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a191_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(4);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a191_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a191_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a191~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a177_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(4);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a177_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a177_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a177~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a219_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(4);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a219_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a219_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a219~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a205_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(4);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a205_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a205_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a205~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(4);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a79~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(4);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a65~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(4);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a107_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a107~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(4);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a93~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a190_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(5);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a190_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a190_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a190~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a176_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(5);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a176_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a176_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a176~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(5);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a106_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a106~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(5);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a92~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(5);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a78~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(5);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a64~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(5);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a22~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(5);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a8~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(5);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a50~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(5);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a36~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a134_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(5);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a134_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a134_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a134~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(5);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a120_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a120~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a162_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(5);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a162_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a162_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a162~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a148_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(5);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a148_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a148_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a148~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a218_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(5);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a218_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a218_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a218~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a204_PORTADATAIN_bus\(0) <= \sc0|sc2|sc0|Reg\(5);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a204_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a204_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a204~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a133_PORTADATAIN_bus\(0) <= \sc0|sc3|R[0]~0_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a133_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a133_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a133~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \sc0|sc3|R[0]~0_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a119_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a119~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a161_PORTADATAIN_bus\(0) <= \sc0|sc3|R[0]~0_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a161_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a161_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a161~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a147_PORTADATAIN_bus\(0) <= \sc0|sc3|R[0]~0_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a147_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a147_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a147~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \sc0|sc3|R[0]~0_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a21~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \sc0|sc3|R[0]~0_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a7~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \sc0|sc3|R[0]~0_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a49~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \sc0|sc3|R[0]~0_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a35~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a189_PORTADATAIN_bus\(0) <= \sc0|sc3|R[0]~0_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a189_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a189_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a189~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a175_PORTADATAIN_bus\(0) <= \sc0|sc3|R[0]~0_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a175_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a175_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a175~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a217_PORTADATAIN_bus\(0) <= \sc0|sc3|R[0]~0_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a217_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a217_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a217~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a203_PORTADATAIN_bus\(0) <= \sc0|sc3|R[0]~0_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a203_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a203_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a203~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \sc0|sc3|R[0]~0_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a77~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \sc0|sc3|R[0]~0_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a63~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \sc0|sc3|R[0]~0_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a105_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a105~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \sc0|sc3|R[0]~0_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a91~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a132_PORTADATAIN_bus\(0) <= \sc0|sc3|R[1]~2_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a132_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a132_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a132~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \sc0|sc3|R[1]~2_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a118_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a118~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a160_PORTADATAIN_bus\(0) <= \sc0|sc3|R[1]~2_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a160_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a160_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a160~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a146_PORTADATAIN_bus\(0) <= \sc0|sc3|R[1]~2_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a146_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a146_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a146~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \sc0|sc3|R[1]~2_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a20~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \sc0|sc3|R[1]~2_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a6~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \sc0|sc3|R[1]~2_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a48~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \sc0|sc3|R[1]~2_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a34~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a188_PORTADATAIN_bus\(0) <= \sc0|sc3|R[1]~2_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a188_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a188_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a188~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a174_PORTADATAIN_bus\(0) <= \sc0|sc3|R[1]~2_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a174_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a174_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a174~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a216_PORTADATAIN_bus\(0) <= \sc0|sc3|R[1]~2_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a216_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a216_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a216~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a202_PORTADATAIN_bus\(0) <= \sc0|sc3|R[1]~2_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a202_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a202_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a202~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \sc0|sc3|R[1]~2_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a76~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \sc0|sc3|R[1]~2_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a62~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \sc0|sc3|R[1]~2_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a104_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a104~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \sc0|sc3|R[1]~2_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a90~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a131_PORTADATAIN_bus\(0) <= \sc0|sc3|R[2]~4_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a131_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a131_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a131~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \sc0|sc3|R[2]~4_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a117_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a117~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a159_PORTADATAIN_bus\(0) <= \sc0|sc3|R[2]~4_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a159_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a159_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a159~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a145_PORTADATAIN_bus\(0) <= \sc0|sc3|R[2]~4_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a145_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a145_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a145~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \sc0|sc3|R[2]~4_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a19~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \sc0|sc3|R[2]~4_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a5~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \sc0|sc3|R[2]~4_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a47~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \sc0|sc3|R[2]~4_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a33~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a187_PORTADATAIN_bus\(0) <= \sc0|sc3|R[2]~4_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a187_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a187_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a187~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a173_PORTADATAIN_bus\(0) <= \sc0|sc3|R[2]~4_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a173_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a173_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a173~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a215_PORTADATAIN_bus\(0) <= \sc0|sc3|R[2]~4_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a215_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a215_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a215~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a201_PORTADATAIN_bus\(0) <= \sc0|sc3|R[2]~4_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a201_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a201_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a201~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \sc0|sc3|R[2]~4_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a75~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \sc0|sc3|R[2]~4_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a61~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \sc0|sc3|R[2]~4_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a103_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a103~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \sc0|sc3|R[2]~4_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a89~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a130_PORTADATAIN_bus\(0) <= \sc0|sc3|R[3]~6_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a130_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a130_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a130~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \sc0|sc3|R[3]~6_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a116_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a116~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a158_PORTADATAIN_bus\(0) <= \sc0|sc3|R[3]~6_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a158_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a158_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a158~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a144_PORTADATAIN_bus\(0) <= \sc0|sc3|R[3]~6_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a144_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a144_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a144~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \sc0|sc3|R[3]~6_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a18~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \sc0|sc3|R[3]~6_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \sc0|sc3|R[3]~6_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a46~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \sc0|sc3|R[3]~6_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a32~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a186_PORTADATAIN_bus\(0) <= \sc0|sc3|R[3]~6_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a186_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a186_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a186~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a172_PORTADATAIN_bus\(0) <= \sc0|sc3|R[3]~6_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a172_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a172_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a172~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a214_PORTADATAIN_bus\(0) <= \sc0|sc3|R[3]~6_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a214_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a214_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a214~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a200_PORTADATAIN_bus\(0) <= \sc0|sc3|R[3]~6_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a200_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a200_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a200~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \sc0|sc3|R[3]~6_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a102_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a102~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \sc0|sc3|R[3]~6_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a88~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \sc0|sc3|R[3]~6_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a74~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \sc0|sc3|R[3]~6_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a60~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \sc0|sc3|R[4]~8_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a17~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \sc0|sc3|R[4]~8_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a45~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \sc0|sc3|R[4]~8_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a3~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \sc0|sc3|R[4]~8_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a31~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a129_PORTADATAIN_bus\(0) <= \sc0|sc3|R[4]~8_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a129_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a129_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a129~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \sc0|sc3|R[4]~8_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a115_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a115~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a157_PORTADATAIN_bus\(0) <= \sc0|sc3|R[4]~8_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a157_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a157_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a157~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a143_PORTADATAIN_bus\(0) <= \sc0|sc3|R[4]~8_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a143_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a143_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a143~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a171_PORTADATAIN_bus\(0) <= \sc0|sc3|R[4]~8_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a171_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a171_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a171~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a199_PORTADATAIN_bus\(0) <= \sc0|sc3|R[4]~8_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a199_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a199_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a199~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a185_PORTADATAIN_bus\(0) <= \sc0|sc3|R[4]~8_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a185_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a185_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a185~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a213_PORTADATAIN_bus\(0) <= \sc0|sc3|R[4]~8_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a213_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a213_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a213~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \sc0|sc3|R[4]~8_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a73~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \sc0|sc3|R[4]~8_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a59~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \sc0|sc3|R[4]~8_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a101_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a101~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \sc0|sc3|R[4]~8_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a87~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \sc0|sc3|R[5]~10_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a16~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \sc0|sc3|R[5]~10_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a2~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \sc0|sc3|R[5]~10_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a44~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \sc0|sc3|R[5]~10_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a30~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \sc0|sc3|R[5]~10_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a72~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \sc0|sc3|R[5]~10_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a58~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \sc0|sc3|R[5]~10_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a100_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a100~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \sc0|sc3|R[5]~10_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a86~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a128_PORTADATAIN_bus\(0) <= \sc0|sc3|R[5]~10_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a128_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a128_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a128~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \sc0|sc3|R[5]~10_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a114_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a114~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a156_PORTADATAIN_bus\(0) <= \sc0|sc3|R[5]~10_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a156_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a156_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a156~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a142_PORTADATAIN_bus\(0) <= \sc0|sc3|R[5]~10_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a142_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a142_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a142~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a184_PORTADATAIN_bus\(0) <= \sc0|sc3|R[5]~10_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a184_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a184_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a184~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a170_PORTADATAIN_bus\(0) <= \sc0|sc3|R[5]~10_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a170_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a170_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a170~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a212_PORTADATAIN_bus\(0) <= \sc0|sc3|R[5]~10_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a212_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a212_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a212~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a198_PORTADATAIN_bus\(0) <= \sc0|sc3|R[5]~10_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a198_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a198_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a198~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \sc0|sc3|R[6]~12_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a127_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a127~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \sc0|sc3|R[6]~12_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a113_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a113~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a155_PORTADATAIN_bus\(0) <= \sc0|sc3|R[6]~12_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a155_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a155_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a155~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a141_PORTADATAIN_bus\(0) <= \sc0|sc3|R[6]~12_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a141_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a141_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a141~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \sc0|sc3|R[6]~12_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a15~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \sc0|sc3|R[6]~12_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a1~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \sc0|sc3|R[6]~12_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a43~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \sc0|sc3|R[6]~12_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a29~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a183_PORTADATAIN_bus\(0) <= \sc0|sc3|R[6]~12_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a183_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a183_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a183~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a169_PORTADATAIN_bus\(0) <= \sc0|sc3|R[6]~12_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a169_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a169_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a169~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a211_PORTADATAIN_bus\(0) <= \sc0|sc3|R[6]~12_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a211_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a211_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a211~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a197_PORTADATAIN_bus\(0) <= \sc0|sc3|R[6]~12_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a197_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a197_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a197~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \sc0|sc3|R[6]~12_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a71~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \sc0|sc3|R[6]~12_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a57~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \sc0|sc3|R[6]~12_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a99_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a99~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \sc0|sc3|R[6]~12_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a85~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \sc0|sc3|R[7]~14_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a14~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \sc0|sc3|R[7]~14_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \sc0|sc3|R[7]~14_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a42~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \sc0|sc3|R[7]~14_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a28~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \sc0|sc3|R[7]~14_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a70~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \sc0|sc3|R[7]~14_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a56~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \sc0|sc3|R[7]~14_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a98_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a98~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \sc0|sc3|R[7]~14_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & \sc7|Q1p_reg\(4)
& \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & \sc7|Q2p_reg\(4)
& \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a84~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \sc0|sc3|R[7]~14_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a126_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a126~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \sc0|sc3|R[7]~14_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a112_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a112~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a154_PORTADATAIN_bus\(0) <= \sc0|sc3|R[7]~14_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a154_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a154_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a154~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a140_PORTADATAIN_bus\(0) <= \sc0|sc3|R[7]~14_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a140_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a140_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a140~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a182_PORTADATAIN_bus\(0) <= \sc0|sc3|R[7]~14_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a182_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a182_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a182~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a168_PORTADATAIN_bus\(0) <= \sc0|sc3|R[7]~14_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a168_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a168_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a168~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a210_PORTADATAIN_bus\(0) <= \sc0|sc3|R[7]~14_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a210_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a210_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a210~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus\(0);

\sc5|ram_block_rtl_0|auto_generated|ram_block1a196_PORTADATAIN_bus\(0) <= \sc0|sc3|R[7]~14_combout\;

\sc5|ram_block_rtl_0|auto_generated|ram_block1a196_PORTAADDR_bus\ <= (\sc7|Q1p_reg\(12) & \sc7|Q1p_reg\(11) & \sc7|Q1p_reg\(10) & \sc7|Q1p_reg\(9) & \sc7|Q1p_reg\(8) & \sc7|Q1p_reg\(7) & \sc7|Q1p_reg\(6) & \sc7|Q1p_reg\(5) & 
\sc7|Q1p_reg\(4) & \sc7|Q1p_reg\(3) & \sc7|Q1p_reg\(2) & \sc7|Q1p_reg\(1) & \sc7|Q1p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a196_PORTBADDR_bus\ <= (\sc7|Q2p_reg\(12) & \sc7|Q2p_reg\(11) & \sc7|Q2p_reg\(10) & \sc7|Q2p_reg\(9) & \sc7|Q2p_reg\(8) & \sc7|Q2p_reg\(7) & \sc7|Q2p_reg\(6) & \sc7|Q2p_reg\(5) & 
\sc7|Q2p_reg\(4) & \sc7|Q2p_reg\(3) & \sc7|Q2p_reg\(2) & \sc7|Q2p_reg\(1) & \sc7|Q2p_reg\(0));

\sc5|ram_block_rtl_0|auto_generated|ram_block1a196~portbdataout\ <= \sc5|ram_block_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus\(0);

\sc0|sc4|Q~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \sc0|sc4|Q~q\);

\sc2|sc1|Y~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \sc2|sc1|Y~combout\);

\sc1|sc5|Q~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \sc1|sc5|Q~q\);

\sc2|sc0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \sc2|sc0|altpll_component|auto_generated|wire_pll1_clk\(0));
\sc2|sc1|ALT_INV_Y~clkctrl_outclk\ <= NOT \sc2|sc1|Y~clkctrl_outclk\;
\sc1|sc7|ALT_INV_Mux0~0_combout\ <= NOT \sc1|sc7|Mux0~0_combout\;
\sc1|ALT_INV_CRST~combout\ <= NOT \sc1|CRST~combout\;
\sc1|sc8|ALT_INV_Mux0~0_combout\ <= NOT \sc1|sc8|Mux0~0_combout\;
\sc7|ALT_INV_qp\(2) <= NOT \sc7|qp\(2);
\sc0|ALT_INV_HRST~0_combout\ <= NOT \sc0|HRST~0_combout\;
\sc0|sc5|ALT_INV_Mux0~0_combout\ <= NOT \sc0|sc5|Mux0~0_combout\;
\sc1|ALT_INV_TRST~0_combout\ <= NOT \sc1|TRST~0_combout\;
\sc6|ALT_INV_tx~q\ <= NOT \sc6|tx~q\;

-- Location: IOOBUF_X60_Y73_N16
\FCout1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sc1|sc3|sc0|Add0~258_combout\,
	devoe => ww_devoe,
	o => ww_FCout1);

-- Location: IOOBUF_X67_Y73_N16
\FCout2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sc0|sc1|sc0|Add0~258_combout\,
	devoe => ww_devoe,
	o => ww_FCout2);

-- Location: IOOBUF_X62_Y73_N16
\tx~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sc6|ALT_INV_tx~q\,
	devoe => ww_devoe,
	o => ww_tx);

-- Location: IOIBUF_X58_Y0_N15
\CLK0~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLK0,
	o => \CLK0~input_o\);

-- Location: PLL_4
\sc2|sc0|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 1,
	c0_initial => 1,
	c0_low => 0,
	c0_mode => "bypass",
	c0_ph => 0,
	c1_high => 0,
	c1_initial => 0,
	c1_low => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 8,
	clk0_phase_shift => "0",
	clk1_counter => "unused",
	clk1_divide_by => 0,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 0,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 8,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "on",
	simulation_type => "functional",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 312,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \sc2|sc0|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \sc2|sc0|altpll_component|auto_generated|pll1_INCLK_bus\,
	locked => \sc2|sc0|altpll_component|auto_generated|wire_pll1_locked\,
	fbout => \sc2|sc0|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \sc2|sc0|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G18
\sc2|sc0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \sc2|sc0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \sc2|sc0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X59_Y1_N24
\sc2|sc1|Y\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc2|sc1|Y~combout\ = LCELL((\sc2|sc0|altpll_component|auto_generated|wire_pll1_locked\ & GLOBAL(\sc2|sc0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc2|sc0|altpll_component|auto_generated|wire_pll1_locked\,
	datad => \sc2|sc0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	combout => \sc2|sc1|Y~combout\);

-- Location: CLKCTRL_G17
\sc2|sc1|Y~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \sc2|sc1|Y~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \sc2|sc1|Y~clkctrl_outclk\);

-- Location: IOIBUF_X115_Y15_N8
\One~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_One,
	o => \One~input_o\);

-- Location: LCCOMB_X72_Y38_N12
\sc4|shift_reg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[0]~feeder_combout\ = \One~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \One~input_o\,
	combout => \sc4|shift_reg[0]~feeder_combout\);

-- Location: IOIBUF_X115_Y40_N8
\RST~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RST,
	o => \RST~input_o\);

-- Location: FF_X72_Y38_N13
\sc4|shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[0]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(0));

-- Location: LCCOMB_X72_Y38_N14
\sc4|shift_reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[1]~feeder_combout\ = \sc4|shift_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(0),
	combout => \sc4|shift_reg[1]~feeder_combout\);

-- Location: FF_X72_Y38_N15
\sc4|shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[1]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(1));

-- Location: FF_X70_Y38_N5
\sc4|shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(1),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(2));

-- Location: LCCOMB_X72_Y38_N16
\sc4|shift_reg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[3]~feeder_combout\ = \sc4|shift_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(2),
	combout => \sc4|shift_reg[3]~feeder_combout\);

-- Location: FF_X72_Y38_N17
\sc4|shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[3]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(3));

-- Location: FF_X70_Y38_N15
\sc4|shift_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(3),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(4));

-- Location: FF_X73_Y38_N5
\sc4|shift_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(4),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(5));

-- Location: LCCOMB_X72_Y38_N4
\sc4|shift_reg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[6]~feeder_combout\ = \sc4|shift_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(5),
	combout => \sc4|shift_reg[6]~feeder_combout\);

-- Location: FF_X72_Y38_N5
\sc4|shift_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[6]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(6));

-- Location: FF_X73_Y38_N15
\sc4|shift_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(6),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(7));

-- Location: FF_X73_Y37_N17
\sc4|shift_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(7),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(8));

-- Location: FF_X73_Y37_N29
\sc4|shift_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(8),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(9));

-- Location: FF_X73_Y37_N23
\sc4|shift_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(9),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(10));

-- Location: LCCOMB_X72_Y37_N12
\sc4|shift_reg[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[11]~feeder_combout\ = \sc4|shift_reg\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(10),
	combout => \sc4|shift_reg[11]~feeder_combout\);

-- Location: FF_X72_Y37_N13
\sc4|shift_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[11]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(11));

-- Location: LCCOMB_X72_Y38_N20
\sc4|shift_reg[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[12]~feeder_combout\ = \sc4|shift_reg\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(11),
	combout => \sc4|shift_reg[12]~feeder_combout\);

-- Location: FF_X72_Y38_N21
\sc4|shift_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[12]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(12));

-- Location: FF_X73_Y37_N15
\sc4|shift_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(12),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(13));

-- Location: FF_X73_Y37_N13
\sc4|shift_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(13),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(14));

-- Location: FF_X73_Y37_N21
\sc4|shift_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(14),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(15));

-- Location: LCCOMB_X72_Y37_N16
\sc4|shift_reg[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[16]~feeder_combout\ = \sc4|shift_reg\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(15),
	combout => \sc4|shift_reg[16]~feeder_combout\);

-- Location: FF_X72_Y37_N17
\sc4|shift_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[16]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(16));

-- Location: LCCOMB_X72_Y37_N24
\sc4|shift_reg[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[17]~feeder_combout\ = \sc4|shift_reg\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(16),
	combout => \sc4|shift_reg[17]~feeder_combout\);

-- Location: FF_X72_Y37_N25
\sc4|shift_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[17]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(17));

-- Location: LCCOMB_X72_Y37_N18
\sc4|shift_reg[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[18]~feeder_combout\ = \sc4|shift_reg\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(17),
	combout => \sc4|shift_reg[18]~feeder_combout\);

-- Location: FF_X72_Y37_N19
\sc4|shift_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[18]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(18));

-- Location: LCCOMB_X72_Y37_N22
\sc4|shift_reg[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[19]~feeder_combout\ = \sc4|shift_reg\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(18),
	combout => \sc4|shift_reg[19]~feeder_combout\);

-- Location: FF_X72_Y37_N23
\sc4|shift_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[19]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(19));

-- Location: LCCOMB_X72_Y37_N6
\sc4|shift_reg[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[20]~feeder_combout\ = \sc4|shift_reg\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(19),
	combout => \sc4|shift_reg[20]~feeder_combout\);

-- Location: FF_X72_Y37_N7
\sc4|shift_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[20]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(20));

-- Location: FF_X69_Y37_N29
\sc4|shift_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(20),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(21));

-- Location: FF_X70_Y37_N23
\sc4|shift_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(21),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(22));

-- Location: FF_X70_Y37_N13
\sc4|shift_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(22),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(23));

-- Location: FF_X70_Y36_N31
\sc4|shift_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(23),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(24));

-- Location: FF_X70_Y36_N27
\sc4|shift_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(24),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(25));

-- Location: FF_X70_Y36_N5
\sc4|shift_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(25),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(26));

-- Location: FF_X70_Y36_N11
\sc4|shift_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(26),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(27));

-- Location: FF_X70_Y36_N9
\sc4|shift_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(27),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(28));

-- Location: FF_X70_Y36_N7
\sc4|shift_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(28),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(29));

-- Location: FF_X70_Y36_N25
\sc4|shift_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(29),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(30));

-- Location: FF_X70_Y36_N3
\sc4|shift_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(30),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(31));

-- Location: FF_X70_Y36_N29
\sc4|shift_reg[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(31),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(32));

-- Location: FF_X73_Y36_N19
\sc4|shift_reg[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(32),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(33));

-- Location: FF_X73_Y36_N31
\sc4|shift_reg[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(33),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(34));

-- Location: LCCOMB_X72_Y36_N12
\sc4|shift_reg[35]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[35]~feeder_combout\ = \sc4|shift_reg\(34)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(34),
	combout => \sc4|shift_reg[35]~feeder_combout\);

-- Location: FF_X72_Y36_N13
\sc4|shift_reg[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[35]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(35));

-- Location: FF_X70_Y36_N19
\sc4|shift_reg[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(35),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(36));

-- Location: LCCOMB_X72_Y36_N14
\sc4|shift_reg[37]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[37]~feeder_combout\ = \sc4|shift_reg\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(36),
	combout => \sc4|shift_reg[37]~feeder_combout\);

-- Location: FF_X72_Y36_N15
\sc4|shift_reg[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[37]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(37));

-- Location: FF_X70_Y36_N1
\sc4|shift_reg[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(37),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(38));

-- Location: FF_X70_Y36_N13
\sc4|shift_reg[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(38),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(39));

-- Location: LCCOMB_X72_Y35_N22
\sc4|shift_reg[40]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[40]~feeder_combout\ = \sc4|shift_reg\(39)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(39),
	combout => \sc4|shift_reg[40]~feeder_combout\);

-- Location: FF_X72_Y35_N23
\sc4|shift_reg[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[40]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(40));

-- Location: LCCOMB_X72_Y35_N2
\sc4|shift_reg[41]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[41]~feeder_combout\ = \sc4|shift_reg\(40)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(40),
	combout => \sc4|shift_reg[41]~feeder_combout\);

-- Location: FF_X72_Y35_N3
\sc4|shift_reg[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[41]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(41));

-- Location: LCCOMB_X72_Y35_N20
\sc4|shift_reg[42]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[42]~feeder_combout\ = \sc4|shift_reg\(41)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(41),
	combout => \sc4|shift_reg[42]~feeder_combout\);

-- Location: FF_X72_Y35_N21
\sc4|shift_reg[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[42]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(42));

-- Location: LCCOMB_X72_Y35_N30
\sc4|shift_reg[43]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[43]~feeder_combout\ = \sc4|shift_reg\(42)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(42),
	combout => \sc4|shift_reg[43]~feeder_combout\);

-- Location: FF_X72_Y35_N31
\sc4|shift_reg[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[43]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(43));

-- Location: LCCOMB_X72_Y38_N26
\sc4|shift_reg[44]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[44]~feeder_combout\ = \sc4|shift_reg\(43)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(43),
	combout => \sc4|shift_reg[44]~feeder_combout\);

-- Location: FF_X72_Y38_N27
\sc4|shift_reg[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[44]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(44));

-- Location: LCCOMB_X72_Y38_N28
\sc4|shift_reg[45]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[45]~feeder_combout\ = \sc4|shift_reg\(44)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(44),
	combout => \sc4|shift_reg[45]~feeder_combout\);

-- Location: FF_X72_Y38_N29
\sc4|shift_reg[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[45]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(45));

-- Location: LCCOMB_X72_Y35_N8
\sc4|shift_reg[46]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[46]~feeder_combout\ = \sc4|shift_reg\(45)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(45),
	combout => \sc4|shift_reg[46]~feeder_combout\);

-- Location: FF_X72_Y35_N9
\sc4|shift_reg[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[46]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(46));

-- Location: LCCOMB_X69_Y35_N4
\sc4|shift_reg[47]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[47]~feeder_combout\ = \sc4|shift_reg\(46)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(46),
	combout => \sc4|shift_reg[47]~feeder_combout\);

-- Location: FF_X69_Y35_N5
\sc4|shift_reg[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[47]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(47));

-- Location: LCCOMB_X69_Y35_N22
\sc4|shift_reg[48]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[48]~feeder_combout\ = \sc4|shift_reg\(47)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(47),
	combout => \sc4|shift_reg[48]~feeder_combout\);

-- Location: FF_X69_Y35_N23
\sc4|shift_reg[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[48]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(48));

-- Location: LCCOMB_X68_Y35_N16
\sc4|shift_reg[49]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[49]~feeder_combout\ = \sc4|shift_reg\(48)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(48),
	combout => \sc4|shift_reg[49]~feeder_combout\);

-- Location: FF_X68_Y35_N17
\sc4|shift_reg[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[49]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(49));

-- Location: LCCOMB_X68_Y35_N22
\sc4|shift_reg[50]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[50]~feeder_combout\ = \sc4|shift_reg\(49)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(49),
	combout => \sc4|shift_reg[50]~feeder_combout\);

-- Location: FF_X68_Y35_N23
\sc4|shift_reg[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[50]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(50));

-- Location: LCCOMB_X68_Y35_N12
\sc4|shift_reg[51]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[51]~feeder_combout\ = \sc4|shift_reg\(50)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(50),
	combout => \sc4|shift_reg[51]~feeder_combout\);

-- Location: FF_X68_Y35_N13
\sc4|shift_reg[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[51]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(51));

-- Location: LCCOMB_X68_Y35_N30
\sc4|shift_reg[52]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[52]~feeder_combout\ = \sc4|shift_reg\(51)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(51),
	combout => \sc4|shift_reg[52]~feeder_combout\);

-- Location: FF_X68_Y35_N31
\sc4|shift_reg[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[52]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(52));

-- Location: LCCOMB_X68_Y35_N28
\sc4|shift_reg[53]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[53]~feeder_combout\ = \sc4|shift_reg\(52)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(52),
	combout => \sc4|shift_reg[53]~feeder_combout\);

-- Location: FF_X68_Y35_N29
\sc4|shift_reg[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[53]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(53));

-- Location: LCCOMB_X68_Y35_N2
\sc4|shift_reg[54]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[54]~feeder_combout\ = \sc4|shift_reg\(53)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(53),
	combout => \sc4|shift_reg[54]~feeder_combout\);

-- Location: FF_X68_Y35_N3
\sc4|shift_reg[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[54]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(54));

-- Location: LCCOMB_X68_Y35_N8
\sc4|shift_reg[55]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[55]~feeder_combout\ = \sc4|shift_reg\(54)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(54),
	combout => \sc4|shift_reg[55]~feeder_combout\);

-- Location: FF_X68_Y35_N9
\sc4|shift_reg[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[55]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(55));

-- Location: LCCOMB_X68_Y35_N18
\sc4|shift_reg[56]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[56]~feeder_combout\ = \sc4|shift_reg\(55)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(55),
	combout => \sc4|shift_reg[56]~feeder_combout\);

-- Location: FF_X68_Y35_N19
\sc4|shift_reg[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[56]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(56));

-- Location: LCCOMB_X68_Y35_N0
\sc4|shift_reg[57]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[57]~feeder_combout\ = \sc4|shift_reg\(56)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(56),
	combout => \sc4|shift_reg[57]~feeder_combout\);

-- Location: FF_X68_Y35_N1
\sc4|shift_reg[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[57]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(57));

-- Location: LCCOMB_X68_Y35_N26
\sc4|shift_reg[58]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[58]~feeder_combout\ = \sc4|shift_reg\(57)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(57),
	combout => \sc4|shift_reg[58]~feeder_combout\);

-- Location: FF_X68_Y35_N27
\sc4|shift_reg[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[58]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(58));

-- Location: LCCOMB_X68_Y35_N24
\sc4|shift_reg[59]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[59]~feeder_combout\ = \sc4|shift_reg\(58)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(58),
	combout => \sc4|shift_reg[59]~feeder_combout\);

-- Location: FF_X68_Y35_N25
\sc4|shift_reg[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[59]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(59));

-- Location: FF_X69_Y34_N5
\sc4|shift_reg[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(59),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(60));

-- Location: FF_X69_Y34_N9
\sc4|shift_reg[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(60),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(61));

-- Location: FF_X69_Y34_N17
\sc4|shift_reg[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(61),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(62));

-- Location: FF_X74_Y34_N5
\sc4|shift_reg[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(62),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(63));

-- Location: LCCOMB_X76_Y34_N6
\sc4|shift_reg[64]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[64]~feeder_combout\ = \sc4|shift_reg\(63)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(63),
	combout => \sc4|shift_reg[64]~feeder_combout\);

-- Location: FF_X76_Y34_N7
\sc4|shift_reg[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[64]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(64));

-- Location: LCCOMB_X76_Y34_N8
\sc4|shift_reg[65]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[65]~feeder_combout\ = \sc4|shift_reg\(64)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(64),
	combout => \sc4|shift_reg[65]~feeder_combout\);

-- Location: FF_X76_Y34_N9
\sc4|shift_reg[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[65]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(65));

-- Location: LCCOMB_X76_Y34_N30
\sc4|shift_reg[66]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[66]~feeder_combout\ = \sc4|shift_reg\(65)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(65),
	combout => \sc4|shift_reg[66]~feeder_combout\);

-- Location: FF_X76_Y34_N31
\sc4|shift_reg[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[66]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(66));

-- Location: LCCOMB_X76_Y34_N4
\sc4|shift_reg[67]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[67]~feeder_combout\ = \sc4|shift_reg\(66)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(66),
	combout => \sc4|shift_reg[67]~feeder_combout\);

-- Location: FF_X76_Y34_N5
\sc4|shift_reg[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[67]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(67));

-- Location: LCCOMB_X76_Y34_N2
\sc4|shift_reg[68]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[68]~feeder_combout\ = \sc4|shift_reg\(67)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(67),
	combout => \sc4|shift_reg[68]~feeder_combout\);

-- Location: FF_X76_Y34_N3
\sc4|shift_reg[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[68]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(68));

-- Location: LCCOMB_X76_Y34_N28
\sc4|shift_reg[69]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[69]~feeder_combout\ = \sc4|shift_reg\(68)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(68),
	combout => \sc4|shift_reg[69]~feeder_combout\);

-- Location: FF_X76_Y34_N29
\sc4|shift_reg[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[69]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(69));

-- Location: LCCOMB_X77_Y34_N18
\sc4|shift_reg[70]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[70]~feeder_combout\ = \sc4|shift_reg\(69)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(69),
	combout => \sc4|shift_reg[70]~feeder_combout\);

-- Location: FF_X77_Y34_N19
\sc4|shift_reg[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[70]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(70));

-- Location: LCCOMB_X77_Y34_N16
\sc4|shift_reg[71]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[71]~feeder_combout\ = \sc4|shift_reg\(70)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(70),
	combout => \sc4|shift_reg[71]~feeder_combout\);

-- Location: FF_X77_Y34_N17
\sc4|shift_reg[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[71]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(71));

-- Location: LCCOMB_X77_Y34_N30
\sc4|shift_reg[72]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[72]~feeder_combout\ = \sc4|shift_reg\(71)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(71),
	combout => \sc4|shift_reg[72]~feeder_combout\);

-- Location: FF_X77_Y34_N31
\sc4|shift_reg[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[72]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(72));

-- Location: LCCOMB_X77_Y34_N28
\sc4|shift_reg[73]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[73]~feeder_combout\ = \sc4|shift_reg\(72)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(72),
	combout => \sc4|shift_reg[73]~feeder_combout\);

-- Location: FF_X77_Y34_N29
\sc4|shift_reg[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[73]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(73));

-- Location: LCCOMB_X77_Y34_N2
\sc4|shift_reg[74]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[74]~feeder_combout\ = \sc4|shift_reg\(73)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(73),
	combout => \sc4|shift_reg[74]~feeder_combout\);

-- Location: FF_X77_Y34_N3
\sc4|shift_reg[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[74]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(74));

-- Location: LCCOMB_X77_Y34_N12
\sc4|shift_reg[75]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[75]~feeder_combout\ = \sc4|shift_reg\(74)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(74),
	combout => \sc4|shift_reg[75]~feeder_combout\);

-- Location: FF_X77_Y34_N13
\sc4|shift_reg[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[75]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(75));

-- Location: LCCOMB_X77_Y34_N26
\sc4|shift_reg[76]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[76]~feeder_combout\ = \sc4|shift_reg\(75)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(75),
	combout => \sc4|shift_reg[76]~feeder_combout\);

-- Location: FF_X77_Y34_N27
\sc4|shift_reg[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[76]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(76));

-- Location: LCCOMB_X77_Y34_N4
\sc4|shift_reg[77]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[77]~feeder_combout\ = \sc4|shift_reg\(76)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(76),
	combout => \sc4|shift_reg[77]~feeder_combout\);

-- Location: FF_X77_Y34_N5
\sc4|shift_reg[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[77]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(77));

-- Location: LCCOMB_X77_Y34_N6
\sc4|shift_reg[78]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[78]~feeder_combout\ = \sc4|shift_reg\(77)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(77),
	combout => \sc4|shift_reg[78]~feeder_combout\);

-- Location: FF_X77_Y34_N7
\sc4|shift_reg[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[78]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(78));

-- Location: LCCOMB_X77_Y34_N24
\sc4|shift_reg[79]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[79]~feeder_combout\ = \sc4|shift_reg\(78)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(78),
	combout => \sc4|shift_reg[79]~feeder_combout\);

-- Location: FF_X77_Y34_N25
\sc4|shift_reg[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[79]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(79));

-- Location: LCCOMB_X73_Y30_N20
\sc4|shift_reg[80]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[80]~feeder_combout\ = \sc4|shift_reg\(79)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(79),
	combout => \sc4|shift_reg[80]~feeder_combout\);

-- Location: FF_X73_Y30_N21
\sc4|shift_reg[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[80]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(80));

-- Location: LCCOMB_X70_Y29_N2
\sc4|shift_reg[81]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[81]~feeder_combout\ = \sc4|shift_reg\(80)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(80),
	combout => \sc4|shift_reg[81]~feeder_combout\);

-- Location: FF_X70_Y29_N3
\sc4|shift_reg[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[81]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(81));

-- Location: LCCOMB_X70_Y29_N28
\sc4|shift_reg[82]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[82]~feeder_combout\ = \sc4|shift_reg\(81)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(81),
	combout => \sc4|shift_reg[82]~feeder_combout\);

-- Location: FF_X70_Y29_N29
\sc4|shift_reg[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[82]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(82));

-- Location: LCCOMB_X70_Y29_N14
\sc4|shift_reg[83]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[83]~feeder_combout\ = \sc4|shift_reg\(82)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(82),
	combout => \sc4|shift_reg[83]~feeder_combout\);

-- Location: FF_X70_Y29_N15
\sc4|shift_reg[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[83]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(83));

-- Location: LCCOMB_X70_Y29_N4
\sc4|shift_reg[84]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[84]~feeder_combout\ = \sc4|shift_reg\(83)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(83),
	combout => \sc4|shift_reg[84]~feeder_combout\);

-- Location: FF_X70_Y29_N5
\sc4|shift_reg[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[84]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(84));

-- Location: LCCOMB_X70_Y29_N22
\sc4|shift_reg[85]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[85]~feeder_combout\ = \sc4|shift_reg\(84)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(84),
	combout => \sc4|shift_reg[85]~feeder_combout\);

-- Location: FF_X70_Y29_N23
\sc4|shift_reg[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[85]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(85));

-- Location: LCCOMB_X70_Y29_N0
\sc4|shift_reg[86]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[86]~feeder_combout\ = \sc4|shift_reg\(85)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(85),
	combout => \sc4|shift_reg[86]~feeder_combout\);

-- Location: FF_X70_Y29_N1
\sc4|shift_reg[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[86]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(86));

-- Location: LCCOMB_X70_Y29_N18
\sc4|shift_reg[87]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[87]~feeder_combout\ = \sc4|shift_reg\(86)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(86),
	combout => \sc4|shift_reg[87]~feeder_combout\);

-- Location: FF_X70_Y29_N19
\sc4|shift_reg[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[87]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(87));

-- Location: LCCOMB_X70_Y29_N16
\sc4|shift_reg[88]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[88]~feeder_combout\ = \sc4|shift_reg\(87)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(87),
	combout => \sc4|shift_reg[88]~feeder_combout\);

-- Location: FF_X70_Y29_N17
\sc4|shift_reg[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[88]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(88));

-- Location: LCCOMB_X70_Y29_N30
\sc4|shift_reg[89]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[89]~feeder_combout\ = \sc4|shift_reg\(88)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(88),
	combout => \sc4|shift_reg[89]~feeder_combout\);

-- Location: FF_X70_Y29_N31
\sc4|shift_reg[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[89]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(89));

-- Location: LCCOMB_X70_Y29_N20
\sc4|shift_reg[90]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[90]~feeder_combout\ = \sc4|shift_reg\(89)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(89),
	combout => \sc4|shift_reg[90]~feeder_combout\);

-- Location: FF_X70_Y29_N21
\sc4|shift_reg[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[90]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(90));

-- Location: LCCOMB_X70_Y29_N6
\sc4|shift_reg[91]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[91]~feeder_combout\ = \sc4|shift_reg\(90)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(90),
	combout => \sc4|shift_reg[91]~feeder_combout\);

-- Location: FF_X70_Y29_N7
\sc4|shift_reg[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[91]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(91));

-- Location: LCCOMB_X70_Y29_N8
\sc4|shift_reg[92]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[92]~feeder_combout\ = \sc4|shift_reg\(91)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(91),
	combout => \sc4|shift_reg[92]~feeder_combout\);

-- Location: FF_X70_Y29_N9
\sc4|shift_reg[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[92]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(92));

-- Location: LCCOMB_X70_Y29_N26
\sc4|shift_reg[93]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[93]~feeder_combout\ = \sc4|shift_reg\(92)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(92),
	combout => \sc4|shift_reg[93]~feeder_combout\);

-- Location: FF_X70_Y29_N27
\sc4|shift_reg[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[93]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(93));

-- Location: LCCOMB_X70_Y29_N24
\sc4|shift_reg[94]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[94]~feeder_combout\ = \sc4|shift_reg\(93)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(93),
	combout => \sc4|shift_reg[94]~feeder_combout\);

-- Location: FF_X70_Y29_N25
\sc4|shift_reg[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[94]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(94));

-- Location: LCCOMB_X70_Y29_N10
\sc4|shift_reg[95]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[95]~feeder_combout\ = \sc4|shift_reg\(94)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(94),
	combout => \sc4|shift_reg[95]~feeder_combout\);

-- Location: FF_X70_Y29_N11
\sc4|shift_reg[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[95]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(95));

-- Location: LCCOMB_X70_Y29_N12
\sc4|shift_reg[96]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[96]~feeder_combout\ = \sc4|shift_reg\(95)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(95),
	combout => \sc4|shift_reg[96]~feeder_combout\);

-- Location: FF_X70_Y29_N13
\sc4|shift_reg[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[96]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(96));

-- Location: LCCOMB_X69_Y31_N0
\sc4|shift_reg[97]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[97]~feeder_combout\ = \sc4|shift_reg\(96)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(96),
	combout => \sc4|shift_reg[97]~feeder_combout\);

-- Location: FF_X69_Y31_N1
\sc4|shift_reg[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[97]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(97));

-- Location: LCCOMB_X69_Y31_N22
\sc4|shift_reg[98]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[98]~feeder_combout\ = \sc4|shift_reg\(97)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(97),
	combout => \sc4|shift_reg[98]~feeder_combout\);

-- Location: FF_X69_Y31_N23
\sc4|shift_reg[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[98]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(98));

-- Location: LCCOMB_X69_Y31_N4
\sc4|shift_reg[99]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[99]~feeder_combout\ = \sc4|shift_reg\(98)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(98),
	combout => \sc4|shift_reg[99]~feeder_combout\);

-- Location: FF_X69_Y31_N5
\sc4|shift_reg[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[99]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(99));

-- Location: LCCOMB_X69_Y31_N14
\sc4|shift_reg[100]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[100]~feeder_combout\ = \sc4|shift_reg\(99)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(99),
	combout => \sc4|shift_reg[100]~feeder_combout\);

-- Location: FF_X69_Y31_N15
\sc4|shift_reg[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[100]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(100));

-- Location: LCCOMB_X69_Y31_N24
\sc4|shift_reg[101]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[101]~feeder_combout\ = \sc4|shift_reg\(100)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(100),
	combout => \sc4|shift_reg[101]~feeder_combout\);

-- Location: FF_X69_Y31_N25
\sc4|shift_reg[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[101]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(101));

-- Location: LCCOMB_X69_Y31_N6
\sc4|shift_reg[102]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[102]~feeder_combout\ = \sc4|shift_reg\(101)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(101),
	combout => \sc4|shift_reg[102]~feeder_combout\);

-- Location: FF_X69_Y31_N7
\sc4|shift_reg[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[102]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(102));

-- Location: LCCOMB_X69_Y31_N12
\sc4|shift_reg[103]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[103]~feeder_combout\ = \sc4|shift_reg\(102)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(102),
	combout => \sc4|shift_reg[103]~feeder_combout\);

-- Location: FF_X69_Y31_N13
\sc4|shift_reg[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[103]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(103));

-- Location: LCCOMB_X69_Y31_N18
\sc4|shift_reg[104]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[104]~feeder_combout\ = \sc4|shift_reg\(103)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(103),
	combout => \sc4|shift_reg[104]~feeder_combout\);

-- Location: FF_X69_Y31_N19
\sc4|shift_reg[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[104]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(104));

-- Location: LCCOMB_X69_Y31_N8
\sc4|shift_reg[105]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[105]~feeder_combout\ = \sc4|shift_reg\(104)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(104),
	combout => \sc4|shift_reg[105]~feeder_combout\);

-- Location: FF_X69_Y31_N9
\sc4|shift_reg[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[105]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(105));

-- Location: LCCOMB_X69_Y31_N30
\sc4|shift_reg[106]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[106]~feeder_combout\ = \sc4|shift_reg\(105)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(105),
	combout => \sc4|shift_reg[106]~feeder_combout\);

-- Location: FF_X69_Y31_N31
\sc4|shift_reg[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[106]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(106));

-- Location: LCCOMB_X69_Y31_N28
\sc4|shift_reg[107]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[107]~feeder_combout\ = \sc4|shift_reg\(106)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(106),
	combout => \sc4|shift_reg[107]~feeder_combout\);

-- Location: FF_X69_Y31_N29
\sc4|shift_reg[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[107]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(107));

-- Location: LCCOMB_X69_Y31_N10
\sc4|shift_reg[108]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[108]~feeder_combout\ = \sc4|shift_reg\(107)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(107),
	combout => \sc4|shift_reg[108]~feeder_combout\);

-- Location: FF_X69_Y31_N11
\sc4|shift_reg[108]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[108]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(108));

-- Location: LCCOMB_X69_Y31_N16
\sc4|shift_reg[109]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[109]~feeder_combout\ = \sc4|shift_reg\(108)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(108),
	combout => \sc4|shift_reg[109]~feeder_combout\);

-- Location: FF_X69_Y31_N17
\sc4|shift_reg[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[109]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(109));

-- Location: LCCOMB_X69_Y31_N26
\sc4|shift_reg[110]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[110]~feeder_combout\ = \sc4|shift_reg\(109)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(109),
	combout => \sc4|shift_reg[110]~feeder_combout\);

-- Location: FF_X69_Y31_N27
\sc4|shift_reg[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[110]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(110));

-- Location: LCCOMB_X69_Y31_N20
\sc4|shift_reg[111]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[111]~feeder_combout\ = \sc4|shift_reg\(110)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(110),
	combout => \sc4|shift_reg[111]~feeder_combout\);

-- Location: FF_X69_Y31_N21
\sc4|shift_reg[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[111]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(111));

-- Location: FF_X74_Y31_N31
\sc4|shift_reg[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(111),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(112));

-- Location: LCCOMB_X74_Y31_N28
\sc4|shift_reg[113]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[113]~feeder_combout\ = \sc4|shift_reg\(112)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(112),
	combout => \sc4|shift_reg[113]~feeder_combout\);

-- Location: FF_X74_Y31_N29
\sc4|shift_reg[113]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[113]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(113));

-- Location: LCCOMB_X74_Y31_N18
\sc4|shift_reg[114]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[114]~feeder_combout\ = \sc4|shift_reg\(113)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(113),
	combout => \sc4|shift_reg[114]~feeder_combout\);

-- Location: FF_X74_Y31_N19
\sc4|shift_reg[114]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[114]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(114));

-- Location: LCCOMB_X74_Y31_N16
\sc4|shift_reg[115]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[115]~feeder_combout\ = \sc4|shift_reg\(114)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(114),
	combout => \sc4|shift_reg[115]~feeder_combout\);

-- Location: FF_X74_Y31_N17
\sc4|shift_reg[115]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[115]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(115));

-- Location: LCCOMB_X74_Y31_N22
\sc4|shift_reg[116]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[116]~feeder_combout\ = \sc4|shift_reg\(115)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(115),
	combout => \sc4|shift_reg[116]~feeder_combout\);

-- Location: FF_X74_Y31_N23
\sc4|shift_reg[116]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[116]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(116));

-- Location: LCCOMB_X74_Y31_N12
\sc4|shift_reg[117]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[117]~feeder_combout\ = \sc4|shift_reg\(116)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(116),
	combout => \sc4|shift_reg[117]~feeder_combout\);

-- Location: FF_X74_Y31_N13
\sc4|shift_reg[117]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[117]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(117));

-- Location: LCCOMB_X74_Y30_N24
\sc4|shift_reg[118]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[118]~feeder_combout\ = \sc4|shift_reg\(117)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(117),
	combout => \sc4|shift_reg[118]~feeder_combout\);

-- Location: FF_X74_Y30_N25
\sc4|shift_reg[118]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[118]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(118));

-- Location: LCCOMB_X74_Y30_N2
\sc4|shift_reg[119]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[119]~feeder_combout\ = \sc4|shift_reg\(118)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(118),
	combout => \sc4|shift_reg[119]~feeder_combout\);

-- Location: FF_X74_Y30_N3
\sc4|shift_reg[119]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[119]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(119));

-- Location: LCCOMB_X74_Y30_N12
\sc4|shift_reg[120]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[120]~feeder_combout\ = \sc4|shift_reg\(119)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(119),
	combout => \sc4|shift_reg[120]~feeder_combout\);

-- Location: FF_X74_Y30_N13
\sc4|shift_reg[120]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[120]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(120));

-- Location: LCCOMB_X72_Y30_N30
\sc4|shift_reg[121]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[121]~feeder_combout\ = \sc4|shift_reg\(120)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(120),
	combout => \sc4|shift_reg[121]~feeder_combout\);

-- Location: FF_X72_Y30_N31
\sc4|shift_reg[121]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[121]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(121));

-- Location: LCCOMB_X72_Y30_N12
\sc4|shift_reg[122]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[122]~feeder_combout\ = \sc4|shift_reg\(121)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(121),
	combout => \sc4|shift_reg[122]~feeder_combout\);

-- Location: FF_X72_Y30_N13
\sc4|shift_reg[122]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[122]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(122));

-- Location: LCCOMB_X72_Y30_N14
\sc4|shift_reg[123]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[123]~feeder_combout\ = \sc4|shift_reg\(122)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(122),
	combout => \sc4|shift_reg[123]~feeder_combout\);

-- Location: FF_X72_Y30_N15
\sc4|shift_reg[123]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[123]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(123));

-- Location: LCCOMB_X73_Y30_N30
\sc4|shift_reg[124]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[124]~feeder_combout\ = \sc4|shift_reg\(123)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(123),
	combout => \sc4|shift_reg[124]~feeder_combout\);

-- Location: FF_X73_Y30_N31
\sc4|shift_reg[124]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[124]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(124));

-- Location: LCCOMB_X73_Y30_N22
\sc4|shift_reg[125]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[125]~feeder_combout\ = \sc4|shift_reg\(124)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc4|shift_reg\(124),
	combout => \sc4|shift_reg[125]~feeder_combout\);

-- Location: FF_X73_Y30_N23
\sc4|shift_reg[125]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[125]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(125));

-- Location: LCCOMB_X70_Y30_N30
\sc4|shift_reg[126]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc4|shift_reg[126]~feeder_combout\ = \sc4|shift_reg\(125)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc4|shift_reg\(125),
	combout => \sc4|shift_reg[126]~feeder_combout\);

-- Location: FF_X70_Y30_N31
\sc4|shift_reg[126]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc4|shift_reg[126]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(126));

-- Location: FF_X70_Y30_N25
\sc4|shift_reg[127]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc4|shift_reg\(126),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc4|shift_reg\(127));

-- Location: IOIBUF_X115_Y14_N1
\Zero~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Zero,
	o => \Zero~input_o\);

-- Location: LCCOMB_X73_Y38_N8
\sc3|shift_reg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[0]~feeder_combout\ = \Zero~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Zero~input_o\,
	combout => \sc3|shift_reg[0]~feeder_combout\);

-- Location: FF_X73_Y38_N9
\sc3|shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[0]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(0));

-- Location: FF_X73_Y38_N11
\sc3|shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc3|shift_reg\(0),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(1));

-- Location: LCCOMB_X72_Y38_N8
\sc3|shift_reg[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[2]~feeder_combout\ = \sc3|shift_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(1),
	combout => \sc3|shift_reg[2]~feeder_combout\);

-- Location: FF_X72_Y38_N9
\sc3|shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[2]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(2));

-- Location: LCCOMB_X72_Y38_N6
\sc3|shift_reg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[3]~feeder_combout\ = \sc3|shift_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(2),
	combout => \sc3|shift_reg[3]~feeder_combout\);

-- Location: FF_X72_Y38_N7
\sc3|shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[3]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(3));

-- Location: LCCOMB_X72_Y38_N18
\sc3|shift_reg[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[4]~feeder_combout\ = \sc3|shift_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(3),
	combout => \sc3|shift_reg[4]~feeder_combout\);

-- Location: FF_X72_Y38_N19
\sc3|shift_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[4]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(4));

-- Location: LCCOMB_X72_Y38_N24
\sc3|shift_reg[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[5]~feeder_combout\ = \sc3|shift_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(4),
	combout => \sc3|shift_reg[5]~feeder_combout\);

-- Location: FF_X72_Y38_N25
\sc3|shift_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[5]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(5));

-- Location: LCCOMB_X72_Y38_N30
\sc3|shift_reg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[6]~feeder_combout\ = \sc3|shift_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(5),
	combout => \sc3|shift_reg[6]~feeder_combout\);

-- Location: FF_X72_Y38_N31
\sc3|shift_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[6]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(6));

-- Location: LCCOMB_X72_Y38_N22
\sc3|shift_reg[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[7]~feeder_combout\ = \sc3|shift_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(6),
	combout => \sc3|shift_reg[7]~feeder_combout\);

-- Location: FF_X72_Y38_N23
\sc3|shift_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[7]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(7));

-- Location: FF_X73_Y37_N27
\sc3|shift_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc3|shift_reg\(7),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(8));

-- Location: LCCOMB_X72_Y37_N10
\sc3|shift_reg[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[9]~feeder_combout\ = \sc3|shift_reg\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(8),
	combout => \sc3|shift_reg[9]~feeder_combout\);

-- Location: FF_X72_Y37_N11
\sc3|shift_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[9]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(9));

-- Location: FF_X73_Y37_N19
\sc3|shift_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc3|shift_reg\(9),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(10));

-- Location: FF_X70_Y37_N15
\sc3|shift_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc3|shift_reg\(10),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(11));

-- Location: FF_X70_Y37_N7
\sc3|shift_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc3|shift_reg\(11),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(12));

-- Location: FF_X73_Y37_N31
\sc3|shift_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc3|shift_reg\(12),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(13));

-- Location: LCCOMB_X72_Y37_N26
\sc3|shift_reg[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[14]~feeder_combout\ = \sc3|shift_reg\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(13),
	combout => \sc3|shift_reg[14]~feeder_combout\);

-- Location: FF_X72_Y37_N27
\sc3|shift_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[14]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(14));

-- Location: LCCOMB_X72_Y37_N4
\sc3|shift_reg[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[15]~feeder_combout\ = \sc3|shift_reg\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(14),
	combout => \sc3|shift_reg[15]~feeder_combout\);

-- Location: FF_X72_Y37_N5
\sc3|shift_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[15]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(15));

-- Location: LCCOMB_X72_Y37_N2
\sc3|shift_reg[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[16]~feeder_combout\ = \sc3|shift_reg\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(15),
	combout => \sc3|shift_reg[16]~feeder_combout\);

-- Location: FF_X72_Y37_N3
\sc3|shift_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[16]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(16));

-- Location: LCCOMB_X72_Y37_N30
\sc3|shift_reg[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[17]~feeder_combout\ = \sc3|shift_reg\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(16),
	combout => \sc3|shift_reg[17]~feeder_combout\);

-- Location: FF_X72_Y37_N31
\sc3|shift_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[17]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(17));

-- Location: FF_X73_Y37_N25
\sc3|shift_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc3|shift_reg\(17),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(18));

-- Location: LCCOMB_X72_Y37_N0
\sc3|shift_reg[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[19]~feeder_combout\ = \sc3|shift_reg\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(18),
	combout => \sc3|shift_reg[19]~feeder_combout\);

-- Location: FF_X72_Y37_N1
\sc3|shift_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[19]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(19));

-- Location: LCCOMB_X72_Y37_N8
\sc3|shift_reg[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[20]~feeder_combout\ = \sc3|shift_reg\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(19),
	combout => \sc3|shift_reg[20]~feeder_combout\);

-- Location: FF_X72_Y37_N9
\sc3|shift_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[20]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(20));

-- Location: LCCOMB_X72_Y37_N20
\sc3|shift_reg[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[21]~feeder_combout\ = \sc3|shift_reg\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(20),
	combout => \sc3|shift_reg[21]~feeder_combout\);

-- Location: FF_X72_Y37_N21
\sc3|shift_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[21]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(21));

-- Location: LCCOMB_X72_Y37_N14
\sc3|shift_reg[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[22]~feeder_combout\ = \sc3|shift_reg\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(21),
	combout => \sc3|shift_reg[22]~feeder_combout\);

-- Location: FF_X72_Y37_N15
\sc3|shift_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[22]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(22));

-- Location: LCCOMB_X72_Y37_N28
\sc3|shift_reg[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[23]~feeder_combout\ = \sc3|shift_reg\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(22),
	combout => \sc3|shift_reg[23]~feeder_combout\);

-- Location: FF_X72_Y37_N29
\sc3|shift_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[23]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(23));

-- Location: FF_X73_Y36_N3
\sc3|shift_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc3|shift_reg\(23),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(24));

-- Location: FF_X73_Y36_N29
\sc3|shift_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc3|shift_reg\(24),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(25));

-- Location: FF_X73_Y36_N21
\sc3|shift_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc3|shift_reg\(25),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(26));

-- Location: FF_X73_Y36_N17
\sc3|shift_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc3|shift_reg\(26),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(27));

-- Location: FF_X73_Y36_N23
\sc3|shift_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc3|shift_reg\(27),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(28));

-- Location: FF_X70_Y36_N15
\sc3|shift_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc3|shift_reg\(28),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(29));

-- Location: LCCOMB_X72_Y36_N2
\sc3|shift_reg[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[30]~feeder_combout\ = \sc3|shift_reg\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(29),
	combout => \sc3|shift_reg[30]~feeder_combout\);

-- Location: FF_X72_Y36_N3
\sc3|shift_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[30]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(30));

-- Location: LCCOMB_X72_Y36_N8
\sc3|shift_reg[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[31]~feeder_combout\ = \sc3|shift_reg\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(30),
	combout => \sc3|shift_reg[31]~feeder_combout\);

-- Location: FF_X72_Y36_N9
\sc3|shift_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[31]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(31));

-- Location: FF_X73_Y36_N5
\sc3|shift_reg[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc3|shift_reg\(31),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(32));

-- Location: FF_X73_Y36_N25
\sc3|shift_reg[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc3|shift_reg\(32),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(33));

-- Location: FF_X73_Y36_N27
\sc3|shift_reg[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc3|shift_reg\(33),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(34));

-- Location: LCCOMB_X72_Y36_N22
\sc3|shift_reg[35]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[35]~feeder_combout\ = \sc3|shift_reg\(34)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(34),
	combout => \sc3|shift_reg[35]~feeder_combout\);

-- Location: FF_X72_Y36_N23
\sc3|shift_reg[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[35]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(35));

-- Location: FF_X73_Y36_N11
\sc3|shift_reg[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc3|shift_reg\(35),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(36));

-- Location: FF_X70_Y36_N21
\sc3|shift_reg[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc3|shift_reg\(36),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(37));

-- Location: LCCOMB_X72_Y36_N20
\sc3|shift_reg[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[38]~feeder_combout\ = \sc3|shift_reg\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(37),
	combout => \sc3|shift_reg[38]~feeder_combout\);

-- Location: FF_X72_Y36_N21
\sc3|shift_reg[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[38]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(38));

-- Location: LCCOMB_X72_Y36_N26
\sc3|shift_reg[39]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[39]~feeder_combout\ = \sc3|shift_reg\(38)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(38),
	combout => \sc3|shift_reg[39]~feeder_combout\);

-- Location: FF_X72_Y36_N27
\sc3|shift_reg[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[39]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(39));

-- Location: LCCOMB_X72_Y36_N0
\sc3|shift_reg[40]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[40]~feeder_combout\ = \sc3|shift_reg\(39)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(39),
	combout => \sc3|shift_reg[40]~feeder_combout\);

-- Location: FF_X72_Y36_N1
\sc3|shift_reg[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[40]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(40));

-- Location: LCCOMB_X72_Y35_N4
\sc3|shift_reg[41]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[41]~feeder_combout\ = \sc3|shift_reg\(40)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(40),
	combout => \sc3|shift_reg[41]~feeder_combout\);

-- Location: FF_X72_Y35_N5
\sc3|shift_reg[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[41]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(41));

-- Location: LCCOMB_X69_Y35_N0
\sc3|shift_reg[42]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[42]~feeder_combout\ = \sc3|shift_reg\(41)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(41),
	combout => \sc3|shift_reg[42]~feeder_combout\);

-- Location: FF_X69_Y35_N1
\sc3|shift_reg[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[42]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(42));

-- Location: LCCOMB_X69_Y35_N30
\sc3|shift_reg[43]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[43]~feeder_combout\ = \sc3|shift_reg\(42)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(42),
	combout => \sc3|shift_reg[43]~feeder_combout\);

-- Location: FF_X69_Y35_N31
\sc3|shift_reg[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[43]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(43));

-- Location: LCCOMB_X72_Y35_N16
\sc3|shift_reg[44]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[44]~feeder_combout\ = \sc3|shift_reg\(43)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(43),
	combout => \sc3|shift_reg[44]~feeder_combout\);

-- Location: FF_X72_Y35_N17
\sc3|shift_reg[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[44]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(44));

-- Location: LCCOMB_X72_Y35_N6
\sc3|shift_reg[45]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[45]~feeder_combout\ = \sc3|shift_reg\(44)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(44),
	combout => \sc3|shift_reg[45]~feeder_combout\);

-- Location: FF_X72_Y35_N7
\sc3|shift_reg[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[45]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(45));

-- Location: FF_X70_Y35_N17
\sc3|shift_reg[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc3|shift_reg\(45),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(46));

-- Location: LCCOMB_X72_Y35_N26
\sc3|shift_reg[47]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[47]~feeder_combout\ = \sc3|shift_reg\(46)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(46),
	combout => \sc3|shift_reg[47]~feeder_combout\);

-- Location: FF_X72_Y35_N27
\sc3|shift_reg[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[47]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(47));

-- Location: LCCOMB_X72_Y35_N24
\sc3|shift_reg[48]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[48]~feeder_combout\ = \sc3|shift_reg\(47)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(47),
	combout => \sc3|shift_reg[48]~feeder_combout\);

-- Location: FF_X72_Y35_N25
\sc3|shift_reg[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[48]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(48));

-- Location: LCCOMB_X69_Y35_N20
\sc3|shift_reg[49]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[49]~feeder_combout\ = \sc3|shift_reg\(48)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(48),
	combout => \sc3|shift_reg[49]~feeder_combout\);

-- Location: FF_X69_Y35_N21
\sc3|shift_reg[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[49]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(49));

-- Location: LCCOMB_X72_Y35_N10
\sc3|shift_reg[50]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[50]~feeder_combout\ = \sc3|shift_reg\(49)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(49),
	combout => \sc3|shift_reg[50]~feeder_combout\);

-- Location: FF_X72_Y35_N11
\sc3|shift_reg[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[50]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(50));

-- Location: LCCOMB_X72_Y35_N28
\sc3|shift_reg[51]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[51]~feeder_combout\ = \sc3|shift_reg\(50)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(50),
	combout => \sc3|shift_reg[51]~feeder_combout\);

-- Location: FF_X72_Y35_N29
\sc3|shift_reg[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[51]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(51));

-- Location: LCCOMB_X72_Y35_N14
\sc3|shift_reg[52]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[52]~feeder_combout\ = \sc3|shift_reg\(51)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(51),
	combout => \sc3|shift_reg[52]~feeder_combout\);

-- Location: FF_X72_Y35_N15
\sc3|shift_reg[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[52]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(52));

-- Location: LCCOMB_X72_Y35_N0
\sc3|shift_reg[53]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[53]~feeder_combout\ = \sc3|shift_reg\(52)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(52),
	combout => \sc3|shift_reg[53]~feeder_combout\);

-- Location: FF_X72_Y35_N1
\sc3|shift_reg[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[53]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(53));

-- Location: LCCOMB_X72_Y35_N18
\sc3|shift_reg[54]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[54]~feeder_combout\ = \sc3|shift_reg\(53)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(53),
	combout => \sc3|shift_reg[54]~feeder_combout\);

-- Location: FF_X72_Y35_N19
\sc3|shift_reg[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[54]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(54));

-- Location: LCCOMB_X72_Y35_N12
\sc3|shift_reg[55]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[55]~feeder_combout\ = \sc3|shift_reg\(54)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(54),
	combout => \sc3|shift_reg[55]~feeder_combout\);

-- Location: FF_X72_Y35_N13
\sc3|shift_reg[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[55]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(55));

-- Location: LCCOMB_X72_Y36_N30
\sc3|shift_reg[56]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[56]~feeder_combout\ = \sc3|shift_reg\(55)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(55),
	combout => \sc3|shift_reg[56]~feeder_combout\);

-- Location: FF_X72_Y36_N31
\sc3|shift_reg[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[56]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(56));

-- Location: LCCOMB_X72_Y36_N24
\sc3|shift_reg[57]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[57]~feeder_combout\ = \sc3|shift_reg\(56)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(56),
	combout => \sc3|shift_reg[57]~feeder_combout\);

-- Location: FF_X72_Y36_N25
\sc3|shift_reg[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[57]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(57));

-- Location: LCCOMB_X72_Y36_N6
\sc3|shift_reg[58]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[58]~feeder_combout\ = \sc3|shift_reg\(57)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(57),
	combout => \sc3|shift_reg[58]~feeder_combout\);

-- Location: FF_X72_Y36_N7
\sc3|shift_reg[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[58]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(58));

-- Location: LCCOMB_X72_Y36_N4
\sc3|shift_reg[59]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[59]~feeder_combout\ = \sc3|shift_reg\(58)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(58),
	combout => \sc3|shift_reg[59]~feeder_combout\);

-- Location: FF_X72_Y36_N5
\sc3|shift_reg[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[59]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(59));

-- Location: LCCOMB_X75_Y36_N28
\sc3|shift_reg[60]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[60]~feeder_combout\ = \sc3|shift_reg\(59)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(59),
	combout => \sc3|shift_reg[60]~feeder_combout\);

-- Location: FF_X75_Y36_N29
\sc3|shift_reg[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[60]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(60));

-- Location: LCCOMB_X75_Y36_N26
\sc3|shift_reg[61]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[61]~feeder_combout\ = \sc3|shift_reg\(60)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(60),
	combout => \sc3|shift_reg[61]~feeder_combout\);

-- Location: FF_X75_Y36_N27
\sc3|shift_reg[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[61]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(61));

-- Location: LCCOMB_X75_Y36_N16
\sc3|shift_reg[62]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[62]~feeder_combout\ = \sc3|shift_reg\(61)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(61),
	combout => \sc3|shift_reg[62]~feeder_combout\);

-- Location: FF_X75_Y36_N17
\sc3|shift_reg[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[62]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(62));

-- Location: FF_X74_Y34_N27
\sc3|shift_reg[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc3|shift_reg\(62),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(63));

-- Location: LCCOMB_X72_Y34_N2
\sc3|shift_reg[64]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[64]~feeder_combout\ = \sc3|shift_reg\(63)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(63),
	combout => \sc3|shift_reg[64]~feeder_combout\);

-- Location: FF_X72_Y34_N3
\sc3|shift_reg[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[64]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(64));

-- Location: LCCOMB_X72_Y34_N0
\sc3|shift_reg[65]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[65]~feeder_combout\ = \sc3|shift_reg\(64)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(64),
	combout => \sc3|shift_reg[65]~feeder_combout\);

-- Location: FF_X72_Y34_N1
\sc3|shift_reg[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[65]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(65));

-- Location: LCCOMB_X72_Y34_N14
\sc3|shift_reg[66]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[66]~feeder_combout\ = \sc3|shift_reg\(65)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(65),
	combout => \sc3|shift_reg[66]~feeder_combout\);

-- Location: FF_X72_Y34_N15
\sc3|shift_reg[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[66]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(66));

-- Location: LCCOMB_X72_Y34_N4
\sc3|shift_reg[67]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[67]~feeder_combout\ = \sc3|shift_reg\(66)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(66),
	combout => \sc3|shift_reg[67]~feeder_combout\);

-- Location: FF_X72_Y34_N5
\sc3|shift_reg[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[67]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(67));

-- Location: LCCOMB_X72_Y34_N10
\sc3|shift_reg[68]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[68]~feeder_combout\ = \sc3|shift_reg\(67)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(67),
	combout => \sc3|shift_reg[68]~feeder_combout\);

-- Location: FF_X72_Y34_N11
\sc3|shift_reg[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[68]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(68));

-- Location: LCCOMB_X72_Y34_N20
\sc3|shift_reg[69]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[69]~feeder_combout\ = \sc3|shift_reg\(68)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(68),
	combout => \sc3|shift_reg[69]~feeder_combout\);

-- Location: FF_X72_Y34_N21
\sc3|shift_reg[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[69]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(69));

-- Location: LCCOMB_X72_Y34_N18
\sc3|shift_reg[70]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[70]~feeder_combout\ = \sc3|shift_reg\(69)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(69),
	combout => \sc3|shift_reg[70]~feeder_combout\);

-- Location: FF_X72_Y34_N19
\sc3|shift_reg[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[70]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(70));

-- Location: LCCOMB_X72_Y34_N28
\sc3|shift_reg[71]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[71]~feeder_combout\ = \sc3|shift_reg\(70)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(70),
	combout => \sc3|shift_reg[71]~feeder_combout\);

-- Location: FF_X72_Y34_N29
\sc3|shift_reg[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[71]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(71));

-- Location: LCCOMB_X72_Y34_N30
\sc3|shift_reg[72]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[72]~feeder_combout\ = \sc3|shift_reg\(71)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(71),
	combout => \sc3|shift_reg[72]~feeder_combout\);

-- Location: FF_X72_Y34_N31
\sc3|shift_reg[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[72]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(72));

-- Location: LCCOMB_X72_Y34_N8
\sc3|shift_reg[73]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[73]~feeder_combout\ = \sc3|shift_reg\(72)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(72),
	combout => \sc3|shift_reg[73]~feeder_combout\);

-- Location: FF_X72_Y34_N9
\sc3|shift_reg[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[73]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(73));

-- Location: LCCOMB_X72_Y34_N26
\sc3|shift_reg[74]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[74]~feeder_combout\ = \sc3|shift_reg\(73)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(73),
	combout => \sc3|shift_reg[74]~feeder_combout\);

-- Location: FF_X72_Y34_N27
\sc3|shift_reg[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[74]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(74));

-- Location: LCCOMB_X72_Y34_N12
\sc3|shift_reg[75]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[75]~feeder_combout\ = \sc3|shift_reg\(74)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(74),
	combout => \sc3|shift_reg[75]~feeder_combout\);

-- Location: FF_X72_Y34_N13
\sc3|shift_reg[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[75]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(75));

-- Location: LCCOMB_X72_Y34_N22
\sc3|shift_reg[76]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[76]~feeder_combout\ = \sc3|shift_reg\(75)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(75),
	combout => \sc3|shift_reg[76]~feeder_combout\);

-- Location: FF_X72_Y34_N23
\sc3|shift_reg[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[76]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(76));

-- Location: LCCOMB_X72_Y34_N16
\sc3|shift_reg[77]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[77]~feeder_combout\ = \sc3|shift_reg\(76)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(76),
	combout => \sc3|shift_reg[77]~feeder_combout\);

-- Location: FF_X72_Y34_N17
\sc3|shift_reg[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[77]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(77));

-- Location: LCCOMB_X72_Y34_N6
\sc3|shift_reg[78]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[78]~feeder_combout\ = \sc3|shift_reg\(77)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(77),
	combout => \sc3|shift_reg[78]~feeder_combout\);

-- Location: FF_X72_Y34_N7
\sc3|shift_reg[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[78]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(78));

-- Location: LCCOMB_X72_Y34_N24
\sc3|shift_reg[79]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[79]~feeder_combout\ = \sc3|shift_reg\(78)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(78),
	combout => \sc3|shift_reg[79]~feeder_combout\);

-- Location: FF_X72_Y34_N25
\sc3|shift_reg[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[79]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(79));

-- Location: LCCOMB_X72_Y32_N22
\sc3|shift_reg[80]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[80]~feeder_combout\ = \sc3|shift_reg\(79)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(79),
	combout => \sc3|shift_reg[80]~feeder_combout\);

-- Location: FF_X72_Y32_N23
\sc3|shift_reg[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[80]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(80));

-- Location: LCCOMB_X72_Y32_N12
\sc3|shift_reg[81]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[81]~feeder_combout\ = \sc3|shift_reg\(80)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(80),
	combout => \sc3|shift_reg[81]~feeder_combout\);

-- Location: FF_X72_Y32_N13
\sc3|shift_reg[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[81]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(81));

-- Location: LCCOMB_X72_Y32_N6
\sc3|shift_reg[82]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[82]~feeder_combout\ = \sc3|shift_reg\(81)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(81),
	combout => \sc3|shift_reg[82]~feeder_combout\);

-- Location: FF_X72_Y32_N7
\sc3|shift_reg[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[82]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(82));

-- Location: LCCOMB_X72_Y32_N24
\sc3|shift_reg[83]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[83]~feeder_combout\ = \sc3|shift_reg\(82)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(82),
	combout => \sc3|shift_reg[83]~feeder_combout\);

-- Location: FF_X72_Y32_N25
\sc3|shift_reg[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[83]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(83));

-- Location: LCCOMB_X72_Y32_N10
\sc3|shift_reg[84]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[84]~feeder_combout\ = \sc3|shift_reg\(83)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(83),
	combout => \sc3|shift_reg[84]~feeder_combout\);

-- Location: FF_X72_Y32_N11
\sc3|shift_reg[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[84]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(84));

-- Location: LCCOMB_X72_Y32_N4
\sc3|shift_reg[85]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[85]~feeder_combout\ = \sc3|shift_reg\(84)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(84),
	combout => \sc3|shift_reg[85]~feeder_combout\);

-- Location: FF_X72_Y32_N5
\sc3|shift_reg[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[85]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(85));

-- Location: LCCOMB_X72_Y32_N30
\sc3|shift_reg[86]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[86]~feeder_combout\ = \sc3|shift_reg\(85)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(85),
	combout => \sc3|shift_reg[86]~feeder_combout\);

-- Location: FF_X72_Y32_N31
\sc3|shift_reg[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[86]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(86));

-- Location: LCCOMB_X72_Y32_N28
\sc3|shift_reg[87]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[87]~feeder_combout\ = \sc3|shift_reg\(86)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(86),
	combout => \sc3|shift_reg[87]~feeder_combout\);

-- Location: FF_X72_Y32_N29
\sc3|shift_reg[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[87]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(87));

-- Location: LCCOMB_X72_Y32_N18
\sc3|shift_reg[88]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[88]~feeder_combout\ = \sc3|shift_reg\(87)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(87),
	combout => \sc3|shift_reg[88]~feeder_combout\);

-- Location: FF_X72_Y32_N19
\sc3|shift_reg[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[88]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(88));

-- Location: LCCOMB_X72_Y32_N16
\sc3|shift_reg[89]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[89]~feeder_combout\ = \sc3|shift_reg\(88)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(88),
	combout => \sc3|shift_reg[89]~feeder_combout\);

-- Location: FF_X72_Y32_N17
\sc3|shift_reg[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[89]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(89));

-- Location: LCCOMB_X72_Y32_N26
\sc3|shift_reg[90]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[90]~feeder_combout\ = \sc3|shift_reg\(89)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(89),
	combout => \sc3|shift_reg[90]~feeder_combout\);

-- Location: FF_X72_Y32_N27
\sc3|shift_reg[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[90]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(90));

-- Location: LCCOMB_X72_Y32_N20
\sc3|shift_reg[91]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[91]~feeder_combout\ = \sc3|shift_reg\(90)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(90),
	combout => \sc3|shift_reg[91]~feeder_combout\);

-- Location: FF_X72_Y32_N21
\sc3|shift_reg[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[91]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(91));

-- Location: LCCOMB_X72_Y32_N14
\sc3|shift_reg[92]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[92]~feeder_combout\ = \sc3|shift_reg\(91)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(91),
	combout => \sc3|shift_reg[92]~feeder_combout\);

-- Location: FF_X72_Y32_N15
\sc3|shift_reg[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[92]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(92));

-- Location: LCCOMB_X72_Y32_N0
\sc3|shift_reg[93]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[93]~feeder_combout\ = \sc3|shift_reg\(92)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(92),
	combout => \sc3|shift_reg[93]~feeder_combout\);

-- Location: FF_X72_Y32_N1
\sc3|shift_reg[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[93]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(93));

-- Location: LCCOMB_X72_Y32_N2
\sc3|shift_reg[94]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[94]~feeder_combout\ = \sc3|shift_reg\(93)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(93),
	combout => \sc3|shift_reg[94]~feeder_combout\);

-- Location: FF_X72_Y32_N3
\sc3|shift_reg[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[94]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(94));

-- Location: LCCOMB_X72_Y32_N8
\sc3|shift_reg[95]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[95]~feeder_combout\ = \sc3|shift_reg\(94)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(94),
	combout => \sc3|shift_reg[95]~feeder_combout\);

-- Location: FF_X72_Y32_N9
\sc3|shift_reg[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[95]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(95));

-- Location: LCCOMB_X72_Y30_N18
\sc3|shift_reg[96]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[96]~feeder_combout\ = \sc3|shift_reg\(95)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(95),
	combout => \sc3|shift_reg[96]~feeder_combout\);

-- Location: FF_X72_Y30_N19
\sc3|shift_reg[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[96]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(96));

-- Location: LCCOMB_X72_Y30_N8
\sc3|shift_reg[97]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[97]~feeder_combout\ = \sc3|shift_reg\(96)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(96),
	combout => \sc3|shift_reg[97]~feeder_combout\);

-- Location: FF_X72_Y30_N9
\sc3|shift_reg[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[97]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(97));

-- Location: LCCOMB_X72_Y30_N22
\sc3|shift_reg[98]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[98]~feeder_combout\ = \sc3|shift_reg\(97)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(97),
	combout => \sc3|shift_reg[98]~feeder_combout\);

-- Location: FF_X72_Y30_N23
\sc3|shift_reg[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[98]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(98));

-- Location: LCCOMB_X72_Y31_N14
\sc3|shift_reg[99]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[99]~feeder_combout\ = \sc3|shift_reg\(98)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(98),
	combout => \sc3|shift_reg[99]~feeder_combout\);

-- Location: FF_X72_Y31_N15
\sc3|shift_reg[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[99]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(99));

-- Location: LCCOMB_X72_Y31_N0
\sc3|shift_reg[100]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[100]~feeder_combout\ = \sc3|shift_reg\(99)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(99),
	combout => \sc3|shift_reg[100]~feeder_combout\);

-- Location: FF_X72_Y31_N1
\sc3|shift_reg[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[100]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(100));

-- Location: LCCOMB_X72_Y31_N10
\sc3|shift_reg[101]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[101]~feeder_combout\ = \sc3|shift_reg\(100)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(100),
	combout => \sc3|shift_reg[101]~feeder_combout\);

-- Location: FF_X72_Y31_N11
\sc3|shift_reg[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[101]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(101));

-- Location: LCCOMB_X72_Y31_N16
\sc3|shift_reg[102]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[102]~feeder_combout\ = \sc3|shift_reg\(101)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(101),
	combout => \sc3|shift_reg[102]~feeder_combout\);

-- Location: FF_X72_Y31_N17
\sc3|shift_reg[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[102]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(102));

-- Location: LCCOMB_X72_Y31_N30
\sc3|shift_reg[103]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[103]~feeder_combout\ = \sc3|shift_reg\(102)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(102),
	combout => \sc3|shift_reg[103]~feeder_combout\);

-- Location: FF_X72_Y31_N31
\sc3|shift_reg[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[103]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(103));

-- Location: LCCOMB_X72_Y31_N4
\sc3|shift_reg[104]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[104]~feeder_combout\ = \sc3|shift_reg\(103)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(103),
	combout => \sc3|shift_reg[104]~feeder_combout\);

-- Location: FF_X72_Y31_N5
\sc3|shift_reg[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[104]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(104));

-- Location: LCCOMB_X72_Y31_N18
\sc3|shift_reg[105]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[105]~feeder_combout\ = \sc3|shift_reg\(104)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(104),
	combout => \sc3|shift_reg[105]~feeder_combout\);

-- Location: FF_X72_Y31_N19
\sc3|shift_reg[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[105]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(105));

-- Location: LCCOMB_X72_Y31_N20
\sc3|shift_reg[106]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[106]~feeder_combout\ = \sc3|shift_reg\(105)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(105),
	combout => \sc3|shift_reg[106]~feeder_combout\);

-- Location: FF_X72_Y31_N21
\sc3|shift_reg[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[106]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(106));

-- Location: LCCOMB_X72_Y31_N26
\sc3|shift_reg[107]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[107]~feeder_combout\ = \sc3|shift_reg\(106)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(106),
	combout => \sc3|shift_reg[107]~feeder_combout\);

-- Location: FF_X72_Y31_N27
\sc3|shift_reg[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[107]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(107));

-- Location: LCCOMB_X72_Y31_N8
\sc3|shift_reg[108]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[108]~feeder_combout\ = \sc3|shift_reg\(107)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(107),
	combout => \sc3|shift_reg[108]~feeder_combout\);

-- Location: FF_X72_Y31_N9
\sc3|shift_reg[108]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[108]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(108));

-- Location: LCCOMB_X72_Y31_N22
\sc3|shift_reg[109]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[109]~feeder_combout\ = \sc3|shift_reg\(108)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(108),
	combout => \sc3|shift_reg[109]~feeder_combout\);

-- Location: FF_X72_Y31_N23
\sc3|shift_reg[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[109]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(109));

-- Location: LCCOMB_X72_Y31_N24
\sc3|shift_reg[110]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[110]~feeder_combout\ = \sc3|shift_reg\(109)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(109),
	combout => \sc3|shift_reg[110]~feeder_combout\);

-- Location: FF_X72_Y31_N25
\sc3|shift_reg[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[110]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(110));

-- Location: LCCOMB_X72_Y31_N2
\sc3|shift_reg[111]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[111]~feeder_combout\ = \sc3|shift_reg\(110)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(110),
	combout => \sc3|shift_reg[111]~feeder_combout\);

-- Location: FF_X72_Y31_N3
\sc3|shift_reg[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[111]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(111));

-- Location: LCCOMB_X72_Y31_N28
\sc3|shift_reg[112]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[112]~feeder_combout\ = \sc3|shift_reg\(111)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(111),
	combout => \sc3|shift_reg[112]~feeder_combout\);

-- Location: FF_X72_Y31_N29
\sc3|shift_reg[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[112]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(112));

-- Location: LCCOMB_X72_Y31_N6
\sc3|shift_reg[113]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[113]~feeder_combout\ = \sc3|shift_reg\(112)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(112),
	combout => \sc3|shift_reg[113]~feeder_combout\);

-- Location: FF_X72_Y31_N7
\sc3|shift_reg[113]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[113]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(113));

-- Location: LCCOMB_X72_Y31_N12
\sc3|shift_reg[114]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[114]~feeder_combout\ = \sc3|shift_reg\(113)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(113),
	combout => \sc3|shift_reg[114]~feeder_combout\);

-- Location: FF_X72_Y31_N13
\sc3|shift_reg[114]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[114]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(114));

-- Location: LCCOMB_X72_Y30_N24
\sc3|shift_reg[115]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[115]~feeder_combout\ = \sc3|shift_reg\(114)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(114),
	combout => \sc3|shift_reg[115]~feeder_combout\);

-- Location: FF_X72_Y30_N25
\sc3|shift_reg[115]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[115]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(115));

-- Location: LCCOMB_X72_Y30_N26
\sc3|shift_reg[116]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[116]~feeder_combout\ = \sc3|shift_reg\(115)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(115),
	combout => \sc3|shift_reg[116]~feeder_combout\);

-- Location: FF_X72_Y30_N27
\sc3|shift_reg[116]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[116]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(116));

-- Location: LCCOMB_X72_Y30_N28
\sc3|shift_reg[117]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[117]~feeder_combout\ = \sc3|shift_reg\(116)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(116),
	combout => \sc3|shift_reg[117]~feeder_combout\);

-- Location: FF_X72_Y30_N29
\sc3|shift_reg[117]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[117]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(117));

-- Location: LCCOMB_X72_Y30_N10
\sc3|shift_reg[118]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[118]~feeder_combout\ = \sc3|shift_reg\(117)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(117),
	combout => \sc3|shift_reg[118]~feeder_combout\);

-- Location: FF_X72_Y30_N11
\sc3|shift_reg[118]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[118]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(118));

-- Location: LCCOMB_X72_Y30_N20
\sc3|shift_reg[119]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[119]~feeder_combout\ = \sc3|shift_reg\(118)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(118),
	combout => \sc3|shift_reg[119]~feeder_combout\);

-- Location: FF_X72_Y30_N21
\sc3|shift_reg[119]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[119]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(119));

-- Location: LCCOMB_X72_Y30_N6
\sc3|shift_reg[120]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[120]~feeder_combout\ = \sc3|shift_reg\(119)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(119),
	combout => \sc3|shift_reg[120]~feeder_combout\);

-- Location: FF_X72_Y30_N7
\sc3|shift_reg[120]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[120]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(120));

-- Location: LCCOMB_X72_Y30_N4
\sc3|shift_reg[121]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[121]~feeder_combout\ = \sc3|shift_reg\(120)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(120),
	combout => \sc3|shift_reg[121]~feeder_combout\);

-- Location: FF_X72_Y30_N5
\sc3|shift_reg[121]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[121]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(121));

-- Location: FF_X70_Y30_N17
\sc3|shift_reg[122]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc3|shift_reg\(121),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(122));

-- Location: FF_X70_Y30_N21
\sc3|shift_reg[123]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc3|shift_reg\(122),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(123));

-- Location: LCCOMB_X72_Y30_N16
\sc3|shift_reg[124]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[124]~feeder_combout\ = \sc3|shift_reg\(123)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc3|shift_reg\(123),
	combout => \sc3|shift_reg[124]~feeder_combout\);

-- Location: FF_X72_Y30_N17
\sc3|shift_reg[124]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[124]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(124));

-- Location: LCCOMB_X73_Y30_N24
\sc3|shift_reg[125]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc3|shift_reg[125]~feeder_combout\ = \sc3|shift_reg\(124)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc3|shift_reg\(124),
	combout => \sc3|shift_reg[125]~feeder_combout\);

-- Location: FF_X73_Y30_N25
\sc3|shift_reg[125]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc3|shift_reg[125]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(125));

-- Location: FF_X70_Y30_N23
\sc3|shift_reg[126]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc3|shift_reg\(125),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(126));

-- Location: FF_X73_Y30_N17
\sc3|shift_reg[127]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc3|shift_reg\(126),
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc3|shift_reg\(127));

-- Location: IOIBUF_X115_Y62_N22
\Trigger~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Trigger,
	ibar => \ww_Trigger(n)\,
	o => \Trigger~input_o\);

-- Location: LCCOMB_X69_Y42_N20
\sc1|sc1|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc1|Q~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \sc1|sc1|Q~feeder_combout\);

-- Location: IOIBUF_X115_Y17_N1
\init~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_init,
	o => \init~input_o\);

-- Location: LCCOMB_X66_Y51_N30
\sc1|sc0|sc0|qp[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc0|sc0|qp[0]~18_combout\ = !\sc1|sc0|sc0|qp\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc0|sc0|qp\(0),
	combout => \sc1|sc0|sc0|qp[0]~18_combout\);

-- Location: LCCOMB_X66_Y51_N2
\sc1|sc0|sc0|qp[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc0|sc0|qp[0]~feeder_combout\ = \sc1|sc0|sc0|qp[0]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc1|sc0|sc0|qp[0]~18_combout\,
	combout => \sc1|sc0|sc0|qp[0]~feeder_combout\);

-- Location: LCCOMB_X66_Y51_N4
\sc1|CRST\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|CRST~combout\ = ((!\sc1|sc1|Q~q\) # (!\init~input_o\)) # (!\RST~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RST~input_o\,
	datac => \init~input_o\,
	datad => \sc1|sc1|Q~q\,
	combout => \sc1|CRST~combout\);

-- Location: FF_X66_Y51_N3
\sc1|sc0|sc0|qp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc1|sc0|sc0|qp[0]~feeder_combout\,
	clrn => \sc1|ALT_INV_CRST~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc0|sc0|qp\(0));

-- Location: LCCOMB_X66_Y51_N12
\sc1|sc0|sc0|qp[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc0|sc0|qp[1]~6_combout\ = (\sc1|sc0|sc0|qp\(1) & (\sc1|sc0|sc0|qp\(0) $ (VCC))) # (!\sc1|sc0|sc0|qp\(1) & (\sc1|sc0|sc0|qp\(0) & VCC))
-- \sc1|sc0|sc0|qp[1]~7\ = CARRY((\sc1|sc0|sc0|qp\(1) & \sc1|sc0|sc0|qp\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc0|sc0|qp\(1),
	datab => \sc1|sc0|sc0|qp\(0),
	datad => VCC,
	combout => \sc1|sc0|sc0|qp[1]~6_combout\,
	cout => \sc1|sc0|sc0|qp[1]~7\);

-- Location: FF_X66_Y51_N13
\sc1|sc0|sc0|qp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc1|sc0|sc0|qp[1]~6_combout\,
	clrn => \sc1|ALT_INV_CRST~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc0|sc0|qp\(1));

-- Location: LCCOMB_X66_Y51_N14
\sc1|sc0|sc0|qp[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc0|sc0|qp[2]~8_combout\ = (\sc1|sc0|sc0|qp\(2) & (!\sc1|sc0|sc0|qp[1]~7\)) # (!\sc1|sc0|sc0|qp\(2) & ((\sc1|sc0|sc0|qp[1]~7\) # (GND)))
-- \sc1|sc0|sc0|qp[2]~9\ = CARRY((!\sc1|sc0|sc0|qp[1]~7\) # (!\sc1|sc0|sc0|qp\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc0|sc0|qp\(2),
	datad => VCC,
	cin => \sc1|sc0|sc0|qp[1]~7\,
	combout => \sc1|sc0|sc0|qp[2]~8_combout\,
	cout => \sc1|sc0|sc0|qp[2]~9\);

-- Location: FF_X66_Y51_N15
\sc1|sc0|sc0|qp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc1|sc0|sc0|qp[2]~8_combout\,
	clrn => \sc1|ALT_INV_CRST~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc0|sc0|qp\(2));

-- Location: LCCOMB_X66_Y51_N16
\sc1|sc0|sc0|qp[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc0|sc0|qp[3]~10_combout\ = (\sc1|sc0|sc0|qp\(3) & (\sc1|sc0|sc0|qp[2]~9\ $ (GND))) # (!\sc1|sc0|sc0|qp\(3) & (!\sc1|sc0|sc0|qp[2]~9\ & VCC))
-- \sc1|sc0|sc0|qp[3]~11\ = CARRY((\sc1|sc0|sc0|qp\(3) & !\sc1|sc0|sc0|qp[2]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc0|sc0|qp\(3),
	datad => VCC,
	cin => \sc1|sc0|sc0|qp[2]~9\,
	combout => \sc1|sc0|sc0|qp[3]~10_combout\,
	cout => \sc1|sc0|sc0|qp[3]~11\);

-- Location: FF_X66_Y51_N17
\sc1|sc0|sc0|qp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc1|sc0|sc0|qp[3]~10_combout\,
	clrn => \sc1|ALT_INV_CRST~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc0|sc0|qp\(3));

-- Location: LCCOMB_X66_Y51_N18
\sc1|sc0|sc0|qp[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc0|sc0|qp[4]~12_combout\ = (\sc1|sc0|sc0|qp\(4) & (!\sc1|sc0|sc0|qp[3]~11\)) # (!\sc1|sc0|sc0|qp\(4) & ((\sc1|sc0|sc0|qp[3]~11\) # (GND)))
-- \sc1|sc0|sc0|qp[4]~13\ = CARRY((!\sc1|sc0|sc0|qp[3]~11\) # (!\sc1|sc0|sc0|qp\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc0|sc0|qp\(4),
	datad => VCC,
	cin => \sc1|sc0|sc0|qp[3]~11\,
	combout => \sc1|sc0|sc0|qp[4]~12_combout\,
	cout => \sc1|sc0|sc0|qp[4]~13\);

-- Location: FF_X66_Y51_N19
\sc1|sc0|sc0|qp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc1|sc0|sc0|qp[4]~12_combout\,
	clrn => \sc1|ALT_INV_CRST~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc0|sc0|qp\(4));

-- Location: LCCOMB_X66_Y51_N20
\sc1|sc0|sc0|qp[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc0|sc0|qp[5]~14_combout\ = (\sc1|sc0|sc0|qp\(5) & (\sc1|sc0|sc0|qp[4]~13\ $ (GND))) # (!\sc1|sc0|sc0|qp\(5) & (!\sc1|sc0|sc0|qp[4]~13\ & VCC))
-- \sc1|sc0|sc0|qp[5]~15\ = CARRY((\sc1|sc0|sc0|qp\(5) & !\sc1|sc0|sc0|qp[4]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc0|sc0|qp\(5),
	datad => VCC,
	cin => \sc1|sc0|sc0|qp[4]~13\,
	combout => \sc1|sc0|sc0|qp[5]~14_combout\,
	cout => \sc1|sc0|sc0|qp[5]~15\);

-- Location: FF_X66_Y51_N21
\sc1|sc0|sc0|qp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc1|sc0|sc0|qp[5]~14_combout\,
	clrn => \sc1|ALT_INV_CRST~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc0|sc0|qp\(5));

-- Location: LCCOMB_X66_Y51_N22
\sc1|sc0|sc0|qp[6]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc0|sc0|qp[6]~16_combout\ = \sc1|sc0|sc0|qp[5]~15\ $ (\sc1|sc0|sc0|qp\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \sc1|sc0|sc0|qp\(6),
	cin => \sc1|sc0|sc0|qp[5]~15\,
	combout => \sc1|sc0|sc0|qp[6]~16_combout\);

-- Location: FF_X66_Y51_N31
\sc1|sc0|sc0|qp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc1|sc0|sc0|qp[6]~16_combout\,
	clrn => \sc1|ALT_INV_CRST~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc0|sc0|qp\(6));

-- Location: LCCOMB_X68_Y42_N16
\sc1|sc6|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc6|Q~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \sc1|sc6|Q~feeder_combout\);

-- Location: LCCOMB_X69_Y42_N28
\sc1|sc8|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc8|Mux0~0_combout\ = (\sc1|sc8|qp\(1)) # (!\sc1|sc8|qp\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc1|sc8|qp\(1),
	datad => \sc1|sc8|qp\(0),
	combout => \sc1|sc8|Mux0~0_combout\);

-- Location: FF_X68_Y42_N17
\sc1|sc6|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc0|sc0|qp\(6),
	d => \sc1|sc6|Q~feeder_combout\,
	clrn => \sc1|sc8|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc6|Q~q\);

-- Location: LCCOMB_X69_Y42_N22
\sc1|sc8|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc8|Mux1~0_combout\ = (\sc1|sc8|qp\(1) & (\sc1|sc6|Q~q\)) # (!\sc1|sc8|qp\(1) & ((!\sc1|sc8|qp\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc8|qp\(1),
	datac => \sc1|sc6|Q~q\,
	datad => \sc1|sc8|qp\(0),
	combout => \sc1|sc8|Mux1~0_combout\);

-- Location: FF_X69_Y42_N27
\sc1|sc8|qp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|ALT_INV_Y~clkctrl_outclk\,
	asdata => \sc1|sc8|Mux1~0_combout\,
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc8|qp\(1));

-- Location: LCCOMB_X69_Y42_N8
\sc1|sc8|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc8|Mux2~0_combout\ = (\sc1|sc8|qp\(1)) # ((!\sc1|sc8|qp\(0)) # (!\sc1|sc6|Q~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc8|qp\(1),
	datac => \sc1|sc6|Q~q\,
	datad => \sc1|sc8|qp\(0),
	combout => \sc1|sc8|Mux2~0_combout\);

-- Location: LCCOMB_X69_Y42_N16
\sc1|sc8|qp[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc8|qp[0]~feeder_combout\ = \sc1|sc8|Mux2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc1|sc8|Mux2~0_combout\,
	combout => \sc1|sc8|qp[0]~feeder_combout\);

-- Location: FF_X69_Y42_N17
\sc1|sc8|qp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|ALT_INV_Y~clkctrl_outclk\,
	d => \sc1|sc8|qp[0]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc8|qp\(0));

-- Location: LCCOMB_X69_Y42_N18
\sc1|TRST~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|TRST~0_combout\ = (((\sc1|sc8|qp\(1)) # (!\RST~input_o\)) # (!\sc1|sc8|qp\(0))) # (!\init~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \init~input_o\,
	datab => \sc1|sc8|qp\(0),
	datac => \RST~input_o\,
	datad => \sc1|sc8|qp\(1),
	combout => \sc1|TRST~0_combout\);

-- Location: FF_X69_Y42_N21
\sc1|sc1|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Trigger~input_o\,
	d => \sc1|sc1|Q~feeder_combout\,
	clrn => \sc1|ALT_INV_TRST~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc1|Q~q\);

-- Location: LCCOMB_X73_Y38_N14
\sc1|sc3|sc0|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~1_cout\ = CARRY(\sc1|sc1|Q~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc1|Q~q\,
	datad => VCC,
	cout => \sc1|sc3|sc0|Add0~1_cout\);

-- Location: LCCOMB_X73_Y38_N16
\sc1|sc3|sc0|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~2_combout\ = (\sc4|shift_reg\(0) & ((\sc3|shift_reg\(0) & (\sc1|sc3|sc0|Add0~1_cout\ & VCC)) # (!\sc3|shift_reg\(0) & (!\sc1|sc3|sc0|Add0~1_cout\)))) # (!\sc4|shift_reg\(0) & ((\sc3|shift_reg\(0) & (!\sc1|sc3|sc0|Add0~1_cout\)) # 
-- (!\sc3|shift_reg\(0) & ((\sc1|sc3|sc0|Add0~1_cout\) # (GND)))))
-- \sc1|sc3|sc0|Add0~3\ = CARRY((\sc4|shift_reg\(0) & (!\sc3|shift_reg\(0) & !\sc1|sc3|sc0|Add0~1_cout\)) # (!\sc4|shift_reg\(0) & ((!\sc1|sc3|sc0|Add0~1_cout\) # (!\sc3|shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(0),
	datab => \sc3|shift_reg\(0),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~1_cout\,
	combout => \sc1|sc3|sc0|Add0~2_combout\,
	cout => \sc1|sc3|sc0|Add0~3\);

-- Location: LCCOMB_X73_Y38_N18
\sc1|sc3|sc0|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~4_combout\ = ((\sc3|shift_reg\(1) $ (\sc4|shift_reg\(1) $ (!\sc1|sc3|sc0|Add0~3\)))) # (GND)
-- \sc1|sc3|sc0|Add0~5\ = CARRY((\sc3|shift_reg\(1) & ((\sc4|shift_reg\(1)) # (!\sc1|sc3|sc0|Add0~3\))) # (!\sc3|shift_reg\(1) & (\sc4|shift_reg\(1) & !\sc1|sc3|sc0|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(1),
	datab => \sc4|shift_reg\(1),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~3\,
	combout => \sc1|sc3|sc0|Add0~4_combout\,
	cout => \sc1|sc3|sc0|Add0~5\);

-- Location: LCCOMB_X73_Y38_N20
\sc1|sc3|sc0|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~6_combout\ = (\sc3|shift_reg\(2) & ((\sc4|shift_reg\(2) & (\sc1|sc3|sc0|Add0~5\ & VCC)) # (!\sc4|shift_reg\(2) & (!\sc1|sc3|sc0|Add0~5\)))) # (!\sc3|shift_reg\(2) & ((\sc4|shift_reg\(2) & (!\sc1|sc3|sc0|Add0~5\)) # (!\sc4|shift_reg\(2) & 
-- ((\sc1|sc3|sc0|Add0~5\) # (GND)))))
-- \sc1|sc3|sc0|Add0~7\ = CARRY((\sc3|shift_reg\(2) & (!\sc4|shift_reg\(2) & !\sc1|sc3|sc0|Add0~5\)) # (!\sc3|shift_reg\(2) & ((!\sc1|sc3|sc0|Add0~5\) # (!\sc4|shift_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(2),
	datab => \sc4|shift_reg\(2),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~5\,
	combout => \sc1|sc3|sc0|Add0~6_combout\,
	cout => \sc1|sc3|sc0|Add0~7\);

-- Location: LCCOMB_X73_Y38_N22
\sc1|sc3|sc0|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~8_combout\ = ((\sc4|shift_reg\(3) $ (\sc3|shift_reg\(3) $ (!\sc1|sc3|sc0|Add0~7\)))) # (GND)
-- \sc1|sc3|sc0|Add0~9\ = CARRY((\sc4|shift_reg\(3) & ((\sc3|shift_reg\(3)) # (!\sc1|sc3|sc0|Add0~7\))) # (!\sc4|shift_reg\(3) & (\sc3|shift_reg\(3) & !\sc1|sc3|sc0|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(3),
	datab => \sc3|shift_reg\(3),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~7\,
	combout => \sc1|sc3|sc0|Add0~8_combout\,
	cout => \sc1|sc3|sc0|Add0~9\);

-- Location: LCCOMB_X73_Y38_N24
\sc1|sc3|sc0|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~10_combout\ = (\sc4|shift_reg\(4) & ((\sc3|shift_reg\(4) & (\sc1|sc3|sc0|Add0~9\ & VCC)) # (!\sc3|shift_reg\(4) & (!\sc1|sc3|sc0|Add0~9\)))) # (!\sc4|shift_reg\(4) & ((\sc3|shift_reg\(4) & (!\sc1|sc3|sc0|Add0~9\)) # (!\sc3|shift_reg\(4) 
-- & ((\sc1|sc3|sc0|Add0~9\) # (GND)))))
-- \sc1|sc3|sc0|Add0~11\ = CARRY((\sc4|shift_reg\(4) & (!\sc3|shift_reg\(4) & !\sc1|sc3|sc0|Add0~9\)) # (!\sc4|shift_reg\(4) & ((!\sc1|sc3|sc0|Add0~9\) # (!\sc3|shift_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(4),
	datab => \sc3|shift_reg\(4),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~9\,
	combout => \sc1|sc3|sc0|Add0~10_combout\,
	cout => \sc1|sc3|sc0|Add0~11\);

-- Location: LCCOMB_X73_Y38_N26
\sc1|sc3|sc0|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~12_combout\ = ((\sc4|shift_reg\(5) $ (\sc3|shift_reg\(5) $ (!\sc1|sc3|sc0|Add0~11\)))) # (GND)
-- \sc1|sc3|sc0|Add0~13\ = CARRY((\sc4|shift_reg\(5) & ((\sc3|shift_reg\(5)) # (!\sc1|sc3|sc0|Add0~11\))) # (!\sc4|shift_reg\(5) & (\sc3|shift_reg\(5) & !\sc1|sc3|sc0|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(5),
	datab => \sc3|shift_reg\(5),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~11\,
	combout => \sc1|sc3|sc0|Add0~12_combout\,
	cout => \sc1|sc3|sc0|Add0~13\);

-- Location: LCCOMB_X73_Y38_N28
\sc1|sc3|sc0|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~14_combout\ = (\sc3|shift_reg\(6) & ((\sc4|shift_reg\(6) & (\sc1|sc3|sc0|Add0~13\ & VCC)) # (!\sc4|shift_reg\(6) & (!\sc1|sc3|sc0|Add0~13\)))) # (!\sc3|shift_reg\(6) & ((\sc4|shift_reg\(6) & (!\sc1|sc3|sc0|Add0~13\)) # 
-- (!\sc4|shift_reg\(6) & ((\sc1|sc3|sc0|Add0~13\) # (GND)))))
-- \sc1|sc3|sc0|Add0~15\ = CARRY((\sc3|shift_reg\(6) & (!\sc4|shift_reg\(6) & !\sc1|sc3|sc0|Add0~13\)) # (!\sc3|shift_reg\(6) & ((!\sc1|sc3|sc0|Add0~13\) # (!\sc4|shift_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(6),
	datab => \sc4|shift_reg\(6),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~13\,
	combout => \sc1|sc3|sc0|Add0~14_combout\,
	cout => \sc1|sc3|sc0|Add0~15\);

-- Location: LCCOMB_X73_Y38_N30
\sc1|sc3|sc0|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~16_combout\ = ((\sc3|shift_reg\(7) $ (\sc4|shift_reg\(7) $ (!\sc1|sc3|sc0|Add0~15\)))) # (GND)
-- \sc1|sc3|sc0|Add0~17\ = CARRY((\sc3|shift_reg\(7) & ((\sc4|shift_reg\(7)) # (!\sc1|sc3|sc0|Add0~15\))) # (!\sc3|shift_reg\(7) & (\sc4|shift_reg\(7) & !\sc1|sc3|sc0|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(7),
	datab => \sc4|shift_reg\(7),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~15\,
	combout => \sc1|sc3|sc0|Add0~16_combout\,
	cout => \sc1|sc3|sc0|Add0~17\);

-- Location: LCCOMB_X73_Y37_N0
\sc1|sc3|sc0|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~18_combout\ = (\sc4|shift_reg\(8) & ((\sc3|shift_reg\(8) & (\sc1|sc3|sc0|Add0~17\ & VCC)) # (!\sc3|shift_reg\(8) & (!\sc1|sc3|sc0|Add0~17\)))) # (!\sc4|shift_reg\(8) & ((\sc3|shift_reg\(8) & (!\sc1|sc3|sc0|Add0~17\)) # 
-- (!\sc3|shift_reg\(8) & ((\sc1|sc3|sc0|Add0~17\) # (GND)))))
-- \sc1|sc3|sc0|Add0~19\ = CARRY((\sc4|shift_reg\(8) & (!\sc3|shift_reg\(8) & !\sc1|sc3|sc0|Add0~17\)) # (!\sc4|shift_reg\(8) & ((!\sc1|sc3|sc0|Add0~17\) # (!\sc3|shift_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(8),
	datab => \sc3|shift_reg\(8),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~17\,
	combout => \sc1|sc3|sc0|Add0~18_combout\,
	cout => \sc1|sc3|sc0|Add0~19\);

-- Location: LCCOMB_X73_Y37_N2
\sc1|sc3|sc0|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~20_combout\ = ((\sc3|shift_reg\(9) $ (\sc4|shift_reg\(9) $ (!\sc1|sc3|sc0|Add0~19\)))) # (GND)
-- \sc1|sc3|sc0|Add0~21\ = CARRY((\sc3|shift_reg\(9) & ((\sc4|shift_reg\(9)) # (!\sc1|sc3|sc0|Add0~19\))) # (!\sc3|shift_reg\(9) & (\sc4|shift_reg\(9) & !\sc1|sc3|sc0|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(9),
	datab => \sc4|shift_reg\(9),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~19\,
	combout => \sc1|sc3|sc0|Add0~20_combout\,
	cout => \sc1|sc3|sc0|Add0~21\);

-- Location: LCCOMB_X73_Y37_N4
\sc1|sc3|sc0|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~22_combout\ = (\sc4|shift_reg\(10) & ((\sc3|shift_reg\(10) & (\sc1|sc3|sc0|Add0~21\ & VCC)) # (!\sc3|shift_reg\(10) & (!\sc1|sc3|sc0|Add0~21\)))) # (!\sc4|shift_reg\(10) & ((\sc3|shift_reg\(10) & (!\sc1|sc3|sc0|Add0~21\)) # 
-- (!\sc3|shift_reg\(10) & ((\sc1|sc3|sc0|Add0~21\) # (GND)))))
-- \sc1|sc3|sc0|Add0~23\ = CARRY((\sc4|shift_reg\(10) & (!\sc3|shift_reg\(10) & !\sc1|sc3|sc0|Add0~21\)) # (!\sc4|shift_reg\(10) & ((!\sc1|sc3|sc0|Add0~21\) # (!\sc3|shift_reg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(10),
	datab => \sc3|shift_reg\(10),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~21\,
	combout => \sc1|sc3|sc0|Add0~22_combout\,
	cout => \sc1|sc3|sc0|Add0~23\);

-- Location: LCCOMB_X73_Y37_N6
\sc1|sc3|sc0|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~24_combout\ = ((\sc3|shift_reg\(11) $ (\sc4|shift_reg\(11) $ (!\sc1|sc3|sc0|Add0~23\)))) # (GND)
-- \sc1|sc3|sc0|Add0~25\ = CARRY((\sc3|shift_reg\(11) & ((\sc4|shift_reg\(11)) # (!\sc1|sc3|sc0|Add0~23\))) # (!\sc3|shift_reg\(11) & (\sc4|shift_reg\(11) & !\sc1|sc3|sc0|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(11),
	datab => \sc4|shift_reg\(11),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~23\,
	combout => \sc1|sc3|sc0|Add0~24_combout\,
	cout => \sc1|sc3|sc0|Add0~25\);

-- Location: LCCOMB_X73_Y37_N8
\sc1|sc3|sc0|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~26_combout\ = (\sc4|shift_reg\(12) & ((\sc3|shift_reg\(12) & (\sc1|sc3|sc0|Add0~25\ & VCC)) # (!\sc3|shift_reg\(12) & (!\sc1|sc3|sc0|Add0~25\)))) # (!\sc4|shift_reg\(12) & ((\sc3|shift_reg\(12) & (!\sc1|sc3|sc0|Add0~25\)) # 
-- (!\sc3|shift_reg\(12) & ((\sc1|sc3|sc0|Add0~25\) # (GND)))))
-- \sc1|sc3|sc0|Add0~27\ = CARRY((\sc4|shift_reg\(12) & (!\sc3|shift_reg\(12) & !\sc1|sc3|sc0|Add0~25\)) # (!\sc4|shift_reg\(12) & ((!\sc1|sc3|sc0|Add0~25\) # (!\sc3|shift_reg\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(12),
	datab => \sc3|shift_reg\(12),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~25\,
	combout => \sc1|sc3|sc0|Add0~26_combout\,
	cout => \sc1|sc3|sc0|Add0~27\);

-- Location: LCCOMB_X73_Y37_N10
\sc1|sc3|sc0|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~28_combout\ = ((\sc4|shift_reg\(13) $ (\sc3|shift_reg\(13) $ (!\sc1|sc3|sc0|Add0~27\)))) # (GND)
-- \sc1|sc3|sc0|Add0~29\ = CARRY((\sc4|shift_reg\(13) & ((\sc3|shift_reg\(13)) # (!\sc1|sc3|sc0|Add0~27\))) # (!\sc4|shift_reg\(13) & (\sc3|shift_reg\(13) & !\sc1|sc3|sc0|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(13),
	datab => \sc3|shift_reg\(13),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~27\,
	combout => \sc1|sc3|sc0|Add0~28_combout\,
	cout => \sc1|sc3|sc0|Add0~29\);

-- Location: LCCOMB_X73_Y37_N12
\sc1|sc3|sc0|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~30_combout\ = (\sc3|shift_reg\(14) & ((\sc4|shift_reg\(14) & (\sc1|sc3|sc0|Add0~29\ & VCC)) # (!\sc4|shift_reg\(14) & (!\sc1|sc3|sc0|Add0~29\)))) # (!\sc3|shift_reg\(14) & ((\sc4|shift_reg\(14) & (!\sc1|sc3|sc0|Add0~29\)) # 
-- (!\sc4|shift_reg\(14) & ((\sc1|sc3|sc0|Add0~29\) # (GND)))))
-- \sc1|sc3|sc0|Add0~31\ = CARRY((\sc3|shift_reg\(14) & (!\sc4|shift_reg\(14) & !\sc1|sc3|sc0|Add0~29\)) # (!\sc3|shift_reg\(14) & ((!\sc1|sc3|sc0|Add0~29\) # (!\sc4|shift_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(14),
	datab => \sc4|shift_reg\(14),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~29\,
	combout => \sc1|sc3|sc0|Add0~30_combout\,
	cout => \sc1|sc3|sc0|Add0~31\);

-- Location: LCCOMB_X73_Y37_N14
\sc1|sc3|sc0|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~32_combout\ = ((\sc3|shift_reg\(15) $ (\sc4|shift_reg\(15) $ (!\sc1|sc3|sc0|Add0~31\)))) # (GND)
-- \sc1|sc3|sc0|Add0~33\ = CARRY((\sc3|shift_reg\(15) & ((\sc4|shift_reg\(15)) # (!\sc1|sc3|sc0|Add0~31\))) # (!\sc3|shift_reg\(15) & (\sc4|shift_reg\(15) & !\sc1|sc3|sc0|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(15),
	datab => \sc4|shift_reg\(15),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~31\,
	combout => \sc1|sc3|sc0|Add0~32_combout\,
	cout => \sc1|sc3|sc0|Add0~33\);

-- Location: LCCOMB_X73_Y37_N16
\sc1|sc3|sc0|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~34_combout\ = (\sc4|shift_reg\(16) & ((\sc3|shift_reg\(16) & (\sc1|sc3|sc0|Add0~33\ & VCC)) # (!\sc3|shift_reg\(16) & (!\sc1|sc3|sc0|Add0~33\)))) # (!\sc4|shift_reg\(16) & ((\sc3|shift_reg\(16) & (!\sc1|sc3|sc0|Add0~33\)) # 
-- (!\sc3|shift_reg\(16) & ((\sc1|sc3|sc0|Add0~33\) # (GND)))))
-- \sc1|sc3|sc0|Add0~35\ = CARRY((\sc4|shift_reg\(16) & (!\sc3|shift_reg\(16) & !\sc1|sc3|sc0|Add0~33\)) # (!\sc4|shift_reg\(16) & ((!\sc1|sc3|sc0|Add0~33\) # (!\sc3|shift_reg\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(16),
	datab => \sc3|shift_reg\(16),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~33\,
	combout => \sc1|sc3|sc0|Add0~34_combout\,
	cout => \sc1|sc3|sc0|Add0~35\);

-- Location: LCCOMB_X73_Y37_N18
\sc1|sc3|sc0|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~36_combout\ = ((\sc3|shift_reg\(17) $ (\sc4|shift_reg\(17) $ (!\sc1|sc3|sc0|Add0~35\)))) # (GND)
-- \sc1|sc3|sc0|Add0~37\ = CARRY((\sc3|shift_reg\(17) & ((\sc4|shift_reg\(17)) # (!\sc1|sc3|sc0|Add0~35\))) # (!\sc3|shift_reg\(17) & (\sc4|shift_reg\(17) & !\sc1|sc3|sc0|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(17),
	datab => \sc4|shift_reg\(17),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~35\,
	combout => \sc1|sc3|sc0|Add0~36_combout\,
	cout => \sc1|sc3|sc0|Add0~37\);

-- Location: LCCOMB_X73_Y37_N20
\sc1|sc3|sc0|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~38_combout\ = (\sc3|shift_reg\(18) & ((\sc4|shift_reg\(18) & (\sc1|sc3|sc0|Add0~37\ & VCC)) # (!\sc4|shift_reg\(18) & (!\sc1|sc3|sc0|Add0~37\)))) # (!\sc3|shift_reg\(18) & ((\sc4|shift_reg\(18) & (!\sc1|sc3|sc0|Add0~37\)) # 
-- (!\sc4|shift_reg\(18) & ((\sc1|sc3|sc0|Add0~37\) # (GND)))))
-- \sc1|sc3|sc0|Add0~39\ = CARRY((\sc3|shift_reg\(18) & (!\sc4|shift_reg\(18) & !\sc1|sc3|sc0|Add0~37\)) # (!\sc3|shift_reg\(18) & ((!\sc1|sc3|sc0|Add0~37\) # (!\sc4|shift_reg\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(18),
	datab => \sc4|shift_reg\(18),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~37\,
	combout => \sc1|sc3|sc0|Add0~38_combout\,
	cout => \sc1|sc3|sc0|Add0~39\);

-- Location: LCCOMB_X73_Y37_N22
\sc1|sc3|sc0|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~40_combout\ = ((\sc3|shift_reg\(19) $ (\sc4|shift_reg\(19) $ (!\sc1|sc3|sc0|Add0~39\)))) # (GND)
-- \sc1|sc3|sc0|Add0~41\ = CARRY((\sc3|shift_reg\(19) & ((\sc4|shift_reg\(19)) # (!\sc1|sc3|sc0|Add0~39\))) # (!\sc3|shift_reg\(19) & (\sc4|shift_reg\(19) & !\sc1|sc3|sc0|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(19),
	datab => \sc4|shift_reg\(19),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~39\,
	combout => \sc1|sc3|sc0|Add0~40_combout\,
	cout => \sc1|sc3|sc0|Add0~41\);

-- Location: LCCOMB_X73_Y37_N24
\sc1|sc3|sc0|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~42_combout\ = (\sc3|shift_reg\(20) & ((\sc4|shift_reg\(20) & (\sc1|sc3|sc0|Add0~41\ & VCC)) # (!\sc4|shift_reg\(20) & (!\sc1|sc3|sc0|Add0~41\)))) # (!\sc3|shift_reg\(20) & ((\sc4|shift_reg\(20) & (!\sc1|sc3|sc0|Add0~41\)) # 
-- (!\sc4|shift_reg\(20) & ((\sc1|sc3|sc0|Add0~41\) # (GND)))))
-- \sc1|sc3|sc0|Add0~43\ = CARRY((\sc3|shift_reg\(20) & (!\sc4|shift_reg\(20) & !\sc1|sc3|sc0|Add0~41\)) # (!\sc3|shift_reg\(20) & ((!\sc1|sc3|sc0|Add0~41\) # (!\sc4|shift_reg\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(20),
	datab => \sc4|shift_reg\(20),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~41\,
	combout => \sc1|sc3|sc0|Add0~42_combout\,
	cout => \sc1|sc3|sc0|Add0~43\);

-- Location: LCCOMB_X73_Y37_N26
\sc1|sc3|sc0|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~44_combout\ = ((\sc3|shift_reg\(21) $ (\sc4|shift_reg\(21) $ (!\sc1|sc3|sc0|Add0~43\)))) # (GND)
-- \sc1|sc3|sc0|Add0~45\ = CARRY((\sc3|shift_reg\(21) & ((\sc4|shift_reg\(21)) # (!\sc1|sc3|sc0|Add0~43\))) # (!\sc3|shift_reg\(21) & (\sc4|shift_reg\(21) & !\sc1|sc3|sc0|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(21),
	datab => \sc4|shift_reg\(21),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~43\,
	combout => \sc1|sc3|sc0|Add0~44_combout\,
	cout => \sc1|sc3|sc0|Add0~45\);

-- Location: LCCOMB_X73_Y37_N28
\sc1|sc3|sc0|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~46_combout\ = (\sc3|shift_reg\(22) & ((\sc4|shift_reg\(22) & (\sc1|sc3|sc0|Add0~45\ & VCC)) # (!\sc4|shift_reg\(22) & (!\sc1|sc3|sc0|Add0~45\)))) # (!\sc3|shift_reg\(22) & ((\sc4|shift_reg\(22) & (!\sc1|sc3|sc0|Add0~45\)) # 
-- (!\sc4|shift_reg\(22) & ((\sc1|sc3|sc0|Add0~45\) # (GND)))))
-- \sc1|sc3|sc0|Add0~47\ = CARRY((\sc3|shift_reg\(22) & (!\sc4|shift_reg\(22) & !\sc1|sc3|sc0|Add0~45\)) # (!\sc3|shift_reg\(22) & ((!\sc1|sc3|sc0|Add0~45\) # (!\sc4|shift_reg\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(22),
	datab => \sc4|shift_reg\(22),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~45\,
	combout => \sc1|sc3|sc0|Add0~46_combout\,
	cout => \sc1|sc3|sc0|Add0~47\);

-- Location: LCCOMB_X73_Y37_N30
\sc1|sc3|sc0|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~48_combout\ = ((\sc3|shift_reg\(23) $ (\sc4|shift_reg\(23) $ (!\sc1|sc3|sc0|Add0~47\)))) # (GND)
-- \sc1|sc3|sc0|Add0~49\ = CARRY((\sc3|shift_reg\(23) & ((\sc4|shift_reg\(23)) # (!\sc1|sc3|sc0|Add0~47\))) # (!\sc3|shift_reg\(23) & (\sc4|shift_reg\(23) & !\sc1|sc3|sc0|Add0~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(23),
	datab => \sc4|shift_reg\(23),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~47\,
	combout => \sc1|sc3|sc0|Add0~48_combout\,
	cout => \sc1|sc3|sc0|Add0~49\);

-- Location: LCCOMB_X73_Y36_N0
\sc1|sc3|sc0|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~50_combout\ = (\sc3|shift_reg\(24) & ((\sc4|shift_reg\(24) & (\sc1|sc3|sc0|Add0~49\ & VCC)) # (!\sc4|shift_reg\(24) & (!\sc1|sc3|sc0|Add0~49\)))) # (!\sc3|shift_reg\(24) & ((\sc4|shift_reg\(24) & (!\sc1|sc3|sc0|Add0~49\)) # 
-- (!\sc4|shift_reg\(24) & ((\sc1|sc3|sc0|Add0~49\) # (GND)))))
-- \sc1|sc3|sc0|Add0~51\ = CARRY((\sc3|shift_reg\(24) & (!\sc4|shift_reg\(24) & !\sc1|sc3|sc0|Add0~49\)) # (!\sc3|shift_reg\(24) & ((!\sc1|sc3|sc0|Add0~49\) # (!\sc4|shift_reg\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(24),
	datab => \sc4|shift_reg\(24),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~49\,
	combout => \sc1|sc3|sc0|Add0~50_combout\,
	cout => \sc1|sc3|sc0|Add0~51\);

-- Location: LCCOMB_X73_Y36_N2
\sc1|sc3|sc0|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~52_combout\ = ((\sc3|shift_reg\(25) $ (\sc4|shift_reg\(25) $ (!\sc1|sc3|sc0|Add0~51\)))) # (GND)
-- \sc1|sc3|sc0|Add0~53\ = CARRY((\sc3|shift_reg\(25) & ((\sc4|shift_reg\(25)) # (!\sc1|sc3|sc0|Add0~51\))) # (!\sc3|shift_reg\(25) & (\sc4|shift_reg\(25) & !\sc1|sc3|sc0|Add0~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(25),
	datab => \sc4|shift_reg\(25),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~51\,
	combout => \sc1|sc3|sc0|Add0~52_combout\,
	cout => \sc1|sc3|sc0|Add0~53\);

-- Location: LCCOMB_X73_Y36_N4
\sc1|sc3|sc0|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~54_combout\ = (\sc4|shift_reg\(26) & ((\sc3|shift_reg\(26) & (\sc1|sc3|sc0|Add0~53\ & VCC)) # (!\sc3|shift_reg\(26) & (!\sc1|sc3|sc0|Add0~53\)))) # (!\sc4|shift_reg\(26) & ((\sc3|shift_reg\(26) & (!\sc1|sc3|sc0|Add0~53\)) # 
-- (!\sc3|shift_reg\(26) & ((\sc1|sc3|sc0|Add0~53\) # (GND)))))
-- \sc1|sc3|sc0|Add0~55\ = CARRY((\sc4|shift_reg\(26) & (!\sc3|shift_reg\(26) & !\sc1|sc3|sc0|Add0~53\)) # (!\sc4|shift_reg\(26) & ((!\sc1|sc3|sc0|Add0~53\) # (!\sc3|shift_reg\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(26),
	datab => \sc3|shift_reg\(26),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~53\,
	combout => \sc1|sc3|sc0|Add0~54_combout\,
	cout => \sc1|sc3|sc0|Add0~55\);

-- Location: LCCOMB_X73_Y36_N6
\sc1|sc3|sc0|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~56_combout\ = ((\sc3|shift_reg\(27) $ (\sc4|shift_reg\(27) $ (!\sc1|sc3|sc0|Add0~55\)))) # (GND)
-- \sc1|sc3|sc0|Add0~57\ = CARRY((\sc3|shift_reg\(27) & ((\sc4|shift_reg\(27)) # (!\sc1|sc3|sc0|Add0~55\))) # (!\sc3|shift_reg\(27) & (\sc4|shift_reg\(27) & !\sc1|sc3|sc0|Add0~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(27),
	datab => \sc4|shift_reg\(27),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~55\,
	combout => \sc1|sc3|sc0|Add0~56_combout\,
	cout => \sc1|sc3|sc0|Add0~57\);

-- Location: LCCOMB_X73_Y36_N8
\sc1|sc3|sc0|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~58_combout\ = (\sc4|shift_reg\(28) & ((\sc3|shift_reg\(28) & (\sc1|sc3|sc0|Add0~57\ & VCC)) # (!\sc3|shift_reg\(28) & (!\sc1|sc3|sc0|Add0~57\)))) # (!\sc4|shift_reg\(28) & ((\sc3|shift_reg\(28) & (!\sc1|sc3|sc0|Add0~57\)) # 
-- (!\sc3|shift_reg\(28) & ((\sc1|sc3|sc0|Add0~57\) # (GND)))))
-- \sc1|sc3|sc0|Add0~59\ = CARRY((\sc4|shift_reg\(28) & (!\sc3|shift_reg\(28) & !\sc1|sc3|sc0|Add0~57\)) # (!\sc4|shift_reg\(28) & ((!\sc1|sc3|sc0|Add0~57\) # (!\sc3|shift_reg\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(28),
	datab => \sc3|shift_reg\(28),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~57\,
	combout => \sc1|sc3|sc0|Add0~58_combout\,
	cout => \sc1|sc3|sc0|Add0~59\);

-- Location: LCCOMB_X73_Y36_N10
\sc1|sc3|sc0|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~60_combout\ = ((\sc3|shift_reg\(29) $ (\sc4|shift_reg\(29) $ (!\sc1|sc3|sc0|Add0~59\)))) # (GND)
-- \sc1|sc3|sc0|Add0~61\ = CARRY((\sc3|shift_reg\(29) & ((\sc4|shift_reg\(29)) # (!\sc1|sc3|sc0|Add0~59\))) # (!\sc3|shift_reg\(29) & (\sc4|shift_reg\(29) & !\sc1|sc3|sc0|Add0~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(29),
	datab => \sc4|shift_reg\(29),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~59\,
	combout => \sc1|sc3|sc0|Add0~60_combout\,
	cout => \sc1|sc3|sc0|Add0~61\);

-- Location: LCCOMB_X73_Y36_N12
\sc1|sc3|sc0|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~62_combout\ = (\sc4|shift_reg\(30) & ((\sc3|shift_reg\(30) & (\sc1|sc3|sc0|Add0~61\ & VCC)) # (!\sc3|shift_reg\(30) & (!\sc1|sc3|sc0|Add0~61\)))) # (!\sc4|shift_reg\(30) & ((\sc3|shift_reg\(30) & (!\sc1|sc3|sc0|Add0~61\)) # 
-- (!\sc3|shift_reg\(30) & ((\sc1|sc3|sc0|Add0~61\) # (GND)))))
-- \sc1|sc3|sc0|Add0~63\ = CARRY((\sc4|shift_reg\(30) & (!\sc3|shift_reg\(30) & !\sc1|sc3|sc0|Add0~61\)) # (!\sc4|shift_reg\(30) & ((!\sc1|sc3|sc0|Add0~61\) # (!\sc3|shift_reg\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(30),
	datab => \sc3|shift_reg\(30),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~61\,
	combout => \sc1|sc3|sc0|Add0~62_combout\,
	cout => \sc1|sc3|sc0|Add0~63\);

-- Location: LCCOMB_X73_Y36_N14
\sc1|sc3|sc0|Add0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~64_combout\ = ((\sc4|shift_reg\(31) $ (\sc3|shift_reg\(31) $ (!\sc1|sc3|sc0|Add0~63\)))) # (GND)
-- \sc1|sc3|sc0|Add0~65\ = CARRY((\sc4|shift_reg\(31) & ((\sc3|shift_reg\(31)) # (!\sc1|sc3|sc0|Add0~63\))) # (!\sc4|shift_reg\(31) & (\sc3|shift_reg\(31) & !\sc1|sc3|sc0|Add0~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(31),
	datab => \sc3|shift_reg\(31),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~63\,
	combout => \sc1|sc3|sc0|Add0~64_combout\,
	cout => \sc1|sc3|sc0|Add0~65\);

-- Location: LCCOMB_X73_Y36_N16
\sc1|sc3|sc0|Add0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~66_combout\ = (\sc4|shift_reg\(32) & ((\sc3|shift_reg\(32) & (\sc1|sc3|sc0|Add0~65\ & VCC)) # (!\sc3|shift_reg\(32) & (!\sc1|sc3|sc0|Add0~65\)))) # (!\sc4|shift_reg\(32) & ((\sc3|shift_reg\(32) & (!\sc1|sc3|sc0|Add0~65\)) # 
-- (!\sc3|shift_reg\(32) & ((\sc1|sc3|sc0|Add0~65\) # (GND)))))
-- \sc1|sc3|sc0|Add0~67\ = CARRY((\sc4|shift_reg\(32) & (!\sc3|shift_reg\(32) & !\sc1|sc3|sc0|Add0~65\)) # (!\sc4|shift_reg\(32) & ((!\sc1|sc3|sc0|Add0~65\) # (!\sc3|shift_reg\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(32),
	datab => \sc3|shift_reg\(32),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~65\,
	combout => \sc1|sc3|sc0|Add0~66_combout\,
	cout => \sc1|sc3|sc0|Add0~67\);

-- Location: LCCOMB_X73_Y36_N18
\sc1|sc3|sc0|Add0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~68_combout\ = ((\sc4|shift_reg\(33) $ (\sc3|shift_reg\(33) $ (!\sc1|sc3|sc0|Add0~67\)))) # (GND)
-- \sc1|sc3|sc0|Add0~69\ = CARRY((\sc4|shift_reg\(33) & ((\sc3|shift_reg\(33)) # (!\sc1|sc3|sc0|Add0~67\))) # (!\sc4|shift_reg\(33) & (\sc3|shift_reg\(33) & !\sc1|sc3|sc0|Add0~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(33),
	datab => \sc3|shift_reg\(33),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~67\,
	combout => \sc1|sc3|sc0|Add0~68_combout\,
	cout => \sc1|sc3|sc0|Add0~69\);

-- Location: LCCOMB_X73_Y36_N20
\sc1|sc3|sc0|Add0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~70_combout\ = (\sc4|shift_reg\(34) & ((\sc3|shift_reg\(34) & (\sc1|sc3|sc0|Add0~69\ & VCC)) # (!\sc3|shift_reg\(34) & (!\sc1|sc3|sc0|Add0~69\)))) # (!\sc4|shift_reg\(34) & ((\sc3|shift_reg\(34) & (!\sc1|sc3|sc0|Add0~69\)) # 
-- (!\sc3|shift_reg\(34) & ((\sc1|sc3|sc0|Add0~69\) # (GND)))))
-- \sc1|sc3|sc0|Add0~71\ = CARRY((\sc4|shift_reg\(34) & (!\sc3|shift_reg\(34) & !\sc1|sc3|sc0|Add0~69\)) # (!\sc4|shift_reg\(34) & ((!\sc1|sc3|sc0|Add0~69\) # (!\sc3|shift_reg\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(34),
	datab => \sc3|shift_reg\(34),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~69\,
	combout => \sc1|sc3|sc0|Add0~70_combout\,
	cout => \sc1|sc3|sc0|Add0~71\);

-- Location: LCCOMB_X73_Y36_N22
\sc1|sc3|sc0|Add0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~72_combout\ = ((\sc4|shift_reg\(35) $ (\sc3|shift_reg\(35) $ (!\sc1|sc3|sc0|Add0~71\)))) # (GND)
-- \sc1|sc3|sc0|Add0~73\ = CARRY((\sc4|shift_reg\(35) & ((\sc3|shift_reg\(35)) # (!\sc1|sc3|sc0|Add0~71\))) # (!\sc4|shift_reg\(35) & (\sc3|shift_reg\(35) & !\sc1|sc3|sc0|Add0~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(35),
	datab => \sc3|shift_reg\(35),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~71\,
	combout => \sc1|sc3|sc0|Add0~72_combout\,
	cout => \sc1|sc3|sc0|Add0~73\);

-- Location: LCCOMB_X73_Y36_N24
\sc1|sc3|sc0|Add0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~74_combout\ = (\sc4|shift_reg\(36) & ((\sc3|shift_reg\(36) & (\sc1|sc3|sc0|Add0~73\ & VCC)) # (!\sc3|shift_reg\(36) & (!\sc1|sc3|sc0|Add0~73\)))) # (!\sc4|shift_reg\(36) & ((\sc3|shift_reg\(36) & (!\sc1|sc3|sc0|Add0~73\)) # 
-- (!\sc3|shift_reg\(36) & ((\sc1|sc3|sc0|Add0~73\) # (GND)))))
-- \sc1|sc3|sc0|Add0~75\ = CARRY((\sc4|shift_reg\(36) & (!\sc3|shift_reg\(36) & !\sc1|sc3|sc0|Add0~73\)) # (!\sc4|shift_reg\(36) & ((!\sc1|sc3|sc0|Add0~73\) # (!\sc3|shift_reg\(36)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(36),
	datab => \sc3|shift_reg\(36),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~73\,
	combout => \sc1|sc3|sc0|Add0~74_combout\,
	cout => \sc1|sc3|sc0|Add0~75\);

-- Location: LCCOMB_X73_Y36_N26
\sc1|sc3|sc0|Add0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~76_combout\ = ((\sc4|shift_reg\(37) $ (\sc3|shift_reg\(37) $ (!\sc1|sc3|sc0|Add0~75\)))) # (GND)
-- \sc1|sc3|sc0|Add0~77\ = CARRY((\sc4|shift_reg\(37) & ((\sc3|shift_reg\(37)) # (!\sc1|sc3|sc0|Add0~75\))) # (!\sc4|shift_reg\(37) & (\sc3|shift_reg\(37) & !\sc1|sc3|sc0|Add0~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(37),
	datab => \sc3|shift_reg\(37),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~75\,
	combout => \sc1|sc3|sc0|Add0~76_combout\,
	cout => \sc1|sc3|sc0|Add0~77\);

-- Location: LCCOMB_X73_Y36_N28
\sc1|sc3|sc0|Add0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~78_combout\ = (\sc3|shift_reg\(38) & ((\sc4|shift_reg\(38) & (\sc1|sc3|sc0|Add0~77\ & VCC)) # (!\sc4|shift_reg\(38) & (!\sc1|sc3|sc0|Add0~77\)))) # (!\sc3|shift_reg\(38) & ((\sc4|shift_reg\(38) & (!\sc1|sc3|sc0|Add0~77\)) # 
-- (!\sc4|shift_reg\(38) & ((\sc1|sc3|sc0|Add0~77\) # (GND)))))
-- \sc1|sc3|sc0|Add0~79\ = CARRY((\sc3|shift_reg\(38) & (!\sc4|shift_reg\(38) & !\sc1|sc3|sc0|Add0~77\)) # (!\sc3|shift_reg\(38) & ((!\sc1|sc3|sc0|Add0~77\) # (!\sc4|shift_reg\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(38),
	datab => \sc4|shift_reg\(38),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~77\,
	combout => \sc1|sc3|sc0|Add0~78_combout\,
	cout => \sc1|sc3|sc0|Add0~79\);

-- Location: LCCOMB_X73_Y36_N30
\sc1|sc3|sc0|Add0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~80_combout\ = ((\sc4|shift_reg\(39) $ (\sc3|shift_reg\(39) $ (!\sc1|sc3|sc0|Add0~79\)))) # (GND)
-- \sc1|sc3|sc0|Add0~81\ = CARRY((\sc4|shift_reg\(39) & ((\sc3|shift_reg\(39)) # (!\sc1|sc3|sc0|Add0~79\))) # (!\sc4|shift_reg\(39) & (\sc3|shift_reg\(39) & !\sc1|sc3|sc0|Add0~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(39),
	datab => \sc3|shift_reg\(39),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~79\,
	combout => \sc1|sc3|sc0|Add0~80_combout\,
	cout => \sc1|sc3|sc0|Add0~81\);

-- Location: LCCOMB_X73_Y35_N0
\sc1|sc3|sc0|Add0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~82_combout\ = (\sc3|shift_reg\(40) & ((\sc4|shift_reg\(40) & (\sc1|sc3|sc0|Add0~81\ & VCC)) # (!\sc4|shift_reg\(40) & (!\sc1|sc3|sc0|Add0~81\)))) # (!\sc3|shift_reg\(40) & ((\sc4|shift_reg\(40) & (!\sc1|sc3|sc0|Add0~81\)) # 
-- (!\sc4|shift_reg\(40) & ((\sc1|sc3|sc0|Add0~81\) # (GND)))))
-- \sc1|sc3|sc0|Add0~83\ = CARRY((\sc3|shift_reg\(40) & (!\sc4|shift_reg\(40) & !\sc1|sc3|sc0|Add0~81\)) # (!\sc3|shift_reg\(40) & ((!\sc1|sc3|sc0|Add0~81\) # (!\sc4|shift_reg\(40)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(40),
	datab => \sc4|shift_reg\(40),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~81\,
	combout => \sc1|sc3|sc0|Add0~82_combout\,
	cout => \sc1|sc3|sc0|Add0~83\);

-- Location: LCCOMB_X73_Y35_N2
\sc1|sc3|sc0|Add0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~84_combout\ = ((\sc4|shift_reg\(41) $ (\sc3|shift_reg\(41) $ (!\sc1|sc3|sc0|Add0~83\)))) # (GND)
-- \sc1|sc3|sc0|Add0~85\ = CARRY((\sc4|shift_reg\(41) & ((\sc3|shift_reg\(41)) # (!\sc1|sc3|sc0|Add0~83\))) # (!\sc4|shift_reg\(41) & (\sc3|shift_reg\(41) & !\sc1|sc3|sc0|Add0~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(41),
	datab => \sc3|shift_reg\(41),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~83\,
	combout => \sc1|sc3|sc0|Add0~84_combout\,
	cout => \sc1|sc3|sc0|Add0~85\);

-- Location: LCCOMB_X73_Y35_N4
\sc1|sc3|sc0|Add0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~86_combout\ = (\sc3|shift_reg\(42) & ((\sc4|shift_reg\(42) & (\sc1|sc3|sc0|Add0~85\ & VCC)) # (!\sc4|shift_reg\(42) & (!\sc1|sc3|sc0|Add0~85\)))) # (!\sc3|shift_reg\(42) & ((\sc4|shift_reg\(42) & (!\sc1|sc3|sc0|Add0~85\)) # 
-- (!\sc4|shift_reg\(42) & ((\sc1|sc3|sc0|Add0~85\) # (GND)))))
-- \sc1|sc3|sc0|Add0~87\ = CARRY((\sc3|shift_reg\(42) & (!\sc4|shift_reg\(42) & !\sc1|sc3|sc0|Add0~85\)) # (!\sc3|shift_reg\(42) & ((!\sc1|sc3|sc0|Add0~85\) # (!\sc4|shift_reg\(42)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(42),
	datab => \sc4|shift_reg\(42),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~85\,
	combout => \sc1|sc3|sc0|Add0~86_combout\,
	cout => \sc1|sc3|sc0|Add0~87\);

-- Location: LCCOMB_X73_Y35_N6
\sc1|sc3|sc0|Add0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~88_combout\ = ((\sc3|shift_reg\(43) $ (\sc4|shift_reg\(43) $ (!\sc1|sc3|sc0|Add0~87\)))) # (GND)
-- \sc1|sc3|sc0|Add0~89\ = CARRY((\sc3|shift_reg\(43) & ((\sc4|shift_reg\(43)) # (!\sc1|sc3|sc0|Add0~87\))) # (!\sc3|shift_reg\(43) & (\sc4|shift_reg\(43) & !\sc1|sc3|sc0|Add0~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(43),
	datab => \sc4|shift_reg\(43),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~87\,
	combout => \sc1|sc3|sc0|Add0~88_combout\,
	cout => \sc1|sc3|sc0|Add0~89\);

-- Location: LCCOMB_X73_Y35_N8
\sc1|sc3|sc0|Add0~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~90_combout\ = (\sc3|shift_reg\(44) & ((\sc4|shift_reg\(44) & (\sc1|sc3|sc0|Add0~89\ & VCC)) # (!\sc4|shift_reg\(44) & (!\sc1|sc3|sc0|Add0~89\)))) # (!\sc3|shift_reg\(44) & ((\sc4|shift_reg\(44) & (!\sc1|sc3|sc0|Add0~89\)) # 
-- (!\sc4|shift_reg\(44) & ((\sc1|sc3|sc0|Add0~89\) # (GND)))))
-- \sc1|sc3|sc0|Add0~91\ = CARRY((\sc3|shift_reg\(44) & (!\sc4|shift_reg\(44) & !\sc1|sc3|sc0|Add0~89\)) # (!\sc3|shift_reg\(44) & ((!\sc1|sc3|sc0|Add0~89\) # (!\sc4|shift_reg\(44)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(44),
	datab => \sc4|shift_reg\(44),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~89\,
	combout => \sc1|sc3|sc0|Add0~90_combout\,
	cout => \sc1|sc3|sc0|Add0~91\);

-- Location: LCCOMB_X73_Y35_N10
\sc1|sc3|sc0|Add0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~92_combout\ = ((\sc3|shift_reg\(45) $ (\sc4|shift_reg\(45) $ (!\sc1|sc3|sc0|Add0~91\)))) # (GND)
-- \sc1|sc3|sc0|Add0~93\ = CARRY((\sc3|shift_reg\(45) & ((\sc4|shift_reg\(45)) # (!\sc1|sc3|sc0|Add0~91\))) # (!\sc3|shift_reg\(45) & (\sc4|shift_reg\(45) & !\sc1|sc3|sc0|Add0~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(45),
	datab => \sc4|shift_reg\(45),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~91\,
	combout => \sc1|sc3|sc0|Add0~92_combout\,
	cout => \sc1|sc3|sc0|Add0~93\);

-- Location: LCCOMB_X73_Y35_N12
\sc1|sc3|sc0|Add0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~94_combout\ = (\sc3|shift_reg\(46) & ((\sc4|shift_reg\(46) & (\sc1|sc3|sc0|Add0~93\ & VCC)) # (!\sc4|shift_reg\(46) & (!\sc1|sc3|sc0|Add0~93\)))) # (!\sc3|shift_reg\(46) & ((\sc4|shift_reg\(46) & (!\sc1|sc3|sc0|Add0~93\)) # 
-- (!\sc4|shift_reg\(46) & ((\sc1|sc3|sc0|Add0~93\) # (GND)))))
-- \sc1|sc3|sc0|Add0~95\ = CARRY((\sc3|shift_reg\(46) & (!\sc4|shift_reg\(46) & !\sc1|sc3|sc0|Add0~93\)) # (!\sc3|shift_reg\(46) & ((!\sc1|sc3|sc0|Add0~93\) # (!\sc4|shift_reg\(46)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(46),
	datab => \sc4|shift_reg\(46),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~93\,
	combout => \sc1|sc3|sc0|Add0~94_combout\,
	cout => \sc1|sc3|sc0|Add0~95\);

-- Location: LCCOMB_X73_Y35_N14
\sc1|sc3|sc0|Add0~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~96_combout\ = ((\sc4|shift_reg\(47) $ (\sc3|shift_reg\(47) $ (!\sc1|sc3|sc0|Add0~95\)))) # (GND)
-- \sc1|sc3|sc0|Add0~97\ = CARRY((\sc4|shift_reg\(47) & ((\sc3|shift_reg\(47)) # (!\sc1|sc3|sc0|Add0~95\))) # (!\sc4|shift_reg\(47) & (\sc3|shift_reg\(47) & !\sc1|sc3|sc0|Add0~95\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(47),
	datab => \sc3|shift_reg\(47),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~95\,
	combout => \sc1|sc3|sc0|Add0~96_combout\,
	cout => \sc1|sc3|sc0|Add0~97\);

-- Location: LCCOMB_X73_Y35_N16
\sc1|sc3|sc0|Add0~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~98_combout\ = (\sc4|shift_reg\(48) & ((\sc3|shift_reg\(48) & (\sc1|sc3|sc0|Add0~97\ & VCC)) # (!\sc3|shift_reg\(48) & (!\sc1|sc3|sc0|Add0~97\)))) # (!\sc4|shift_reg\(48) & ((\sc3|shift_reg\(48) & (!\sc1|sc3|sc0|Add0~97\)) # 
-- (!\sc3|shift_reg\(48) & ((\sc1|sc3|sc0|Add0~97\) # (GND)))))
-- \sc1|sc3|sc0|Add0~99\ = CARRY((\sc4|shift_reg\(48) & (!\sc3|shift_reg\(48) & !\sc1|sc3|sc0|Add0~97\)) # (!\sc4|shift_reg\(48) & ((!\sc1|sc3|sc0|Add0~97\) # (!\sc3|shift_reg\(48)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(48),
	datab => \sc3|shift_reg\(48),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~97\,
	combout => \sc1|sc3|sc0|Add0~98_combout\,
	cout => \sc1|sc3|sc0|Add0~99\);

-- Location: LCCOMB_X73_Y35_N18
\sc1|sc3|sc0|Add0~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~100_combout\ = ((\sc4|shift_reg\(49) $ (\sc3|shift_reg\(49) $ (!\sc1|sc3|sc0|Add0~99\)))) # (GND)
-- \sc1|sc3|sc0|Add0~101\ = CARRY((\sc4|shift_reg\(49) & ((\sc3|shift_reg\(49)) # (!\sc1|sc3|sc0|Add0~99\))) # (!\sc4|shift_reg\(49) & (\sc3|shift_reg\(49) & !\sc1|sc3|sc0|Add0~99\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(49),
	datab => \sc3|shift_reg\(49),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~99\,
	combout => \sc1|sc3|sc0|Add0~100_combout\,
	cout => \sc1|sc3|sc0|Add0~101\);

-- Location: LCCOMB_X73_Y35_N20
\sc1|sc3|sc0|Add0~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~102_combout\ = (\sc3|shift_reg\(50) & ((\sc4|shift_reg\(50) & (\sc1|sc3|sc0|Add0~101\ & VCC)) # (!\sc4|shift_reg\(50) & (!\sc1|sc3|sc0|Add0~101\)))) # (!\sc3|shift_reg\(50) & ((\sc4|shift_reg\(50) & (!\sc1|sc3|sc0|Add0~101\)) # 
-- (!\sc4|shift_reg\(50) & ((\sc1|sc3|sc0|Add0~101\) # (GND)))))
-- \sc1|sc3|sc0|Add0~103\ = CARRY((\sc3|shift_reg\(50) & (!\sc4|shift_reg\(50) & !\sc1|sc3|sc0|Add0~101\)) # (!\sc3|shift_reg\(50) & ((!\sc1|sc3|sc0|Add0~101\) # (!\sc4|shift_reg\(50)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(50),
	datab => \sc4|shift_reg\(50),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~101\,
	combout => \sc1|sc3|sc0|Add0~102_combout\,
	cout => \sc1|sc3|sc0|Add0~103\);

-- Location: LCCOMB_X73_Y35_N22
\sc1|sc3|sc0|Add0~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~104_combout\ = ((\sc3|shift_reg\(51) $ (\sc4|shift_reg\(51) $ (!\sc1|sc3|sc0|Add0~103\)))) # (GND)
-- \sc1|sc3|sc0|Add0~105\ = CARRY((\sc3|shift_reg\(51) & ((\sc4|shift_reg\(51)) # (!\sc1|sc3|sc0|Add0~103\))) # (!\sc3|shift_reg\(51) & (\sc4|shift_reg\(51) & !\sc1|sc3|sc0|Add0~103\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(51),
	datab => \sc4|shift_reg\(51),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~103\,
	combout => \sc1|sc3|sc0|Add0~104_combout\,
	cout => \sc1|sc3|sc0|Add0~105\);

-- Location: LCCOMB_X73_Y35_N24
\sc1|sc3|sc0|Add0~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~106_combout\ = (\sc3|shift_reg\(52) & ((\sc4|shift_reg\(52) & (\sc1|sc3|sc0|Add0~105\ & VCC)) # (!\sc4|shift_reg\(52) & (!\sc1|sc3|sc0|Add0~105\)))) # (!\sc3|shift_reg\(52) & ((\sc4|shift_reg\(52) & (!\sc1|sc3|sc0|Add0~105\)) # 
-- (!\sc4|shift_reg\(52) & ((\sc1|sc3|sc0|Add0~105\) # (GND)))))
-- \sc1|sc3|sc0|Add0~107\ = CARRY((\sc3|shift_reg\(52) & (!\sc4|shift_reg\(52) & !\sc1|sc3|sc0|Add0~105\)) # (!\sc3|shift_reg\(52) & ((!\sc1|sc3|sc0|Add0~105\) # (!\sc4|shift_reg\(52)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(52),
	datab => \sc4|shift_reg\(52),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~105\,
	combout => \sc1|sc3|sc0|Add0~106_combout\,
	cout => \sc1|sc3|sc0|Add0~107\);

-- Location: LCCOMB_X73_Y35_N26
\sc1|sc3|sc0|Add0~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~108_combout\ = ((\sc4|shift_reg\(53) $ (\sc3|shift_reg\(53) $ (!\sc1|sc3|sc0|Add0~107\)))) # (GND)
-- \sc1|sc3|sc0|Add0~109\ = CARRY((\sc4|shift_reg\(53) & ((\sc3|shift_reg\(53)) # (!\sc1|sc3|sc0|Add0~107\))) # (!\sc4|shift_reg\(53) & (\sc3|shift_reg\(53) & !\sc1|sc3|sc0|Add0~107\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(53),
	datab => \sc3|shift_reg\(53),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~107\,
	combout => \sc1|sc3|sc0|Add0~108_combout\,
	cout => \sc1|sc3|sc0|Add0~109\);

-- Location: LCCOMB_X73_Y35_N28
\sc1|sc3|sc0|Add0~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~110_combout\ = (\sc3|shift_reg\(54) & ((\sc4|shift_reg\(54) & (\sc1|sc3|sc0|Add0~109\ & VCC)) # (!\sc4|shift_reg\(54) & (!\sc1|sc3|sc0|Add0~109\)))) # (!\sc3|shift_reg\(54) & ((\sc4|shift_reg\(54) & (!\sc1|sc3|sc0|Add0~109\)) # 
-- (!\sc4|shift_reg\(54) & ((\sc1|sc3|sc0|Add0~109\) # (GND)))))
-- \sc1|sc3|sc0|Add0~111\ = CARRY((\sc3|shift_reg\(54) & (!\sc4|shift_reg\(54) & !\sc1|sc3|sc0|Add0~109\)) # (!\sc3|shift_reg\(54) & ((!\sc1|sc3|sc0|Add0~109\) # (!\sc4|shift_reg\(54)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(54),
	datab => \sc4|shift_reg\(54),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~109\,
	combout => \sc1|sc3|sc0|Add0~110_combout\,
	cout => \sc1|sc3|sc0|Add0~111\);

-- Location: LCCOMB_X73_Y35_N30
\sc1|sc3|sc0|Add0~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~112_combout\ = ((\sc3|shift_reg\(55) $ (\sc4|shift_reg\(55) $ (!\sc1|sc3|sc0|Add0~111\)))) # (GND)
-- \sc1|sc3|sc0|Add0~113\ = CARRY((\sc3|shift_reg\(55) & ((\sc4|shift_reg\(55)) # (!\sc1|sc3|sc0|Add0~111\))) # (!\sc3|shift_reg\(55) & (\sc4|shift_reg\(55) & !\sc1|sc3|sc0|Add0~111\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(55),
	datab => \sc4|shift_reg\(55),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~111\,
	combout => \sc1|sc3|sc0|Add0~112_combout\,
	cout => \sc1|sc3|sc0|Add0~113\);

-- Location: LCCOMB_X73_Y34_N0
\sc1|sc3|sc0|Add0~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~114_combout\ = (\sc4|shift_reg\(56) & ((\sc3|shift_reg\(56) & (\sc1|sc3|sc0|Add0~113\ & VCC)) # (!\sc3|shift_reg\(56) & (!\sc1|sc3|sc0|Add0~113\)))) # (!\sc4|shift_reg\(56) & ((\sc3|shift_reg\(56) & (!\sc1|sc3|sc0|Add0~113\)) # 
-- (!\sc3|shift_reg\(56) & ((\sc1|sc3|sc0|Add0~113\) # (GND)))))
-- \sc1|sc3|sc0|Add0~115\ = CARRY((\sc4|shift_reg\(56) & (!\sc3|shift_reg\(56) & !\sc1|sc3|sc0|Add0~113\)) # (!\sc4|shift_reg\(56) & ((!\sc1|sc3|sc0|Add0~113\) # (!\sc3|shift_reg\(56)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(56),
	datab => \sc3|shift_reg\(56),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~113\,
	combout => \sc1|sc3|sc0|Add0~114_combout\,
	cout => \sc1|sc3|sc0|Add0~115\);

-- Location: LCCOMB_X73_Y34_N2
\sc1|sc3|sc0|Add0~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~116_combout\ = ((\sc3|shift_reg\(57) $ (\sc4|shift_reg\(57) $ (!\sc1|sc3|sc0|Add0~115\)))) # (GND)
-- \sc1|sc3|sc0|Add0~117\ = CARRY((\sc3|shift_reg\(57) & ((\sc4|shift_reg\(57)) # (!\sc1|sc3|sc0|Add0~115\))) # (!\sc3|shift_reg\(57) & (\sc4|shift_reg\(57) & !\sc1|sc3|sc0|Add0~115\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(57),
	datab => \sc4|shift_reg\(57),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~115\,
	combout => \sc1|sc3|sc0|Add0~116_combout\,
	cout => \sc1|sc3|sc0|Add0~117\);

-- Location: LCCOMB_X73_Y34_N4
\sc1|sc3|sc0|Add0~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~118_combout\ = (\sc4|shift_reg\(58) & ((\sc3|shift_reg\(58) & (\sc1|sc3|sc0|Add0~117\ & VCC)) # (!\sc3|shift_reg\(58) & (!\sc1|sc3|sc0|Add0~117\)))) # (!\sc4|shift_reg\(58) & ((\sc3|shift_reg\(58) & (!\sc1|sc3|sc0|Add0~117\)) # 
-- (!\sc3|shift_reg\(58) & ((\sc1|sc3|sc0|Add0~117\) # (GND)))))
-- \sc1|sc3|sc0|Add0~119\ = CARRY((\sc4|shift_reg\(58) & (!\sc3|shift_reg\(58) & !\sc1|sc3|sc0|Add0~117\)) # (!\sc4|shift_reg\(58) & ((!\sc1|sc3|sc0|Add0~117\) # (!\sc3|shift_reg\(58)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(58),
	datab => \sc3|shift_reg\(58),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~117\,
	combout => \sc1|sc3|sc0|Add0~118_combout\,
	cout => \sc1|sc3|sc0|Add0~119\);

-- Location: LCCOMB_X73_Y34_N6
\sc1|sc3|sc0|Add0~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~120_combout\ = ((\sc3|shift_reg\(59) $ (\sc4|shift_reg\(59) $ (!\sc1|sc3|sc0|Add0~119\)))) # (GND)
-- \sc1|sc3|sc0|Add0~121\ = CARRY((\sc3|shift_reg\(59) & ((\sc4|shift_reg\(59)) # (!\sc1|sc3|sc0|Add0~119\))) # (!\sc3|shift_reg\(59) & (\sc4|shift_reg\(59) & !\sc1|sc3|sc0|Add0~119\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(59),
	datab => \sc4|shift_reg\(59),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~119\,
	combout => \sc1|sc3|sc0|Add0~120_combout\,
	cout => \sc1|sc3|sc0|Add0~121\);

-- Location: LCCOMB_X73_Y34_N8
\sc1|sc3|sc0|Add0~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~122_combout\ = (\sc4|shift_reg\(60) & ((\sc3|shift_reg\(60) & (\sc1|sc3|sc0|Add0~121\ & VCC)) # (!\sc3|shift_reg\(60) & (!\sc1|sc3|sc0|Add0~121\)))) # (!\sc4|shift_reg\(60) & ((\sc3|shift_reg\(60) & (!\sc1|sc3|sc0|Add0~121\)) # 
-- (!\sc3|shift_reg\(60) & ((\sc1|sc3|sc0|Add0~121\) # (GND)))))
-- \sc1|sc3|sc0|Add0~123\ = CARRY((\sc4|shift_reg\(60) & (!\sc3|shift_reg\(60) & !\sc1|sc3|sc0|Add0~121\)) # (!\sc4|shift_reg\(60) & ((!\sc1|sc3|sc0|Add0~121\) # (!\sc3|shift_reg\(60)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(60),
	datab => \sc3|shift_reg\(60),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~121\,
	combout => \sc1|sc3|sc0|Add0~122_combout\,
	cout => \sc1|sc3|sc0|Add0~123\);

-- Location: LCCOMB_X73_Y34_N10
\sc1|sc3|sc0|Add0~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~124_combout\ = ((\sc4|shift_reg\(61) $ (\sc3|shift_reg\(61) $ (!\sc1|sc3|sc0|Add0~123\)))) # (GND)
-- \sc1|sc3|sc0|Add0~125\ = CARRY((\sc4|shift_reg\(61) & ((\sc3|shift_reg\(61)) # (!\sc1|sc3|sc0|Add0~123\))) # (!\sc4|shift_reg\(61) & (\sc3|shift_reg\(61) & !\sc1|sc3|sc0|Add0~123\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(61),
	datab => \sc3|shift_reg\(61),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~123\,
	combout => \sc1|sc3|sc0|Add0~124_combout\,
	cout => \sc1|sc3|sc0|Add0~125\);

-- Location: LCCOMB_X73_Y34_N12
\sc1|sc3|sc0|Add0~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~126_combout\ = (\sc3|shift_reg\(62) & ((\sc4|shift_reg\(62) & (\sc1|sc3|sc0|Add0~125\ & VCC)) # (!\sc4|shift_reg\(62) & (!\sc1|sc3|sc0|Add0~125\)))) # (!\sc3|shift_reg\(62) & ((\sc4|shift_reg\(62) & (!\sc1|sc3|sc0|Add0~125\)) # 
-- (!\sc4|shift_reg\(62) & ((\sc1|sc3|sc0|Add0~125\) # (GND)))))
-- \sc1|sc3|sc0|Add0~127\ = CARRY((\sc3|shift_reg\(62) & (!\sc4|shift_reg\(62) & !\sc1|sc3|sc0|Add0~125\)) # (!\sc3|shift_reg\(62) & ((!\sc1|sc3|sc0|Add0~125\) # (!\sc4|shift_reg\(62)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(62),
	datab => \sc4|shift_reg\(62),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~125\,
	combout => \sc1|sc3|sc0|Add0~126_combout\,
	cout => \sc1|sc3|sc0|Add0~127\);

-- Location: LCCOMB_X73_Y34_N14
\sc1|sc3|sc0|Add0~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~128_combout\ = ((\sc3|shift_reg\(63) $ (\sc4|shift_reg\(63) $ (!\sc1|sc3|sc0|Add0~127\)))) # (GND)
-- \sc1|sc3|sc0|Add0~129\ = CARRY((\sc3|shift_reg\(63) & ((\sc4|shift_reg\(63)) # (!\sc1|sc3|sc0|Add0~127\))) # (!\sc3|shift_reg\(63) & (\sc4|shift_reg\(63) & !\sc1|sc3|sc0|Add0~127\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(63),
	datab => \sc4|shift_reg\(63),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~127\,
	combout => \sc1|sc3|sc0|Add0~128_combout\,
	cout => \sc1|sc3|sc0|Add0~129\);

-- Location: LCCOMB_X73_Y34_N16
\sc1|sc3|sc0|Add0~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~130_combout\ = (\sc4|shift_reg\(64) & ((\sc3|shift_reg\(64) & (\sc1|sc3|sc0|Add0~129\ & VCC)) # (!\sc3|shift_reg\(64) & (!\sc1|sc3|sc0|Add0~129\)))) # (!\sc4|shift_reg\(64) & ((\sc3|shift_reg\(64) & (!\sc1|sc3|sc0|Add0~129\)) # 
-- (!\sc3|shift_reg\(64) & ((\sc1|sc3|sc0|Add0~129\) # (GND)))))
-- \sc1|sc3|sc0|Add0~131\ = CARRY((\sc4|shift_reg\(64) & (!\sc3|shift_reg\(64) & !\sc1|sc3|sc0|Add0~129\)) # (!\sc4|shift_reg\(64) & ((!\sc1|sc3|sc0|Add0~129\) # (!\sc3|shift_reg\(64)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(64),
	datab => \sc3|shift_reg\(64),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~129\,
	combout => \sc1|sc3|sc0|Add0~130_combout\,
	cout => \sc1|sc3|sc0|Add0~131\);

-- Location: LCCOMB_X73_Y34_N18
\sc1|sc3|sc0|Add0~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~132_combout\ = ((\sc3|shift_reg\(65) $ (\sc4|shift_reg\(65) $ (!\sc1|sc3|sc0|Add0~131\)))) # (GND)
-- \sc1|sc3|sc0|Add0~133\ = CARRY((\sc3|shift_reg\(65) & ((\sc4|shift_reg\(65)) # (!\sc1|sc3|sc0|Add0~131\))) # (!\sc3|shift_reg\(65) & (\sc4|shift_reg\(65) & !\sc1|sc3|sc0|Add0~131\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(65),
	datab => \sc4|shift_reg\(65),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~131\,
	combout => \sc1|sc3|sc0|Add0~132_combout\,
	cout => \sc1|sc3|sc0|Add0~133\);

-- Location: LCCOMB_X73_Y34_N20
\sc1|sc3|sc0|Add0~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~134_combout\ = (\sc3|shift_reg\(66) & ((\sc4|shift_reg\(66) & (\sc1|sc3|sc0|Add0~133\ & VCC)) # (!\sc4|shift_reg\(66) & (!\sc1|sc3|sc0|Add0~133\)))) # (!\sc3|shift_reg\(66) & ((\sc4|shift_reg\(66) & (!\sc1|sc3|sc0|Add0~133\)) # 
-- (!\sc4|shift_reg\(66) & ((\sc1|sc3|sc0|Add0~133\) # (GND)))))
-- \sc1|sc3|sc0|Add0~135\ = CARRY((\sc3|shift_reg\(66) & (!\sc4|shift_reg\(66) & !\sc1|sc3|sc0|Add0~133\)) # (!\sc3|shift_reg\(66) & ((!\sc1|sc3|sc0|Add0~133\) # (!\sc4|shift_reg\(66)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(66),
	datab => \sc4|shift_reg\(66),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~133\,
	combout => \sc1|sc3|sc0|Add0~134_combout\,
	cout => \sc1|sc3|sc0|Add0~135\);

-- Location: LCCOMB_X73_Y34_N22
\sc1|sc3|sc0|Add0~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~136_combout\ = ((\sc4|shift_reg\(67) $ (\sc3|shift_reg\(67) $ (!\sc1|sc3|sc0|Add0~135\)))) # (GND)
-- \sc1|sc3|sc0|Add0~137\ = CARRY((\sc4|shift_reg\(67) & ((\sc3|shift_reg\(67)) # (!\sc1|sc3|sc0|Add0~135\))) # (!\sc4|shift_reg\(67) & (\sc3|shift_reg\(67) & !\sc1|sc3|sc0|Add0~135\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(67),
	datab => \sc3|shift_reg\(67),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~135\,
	combout => \sc1|sc3|sc0|Add0~136_combout\,
	cout => \sc1|sc3|sc0|Add0~137\);

-- Location: LCCOMB_X73_Y34_N24
\sc1|sc3|sc0|Add0~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~138_combout\ = (\sc3|shift_reg\(68) & ((\sc4|shift_reg\(68) & (\sc1|sc3|sc0|Add0~137\ & VCC)) # (!\sc4|shift_reg\(68) & (!\sc1|sc3|sc0|Add0~137\)))) # (!\sc3|shift_reg\(68) & ((\sc4|shift_reg\(68) & (!\sc1|sc3|sc0|Add0~137\)) # 
-- (!\sc4|shift_reg\(68) & ((\sc1|sc3|sc0|Add0~137\) # (GND)))))
-- \sc1|sc3|sc0|Add0~139\ = CARRY((\sc3|shift_reg\(68) & (!\sc4|shift_reg\(68) & !\sc1|sc3|sc0|Add0~137\)) # (!\sc3|shift_reg\(68) & ((!\sc1|sc3|sc0|Add0~137\) # (!\sc4|shift_reg\(68)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(68),
	datab => \sc4|shift_reg\(68),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~137\,
	combout => \sc1|sc3|sc0|Add0~138_combout\,
	cout => \sc1|sc3|sc0|Add0~139\);

-- Location: LCCOMB_X73_Y34_N26
\sc1|sc3|sc0|Add0~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~140_combout\ = ((\sc4|shift_reg\(69) $ (\sc3|shift_reg\(69) $ (!\sc1|sc3|sc0|Add0~139\)))) # (GND)
-- \sc1|sc3|sc0|Add0~141\ = CARRY((\sc4|shift_reg\(69) & ((\sc3|shift_reg\(69)) # (!\sc1|sc3|sc0|Add0~139\))) # (!\sc4|shift_reg\(69) & (\sc3|shift_reg\(69) & !\sc1|sc3|sc0|Add0~139\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(69),
	datab => \sc3|shift_reg\(69),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~139\,
	combout => \sc1|sc3|sc0|Add0~140_combout\,
	cout => \sc1|sc3|sc0|Add0~141\);

-- Location: LCCOMB_X73_Y34_N28
\sc1|sc3|sc0|Add0~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~142_combout\ = (\sc4|shift_reg\(70) & ((\sc3|shift_reg\(70) & (\sc1|sc3|sc0|Add0~141\ & VCC)) # (!\sc3|shift_reg\(70) & (!\sc1|sc3|sc0|Add0~141\)))) # (!\sc4|shift_reg\(70) & ((\sc3|shift_reg\(70) & (!\sc1|sc3|sc0|Add0~141\)) # 
-- (!\sc3|shift_reg\(70) & ((\sc1|sc3|sc0|Add0~141\) # (GND)))))
-- \sc1|sc3|sc0|Add0~143\ = CARRY((\sc4|shift_reg\(70) & (!\sc3|shift_reg\(70) & !\sc1|sc3|sc0|Add0~141\)) # (!\sc4|shift_reg\(70) & ((!\sc1|sc3|sc0|Add0~141\) # (!\sc3|shift_reg\(70)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(70),
	datab => \sc3|shift_reg\(70),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~141\,
	combout => \sc1|sc3|sc0|Add0~142_combout\,
	cout => \sc1|sc3|sc0|Add0~143\);

-- Location: LCCOMB_X73_Y34_N30
\sc1|sc3|sc0|Add0~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~144_combout\ = ((\sc4|shift_reg\(71) $ (\sc3|shift_reg\(71) $ (!\sc1|sc3|sc0|Add0~143\)))) # (GND)
-- \sc1|sc3|sc0|Add0~145\ = CARRY((\sc4|shift_reg\(71) & ((\sc3|shift_reg\(71)) # (!\sc1|sc3|sc0|Add0~143\))) # (!\sc4|shift_reg\(71) & (\sc3|shift_reg\(71) & !\sc1|sc3|sc0|Add0~143\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(71),
	datab => \sc3|shift_reg\(71),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~143\,
	combout => \sc1|sc3|sc0|Add0~144_combout\,
	cout => \sc1|sc3|sc0|Add0~145\);

-- Location: LCCOMB_X73_Y33_N0
\sc1|sc3|sc0|Add0~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~146_combout\ = (\sc4|shift_reg\(72) & ((\sc3|shift_reg\(72) & (\sc1|sc3|sc0|Add0~145\ & VCC)) # (!\sc3|shift_reg\(72) & (!\sc1|sc3|sc0|Add0~145\)))) # (!\sc4|shift_reg\(72) & ((\sc3|shift_reg\(72) & (!\sc1|sc3|sc0|Add0~145\)) # 
-- (!\sc3|shift_reg\(72) & ((\sc1|sc3|sc0|Add0~145\) # (GND)))))
-- \sc1|sc3|sc0|Add0~147\ = CARRY((\sc4|shift_reg\(72) & (!\sc3|shift_reg\(72) & !\sc1|sc3|sc0|Add0~145\)) # (!\sc4|shift_reg\(72) & ((!\sc1|sc3|sc0|Add0~145\) # (!\sc3|shift_reg\(72)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(72),
	datab => \sc3|shift_reg\(72),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~145\,
	combout => \sc1|sc3|sc0|Add0~146_combout\,
	cout => \sc1|sc3|sc0|Add0~147\);

-- Location: LCCOMB_X73_Y33_N2
\sc1|sc3|sc0|Add0~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~148_combout\ = ((\sc4|shift_reg\(73) $ (\sc3|shift_reg\(73) $ (!\sc1|sc3|sc0|Add0~147\)))) # (GND)
-- \sc1|sc3|sc0|Add0~149\ = CARRY((\sc4|shift_reg\(73) & ((\sc3|shift_reg\(73)) # (!\sc1|sc3|sc0|Add0~147\))) # (!\sc4|shift_reg\(73) & (\sc3|shift_reg\(73) & !\sc1|sc3|sc0|Add0~147\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(73),
	datab => \sc3|shift_reg\(73),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~147\,
	combout => \sc1|sc3|sc0|Add0~148_combout\,
	cout => \sc1|sc3|sc0|Add0~149\);

-- Location: LCCOMB_X73_Y33_N4
\sc1|sc3|sc0|Add0~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~150_combout\ = (\sc4|shift_reg\(74) & ((\sc3|shift_reg\(74) & (\sc1|sc3|sc0|Add0~149\ & VCC)) # (!\sc3|shift_reg\(74) & (!\sc1|sc3|sc0|Add0~149\)))) # (!\sc4|shift_reg\(74) & ((\sc3|shift_reg\(74) & (!\sc1|sc3|sc0|Add0~149\)) # 
-- (!\sc3|shift_reg\(74) & ((\sc1|sc3|sc0|Add0~149\) # (GND)))))
-- \sc1|sc3|sc0|Add0~151\ = CARRY((\sc4|shift_reg\(74) & (!\sc3|shift_reg\(74) & !\sc1|sc3|sc0|Add0~149\)) # (!\sc4|shift_reg\(74) & ((!\sc1|sc3|sc0|Add0~149\) # (!\sc3|shift_reg\(74)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(74),
	datab => \sc3|shift_reg\(74),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~149\,
	combout => \sc1|sc3|sc0|Add0~150_combout\,
	cout => \sc1|sc3|sc0|Add0~151\);

-- Location: LCCOMB_X73_Y33_N6
\sc1|sc3|sc0|Add0~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~152_combout\ = ((\sc3|shift_reg\(75) $ (\sc4|shift_reg\(75) $ (!\sc1|sc3|sc0|Add0~151\)))) # (GND)
-- \sc1|sc3|sc0|Add0~153\ = CARRY((\sc3|shift_reg\(75) & ((\sc4|shift_reg\(75)) # (!\sc1|sc3|sc0|Add0~151\))) # (!\sc3|shift_reg\(75) & (\sc4|shift_reg\(75) & !\sc1|sc3|sc0|Add0~151\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(75),
	datab => \sc4|shift_reg\(75),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~151\,
	combout => \sc1|sc3|sc0|Add0~152_combout\,
	cout => \sc1|sc3|sc0|Add0~153\);

-- Location: LCCOMB_X73_Y33_N8
\sc1|sc3|sc0|Add0~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~154_combout\ = (\sc4|shift_reg\(76) & ((\sc3|shift_reg\(76) & (\sc1|sc3|sc0|Add0~153\ & VCC)) # (!\sc3|shift_reg\(76) & (!\sc1|sc3|sc0|Add0~153\)))) # (!\sc4|shift_reg\(76) & ((\sc3|shift_reg\(76) & (!\sc1|sc3|sc0|Add0~153\)) # 
-- (!\sc3|shift_reg\(76) & ((\sc1|sc3|sc0|Add0~153\) # (GND)))))
-- \sc1|sc3|sc0|Add0~155\ = CARRY((\sc4|shift_reg\(76) & (!\sc3|shift_reg\(76) & !\sc1|sc3|sc0|Add0~153\)) # (!\sc4|shift_reg\(76) & ((!\sc1|sc3|sc0|Add0~153\) # (!\sc3|shift_reg\(76)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(76),
	datab => \sc3|shift_reg\(76),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~153\,
	combout => \sc1|sc3|sc0|Add0~154_combout\,
	cout => \sc1|sc3|sc0|Add0~155\);

-- Location: LCCOMB_X73_Y33_N10
\sc1|sc3|sc0|Add0~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~156_combout\ = ((\sc4|shift_reg\(77) $ (\sc3|shift_reg\(77) $ (!\sc1|sc3|sc0|Add0~155\)))) # (GND)
-- \sc1|sc3|sc0|Add0~157\ = CARRY((\sc4|shift_reg\(77) & ((\sc3|shift_reg\(77)) # (!\sc1|sc3|sc0|Add0~155\))) # (!\sc4|shift_reg\(77) & (\sc3|shift_reg\(77) & !\sc1|sc3|sc0|Add0~155\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(77),
	datab => \sc3|shift_reg\(77),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~155\,
	combout => \sc1|sc3|sc0|Add0~156_combout\,
	cout => \sc1|sc3|sc0|Add0~157\);

-- Location: LCCOMB_X73_Y33_N12
\sc1|sc3|sc0|Add0~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~158_combout\ = (\sc4|shift_reg\(78) & ((\sc3|shift_reg\(78) & (\sc1|sc3|sc0|Add0~157\ & VCC)) # (!\sc3|shift_reg\(78) & (!\sc1|sc3|sc0|Add0~157\)))) # (!\sc4|shift_reg\(78) & ((\sc3|shift_reg\(78) & (!\sc1|sc3|sc0|Add0~157\)) # 
-- (!\sc3|shift_reg\(78) & ((\sc1|sc3|sc0|Add0~157\) # (GND)))))
-- \sc1|sc3|sc0|Add0~159\ = CARRY((\sc4|shift_reg\(78) & (!\sc3|shift_reg\(78) & !\sc1|sc3|sc0|Add0~157\)) # (!\sc4|shift_reg\(78) & ((!\sc1|sc3|sc0|Add0~157\) # (!\sc3|shift_reg\(78)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(78),
	datab => \sc3|shift_reg\(78),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~157\,
	combout => \sc1|sc3|sc0|Add0~158_combout\,
	cout => \sc1|sc3|sc0|Add0~159\);

-- Location: LCCOMB_X73_Y33_N14
\sc1|sc3|sc0|Add0~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~160_combout\ = ((\sc4|shift_reg\(79) $ (\sc3|shift_reg\(79) $ (!\sc1|sc3|sc0|Add0~159\)))) # (GND)
-- \sc1|sc3|sc0|Add0~161\ = CARRY((\sc4|shift_reg\(79) & ((\sc3|shift_reg\(79)) # (!\sc1|sc3|sc0|Add0~159\))) # (!\sc4|shift_reg\(79) & (\sc3|shift_reg\(79) & !\sc1|sc3|sc0|Add0~159\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(79),
	datab => \sc3|shift_reg\(79),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~159\,
	combout => \sc1|sc3|sc0|Add0~160_combout\,
	cout => \sc1|sc3|sc0|Add0~161\);

-- Location: LCCOMB_X73_Y33_N16
\sc1|sc3|sc0|Add0~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~162_combout\ = (\sc3|shift_reg\(80) & ((\sc4|shift_reg\(80) & (\sc1|sc3|sc0|Add0~161\ & VCC)) # (!\sc4|shift_reg\(80) & (!\sc1|sc3|sc0|Add0~161\)))) # (!\sc3|shift_reg\(80) & ((\sc4|shift_reg\(80) & (!\sc1|sc3|sc0|Add0~161\)) # 
-- (!\sc4|shift_reg\(80) & ((\sc1|sc3|sc0|Add0~161\) # (GND)))))
-- \sc1|sc3|sc0|Add0~163\ = CARRY((\sc3|shift_reg\(80) & (!\sc4|shift_reg\(80) & !\sc1|sc3|sc0|Add0~161\)) # (!\sc3|shift_reg\(80) & ((!\sc1|sc3|sc0|Add0~161\) # (!\sc4|shift_reg\(80)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(80),
	datab => \sc4|shift_reg\(80),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~161\,
	combout => \sc1|sc3|sc0|Add0~162_combout\,
	cout => \sc1|sc3|sc0|Add0~163\);

-- Location: LCCOMB_X73_Y33_N18
\sc1|sc3|sc0|Add0~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~164_combout\ = ((\sc3|shift_reg\(81) $ (\sc4|shift_reg\(81) $ (!\sc1|sc3|sc0|Add0~163\)))) # (GND)
-- \sc1|sc3|sc0|Add0~165\ = CARRY((\sc3|shift_reg\(81) & ((\sc4|shift_reg\(81)) # (!\sc1|sc3|sc0|Add0~163\))) # (!\sc3|shift_reg\(81) & (\sc4|shift_reg\(81) & !\sc1|sc3|sc0|Add0~163\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(81),
	datab => \sc4|shift_reg\(81),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~163\,
	combout => \sc1|sc3|sc0|Add0~164_combout\,
	cout => \sc1|sc3|sc0|Add0~165\);

-- Location: LCCOMB_X73_Y33_N20
\sc1|sc3|sc0|Add0~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~166_combout\ = (\sc4|shift_reg\(82) & ((\sc3|shift_reg\(82) & (\sc1|sc3|sc0|Add0~165\ & VCC)) # (!\sc3|shift_reg\(82) & (!\sc1|sc3|sc0|Add0~165\)))) # (!\sc4|shift_reg\(82) & ((\sc3|shift_reg\(82) & (!\sc1|sc3|sc0|Add0~165\)) # 
-- (!\sc3|shift_reg\(82) & ((\sc1|sc3|sc0|Add0~165\) # (GND)))))
-- \sc1|sc3|sc0|Add0~167\ = CARRY((\sc4|shift_reg\(82) & (!\sc3|shift_reg\(82) & !\sc1|sc3|sc0|Add0~165\)) # (!\sc4|shift_reg\(82) & ((!\sc1|sc3|sc0|Add0~165\) # (!\sc3|shift_reg\(82)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(82),
	datab => \sc3|shift_reg\(82),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~165\,
	combout => \sc1|sc3|sc0|Add0~166_combout\,
	cout => \sc1|sc3|sc0|Add0~167\);

-- Location: LCCOMB_X73_Y33_N22
\sc1|sc3|sc0|Add0~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~168_combout\ = ((\sc4|shift_reg\(83) $ (\sc3|shift_reg\(83) $ (!\sc1|sc3|sc0|Add0~167\)))) # (GND)
-- \sc1|sc3|sc0|Add0~169\ = CARRY((\sc4|shift_reg\(83) & ((\sc3|shift_reg\(83)) # (!\sc1|sc3|sc0|Add0~167\))) # (!\sc4|shift_reg\(83) & (\sc3|shift_reg\(83) & !\sc1|sc3|sc0|Add0~167\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(83),
	datab => \sc3|shift_reg\(83),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~167\,
	combout => \sc1|sc3|sc0|Add0~168_combout\,
	cout => \sc1|sc3|sc0|Add0~169\);

-- Location: LCCOMB_X73_Y33_N24
\sc1|sc3|sc0|Add0~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~170_combout\ = (\sc3|shift_reg\(84) & ((\sc4|shift_reg\(84) & (\sc1|sc3|sc0|Add0~169\ & VCC)) # (!\sc4|shift_reg\(84) & (!\sc1|sc3|sc0|Add0~169\)))) # (!\sc3|shift_reg\(84) & ((\sc4|shift_reg\(84) & (!\sc1|sc3|sc0|Add0~169\)) # 
-- (!\sc4|shift_reg\(84) & ((\sc1|sc3|sc0|Add0~169\) # (GND)))))
-- \sc1|sc3|sc0|Add0~171\ = CARRY((\sc3|shift_reg\(84) & (!\sc4|shift_reg\(84) & !\sc1|sc3|sc0|Add0~169\)) # (!\sc3|shift_reg\(84) & ((!\sc1|sc3|sc0|Add0~169\) # (!\sc4|shift_reg\(84)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(84),
	datab => \sc4|shift_reg\(84),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~169\,
	combout => \sc1|sc3|sc0|Add0~170_combout\,
	cout => \sc1|sc3|sc0|Add0~171\);

-- Location: LCCOMB_X73_Y33_N26
\sc1|sc3|sc0|Add0~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~172_combout\ = ((\sc4|shift_reg\(85) $ (\sc3|shift_reg\(85) $ (!\sc1|sc3|sc0|Add0~171\)))) # (GND)
-- \sc1|sc3|sc0|Add0~173\ = CARRY((\sc4|shift_reg\(85) & ((\sc3|shift_reg\(85)) # (!\sc1|sc3|sc0|Add0~171\))) # (!\sc4|shift_reg\(85) & (\sc3|shift_reg\(85) & !\sc1|sc3|sc0|Add0~171\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(85),
	datab => \sc3|shift_reg\(85),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~171\,
	combout => \sc1|sc3|sc0|Add0~172_combout\,
	cout => \sc1|sc3|sc0|Add0~173\);

-- Location: LCCOMB_X73_Y33_N28
\sc1|sc3|sc0|Add0~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~174_combout\ = (\sc3|shift_reg\(86) & ((\sc4|shift_reg\(86) & (\sc1|sc3|sc0|Add0~173\ & VCC)) # (!\sc4|shift_reg\(86) & (!\sc1|sc3|sc0|Add0~173\)))) # (!\sc3|shift_reg\(86) & ((\sc4|shift_reg\(86) & (!\sc1|sc3|sc0|Add0~173\)) # 
-- (!\sc4|shift_reg\(86) & ((\sc1|sc3|sc0|Add0~173\) # (GND)))))
-- \sc1|sc3|sc0|Add0~175\ = CARRY((\sc3|shift_reg\(86) & (!\sc4|shift_reg\(86) & !\sc1|sc3|sc0|Add0~173\)) # (!\sc3|shift_reg\(86) & ((!\sc1|sc3|sc0|Add0~173\) # (!\sc4|shift_reg\(86)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(86),
	datab => \sc4|shift_reg\(86),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~173\,
	combout => \sc1|sc3|sc0|Add0~174_combout\,
	cout => \sc1|sc3|sc0|Add0~175\);

-- Location: LCCOMB_X73_Y33_N30
\sc1|sc3|sc0|Add0~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~176_combout\ = ((\sc3|shift_reg\(87) $ (\sc4|shift_reg\(87) $ (!\sc1|sc3|sc0|Add0~175\)))) # (GND)
-- \sc1|sc3|sc0|Add0~177\ = CARRY((\sc3|shift_reg\(87) & ((\sc4|shift_reg\(87)) # (!\sc1|sc3|sc0|Add0~175\))) # (!\sc3|shift_reg\(87) & (\sc4|shift_reg\(87) & !\sc1|sc3|sc0|Add0~175\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(87),
	datab => \sc4|shift_reg\(87),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~175\,
	combout => \sc1|sc3|sc0|Add0~176_combout\,
	cout => \sc1|sc3|sc0|Add0~177\);

-- Location: LCCOMB_X73_Y32_N0
\sc1|sc3|sc0|Add0~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~178_combout\ = (\sc3|shift_reg\(88) & ((\sc4|shift_reg\(88) & (\sc1|sc3|sc0|Add0~177\ & VCC)) # (!\sc4|shift_reg\(88) & (!\sc1|sc3|sc0|Add0~177\)))) # (!\sc3|shift_reg\(88) & ((\sc4|shift_reg\(88) & (!\sc1|sc3|sc0|Add0~177\)) # 
-- (!\sc4|shift_reg\(88) & ((\sc1|sc3|sc0|Add0~177\) # (GND)))))
-- \sc1|sc3|sc0|Add0~179\ = CARRY((\sc3|shift_reg\(88) & (!\sc4|shift_reg\(88) & !\sc1|sc3|sc0|Add0~177\)) # (!\sc3|shift_reg\(88) & ((!\sc1|sc3|sc0|Add0~177\) # (!\sc4|shift_reg\(88)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(88),
	datab => \sc4|shift_reg\(88),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~177\,
	combout => \sc1|sc3|sc0|Add0~178_combout\,
	cout => \sc1|sc3|sc0|Add0~179\);

-- Location: LCCOMB_X73_Y32_N2
\sc1|sc3|sc0|Add0~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~180_combout\ = ((\sc3|shift_reg\(89) $ (\sc4|shift_reg\(89) $ (!\sc1|sc3|sc0|Add0~179\)))) # (GND)
-- \sc1|sc3|sc0|Add0~181\ = CARRY((\sc3|shift_reg\(89) & ((\sc4|shift_reg\(89)) # (!\sc1|sc3|sc0|Add0~179\))) # (!\sc3|shift_reg\(89) & (\sc4|shift_reg\(89) & !\sc1|sc3|sc0|Add0~179\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(89),
	datab => \sc4|shift_reg\(89),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~179\,
	combout => \sc1|sc3|sc0|Add0~180_combout\,
	cout => \sc1|sc3|sc0|Add0~181\);

-- Location: LCCOMB_X73_Y32_N4
\sc1|sc3|sc0|Add0~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~182_combout\ = (\sc4|shift_reg\(90) & ((\sc3|shift_reg\(90) & (\sc1|sc3|sc0|Add0~181\ & VCC)) # (!\sc3|shift_reg\(90) & (!\sc1|sc3|sc0|Add0~181\)))) # (!\sc4|shift_reg\(90) & ((\sc3|shift_reg\(90) & (!\sc1|sc3|sc0|Add0~181\)) # 
-- (!\sc3|shift_reg\(90) & ((\sc1|sc3|sc0|Add0~181\) # (GND)))))
-- \sc1|sc3|sc0|Add0~183\ = CARRY((\sc4|shift_reg\(90) & (!\sc3|shift_reg\(90) & !\sc1|sc3|sc0|Add0~181\)) # (!\sc4|shift_reg\(90) & ((!\sc1|sc3|sc0|Add0~181\) # (!\sc3|shift_reg\(90)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(90),
	datab => \sc3|shift_reg\(90),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~181\,
	combout => \sc1|sc3|sc0|Add0~182_combout\,
	cout => \sc1|sc3|sc0|Add0~183\);

-- Location: LCCOMB_X73_Y32_N6
\sc1|sc3|sc0|Add0~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~184_combout\ = ((\sc3|shift_reg\(91) $ (\sc4|shift_reg\(91) $ (!\sc1|sc3|sc0|Add0~183\)))) # (GND)
-- \sc1|sc3|sc0|Add0~185\ = CARRY((\sc3|shift_reg\(91) & ((\sc4|shift_reg\(91)) # (!\sc1|sc3|sc0|Add0~183\))) # (!\sc3|shift_reg\(91) & (\sc4|shift_reg\(91) & !\sc1|sc3|sc0|Add0~183\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(91),
	datab => \sc4|shift_reg\(91),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~183\,
	combout => \sc1|sc3|sc0|Add0~184_combout\,
	cout => \sc1|sc3|sc0|Add0~185\);

-- Location: LCCOMB_X73_Y32_N8
\sc1|sc3|sc0|Add0~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~186_combout\ = (\sc4|shift_reg\(92) & ((\sc3|shift_reg\(92) & (\sc1|sc3|sc0|Add0~185\ & VCC)) # (!\sc3|shift_reg\(92) & (!\sc1|sc3|sc0|Add0~185\)))) # (!\sc4|shift_reg\(92) & ((\sc3|shift_reg\(92) & (!\sc1|sc3|sc0|Add0~185\)) # 
-- (!\sc3|shift_reg\(92) & ((\sc1|sc3|sc0|Add0~185\) # (GND)))))
-- \sc1|sc3|sc0|Add0~187\ = CARRY((\sc4|shift_reg\(92) & (!\sc3|shift_reg\(92) & !\sc1|sc3|sc0|Add0~185\)) # (!\sc4|shift_reg\(92) & ((!\sc1|sc3|sc0|Add0~185\) # (!\sc3|shift_reg\(92)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(92),
	datab => \sc3|shift_reg\(92),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~185\,
	combout => \sc1|sc3|sc0|Add0~186_combout\,
	cout => \sc1|sc3|sc0|Add0~187\);

-- Location: LCCOMB_X73_Y32_N10
\sc1|sc3|sc0|Add0~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~188_combout\ = ((\sc4|shift_reg\(93) $ (\sc3|shift_reg\(93) $ (!\sc1|sc3|sc0|Add0~187\)))) # (GND)
-- \sc1|sc3|sc0|Add0~189\ = CARRY((\sc4|shift_reg\(93) & ((\sc3|shift_reg\(93)) # (!\sc1|sc3|sc0|Add0~187\))) # (!\sc4|shift_reg\(93) & (\sc3|shift_reg\(93) & !\sc1|sc3|sc0|Add0~187\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(93),
	datab => \sc3|shift_reg\(93),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~187\,
	combout => \sc1|sc3|sc0|Add0~188_combout\,
	cout => \sc1|sc3|sc0|Add0~189\);

-- Location: LCCOMB_X73_Y32_N12
\sc1|sc3|sc0|Add0~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~190_combout\ = (\sc4|shift_reg\(94) & ((\sc3|shift_reg\(94) & (\sc1|sc3|sc0|Add0~189\ & VCC)) # (!\sc3|shift_reg\(94) & (!\sc1|sc3|sc0|Add0~189\)))) # (!\sc4|shift_reg\(94) & ((\sc3|shift_reg\(94) & (!\sc1|sc3|sc0|Add0~189\)) # 
-- (!\sc3|shift_reg\(94) & ((\sc1|sc3|sc0|Add0~189\) # (GND)))))
-- \sc1|sc3|sc0|Add0~191\ = CARRY((\sc4|shift_reg\(94) & (!\sc3|shift_reg\(94) & !\sc1|sc3|sc0|Add0~189\)) # (!\sc4|shift_reg\(94) & ((!\sc1|sc3|sc0|Add0~189\) # (!\sc3|shift_reg\(94)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(94),
	datab => \sc3|shift_reg\(94),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~189\,
	combout => \sc1|sc3|sc0|Add0~190_combout\,
	cout => \sc1|sc3|sc0|Add0~191\);

-- Location: LCCOMB_X73_Y32_N14
\sc1|sc3|sc0|Add0~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~192_combout\ = ((\sc4|shift_reg\(95) $ (\sc3|shift_reg\(95) $ (!\sc1|sc3|sc0|Add0~191\)))) # (GND)
-- \sc1|sc3|sc0|Add0~193\ = CARRY((\sc4|shift_reg\(95) & ((\sc3|shift_reg\(95)) # (!\sc1|sc3|sc0|Add0~191\))) # (!\sc4|shift_reg\(95) & (\sc3|shift_reg\(95) & !\sc1|sc3|sc0|Add0~191\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(95),
	datab => \sc3|shift_reg\(95),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~191\,
	combout => \sc1|sc3|sc0|Add0~192_combout\,
	cout => \sc1|sc3|sc0|Add0~193\);

-- Location: LCCOMB_X73_Y32_N16
\sc1|sc3|sc0|Add0~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~194_combout\ = (\sc4|shift_reg\(96) & ((\sc3|shift_reg\(96) & (\sc1|sc3|sc0|Add0~193\ & VCC)) # (!\sc3|shift_reg\(96) & (!\sc1|sc3|sc0|Add0~193\)))) # (!\sc4|shift_reg\(96) & ((\sc3|shift_reg\(96) & (!\sc1|sc3|sc0|Add0~193\)) # 
-- (!\sc3|shift_reg\(96) & ((\sc1|sc3|sc0|Add0~193\) # (GND)))))
-- \sc1|sc3|sc0|Add0~195\ = CARRY((\sc4|shift_reg\(96) & (!\sc3|shift_reg\(96) & !\sc1|sc3|sc0|Add0~193\)) # (!\sc4|shift_reg\(96) & ((!\sc1|sc3|sc0|Add0~193\) # (!\sc3|shift_reg\(96)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(96),
	datab => \sc3|shift_reg\(96),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~193\,
	combout => \sc1|sc3|sc0|Add0~194_combout\,
	cout => \sc1|sc3|sc0|Add0~195\);

-- Location: LCCOMB_X73_Y32_N18
\sc1|sc3|sc0|Add0~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~196_combout\ = ((\sc3|shift_reg\(97) $ (\sc4|shift_reg\(97) $ (!\sc1|sc3|sc0|Add0~195\)))) # (GND)
-- \sc1|sc3|sc0|Add0~197\ = CARRY((\sc3|shift_reg\(97) & ((\sc4|shift_reg\(97)) # (!\sc1|sc3|sc0|Add0~195\))) # (!\sc3|shift_reg\(97) & (\sc4|shift_reg\(97) & !\sc1|sc3|sc0|Add0~195\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(97),
	datab => \sc4|shift_reg\(97),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~195\,
	combout => \sc1|sc3|sc0|Add0~196_combout\,
	cout => \sc1|sc3|sc0|Add0~197\);

-- Location: LCCOMB_X73_Y32_N20
\sc1|sc3|sc0|Add0~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~198_combout\ = (\sc4|shift_reg\(98) & ((\sc3|shift_reg\(98) & (\sc1|sc3|sc0|Add0~197\ & VCC)) # (!\sc3|shift_reg\(98) & (!\sc1|sc3|sc0|Add0~197\)))) # (!\sc4|shift_reg\(98) & ((\sc3|shift_reg\(98) & (!\sc1|sc3|sc0|Add0~197\)) # 
-- (!\sc3|shift_reg\(98) & ((\sc1|sc3|sc0|Add0~197\) # (GND)))))
-- \sc1|sc3|sc0|Add0~199\ = CARRY((\sc4|shift_reg\(98) & (!\sc3|shift_reg\(98) & !\sc1|sc3|sc0|Add0~197\)) # (!\sc4|shift_reg\(98) & ((!\sc1|sc3|sc0|Add0~197\) # (!\sc3|shift_reg\(98)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(98),
	datab => \sc3|shift_reg\(98),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~197\,
	combout => \sc1|sc3|sc0|Add0~198_combout\,
	cout => \sc1|sc3|sc0|Add0~199\);

-- Location: LCCOMB_X73_Y32_N22
\sc1|sc3|sc0|Add0~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~200_combout\ = ((\sc4|shift_reg\(99) $ (\sc3|shift_reg\(99) $ (!\sc1|sc3|sc0|Add0~199\)))) # (GND)
-- \sc1|sc3|sc0|Add0~201\ = CARRY((\sc4|shift_reg\(99) & ((\sc3|shift_reg\(99)) # (!\sc1|sc3|sc0|Add0~199\))) # (!\sc4|shift_reg\(99) & (\sc3|shift_reg\(99) & !\sc1|sc3|sc0|Add0~199\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(99),
	datab => \sc3|shift_reg\(99),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~199\,
	combout => \sc1|sc3|sc0|Add0~200_combout\,
	cout => \sc1|sc3|sc0|Add0~201\);

-- Location: LCCOMB_X73_Y32_N24
\sc1|sc3|sc0|Add0~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~202_combout\ = (\sc4|shift_reg\(100) & ((\sc3|shift_reg\(100) & (\sc1|sc3|sc0|Add0~201\ & VCC)) # (!\sc3|shift_reg\(100) & (!\sc1|sc3|sc0|Add0~201\)))) # (!\sc4|shift_reg\(100) & ((\sc3|shift_reg\(100) & (!\sc1|sc3|sc0|Add0~201\)) # 
-- (!\sc3|shift_reg\(100) & ((\sc1|sc3|sc0|Add0~201\) # (GND)))))
-- \sc1|sc3|sc0|Add0~203\ = CARRY((\sc4|shift_reg\(100) & (!\sc3|shift_reg\(100) & !\sc1|sc3|sc0|Add0~201\)) # (!\sc4|shift_reg\(100) & ((!\sc1|sc3|sc0|Add0~201\) # (!\sc3|shift_reg\(100)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(100),
	datab => \sc3|shift_reg\(100),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~201\,
	combout => \sc1|sc3|sc0|Add0~202_combout\,
	cout => \sc1|sc3|sc0|Add0~203\);

-- Location: LCCOMB_X73_Y32_N26
\sc1|sc3|sc0|Add0~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~204_combout\ = ((\sc3|shift_reg\(101) $ (\sc4|shift_reg\(101) $ (!\sc1|sc3|sc0|Add0~203\)))) # (GND)
-- \sc1|sc3|sc0|Add0~205\ = CARRY((\sc3|shift_reg\(101) & ((\sc4|shift_reg\(101)) # (!\sc1|sc3|sc0|Add0~203\))) # (!\sc3|shift_reg\(101) & (\sc4|shift_reg\(101) & !\sc1|sc3|sc0|Add0~203\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(101),
	datab => \sc4|shift_reg\(101),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~203\,
	combout => \sc1|sc3|sc0|Add0~204_combout\,
	cout => \sc1|sc3|sc0|Add0~205\);

-- Location: LCCOMB_X73_Y32_N28
\sc1|sc3|sc0|Add0~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~206_combout\ = (\sc3|shift_reg\(102) & ((\sc4|shift_reg\(102) & (\sc1|sc3|sc0|Add0~205\ & VCC)) # (!\sc4|shift_reg\(102) & (!\sc1|sc3|sc0|Add0~205\)))) # (!\sc3|shift_reg\(102) & ((\sc4|shift_reg\(102) & (!\sc1|sc3|sc0|Add0~205\)) # 
-- (!\sc4|shift_reg\(102) & ((\sc1|sc3|sc0|Add0~205\) # (GND)))))
-- \sc1|sc3|sc0|Add0~207\ = CARRY((\sc3|shift_reg\(102) & (!\sc4|shift_reg\(102) & !\sc1|sc3|sc0|Add0~205\)) # (!\sc3|shift_reg\(102) & ((!\sc1|sc3|sc0|Add0~205\) # (!\sc4|shift_reg\(102)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(102),
	datab => \sc4|shift_reg\(102),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~205\,
	combout => \sc1|sc3|sc0|Add0~206_combout\,
	cout => \sc1|sc3|sc0|Add0~207\);

-- Location: LCCOMB_X73_Y32_N30
\sc1|sc3|sc0|Add0~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~208_combout\ = ((\sc3|shift_reg\(103) $ (\sc4|shift_reg\(103) $ (!\sc1|sc3|sc0|Add0~207\)))) # (GND)
-- \sc1|sc3|sc0|Add0~209\ = CARRY((\sc3|shift_reg\(103) & ((\sc4|shift_reg\(103)) # (!\sc1|sc3|sc0|Add0~207\))) # (!\sc3|shift_reg\(103) & (\sc4|shift_reg\(103) & !\sc1|sc3|sc0|Add0~207\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(103),
	datab => \sc4|shift_reg\(103),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~207\,
	combout => \sc1|sc3|sc0|Add0~208_combout\,
	cout => \sc1|sc3|sc0|Add0~209\);

-- Location: LCCOMB_X73_Y31_N0
\sc1|sc3|sc0|Add0~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~210_combout\ = (\sc3|shift_reg\(104) & ((\sc4|shift_reg\(104) & (\sc1|sc3|sc0|Add0~209\ & VCC)) # (!\sc4|shift_reg\(104) & (!\sc1|sc3|sc0|Add0~209\)))) # (!\sc3|shift_reg\(104) & ((\sc4|shift_reg\(104) & (!\sc1|sc3|sc0|Add0~209\)) # 
-- (!\sc4|shift_reg\(104) & ((\sc1|sc3|sc0|Add0~209\) # (GND)))))
-- \sc1|sc3|sc0|Add0~211\ = CARRY((\sc3|shift_reg\(104) & (!\sc4|shift_reg\(104) & !\sc1|sc3|sc0|Add0~209\)) # (!\sc3|shift_reg\(104) & ((!\sc1|sc3|sc0|Add0~209\) # (!\sc4|shift_reg\(104)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(104),
	datab => \sc4|shift_reg\(104),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~209\,
	combout => \sc1|sc3|sc0|Add0~210_combout\,
	cout => \sc1|sc3|sc0|Add0~211\);

-- Location: LCCOMB_X73_Y31_N2
\sc1|sc3|sc0|Add0~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~212_combout\ = ((\sc3|shift_reg\(105) $ (\sc4|shift_reg\(105) $ (!\sc1|sc3|sc0|Add0~211\)))) # (GND)
-- \sc1|sc3|sc0|Add0~213\ = CARRY((\sc3|shift_reg\(105) & ((\sc4|shift_reg\(105)) # (!\sc1|sc3|sc0|Add0~211\))) # (!\sc3|shift_reg\(105) & (\sc4|shift_reg\(105) & !\sc1|sc3|sc0|Add0~211\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(105),
	datab => \sc4|shift_reg\(105),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~211\,
	combout => \sc1|sc3|sc0|Add0~212_combout\,
	cout => \sc1|sc3|sc0|Add0~213\);

-- Location: LCCOMB_X73_Y31_N4
\sc1|sc3|sc0|Add0~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~214_combout\ = (\sc4|shift_reg\(106) & ((\sc3|shift_reg\(106) & (\sc1|sc3|sc0|Add0~213\ & VCC)) # (!\sc3|shift_reg\(106) & (!\sc1|sc3|sc0|Add0~213\)))) # (!\sc4|shift_reg\(106) & ((\sc3|shift_reg\(106) & (!\sc1|sc3|sc0|Add0~213\)) # 
-- (!\sc3|shift_reg\(106) & ((\sc1|sc3|sc0|Add0~213\) # (GND)))))
-- \sc1|sc3|sc0|Add0~215\ = CARRY((\sc4|shift_reg\(106) & (!\sc3|shift_reg\(106) & !\sc1|sc3|sc0|Add0~213\)) # (!\sc4|shift_reg\(106) & ((!\sc1|sc3|sc0|Add0~213\) # (!\sc3|shift_reg\(106)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(106),
	datab => \sc3|shift_reg\(106),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~213\,
	combout => \sc1|sc3|sc0|Add0~214_combout\,
	cout => \sc1|sc3|sc0|Add0~215\);

-- Location: LCCOMB_X73_Y31_N6
\sc1|sc3|sc0|Add0~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~216_combout\ = ((\sc3|shift_reg\(107) $ (\sc4|shift_reg\(107) $ (!\sc1|sc3|sc0|Add0~215\)))) # (GND)
-- \sc1|sc3|sc0|Add0~217\ = CARRY((\sc3|shift_reg\(107) & ((\sc4|shift_reg\(107)) # (!\sc1|sc3|sc0|Add0~215\))) # (!\sc3|shift_reg\(107) & (\sc4|shift_reg\(107) & !\sc1|sc3|sc0|Add0~215\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(107),
	datab => \sc4|shift_reg\(107),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~215\,
	combout => \sc1|sc3|sc0|Add0~216_combout\,
	cout => \sc1|sc3|sc0|Add0~217\);

-- Location: LCCOMB_X73_Y31_N8
\sc1|sc3|sc0|Add0~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~218_combout\ = (\sc3|shift_reg\(108) & ((\sc4|shift_reg\(108) & (\sc1|sc3|sc0|Add0~217\ & VCC)) # (!\sc4|shift_reg\(108) & (!\sc1|sc3|sc0|Add0~217\)))) # (!\sc3|shift_reg\(108) & ((\sc4|shift_reg\(108) & (!\sc1|sc3|sc0|Add0~217\)) # 
-- (!\sc4|shift_reg\(108) & ((\sc1|sc3|sc0|Add0~217\) # (GND)))))
-- \sc1|sc3|sc0|Add0~219\ = CARRY((\sc3|shift_reg\(108) & (!\sc4|shift_reg\(108) & !\sc1|sc3|sc0|Add0~217\)) # (!\sc3|shift_reg\(108) & ((!\sc1|sc3|sc0|Add0~217\) # (!\sc4|shift_reg\(108)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(108),
	datab => \sc4|shift_reg\(108),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~217\,
	combout => \sc1|sc3|sc0|Add0~218_combout\,
	cout => \sc1|sc3|sc0|Add0~219\);

-- Location: LCCOMB_X73_Y31_N10
\sc1|sc3|sc0|Add0~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~220_combout\ = ((\sc4|shift_reg\(109) $ (\sc3|shift_reg\(109) $ (!\sc1|sc3|sc0|Add0~219\)))) # (GND)
-- \sc1|sc3|sc0|Add0~221\ = CARRY((\sc4|shift_reg\(109) & ((\sc3|shift_reg\(109)) # (!\sc1|sc3|sc0|Add0~219\))) # (!\sc4|shift_reg\(109) & (\sc3|shift_reg\(109) & !\sc1|sc3|sc0|Add0~219\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(109),
	datab => \sc3|shift_reg\(109),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~219\,
	combout => \sc1|sc3|sc0|Add0~220_combout\,
	cout => \sc1|sc3|sc0|Add0~221\);

-- Location: LCCOMB_X73_Y31_N12
\sc1|sc3|sc0|Add0~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~222_combout\ = (\sc3|shift_reg\(110) & ((\sc4|shift_reg\(110) & (\sc1|sc3|sc0|Add0~221\ & VCC)) # (!\sc4|shift_reg\(110) & (!\sc1|sc3|sc0|Add0~221\)))) # (!\sc3|shift_reg\(110) & ((\sc4|shift_reg\(110) & (!\sc1|sc3|sc0|Add0~221\)) # 
-- (!\sc4|shift_reg\(110) & ((\sc1|sc3|sc0|Add0~221\) # (GND)))))
-- \sc1|sc3|sc0|Add0~223\ = CARRY((\sc3|shift_reg\(110) & (!\sc4|shift_reg\(110) & !\sc1|sc3|sc0|Add0~221\)) # (!\sc3|shift_reg\(110) & ((!\sc1|sc3|sc0|Add0~221\) # (!\sc4|shift_reg\(110)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(110),
	datab => \sc4|shift_reg\(110),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~221\,
	combout => \sc1|sc3|sc0|Add0~222_combout\,
	cout => \sc1|sc3|sc0|Add0~223\);

-- Location: LCCOMB_X73_Y31_N14
\sc1|sc3|sc0|Add0~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~224_combout\ = ((\sc3|shift_reg\(111) $ (\sc4|shift_reg\(111) $ (!\sc1|sc3|sc0|Add0~223\)))) # (GND)
-- \sc1|sc3|sc0|Add0~225\ = CARRY((\sc3|shift_reg\(111) & ((\sc4|shift_reg\(111)) # (!\sc1|sc3|sc0|Add0~223\))) # (!\sc3|shift_reg\(111) & (\sc4|shift_reg\(111) & !\sc1|sc3|sc0|Add0~223\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(111),
	datab => \sc4|shift_reg\(111),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~223\,
	combout => \sc1|sc3|sc0|Add0~224_combout\,
	cout => \sc1|sc3|sc0|Add0~225\);

-- Location: LCCOMB_X73_Y31_N16
\sc1|sc3|sc0|Add0~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~226_combout\ = (\sc3|shift_reg\(112) & ((\sc4|shift_reg\(112) & (\sc1|sc3|sc0|Add0~225\ & VCC)) # (!\sc4|shift_reg\(112) & (!\sc1|sc3|sc0|Add0~225\)))) # (!\sc3|shift_reg\(112) & ((\sc4|shift_reg\(112) & (!\sc1|sc3|sc0|Add0~225\)) # 
-- (!\sc4|shift_reg\(112) & ((\sc1|sc3|sc0|Add0~225\) # (GND)))))
-- \sc1|sc3|sc0|Add0~227\ = CARRY((\sc3|shift_reg\(112) & (!\sc4|shift_reg\(112) & !\sc1|sc3|sc0|Add0~225\)) # (!\sc3|shift_reg\(112) & ((!\sc1|sc3|sc0|Add0~225\) # (!\sc4|shift_reg\(112)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(112),
	datab => \sc4|shift_reg\(112),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~225\,
	combout => \sc1|sc3|sc0|Add0~226_combout\,
	cout => \sc1|sc3|sc0|Add0~227\);

-- Location: LCCOMB_X73_Y31_N18
\sc1|sc3|sc0|Add0~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~228_combout\ = ((\sc4|shift_reg\(113) $ (\sc3|shift_reg\(113) $ (!\sc1|sc3|sc0|Add0~227\)))) # (GND)
-- \sc1|sc3|sc0|Add0~229\ = CARRY((\sc4|shift_reg\(113) & ((\sc3|shift_reg\(113)) # (!\sc1|sc3|sc0|Add0~227\))) # (!\sc4|shift_reg\(113) & (\sc3|shift_reg\(113) & !\sc1|sc3|sc0|Add0~227\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(113),
	datab => \sc3|shift_reg\(113),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~227\,
	combout => \sc1|sc3|sc0|Add0~228_combout\,
	cout => \sc1|sc3|sc0|Add0~229\);

-- Location: LCCOMB_X73_Y31_N20
\sc1|sc3|sc0|Add0~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~230_combout\ = (\sc4|shift_reg\(114) & ((\sc3|shift_reg\(114) & (\sc1|sc3|sc0|Add0~229\ & VCC)) # (!\sc3|shift_reg\(114) & (!\sc1|sc3|sc0|Add0~229\)))) # (!\sc4|shift_reg\(114) & ((\sc3|shift_reg\(114) & (!\sc1|sc3|sc0|Add0~229\)) # 
-- (!\sc3|shift_reg\(114) & ((\sc1|sc3|sc0|Add0~229\) # (GND)))))
-- \sc1|sc3|sc0|Add0~231\ = CARRY((\sc4|shift_reg\(114) & (!\sc3|shift_reg\(114) & !\sc1|sc3|sc0|Add0~229\)) # (!\sc4|shift_reg\(114) & ((!\sc1|sc3|sc0|Add0~229\) # (!\sc3|shift_reg\(114)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(114),
	datab => \sc3|shift_reg\(114),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~229\,
	combout => \sc1|sc3|sc0|Add0~230_combout\,
	cout => \sc1|sc3|sc0|Add0~231\);

-- Location: LCCOMB_X73_Y31_N22
\sc1|sc3|sc0|Add0~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~232_combout\ = ((\sc4|shift_reg\(115) $ (\sc3|shift_reg\(115) $ (!\sc1|sc3|sc0|Add0~231\)))) # (GND)
-- \sc1|sc3|sc0|Add0~233\ = CARRY((\sc4|shift_reg\(115) & ((\sc3|shift_reg\(115)) # (!\sc1|sc3|sc0|Add0~231\))) # (!\sc4|shift_reg\(115) & (\sc3|shift_reg\(115) & !\sc1|sc3|sc0|Add0~231\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(115),
	datab => \sc3|shift_reg\(115),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~231\,
	combout => \sc1|sc3|sc0|Add0~232_combout\,
	cout => \sc1|sc3|sc0|Add0~233\);

-- Location: LCCOMB_X73_Y31_N24
\sc1|sc3|sc0|Add0~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~234_combout\ = (\sc3|shift_reg\(116) & ((\sc4|shift_reg\(116) & (\sc1|sc3|sc0|Add0~233\ & VCC)) # (!\sc4|shift_reg\(116) & (!\sc1|sc3|sc0|Add0~233\)))) # (!\sc3|shift_reg\(116) & ((\sc4|shift_reg\(116) & (!\sc1|sc3|sc0|Add0~233\)) # 
-- (!\sc4|shift_reg\(116) & ((\sc1|sc3|sc0|Add0~233\) # (GND)))))
-- \sc1|sc3|sc0|Add0~235\ = CARRY((\sc3|shift_reg\(116) & (!\sc4|shift_reg\(116) & !\sc1|sc3|sc0|Add0~233\)) # (!\sc3|shift_reg\(116) & ((!\sc1|sc3|sc0|Add0~233\) # (!\sc4|shift_reg\(116)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(116),
	datab => \sc4|shift_reg\(116),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~233\,
	combout => \sc1|sc3|sc0|Add0~234_combout\,
	cout => \sc1|sc3|sc0|Add0~235\);

-- Location: LCCOMB_X73_Y31_N26
\sc1|sc3|sc0|Add0~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~236_combout\ = ((\sc4|shift_reg\(117) $ (\sc3|shift_reg\(117) $ (!\sc1|sc3|sc0|Add0~235\)))) # (GND)
-- \sc1|sc3|sc0|Add0~237\ = CARRY((\sc4|shift_reg\(117) & ((\sc3|shift_reg\(117)) # (!\sc1|sc3|sc0|Add0~235\))) # (!\sc4|shift_reg\(117) & (\sc3|shift_reg\(117) & !\sc1|sc3|sc0|Add0~235\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(117),
	datab => \sc3|shift_reg\(117),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~235\,
	combout => \sc1|sc3|sc0|Add0~236_combout\,
	cout => \sc1|sc3|sc0|Add0~237\);

-- Location: LCCOMB_X73_Y31_N28
\sc1|sc3|sc0|Add0~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~238_combout\ = (\sc3|shift_reg\(118) & ((\sc4|shift_reg\(118) & (\sc1|sc3|sc0|Add0~237\ & VCC)) # (!\sc4|shift_reg\(118) & (!\sc1|sc3|sc0|Add0~237\)))) # (!\sc3|shift_reg\(118) & ((\sc4|shift_reg\(118) & (!\sc1|sc3|sc0|Add0~237\)) # 
-- (!\sc4|shift_reg\(118) & ((\sc1|sc3|sc0|Add0~237\) # (GND)))))
-- \sc1|sc3|sc0|Add0~239\ = CARRY((\sc3|shift_reg\(118) & (!\sc4|shift_reg\(118) & !\sc1|sc3|sc0|Add0~237\)) # (!\sc3|shift_reg\(118) & ((!\sc1|sc3|sc0|Add0~237\) # (!\sc4|shift_reg\(118)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(118),
	datab => \sc4|shift_reg\(118),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~237\,
	combout => \sc1|sc3|sc0|Add0~238_combout\,
	cout => \sc1|sc3|sc0|Add0~239\);

-- Location: LCCOMB_X73_Y31_N30
\sc1|sc3|sc0|Add0~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~240_combout\ = ((\sc4|shift_reg\(119) $ (\sc3|shift_reg\(119) $ (!\sc1|sc3|sc0|Add0~239\)))) # (GND)
-- \sc1|sc3|sc0|Add0~241\ = CARRY((\sc4|shift_reg\(119) & ((\sc3|shift_reg\(119)) # (!\sc1|sc3|sc0|Add0~239\))) # (!\sc4|shift_reg\(119) & (\sc3|shift_reg\(119) & !\sc1|sc3|sc0|Add0~239\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(119),
	datab => \sc3|shift_reg\(119),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~239\,
	combout => \sc1|sc3|sc0|Add0~240_combout\,
	cout => \sc1|sc3|sc0|Add0~241\);

-- Location: LCCOMB_X73_Y30_N0
\sc1|sc3|sc0|Add0~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~242_combout\ = (\sc3|shift_reg\(120) & ((\sc4|shift_reg\(120) & (\sc1|sc3|sc0|Add0~241\ & VCC)) # (!\sc4|shift_reg\(120) & (!\sc1|sc3|sc0|Add0~241\)))) # (!\sc3|shift_reg\(120) & ((\sc4|shift_reg\(120) & (!\sc1|sc3|sc0|Add0~241\)) # 
-- (!\sc4|shift_reg\(120) & ((\sc1|sc3|sc0|Add0~241\) # (GND)))))
-- \sc1|sc3|sc0|Add0~243\ = CARRY((\sc3|shift_reg\(120) & (!\sc4|shift_reg\(120) & !\sc1|sc3|sc0|Add0~241\)) # (!\sc3|shift_reg\(120) & ((!\sc1|sc3|sc0|Add0~241\) # (!\sc4|shift_reg\(120)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(120),
	datab => \sc4|shift_reg\(120),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~241\,
	combout => \sc1|sc3|sc0|Add0~242_combout\,
	cout => \sc1|sc3|sc0|Add0~243\);

-- Location: LCCOMB_X73_Y30_N2
\sc1|sc3|sc0|Add0~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~244_combout\ = ((\sc3|shift_reg\(121) $ (\sc4|shift_reg\(121) $ (!\sc1|sc3|sc0|Add0~243\)))) # (GND)
-- \sc1|sc3|sc0|Add0~245\ = CARRY((\sc3|shift_reg\(121) & ((\sc4|shift_reg\(121)) # (!\sc1|sc3|sc0|Add0~243\))) # (!\sc3|shift_reg\(121) & (\sc4|shift_reg\(121) & !\sc1|sc3|sc0|Add0~243\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(121),
	datab => \sc4|shift_reg\(121),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~243\,
	combout => \sc1|sc3|sc0|Add0~244_combout\,
	cout => \sc1|sc3|sc0|Add0~245\);

-- Location: LCCOMB_X73_Y30_N4
\sc1|sc3|sc0|Add0~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~246_combout\ = (\sc3|shift_reg\(122) & ((\sc4|shift_reg\(122) & (\sc1|sc3|sc0|Add0~245\ & VCC)) # (!\sc4|shift_reg\(122) & (!\sc1|sc3|sc0|Add0~245\)))) # (!\sc3|shift_reg\(122) & ((\sc4|shift_reg\(122) & (!\sc1|sc3|sc0|Add0~245\)) # 
-- (!\sc4|shift_reg\(122) & ((\sc1|sc3|sc0|Add0~245\) # (GND)))))
-- \sc1|sc3|sc0|Add0~247\ = CARRY((\sc3|shift_reg\(122) & (!\sc4|shift_reg\(122) & !\sc1|sc3|sc0|Add0~245\)) # (!\sc3|shift_reg\(122) & ((!\sc1|sc3|sc0|Add0~245\) # (!\sc4|shift_reg\(122)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(122),
	datab => \sc4|shift_reg\(122),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~245\,
	combout => \sc1|sc3|sc0|Add0~246_combout\,
	cout => \sc1|sc3|sc0|Add0~247\);

-- Location: LCCOMB_X73_Y30_N6
\sc1|sc3|sc0|Add0~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~248_combout\ = ((\sc4|shift_reg\(123) $ (\sc3|shift_reg\(123) $ (!\sc1|sc3|sc0|Add0~247\)))) # (GND)
-- \sc1|sc3|sc0|Add0~249\ = CARRY((\sc4|shift_reg\(123) & ((\sc3|shift_reg\(123)) # (!\sc1|sc3|sc0|Add0~247\))) # (!\sc4|shift_reg\(123) & (\sc3|shift_reg\(123) & !\sc1|sc3|sc0|Add0~247\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(123),
	datab => \sc3|shift_reg\(123),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~247\,
	combout => \sc1|sc3|sc0|Add0~248_combout\,
	cout => \sc1|sc3|sc0|Add0~249\);

-- Location: LCCOMB_X73_Y30_N8
\sc1|sc3|sc0|Add0~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~250_combout\ = (\sc3|shift_reg\(124) & ((\sc4|shift_reg\(124) & (\sc1|sc3|sc0|Add0~249\ & VCC)) # (!\sc4|shift_reg\(124) & (!\sc1|sc3|sc0|Add0~249\)))) # (!\sc3|shift_reg\(124) & ((\sc4|shift_reg\(124) & (!\sc1|sc3|sc0|Add0~249\)) # 
-- (!\sc4|shift_reg\(124) & ((\sc1|sc3|sc0|Add0~249\) # (GND)))))
-- \sc1|sc3|sc0|Add0~251\ = CARRY((\sc3|shift_reg\(124) & (!\sc4|shift_reg\(124) & !\sc1|sc3|sc0|Add0~249\)) # (!\sc3|shift_reg\(124) & ((!\sc1|sc3|sc0|Add0~249\) # (!\sc4|shift_reg\(124)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(124),
	datab => \sc4|shift_reg\(124),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~249\,
	combout => \sc1|sc3|sc0|Add0~250_combout\,
	cout => \sc1|sc3|sc0|Add0~251\);

-- Location: LCCOMB_X73_Y30_N10
\sc1|sc3|sc0|Add0~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~252_combout\ = ((\sc4|shift_reg\(125) $ (\sc3|shift_reg\(125) $ (!\sc1|sc3|sc0|Add0~251\)))) # (GND)
-- \sc1|sc3|sc0|Add0~253\ = CARRY((\sc4|shift_reg\(125) & ((\sc3|shift_reg\(125)) # (!\sc1|sc3|sc0|Add0~251\))) # (!\sc4|shift_reg\(125) & (\sc3|shift_reg\(125) & !\sc1|sc3|sc0|Add0~251\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(125),
	datab => \sc3|shift_reg\(125),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~251\,
	combout => \sc1|sc3|sc0|Add0~252_combout\,
	cout => \sc1|sc3|sc0|Add0~253\);

-- Location: LCCOMB_X73_Y30_N12
\sc1|sc3|sc0|Add0~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~254_combout\ = (\sc3|shift_reg\(126) & ((\sc4|shift_reg\(126) & (\sc1|sc3|sc0|Add0~253\ & VCC)) # (!\sc4|shift_reg\(126) & (!\sc1|sc3|sc0|Add0~253\)))) # (!\sc3|shift_reg\(126) & ((\sc4|shift_reg\(126) & (!\sc1|sc3|sc0|Add0~253\)) # 
-- (!\sc4|shift_reg\(126) & ((\sc1|sc3|sc0|Add0~253\) # (GND)))))
-- \sc1|sc3|sc0|Add0~255\ = CARRY((\sc3|shift_reg\(126) & (!\sc4|shift_reg\(126) & !\sc1|sc3|sc0|Add0~253\)) # (!\sc3|shift_reg\(126) & ((!\sc1|sc3|sc0|Add0~253\) # (!\sc4|shift_reg\(126)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(126),
	datab => \sc4|shift_reg\(126),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~253\,
	combout => \sc1|sc3|sc0|Add0~254_combout\,
	cout => \sc1|sc3|sc0|Add0~255\);

-- Location: LCCOMB_X73_Y30_N14
\sc1|sc3|sc0|Add0~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~256_combout\ = ((\sc4|shift_reg\(127) $ (\sc3|shift_reg\(127) $ (!\sc1|sc3|sc0|Add0~255\)))) # (GND)
-- \sc1|sc3|sc0|Add0~257\ = CARRY((\sc4|shift_reg\(127) & ((\sc3|shift_reg\(127)) # (!\sc1|sc3|sc0|Add0~255\))) # (!\sc4|shift_reg\(127) & (\sc3|shift_reg\(127) & !\sc1|sc3|sc0|Add0~255\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(127),
	datab => \sc3|shift_reg\(127),
	datad => VCC,
	cin => \sc1|sc3|sc0|Add0~255\,
	combout => \sc1|sc3|sc0|Add0~256_combout\,
	cout => \sc1|sc3|sc0|Add0~257\);

-- Location: LCCOMB_X73_Y30_N16
\sc1|sc3|sc0|Add0~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc3|sc0|Add0~258_combout\ = \sc1|sc3|sc0|Add0~257\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \sc1|sc3|sc0|Add0~257\,
	combout => \sc1|sc3|sc0|Add0~258_combout\);

-- Location: IOIBUF_X115_Y68_N15
\Hit~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Hit,
	ibar => \ww_Hit(n)\,
	o => \Hit~input_o\);

-- Location: LCCOMB_X69_Y41_N10
\sc0|sc6|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc6|Q~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \sc0|sc6|Q~feeder_combout\);

-- Location: LCCOMB_X68_Y41_N16
\sc0|sc0|sc1|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc0|sc1|Q~feeder_combout\ = \sc0|sc0|sc0|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc0|sc0|sc0|Q~q\,
	combout => \sc0|sc0|sc1|Q~feeder_combout\);

-- Location: LCCOMB_X68_Y41_N30
\sc0|sc5|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc5|Mux2~0_combout\ = ((\sc0|sc5|qp\(1)) # (!\sc0|sc5|qp\(0))) # (!\sc0|sc4|Q~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc4|Q~q\,
	datac => \sc0|sc5|qp\(1),
	datad => \sc0|sc5|qp\(0),
	combout => \sc0|sc5|Mux2~0_combout\);

-- Location: LCCOMB_X68_Y41_N24
\sc0|sc5|qp[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc5|qp[0]~feeder_combout\ = \sc0|sc5|Mux2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc0|sc5|Mux2~0_combout\,
	combout => \sc0|sc5|qp[0]~feeder_combout\);

-- Location: FF_X68_Y41_N25
\sc0|sc5|qp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|ALT_INV_Y~clkctrl_outclk\,
	d => \sc0|sc5|qp[0]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc5|qp\(0));

-- Location: LCCOMB_X68_Y41_N20
\sc0|sc5|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc5|Mux1~0_combout\ = (\sc0|sc5|qp\(1) & (\sc0|sc4|Q~q\)) # (!\sc0|sc5|qp\(1) & ((!\sc0|sc5|qp\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc4|Q~q\,
	datac => \sc0|sc5|qp\(1),
	datad => \sc0|sc5|qp\(0),
	combout => \sc0|sc5|Mux1~0_combout\);

-- Location: FF_X68_Y41_N31
\sc0|sc5|qp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|ALT_INV_Y~clkctrl_outclk\,
	asdata => \sc0|sc5|Mux1~0_combout\,
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc5|qp\(1));

-- Location: LCCOMB_X68_Y41_N6
\sc0|sc5|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc5|Mux0~0_combout\ = (\sc0|sc5|qp\(1)) # (!\sc0|sc5|qp\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc0|sc5|qp\(1),
	datad => \sc0|sc5|qp\(0),
	combout => \sc0|sc5|Mux0~0_combout\);

-- Location: FF_X68_Y41_N17
\sc0|sc0|sc1|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|ALT_INV_Y~clkctrl_outclk\,
	d => \sc0|sc0|sc1|Q~feeder_combout\,
	clrn => \sc0|sc5|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc0|sc1|Q~q\);

-- Location: LCCOMB_X68_Y41_N22
\sc0|sc0|sc2|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc0|sc2|Q~feeder_combout\ = \sc0|sc0|sc1|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc0|sc0|sc1|Q~q\,
	combout => \sc0|sc0|sc2|Q~feeder_combout\);

-- Location: FF_X68_Y41_N23
\sc0|sc0|sc2|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|ALT_INV_Y~clkctrl_outclk\,
	d => \sc0|sc0|sc2|Q~feeder_combout\,
	clrn => \sc0|sc5|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc0|sc2|Q~q\);

-- Location: LCCOMB_X68_Y41_N26
\sc0|sc4|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc4|Q~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \sc0|sc4|Q~feeder_combout\);

-- Location: FF_X68_Y41_N27
\sc0|sc4|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc0|sc2|Q~q\,
	d => \sc0|sc4|Q~feeder_combout\,
	clrn => \sc0|sc5|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc4|Q~q\);

-- Location: LCCOMB_X69_Y41_N16
\sc0|HRST~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|HRST~0_combout\ = ((\sc0|sc4|Q~q\) # ((\sc1|sc6|Q~q\) # (!\sc1|sc1|Q~q\))) # (!\RST~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \sc0|sc4|Q~q\,
	datac => \sc1|sc6|Q~q\,
	datad => \sc1|sc1|Q~q\,
	combout => \sc0|HRST~0_combout\);

-- Location: FF_X69_Y41_N11
\sc0|sc6|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Hit~input_o\,
	d => \sc0|sc6|Q~feeder_combout\,
	clrn => \sc0|ALT_INV_HRST~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc6|Q~q\);

-- Location: LCCOMB_X69_Y41_N6
\sc0|sc0|sc0|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc0|sc0|Q~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \sc0|sc0|sc0|Q~feeder_combout\);

-- Location: FF_X69_Y41_N7
\sc0|sc0|sc0|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc6|Q~q\,
	d => \sc0|sc0|sc0|Q~feeder_combout\,
	clrn => \sc0|sc5|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc0|sc0|Q~q\);

-- Location: LCCOMB_X70_Y38_N14
\sc0|sc1|sc0|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~1_cout\ = CARRY(\sc0|sc0|sc0|Q~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc0|sc0|sc0|Q~q\,
	datad => VCC,
	cout => \sc0|sc1|sc0|Add0~1_cout\);

-- Location: LCCOMB_X70_Y38_N16
\sc0|sc1|sc0|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~2_combout\ = (\sc3|shift_reg\(0) & ((\sc4|shift_reg\(0) & (\sc0|sc1|sc0|Add0~1_cout\ & VCC)) # (!\sc4|shift_reg\(0) & (!\sc0|sc1|sc0|Add0~1_cout\)))) # (!\sc3|shift_reg\(0) & ((\sc4|shift_reg\(0) & (!\sc0|sc1|sc0|Add0~1_cout\)) # 
-- (!\sc4|shift_reg\(0) & ((\sc0|sc1|sc0|Add0~1_cout\) # (GND)))))
-- \sc0|sc1|sc0|Add0~3\ = CARRY((\sc3|shift_reg\(0) & (!\sc4|shift_reg\(0) & !\sc0|sc1|sc0|Add0~1_cout\)) # (!\sc3|shift_reg\(0) & ((!\sc0|sc1|sc0|Add0~1_cout\) # (!\sc4|shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(0),
	datab => \sc4|shift_reg\(0),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~1_cout\,
	combout => \sc0|sc1|sc0|Add0~2_combout\,
	cout => \sc0|sc1|sc0|Add0~3\);

-- Location: LCCOMB_X70_Y38_N18
\sc0|sc1|sc0|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~4_combout\ = ((\sc3|shift_reg\(1) $ (\sc4|shift_reg\(1) $ (!\sc0|sc1|sc0|Add0~3\)))) # (GND)
-- \sc0|sc1|sc0|Add0~5\ = CARRY((\sc3|shift_reg\(1) & ((\sc4|shift_reg\(1)) # (!\sc0|sc1|sc0|Add0~3\))) # (!\sc3|shift_reg\(1) & (\sc4|shift_reg\(1) & !\sc0|sc1|sc0|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(1),
	datab => \sc4|shift_reg\(1),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~3\,
	combout => \sc0|sc1|sc0|Add0~4_combout\,
	cout => \sc0|sc1|sc0|Add0~5\);

-- Location: LCCOMB_X70_Y38_N20
\sc0|sc1|sc0|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~6_combout\ = (\sc4|shift_reg\(2) & ((\sc3|shift_reg\(2) & (\sc0|sc1|sc0|Add0~5\ & VCC)) # (!\sc3|shift_reg\(2) & (!\sc0|sc1|sc0|Add0~5\)))) # (!\sc4|shift_reg\(2) & ((\sc3|shift_reg\(2) & (!\sc0|sc1|sc0|Add0~5\)) # (!\sc3|shift_reg\(2) & 
-- ((\sc0|sc1|sc0|Add0~5\) # (GND)))))
-- \sc0|sc1|sc0|Add0~7\ = CARRY((\sc4|shift_reg\(2) & (!\sc3|shift_reg\(2) & !\sc0|sc1|sc0|Add0~5\)) # (!\sc4|shift_reg\(2) & ((!\sc0|sc1|sc0|Add0~5\) # (!\sc3|shift_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(2),
	datab => \sc3|shift_reg\(2),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~5\,
	combout => \sc0|sc1|sc0|Add0~6_combout\,
	cout => \sc0|sc1|sc0|Add0~7\);

-- Location: LCCOMB_X70_Y38_N22
\sc0|sc1|sc0|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~8_combout\ = ((\sc4|shift_reg\(3) $ (\sc3|shift_reg\(3) $ (!\sc0|sc1|sc0|Add0~7\)))) # (GND)
-- \sc0|sc1|sc0|Add0~9\ = CARRY((\sc4|shift_reg\(3) & ((\sc3|shift_reg\(3)) # (!\sc0|sc1|sc0|Add0~7\))) # (!\sc4|shift_reg\(3) & (\sc3|shift_reg\(3) & !\sc0|sc1|sc0|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(3),
	datab => \sc3|shift_reg\(3),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~7\,
	combout => \sc0|sc1|sc0|Add0~8_combout\,
	cout => \sc0|sc1|sc0|Add0~9\);

-- Location: LCCOMB_X70_Y38_N24
\sc0|sc1|sc0|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~10_combout\ = (\sc4|shift_reg\(4) & ((\sc3|shift_reg\(4) & (\sc0|sc1|sc0|Add0~9\ & VCC)) # (!\sc3|shift_reg\(4) & (!\sc0|sc1|sc0|Add0~9\)))) # (!\sc4|shift_reg\(4) & ((\sc3|shift_reg\(4) & (!\sc0|sc1|sc0|Add0~9\)) # (!\sc3|shift_reg\(4) 
-- & ((\sc0|sc1|sc0|Add0~9\) # (GND)))))
-- \sc0|sc1|sc0|Add0~11\ = CARRY((\sc4|shift_reg\(4) & (!\sc3|shift_reg\(4) & !\sc0|sc1|sc0|Add0~9\)) # (!\sc4|shift_reg\(4) & ((!\sc0|sc1|sc0|Add0~9\) # (!\sc3|shift_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(4),
	datab => \sc3|shift_reg\(4),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~9\,
	combout => \sc0|sc1|sc0|Add0~10_combout\,
	cout => \sc0|sc1|sc0|Add0~11\);

-- Location: LCCOMB_X70_Y38_N26
\sc0|sc1|sc0|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~12_combout\ = ((\sc3|shift_reg\(5) $ (\sc4|shift_reg\(5) $ (!\sc0|sc1|sc0|Add0~11\)))) # (GND)
-- \sc0|sc1|sc0|Add0~13\ = CARRY((\sc3|shift_reg\(5) & ((\sc4|shift_reg\(5)) # (!\sc0|sc1|sc0|Add0~11\))) # (!\sc3|shift_reg\(5) & (\sc4|shift_reg\(5) & !\sc0|sc1|sc0|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(5),
	datab => \sc4|shift_reg\(5),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~11\,
	combout => \sc0|sc1|sc0|Add0~12_combout\,
	cout => \sc0|sc1|sc0|Add0~13\);

-- Location: LCCOMB_X70_Y38_N28
\sc0|sc1|sc0|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~14_combout\ = (\sc3|shift_reg\(6) & ((\sc4|shift_reg\(6) & (\sc0|sc1|sc0|Add0~13\ & VCC)) # (!\sc4|shift_reg\(6) & (!\sc0|sc1|sc0|Add0~13\)))) # (!\sc3|shift_reg\(6) & ((\sc4|shift_reg\(6) & (!\sc0|sc1|sc0|Add0~13\)) # 
-- (!\sc4|shift_reg\(6) & ((\sc0|sc1|sc0|Add0~13\) # (GND)))))
-- \sc0|sc1|sc0|Add0~15\ = CARRY((\sc3|shift_reg\(6) & (!\sc4|shift_reg\(6) & !\sc0|sc1|sc0|Add0~13\)) # (!\sc3|shift_reg\(6) & ((!\sc0|sc1|sc0|Add0~13\) # (!\sc4|shift_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(6),
	datab => \sc4|shift_reg\(6),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~13\,
	combout => \sc0|sc1|sc0|Add0~14_combout\,
	cout => \sc0|sc1|sc0|Add0~15\);

-- Location: LCCOMB_X70_Y38_N30
\sc0|sc1|sc0|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~16_combout\ = ((\sc4|shift_reg\(7) $ (\sc3|shift_reg\(7) $ (!\sc0|sc1|sc0|Add0~15\)))) # (GND)
-- \sc0|sc1|sc0|Add0~17\ = CARRY((\sc4|shift_reg\(7) & ((\sc3|shift_reg\(7)) # (!\sc0|sc1|sc0|Add0~15\))) # (!\sc4|shift_reg\(7) & (\sc3|shift_reg\(7) & !\sc0|sc1|sc0|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(7),
	datab => \sc3|shift_reg\(7),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~15\,
	combout => \sc0|sc1|sc0|Add0~16_combout\,
	cout => \sc0|sc1|sc0|Add0~17\);

-- Location: LCCOMB_X70_Y37_N0
\sc0|sc1|sc0|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~18_combout\ = (\sc3|shift_reg\(8) & ((\sc4|shift_reg\(8) & (\sc0|sc1|sc0|Add0~17\ & VCC)) # (!\sc4|shift_reg\(8) & (!\sc0|sc1|sc0|Add0~17\)))) # (!\sc3|shift_reg\(8) & ((\sc4|shift_reg\(8) & (!\sc0|sc1|sc0|Add0~17\)) # 
-- (!\sc4|shift_reg\(8) & ((\sc0|sc1|sc0|Add0~17\) # (GND)))))
-- \sc0|sc1|sc0|Add0~19\ = CARRY((\sc3|shift_reg\(8) & (!\sc4|shift_reg\(8) & !\sc0|sc1|sc0|Add0~17\)) # (!\sc3|shift_reg\(8) & ((!\sc0|sc1|sc0|Add0~17\) # (!\sc4|shift_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(8),
	datab => \sc4|shift_reg\(8),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~17\,
	combout => \sc0|sc1|sc0|Add0~18_combout\,
	cout => \sc0|sc1|sc0|Add0~19\);

-- Location: LCCOMB_X70_Y37_N2
\sc0|sc1|sc0|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~20_combout\ = ((\sc4|shift_reg\(9) $ (\sc3|shift_reg\(9) $ (!\sc0|sc1|sc0|Add0~19\)))) # (GND)
-- \sc0|sc1|sc0|Add0~21\ = CARRY((\sc4|shift_reg\(9) & ((\sc3|shift_reg\(9)) # (!\sc0|sc1|sc0|Add0~19\))) # (!\sc4|shift_reg\(9) & (\sc3|shift_reg\(9) & !\sc0|sc1|sc0|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(9),
	datab => \sc3|shift_reg\(9),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~19\,
	combout => \sc0|sc1|sc0|Add0~20_combout\,
	cout => \sc0|sc1|sc0|Add0~21\);

-- Location: LCCOMB_X70_Y37_N4
\sc0|sc1|sc0|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~22_combout\ = (\sc3|shift_reg\(10) & ((\sc4|shift_reg\(10) & (\sc0|sc1|sc0|Add0~21\ & VCC)) # (!\sc4|shift_reg\(10) & (!\sc0|sc1|sc0|Add0~21\)))) # (!\sc3|shift_reg\(10) & ((\sc4|shift_reg\(10) & (!\sc0|sc1|sc0|Add0~21\)) # 
-- (!\sc4|shift_reg\(10) & ((\sc0|sc1|sc0|Add0~21\) # (GND)))))
-- \sc0|sc1|sc0|Add0~23\ = CARRY((\sc3|shift_reg\(10) & (!\sc4|shift_reg\(10) & !\sc0|sc1|sc0|Add0~21\)) # (!\sc3|shift_reg\(10) & ((!\sc0|sc1|sc0|Add0~21\) # (!\sc4|shift_reg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(10),
	datab => \sc4|shift_reg\(10),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~21\,
	combout => \sc0|sc1|sc0|Add0~22_combout\,
	cout => \sc0|sc1|sc0|Add0~23\);

-- Location: LCCOMB_X70_Y37_N6
\sc0|sc1|sc0|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~24_combout\ = ((\sc3|shift_reg\(11) $ (\sc4|shift_reg\(11) $ (!\sc0|sc1|sc0|Add0~23\)))) # (GND)
-- \sc0|sc1|sc0|Add0~25\ = CARRY((\sc3|shift_reg\(11) & ((\sc4|shift_reg\(11)) # (!\sc0|sc1|sc0|Add0~23\))) # (!\sc3|shift_reg\(11) & (\sc4|shift_reg\(11) & !\sc0|sc1|sc0|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(11),
	datab => \sc4|shift_reg\(11),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~23\,
	combout => \sc0|sc1|sc0|Add0~24_combout\,
	cout => \sc0|sc1|sc0|Add0~25\);

-- Location: LCCOMB_X70_Y37_N8
\sc0|sc1|sc0|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~26_combout\ = (\sc4|shift_reg\(12) & ((\sc3|shift_reg\(12) & (\sc0|sc1|sc0|Add0~25\ & VCC)) # (!\sc3|shift_reg\(12) & (!\sc0|sc1|sc0|Add0~25\)))) # (!\sc4|shift_reg\(12) & ((\sc3|shift_reg\(12) & (!\sc0|sc1|sc0|Add0~25\)) # 
-- (!\sc3|shift_reg\(12) & ((\sc0|sc1|sc0|Add0~25\) # (GND)))))
-- \sc0|sc1|sc0|Add0~27\ = CARRY((\sc4|shift_reg\(12) & (!\sc3|shift_reg\(12) & !\sc0|sc1|sc0|Add0~25\)) # (!\sc4|shift_reg\(12) & ((!\sc0|sc1|sc0|Add0~25\) # (!\sc3|shift_reg\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(12),
	datab => \sc3|shift_reg\(12),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~25\,
	combout => \sc0|sc1|sc0|Add0~26_combout\,
	cout => \sc0|sc1|sc0|Add0~27\);

-- Location: LCCOMB_X70_Y37_N10
\sc0|sc1|sc0|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~28_combout\ = ((\sc3|shift_reg\(13) $ (\sc4|shift_reg\(13) $ (!\sc0|sc1|sc0|Add0~27\)))) # (GND)
-- \sc0|sc1|sc0|Add0~29\ = CARRY((\sc3|shift_reg\(13) & ((\sc4|shift_reg\(13)) # (!\sc0|sc1|sc0|Add0~27\))) # (!\sc3|shift_reg\(13) & (\sc4|shift_reg\(13) & !\sc0|sc1|sc0|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(13),
	datab => \sc4|shift_reg\(13),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~27\,
	combout => \sc0|sc1|sc0|Add0~28_combout\,
	cout => \sc0|sc1|sc0|Add0~29\);

-- Location: LCCOMB_X70_Y37_N12
\sc0|sc1|sc0|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~30_combout\ = (\sc3|shift_reg\(14) & ((\sc4|shift_reg\(14) & (\sc0|sc1|sc0|Add0~29\ & VCC)) # (!\sc4|shift_reg\(14) & (!\sc0|sc1|sc0|Add0~29\)))) # (!\sc3|shift_reg\(14) & ((\sc4|shift_reg\(14) & (!\sc0|sc1|sc0|Add0~29\)) # 
-- (!\sc4|shift_reg\(14) & ((\sc0|sc1|sc0|Add0~29\) # (GND)))))
-- \sc0|sc1|sc0|Add0~31\ = CARRY((\sc3|shift_reg\(14) & (!\sc4|shift_reg\(14) & !\sc0|sc1|sc0|Add0~29\)) # (!\sc3|shift_reg\(14) & ((!\sc0|sc1|sc0|Add0~29\) # (!\sc4|shift_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(14),
	datab => \sc4|shift_reg\(14),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~29\,
	combout => \sc0|sc1|sc0|Add0~30_combout\,
	cout => \sc0|sc1|sc0|Add0~31\);

-- Location: LCCOMB_X70_Y37_N14
\sc0|sc1|sc0|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~32_combout\ = ((\sc3|shift_reg\(15) $ (\sc4|shift_reg\(15) $ (!\sc0|sc1|sc0|Add0~31\)))) # (GND)
-- \sc0|sc1|sc0|Add0~33\ = CARRY((\sc3|shift_reg\(15) & ((\sc4|shift_reg\(15)) # (!\sc0|sc1|sc0|Add0~31\))) # (!\sc3|shift_reg\(15) & (\sc4|shift_reg\(15) & !\sc0|sc1|sc0|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(15),
	datab => \sc4|shift_reg\(15),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~31\,
	combout => \sc0|sc1|sc0|Add0~32_combout\,
	cout => \sc0|sc1|sc0|Add0~33\);

-- Location: LCCOMB_X70_Y37_N16
\sc0|sc1|sc0|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~34_combout\ = (\sc4|shift_reg\(16) & ((\sc3|shift_reg\(16) & (\sc0|sc1|sc0|Add0~33\ & VCC)) # (!\sc3|shift_reg\(16) & (!\sc0|sc1|sc0|Add0~33\)))) # (!\sc4|shift_reg\(16) & ((\sc3|shift_reg\(16) & (!\sc0|sc1|sc0|Add0~33\)) # 
-- (!\sc3|shift_reg\(16) & ((\sc0|sc1|sc0|Add0~33\) # (GND)))))
-- \sc0|sc1|sc0|Add0~35\ = CARRY((\sc4|shift_reg\(16) & (!\sc3|shift_reg\(16) & !\sc0|sc1|sc0|Add0~33\)) # (!\sc4|shift_reg\(16) & ((!\sc0|sc1|sc0|Add0~33\) # (!\sc3|shift_reg\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(16),
	datab => \sc3|shift_reg\(16),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~33\,
	combout => \sc0|sc1|sc0|Add0~34_combout\,
	cout => \sc0|sc1|sc0|Add0~35\);

-- Location: LCCOMB_X70_Y37_N18
\sc0|sc1|sc0|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~36_combout\ = ((\sc3|shift_reg\(17) $ (\sc4|shift_reg\(17) $ (!\sc0|sc1|sc0|Add0~35\)))) # (GND)
-- \sc0|sc1|sc0|Add0~37\ = CARRY((\sc3|shift_reg\(17) & ((\sc4|shift_reg\(17)) # (!\sc0|sc1|sc0|Add0~35\))) # (!\sc3|shift_reg\(17) & (\sc4|shift_reg\(17) & !\sc0|sc1|sc0|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(17),
	datab => \sc4|shift_reg\(17),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~35\,
	combout => \sc0|sc1|sc0|Add0~36_combout\,
	cout => \sc0|sc1|sc0|Add0~37\);

-- Location: LCCOMB_X70_Y37_N20
\sc0|sc1|sc0|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~38_combout\ = (\sc4|shift_reg\(18) & ((\sc3|shift_reg\(18) & (\sc0|sc1|sc0|Add0~37\ & VCC)) # (!\sc3|shift_reg\(18) & (!\sc0|sc1|sc0|Add0~37\)))) # (!\sc4|shift_reg\(18) & ((\sc3|shift_reg\(18) & (!\sc0|sc1|sc0|Add0~37\)) # 
-- (!\sc3|shift_reg\(18) & ((\sc0|sc1|sc0|Add0~37\) # (GND)))))
-- \sc0|sc1|sc0|Add0~39\ = CARRY((\sc4|shift_reg\(18) & (!\sc3|shift_reg\(18) & !\sc0|sc1|sc0|Add0~37\)) # (!\sc4|shift_reg\(18) & ((!\sc0|sc1|sc0|Add0~37\) # (!\sc3|shift_reg\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(18),
	datab => \sc3|shift_reg\(18),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~37\,
	combout => \sc0|sc1|sc0|Add0~38_combout\,
	cout => \sc0|sc1|sc0|Add0~39\);

-- Location: LCCOMB_X70_Y37_N22
\sc0|sc1|sc0|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~40_combout\ = ((\sc3|shift_reg\(19) $ (\sc4|shift_reg\(19) $ (!\sc0|sc1|sc0|Add0~39\)))) # (GND)
-- \sc0|sc1|sc0|Add0~41\ = CARRY((\sc3|shift_reg\(19) & ((\sc4|shift_reg\(19)) # (!\sc0|sc1|sc0|Add0~39\))) # (!\sc3|shift_reg\(19) & (\sc4|shift_reg\(19) & !\sc0|sc1|sc0|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(19),
	datab => \sc4|shift_reg\(19),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~39\,
	combout => \sc0|sc1|sc0|Add0~40_combout\,
	cout => \sc0|sc1|sc0|Add0~41\);

-- Location: LCCOMB_X70_Y37_N24
\sc0|sc1|sc0|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~42_combout\ = (\sc4|shift_reg\(20) & ((\sc3|shift_reg\(20) & (\sc0|sc1|sc0|Add0~41\ & VCC)) # (!\sc3|shift_reg\(20) & (!\sc0|sc1|sc0|Add0~41\)))) # (!\sc4|shift_reg\(20) & ((\sc3|shift_reg\(20) & (!\sc0|sc1|sc0|Add0~41\)) # 
-- (!\sc3|shift_reg\(20) & ((\sc0|sc1|sc0|Add0~41\) # (GND)))))
-- \sc0|sc1|sc0|Add0~43\ = CARRY((\sc4|shift_reg\(20) & (!\sc3|shift_reg\(20) & !\sc0|sc1|sc0|Add0~41\)) # (!\sc4|shift_reg\(20) & ((!\sc0|sc1|sc0|Add0~41\) # (!\sc3|shift_reg\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(20),
	datab => \sc3|shift_reg\(20),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~41\,
	combout => \sc0|sc1|sc0|Add0~42_combout\,
	cout => \sc0|sc1|sc0|Add0~43\);

-- Location: LCCOMB_X70_Y37_N26
\sc0|sc1|sc0|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~44_combout\ = ((\sc4|shift_reg\(21) $ (\sc3|shift_reg\(21) $ (!\sc0|sc1|sc0|Add0~43\)))) # (GND)
-- \sc0|sc1|sc0|Add0~45\ = CARRY((\sc4|shift_reg\(21) & ((\sc3|shift_reg\(21)) # (!\sc0|sc1|sc0|Add0~43\))) # (!\sc4|shift_reg\(21) & (\sc3|shift_reg\(21) & !\sc0|sc1|sc0|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(21),
	datab => \sc3|shift_reg\(21),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~43\,
	combout => \sc0|sc1|sc0|Add0~44_combout\,
	cout => \sc0|sc1|sc0|Add0~45\);

-- Location: LCCOMB_X70_Y37_N28
\sc0|sc1|sc0|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~46_combout\ = (\sc4|shift_reg\(22) & ((\sc3|shift_reg\(22) & (\sc0|sc1|sc0|Add0~45\ & VCC)) # (!\sc3|shift_reg\(22) & (!\sc0|sc1|sc0|Add0~45\)))) # (!\sc4|shift_reg\(22) & ((\sc3|shift_reg\(22) & (!\sc0|sc1|sc0|Add0~45\)) # 
-- (!\sc3|shift_reg\(22) & ((\sc0|sc1|sc0|Add0~45\) # (GND)))))
-- \sc0|sc1|sc0|Add0~47\ = CARRY((\sc4|shift_reg\(22) & (!\sc3|shift_reg\(22) & !\sc0|sc1|sc0|Add0~45\)) # (!\sc4|shift_reg\(22) & ((!\sc0|sc1|sc0|Add0~45\) # (!\sc3|shift_reg\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(22),
	datab => \sc3|shift_reg\(22),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~45\,
	combout => \sc0|sc1|sc0|Add0~46_combout\,
	cout => \sc0|sc1|sc0|Add0~47\);

-- Location: LCCOMB_X70_Y37_N30
\sc0|sc1|sc0|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~48_combout\ = ((\sc3|shift_reg\(23) $ (\sc4|shift_reg\(23) $ (!\sc0|sc1|sc0|Add0~47\)))) # (GND)
-- \sc0|sc1|sc0|Add0~49\ = CARRY((\sc3|shift_reg\(23) & ((\sc4|shift_reg\(23)) # (!\sc0|sc1|sc0|Add0~47\))) # (!\sc3|shift_reg\(23) & (\sc4|shift_reg\(23) & !\sc0|sc1|sc0|Add0~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(23),
	datab => \sc4|shift_reg\(23),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~47\,
	combout => \sc0|sc1|sc0|Add0~48_combout\,
	cout => \sc0|sc1|sc0|Add0~49\);

-- Location: LCCOMB_X70_Y36_N0
\sc0|sc1|sc0|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~50_combout\ = (\sc4|shift_reg\(24) & ((\sc3|shift_reg\(24) & (\sc0|sc1|sc0|Add0~49\ & VCC)) # (!\sc3|shift_reg\(24) & (!\sc0|sc1|sc0|Add0~49\)))) # (!\sc4|shift_reg\(24) & ((\sc3|shift_reg\(24) & (!\sc0|sc1|sc0|Add0~49\)) # 
-- (!\sc3|shift_reg\(24) & ((\sc0|sc1|sc0|Add0~49\) # (GND)))))
-- \sc0|sc1|sc0|Add0~51\ = CARRY((\sc4|shift_reg\(24) & (!\sc3|shift_reg\(24) & !\sc0|sc1|sc0|Add0~49\)) # (!\sc4|shift_reg\(24) & ((!\sc0|sc1|sc0|Add0~49\) # (!\sc3|shift_reg\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(24),
	datab => \sc3|shift_reg\(24),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~49\,
	combout => \sc0|sc1|sc0|Add0~50_combout\,
	cout => \sc0|sc1|sc0|Add0~51\);

-- Location: LCCOMB_X70_Y36_N2
\sc0|sc1|sc0|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~52_combout\ = ((\sc4|shift_reg\(25) $ (\sc3|shift_reg\(25) $ (!\sc0|sc1|sc0|Add0~51\)))) # (GND)
-- \sc0|sc1|sc0|Add0~53\ = CARRY((\sc4|shift_reg\(25) & ((\sc3|shift_reg\(25)) # (!\sc0|sc1|sc0|Add0~51\))) # (!\sc4|shift_reg\(25) & (\sc3|shift_reg\(25) & !\sc0|sc1|sc0|Add0~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(25),
	datab => \sc3|shift_reg\(25),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~51\,
	combout => \sc0|sc1|sc0|Add0~52_combout\,
	cout => \sc0|sc1|sc0|Add0~53\);

-- Location: LCCOMB_X70_Y36_N4
\sc0|sc1|sc0|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~54_combout\ = (\sc3|shift_reg\(26) & ((\sc4|shift_reg\(26) & (\sc0|sc1|sc0|Add0~53\ & VCC)) # (!\sc4|shift_reg\(26) & (!\sc0|sc1|sc0|Add0~53\)))) # (!\sc3|shift_reg\(26) & ((\sc4|shift_reg\(26) & (!\sc0|sc1|sc0|Add0~53\)) # 
-- (!\sc4|shift_reg\(26) & ((\sc0|sc1|sc0|Add0~53\) # (GND)))))
-- \sc0|sc1|sc0|Add0~55\ = CARRY((\sc3|shift_reg\(26) & (!\sc4|shift_reg\(26) & !\sc0|sc1|sc0|Add0~53\)) # (!\sc3|shift_reg\(26) & ((!\sc0|sc1|sc0|Add0~53\) # (!\sc4|shift_reg\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(26),
	datab => \sc4|shift_reg\(26),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~53\,
	combout => \sc0|sc1|sc0|Add0~54_combout\,
	cout => \sc0|sc1|sc0|Add0~55\);

-- Location: LCCOMB_X70_Y36_N6
\sc0|sc1|sc0|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~56_combout\ = ((\sc3|shift_reg\(27) $ (\sc4|shift_reg\(27) $ (!\sc0|sc1|sc0|Add0~55\)))) # (GND)
-- \sc0|sc1|sc0|Add0~57\ = CARRY((\sc3|shift_reg\(27) & ((\sc4|shift_reg\(27)) # (!\sc0|sc1|sc0|Add0~55\))) # (!\sc3|shift_reg\(27) & (\sc4|shift_reg\(27) & !\sc0|sc1|sc0|Add0~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(27),
	datab => \sc4|shift_reg\(27),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~55\,
	combout => \sc0|sc1|sc0|Add0~56_combout\,
	cout => \sc0|sc1|sc0|Add0~57\);

-- Location: LCCOMB_X70_Y36_N8
\sc0|sc1|sc0|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~58_combout\ = (\sc3|shift_reg\(28) & ((\sc4|shift_reg\(28) & (\sc0|sc1|sc0|Add0~57\ & VCC)) # (!\sc4|shift_reg\(28) & (!\sc0|sc1|sc0|Add0~57\)))) # (!\sc3|shift_reg\(28) & ((\sc4|shift_reg\(28) & (!\sc0|sc1|sc0|Add0~57\)) # 
-- (!\sc4|shift_reg\(28) & ((\sc0|sc1|sc0|Add0~57\) # (GND)))))
-- \sc0|sc1|sc0|Add0~59\ = CARRY((\sc3|shift_reg\(28) & (!\sc4|shift_reg\(28) & !\sc0|sc1|sc0|Add0~57\)) # (!\sc3|shift_reg\(28) & ((!\sc0|sc1|sc0|Add0~57\) # (!\sc4|shift_reg\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(28),
	datab => \sc4|shift_reg\(28),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~57\,
	combout => \sc0|sc1|sc0|Add0~58_combout\,
	cout => \sc0|sc1|sc0|Add0~59\);

-- Location: LCCOMB_X70_Y36_N10
\sc0|sc1|sc0|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~60_combout\ = ((\sc3|shift_reg\(29) $ (\sc4|shift_reg\(29) $ (!\sc0|sc1|sc0|Add0~59\)))) # (GND)
-- \sc0|sc1|sc0|Add0~61\ = CARRY((\sc3|shift_reg\(29) & ((\sc4|shift_reg\(29)) # (!\sc0|sc1|sc0|Add0~59\))) # (!\sc3|shift_reg\(29) & (\sc4|shift_reg\(29) & !\sc0|sc1|sc0|Add0~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(29),
	datab => \sc4|shift_reg\(29),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~59\,
	combout => \sc0|sc1|sc0|Add0~60_combout\,
	cout => \sc0|sc1|sc0|Add0~61\);

-- Location: LCCOMB_X70_Y36_N12
\sc0|sc1|sc0|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~62_combout\ = (\sc3|shift_reg\(30) & ((\sc4|shift_reg\(30) & (\sc0|sc1|sc0|Add0~61\ & VCC)) # (!\sc4|shift_reg\(30) & (!\sc0|sc1|sc0|Add0~61\)))) # (!\sc3|shift_reg\(30) & ((\sc4|shift_reg\(30) & (!\sc0|sc1|sc0|Add0~61\)) # 
-- (!\sc4|shift_reg\(30) & ((\sc0|sc1|sc0|Add0~61\) # (GND)))))
-- \sc0|sc1|sc0|Add0~63\ = CARRY((\sc3|shift_reg\(30) & (!\sc4|shift_reg\(30) & !\sc0|sc1|sc0|Add0~61\)) # (!\sc3|shift_reg\(30) & ((!\sc0|sc1|sc0|Add0~61\) # (!\sc4|shift_reg\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(30),
	datab => \sc4|shift_reg\(30),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~61\,
	combout => \sc0|sc1|sc0|Add0~62_combout\,
	cout => \sc0|sc1|sc0|Add0~63\);

-- Location: LCCOMB_X70_Y36_N14
\sc0|sc1|sc0|Add0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~64_combout\ = ((\sc4|shift_reg\(31) $ (\sc3|shift_reg\(31) $ (!\sc0|sc1|sc0|Add0~63\)))) # (GND)
-- \sc0|sc1|sc0|Add0~65\ = CARRY((\sc4|shift_reg\(31) & ((\sc3|shift_reg\(31)) # (!\sc0|sc1|sc0|Add0~63\))) # (!\sc4|shift_reg\(31) & (\sc3|shift_reg\(31) & !\sc0|sc1|sc0|Add0~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(31),
	datab => \sc3|shift_reg\(31),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~63\,
	combout => \sc0|sc1|sc0|Add0~64_combout\,
	cout => \sc0|sc1|sc0|Add0~65\);

-- Location: LCCOMB_X70_Y36_N16
\sc0|sc1|sc0|Add0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~66_combout\ = (\sc4|shift_reg\(32) & ((\sc3|shift_reg\(32) & (\sc0|sc1|sc0|Add0~65\ & VCC)) # (!\sc3|shift_reg\(32) & (!\sc0|sc1|sc0|Add0~65\)))) # (!\sc4|shift_reg\(32) & ((\sc3|shift_reg\(32) & (!\sc0|sc1|sc0|Add0~65\)) # 
-- (!\sc3|shift_reg\(32) & ((\sc0|sc1|sc0|Add0~65\) # (GND)))))
-- \sc0|sc1|sc0|Add0~67\ = CARRY((\sc4|shift_reg\(32) & (!\sc3|shift_reg\(32) & !\sc0|sc1|sc0|Add0~65\)) # (!\sc4|shift_reg\(32) & ((!\sc0|sc1|sc0|Add0~65\) # (!\sc3|shift_reg\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(32),
	datab => \sc3|shift_reg\(32),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~65\,
	combout => \sc0|sc1|sc0|Add0~66_combout\,
	cout => \sc0|sc1|sc0|Add0~67\);

-- Location: LCCOMB_X70_Y36_N18
\sc0|sc1|sc0|Add0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~68_combout\ = ((\sc3|shift_reg\(33) $ (\sc4|shift_reg\(33) $ (!\sc0|sc1|sc0|Add0~67\)))) # (GND)
-- \sc0|sc1|sc0|Add0~69\ = CARRY((\sc3|shift_reg\(33) & ((\sc4|shift_reg\(33)) # (!\sc0|sc1|sc0|Add0~67\))) # (!\sc3|shift_reg\(33) & (\sc4|shift_reg\(33) & !\sc0|sc1|sc0|Add0~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(33),
	datab => \sc4|shift_reg\(33),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~67\,
	combout => \sc0|sc1|sc0|Add0~68_combout\,
	cout => \sc0|sc1|sc0|Add0~69\);

-- Location: LCCOMB_X70_Y36_N20
\sc0|sc1|sc0|Add0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~70_combout\ = (\sc3|shift_reg\(34) & ((\sc4|shift_reg\(34) & (\sc0|sc1|sc0|Add0~69\ & VCC)) # (!\sc4|shift_reg\(34) & (!\sc0|sc1|sc0|Add0~69\)))) # (!\sc3|shift_reg\(34) & ((\sc4|shift_reg\(34) & (!\sc0|sc1|sc0|Add0~69\)) # 
-- (!\sc4|shift_reg\(34) & ((\sc0|sc1|sc0|Add0~69\) # (GND)))))
-- \sc0|sc1|sc0|Add0~71\ = CARRY((\sc3|shift_reg\(34) & (!\sc4|shift_reg\(34) & !\sc0|sc1|sc0|Add0~69\)) # (!\sc3|shift_reg\(34) & ((!\sc0|sc1|sc0|Add0~69\) # (!\sc4|shift_reg\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(34),
	datab => \sc4|shift_reg\(34),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~69\,
	combout => \sc0|sc1|sc0|Add0~70_combout\,
	cout => \sc0|sc1|sc0|Add0~71\);

-- Location: LCCOMB_X70_Y36_N22
\sc0|sc1|sc0|Add0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~72_combout\ = ((\sc3|shift_reg\(35) $ (\sc4|shift_reg\(35) $ (!\sc0|sc1|sc0|Add0~71\)))) # (GND)
-- \sc0|sc1|sc0|Add0~73\ = CARRY((\sc3|shift_reg\(35) & ((\sc4|shift_reg\(35)) # (!\sc0|sc1|sc0|Add0~71\))) # (!\sc3|shift_reg\(35) & (\sc4|shift_reg\(35) & !\sc0|sc1|sc0|Add0~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(35),
	datab => \sc4|shift_reg\(35),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~71\,
	combout => \sc0|sc1|sc0|Add0~72_combout\,
	cout => \sc0|sc1|sc0|Add0~73\);

-- Location: LCCOMB_X70_Y36_N24
\sc0|sc1|sc0|Add0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~74_combout\ = (\sc4|shift_reg\(36) & ((\sc3|shift_reg\(36) & (\sc0|sc1|sc0|Add0~73\ & VCC)) # (!\sc3|shift_reg\(36) & (!\sc0|sc1|sc0|Add0~73\)))) # (!\sc4|shift_reg\(36) & ((\sc3|shift_reg\(36) & (!\sc0|sc1|sc0|Add0~73\)) # 
-- (!\sc3|shift_reg\(36) & ((\sc0|sc1|sc0|Add0~73\) # (GND)))))
-- \sc0|sc1|sc0|Add0~75\ = CARRY((\sc4|shift_reg\(36) & (!\sc3|shift_reg\(36) & !\sc0|sc1|sc0|Add0~73\)) # (!\sc4|shift_reg\(36) & ((!\sc0|sc1|sc0|Add0~73\) # (!\sc3|shift_reg\(36)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(36),
	datab => \sc3|shift_reg\(36),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~73\,
	combout => \sc0|sc1|sc0|Add0~74_combout\,
	cout => \sc0|sc1|sc0|Add0~75\);

-- Location: LCCOMB_X70_Y36_N26
\sc0|sc1|sc0|Add0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~76_combout\ = ((\sc3|shift_reg\(37) $ (\sc4|shift_reg\(37) $ (!\sc0|sc1|sc0|Add0~75\)))) # (GND)
-- \sc0|sc1|sc0|Add0~77\ = CARRY((\sc3|shift_reg\(37) & ((\sc4|shift_reg\(37)) # (!\sc0|sc1|sc0|Add0~75\))) # (!\sc3|shift_reg\(37) & (\sc4|shift_reg\(37) & !\sc0|sc1|sc0|Add0~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(37),
	datab => \sc4|shift_reg\(37),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~75\,
	combout => \sc0|sc1|sc0|Add0~76_combout\,
	cout => \sc0|sc1|sc0|Add0~77\);

-- Location: LCCOMB_X70_Y36_N28
\sc0|sc1|sc0|Add0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~78_combout\ = (\sc3|shift_reg\(38) & ((\sc4|shift_reg\(38) & (\sc0|sc1|sc0|Add0~77\ & VCC)) # (!\sc4|shift_reg\(38) & (!\sc0|sc1|sc0|Add0~77\)))) # (!\sc3|shift_reg\(38) & ((\sc4|shift_reg\(38) & (!\sc0|sc1|sc0|Add0~77\)) # 
-- (!\sc4|shift_reg\(38) & ((\sc0|sc1|sc0|Add0~77\) # (GND)))))
-- \sc0|sc1|sc0|Add0~79\ = CARRY((\sc3|shift_reg\(38) & (!\sc4|shift_reg\(38) & !\sc0|sc1|sc0|Add0~77\)) # (!\sc3|shift_reg\(38) & ((!\sc0|sc1|sc0|Add0~77\) # (!\sc4|shift_reg\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(38),
	datab => \sc4|shift_reg\(38),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~77\,
	combout => \sc0|sc1|sc0|Add0~78_combout\,
	cout => \sc0|sc1|sc0|Add0~79\);

-- Location: LCCOMB_X70_Y36_N30
\sc0|sc1|sc0|Add0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~80_combout\ = ((\sc4|shift_reg\(39) $ (\sc3|shift_reg\(39) $ (!\sc0|sc1|sc0|Add0~79\)))) # (GND)
-- \sc0|sc1|sc0|Add0~81\ = CARRY((\sc4|shift_reg\(39) & ((\sc3|shift_reg\(39)) # (!\sc0|sc1|sc0|Add0~79\))) # (!\sc4|shift_reg\(39) & (\sc3|shift_reg\(39) & !\sc0|sc1|sc0|Add0~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(39),
	datab => \sc3|shift_reg\(39),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~79\,
	combout => \sc0|sc1|sc0|Add0~80_combout\,
	cout => \sc0|sc1|sc0|Add0~81\);

-- Location: LCCOMB_X70_Y35_N0
\sc0|sc1|sc0|Add0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~82_combout\ = (\sc3|shift_reg\(40) & ((\sc4|shift_reg\(40) & (\sc0|sc1|sc0|Add0~81\ & VCC)) # (!\sc4|shift_reg\(40) & (!\sc0|sc1|sc0|Add0~81\)))) # (!\sc3|shift_reg\(40) & ((\sc4|shift_reg\(40) & (!\sc0|sc1|sc0|Add0~81\)) # 
-- (!\sc4|shift_reg\(40) & ((\sc0|sc1|sc0|Add0~81\) # (GND)))))
-- \sc0|sc1|sc0|Add0~83\ = CARRY((\sc3|shift_reg\(40) & (!\sc4|shift_reg\(40) & !\sc0|sc1|sc0|Add0~81\)) # (!\sc3|shift_reg\(40) & ((!\sc0|sc1|sc0|Add0~81\) # (!\sc4|shift_reg\(40)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(40),
	datab => \sc4|shift_reg\(40),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~81\,
	combout => \sc0|sc1|sc0|Add0~82_combout\,
	cout => \sc0|sc1|sc0|Add0~83\);

-- Location: LCCOMB_X70_Y35_N2
\sc0|sc1|sc0|Add0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~84_combout\ = ((\sc4|shift_reg\(41) $ (\sc3|shift_reg\(41) $ (!\sc0|sc1|sc0|Add0~83\)))) # (GND)
-- \sc0|sc1|sc0|Add0~85\ = CARRY((\sc4|shift_reg\(41) & ((\sc3|shift_reg\(41)) # (!\sc0|sc1|sc0|Add0~83\))) # (!\sc4|shift_reg\(41) & (\sc3|shift_reg\(41) & !\sc0|sc1|sc0|Add0~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(41),
	datab => \sc3|shift_reg\(41),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~83\,
	combout => \sc0|sc1|sc0|Add0~84_combout\,
	cout => \sc0|sc1|sc0|Add0~85\);

-- Location: LCCOMB_X70_Y35_N4
\sc0|sc1|sc0|Add0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~86_combout\ = (\sc3|shift_reg\(42) & ((\sc4|shift_reg\(42) & (\sc0|sc1|sc0|Add0~85\ & VCC)) # (!\sc4|shift_reg\(42) & (!\sc0|sc1|sc0|Add0~85\)))) # (!\sc3|shift_reg\(42) & ((\sc4|shift_reg\(42) & (!\sc0|sc1|sc0|Add0~85\)) # 
-- (!\sc4|shift_reg\(42) & ((\sc0|sc1|sc0|Add0~85\) # (GND)))))
-- \sc0|sc1|sc0|Add0~87\ = CARRY((\sc3|shift_reg\(42) & (!\sc4|shift_reg\(42) & !\sc0|sc1|sc0|Add0~85\)) # (!\sc3|shift_reg\(42) & ((!\sc0|sc1|sc0|Add0~85\) # (!\sc4|shift_reg\(42)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(42),
	datab => \sc4|shift_reg\(42),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~85\,
	combout => \sc0|sc1|sc0|Add0~86_combout\,
	cout => \sc0|sc1|sc0|Add0~87\);

-- Location: LCCOMB_X70_Y35_N6
\sc0|sc1|sc0|Add0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~88_combout\ = ((\sc3|shift_reg\(43) $ (\sc4|shift_reg\(43) $ (!\sc0|sc1|sc0|Add0~87\)))) # (GND)
-- \sc0|sc1|sc0|Add0~89\ = CARRY((\sc3|shift_reg\(43) & ((\sc4|shift_reg\(43)) # (!\sc0|sc1|sc0|Add0~87\))) # (!\sc3|shift_reg\(43) & (\sc4|shift_reg\(43) & !\sc0|sc1|sc0|Add0~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(43),
	datab => \sc4|shift_reg\(43),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~87\,
	combout => \sc0|sc1|sc0|Add0~88_combout\,
	cout => \sc0|sc1|sc0|Add0~89\);

-- Location: LCCOMB_X70_Y35_N8
\sc0|sc1|sc0|Add0~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~90_combout\ = (\sc3|shift_reg\(44) & ((\sc4|shift_reg\(44) & (\sc0|sc1|sc0|Add0~89\ & VCC)) # (!\sc4|shift_reg\(44) & (!\sc0|sc1|sc0|Add0~89\)))) # (!\sc3|shift_reg\(44) & ((\sc4|shift_reg\(44) & (!\sc0|sc1|sc0|Add0~89\)) # 
-- (!\sc4|shift_reg\(44) & ((\sc0|sc1|sc0|Add0~89\) # (GND)))))
-- \sc0|sc1|sc0|Add0~91\ = CARRY((\sc3|shift_reg\(44) & (!\sc4|shift_reg\(44) & !\sc0|sc1|sc0|Add0~89\)) # (!\sc3|shift_reg\(44) & ((!\sc0|sc1|sc0|Add0~89\) # (!\sc4|shift_reg\(44)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(44),
	datab => \sc4|shift_reg\(44),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~89\,
	combout => \sc0|sc1|sc0|Add0~90_combout\,
	cout => \sc0|sc1|sc0|Add0~91\);

-- Location: LCCOMB_X70_Y35_N10
\sc0|sc1|sc0|Add0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~92_combout\ = ((\sc4|shift_reg\(45) $ (\sc3|shift_reg\(45) $ (!\sc0|sc1|sc0|Add0~91\)))) # (GND)
-- \sc0|sc1|sc0|Add0~93\ = CARRY((\sc4|shift_reg\(45) & ((\sc3|shift_reg\(45)) # (!\sc0|sc1|sc0|Add0~91\))) # (!\sc4|shift_reg\(45) & (\sc3|shift_reg\(45) & !\sc0|sc1|sc0|Add0~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(45),
	datab => \sc3|shift_reg\(45),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~91\,
	combout => \sc0|sc1|sc0|Add0~92_combout\,
	cout => \sc0|sc1|sc0|Add0~93\);

-- Location: LCCOMB_X70_Y35_N12
\sc0|sc1|sc0|Add0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~94_combout\ = (\sc3|shift_reg\(46) & ((\sc4|shift_reg\(46) & (\sc0|sc1|sc0|Add0~93\ & VCC)) # (!\sc4|shift_reg\(46) & (!\sc0|sc1|sc0|Add0~93\)))) # (!\sc3|shift_reg\(46) & ((\sc4|shift_reg\(46) & (!\sc0|sc1|sc0|Add0~93\)) # 
-- (!\sc4|shift_reg\(46) & ((\sc0|sc1|sc0|Add0~93\) # (GND)))))
-- \sc0|sc1|sc0|Add0~95\ = CARRY((\sc3|shift_reg\(46) & (!\sc4|shift_reg\(46) & !\sc0|sc1|sc0|Add0~93\)) # (!\sc3|shift_reg\(46) & ((!\sc0|sc1|sc0|Add0~93\) # (!\sc4|shift_reg\(46)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(46),
	datab => \sc4|shift_reg\(46),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~93\,
	combout => \sc0|sc1|sc0|Add0~94_combout\,
	cout => \sc0|sc1|sc0|Add0~95\);

-- Location: LCCOMB_X70_Y35_N14
\sc0|sc1|sc0|Add0~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~96_combout\ = ((\sc4|shift_reg\(47) $ (\sc3|shift_reg\(47) $ (!\sc0|sc1|sc0|Add0~95\)))) # (GND)
-- \sc0|sc1|sc0|Add0~97\ = CARRY((\sc4|shift_reg\(47) & ((\sc3|shift_reg\(47)) # (!\sc0|sc1|sc0|Add0~95\))) # (!\sc4|shift_reg\(47) & (\sc3|shift_reg\(47) & !\sc0|sc1|sc0|Add0~95\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(47),
	datab => \sc3|shift_reg\(47),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~95\,
	combout => \sc0|sc1|sc0|Add0~96_combout\,
	cout => \sc0|sc1|sc0|Add0~97\);

-- Location: LCCOMB_X70_Y35_N16
\sc0|sc1|sc0|Add0~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~98_combout\ = (\sc3|shift_reg\(48) & ((\sc4|shift_reg\(48) & (\sc0|sc1|sc0|Add0~97\ & VCC)) # (!\sc4|shift_reg\(48) & (!\sc0|sc1|sc0|Add0~97\)))) # (!\sc3|shift_reg\(48) & ((\sc4|shift_reg\(48) & (!\sc0|sc1|sc0|Add0~97\)) # 
-- (!\sc4|shift_reg\(48) & ((\sc0|sc1|sc0|Add0~97\) # (GND)))))
-- \sc0|sc1|sc0|Add0~99\ = CARRY((\sc3|shift_reg\(48) & (!\sc4|shift_reg\(48) & !\sc0|sc1|sc0|Add0~97\)) # (!\sc3|shift_reg\(48) & ((!\sc0|sc1|sc0|Add0~97\) # (!\sc4|shift_reg\(48)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(48),
	datab => \sc4|shift_reg\(48),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~97\,
	combout => \sc0|sc1|sc0|Add0~98_combout\,
	cout => \sc0|sc1|sc0|Add0~99\);

-- Location: LCCOMB_X70_Y35_N18
\sc0|sc1|sc0|Add0~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~100_combout\ = ((\sc4|shift_reg\(49) $ (\sc3|shift_reg\(49) $ (!\sc0|sc1|sc0|Add0~99\)))) # (GND)
-- \sc0|sc1|sc0|Add0~101\ = CARRY((\sc4|shift_reg\(49) & ((\sc3|shift_reg\(49)) # (!\sc0|sc1|sc0|Add0~99\))) # (!\sc4|shift_reg\(49) & (\sc3|shift_reg\(49) & !\sc0|sc1|sc0|Add0~99\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(49),
	datab => \sc3|shift_reg\(49),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~99\,
	combout => \sc0|sc1|sc0|Add0~100_combout\,
	cout => \sc0|sc1|sc0|Add0~101\);

-- Location: LCCOMB_X70_Y35_N20
\sc0|sc1|sc0|Add0~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~102_combout\ = (\sc3|shift_reg\(50) & ((\sc4|shift_reg\(50) & (\sc0|sc1|sc0|Add0~101\ & VCC)) # (!\sc4|shift_reg\(50) & (!\sc0|sc1|sc0|Add0~101\)))) # (!\sc3|shift_reg\(50) & ((\sc4|shift_reg\(50) & (!\sc0|sc1|sc0|Add0~101\)) # 
-- (!\sc4|shift_reg\(50) & ((\sc0|sc1|sc0|Add0~101\) # (GND)))))
-- \sc0|sc1|sc0|Add0~103\ = CARRY((\sc3|shift_reg\(50) & (!\sc4|shift_reg\(50) & !\sc0|sc1|sc0|Add0~101\)) # (!\sc3|shift_reg\(50) & ((!\sc0|sc1|sc0|Add0~101\) # (!\sc4|shift_reg\(50)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(50),
	datab => \sc4|shift_reg\(50),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~101\,
	combout => \sc0|sc1|sc0|Add0~102_combout\,
	cout => \sc0|sc1|sc0|Add0~103\);

-- Location: LCCOMB_X70_Y35_N22
\sc0|sc1|sc0|Add0~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~104_combout\ = ((\sc4|shift_reg\(51) $ (\sc3|shift_reg\(51) $ (!\sc0|sc1|sc0|Add0~103\)))) # (GND)
-- \sc0|sc1|sc0|Add0~105\ = CARRY((\sc4|shift_reg\(51) & ((\sc3|shift_reg\(51)) # (!\sc0|sc1|sc0|Add0~103\))) # (!\sc4|shift_reg\(51) & (\sc3|shift_reg\(51) & !\sc0|sc1|sc0|Add0~103\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(51),
	datab => \sc3|shift_reg\(51),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~103\,
	combout => \sc0|sc1|sc0|Add0~104_combout\,
	cout => \sc0|sc1|sc0|Add0~105\);

-- Location: LCCOMB_X70_Y35_N24
\sc0|sc1|sc0|Add0~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~106_combout\ = (\sc4|shift_reg\(52) & ((\sc3|shift_reg\(52) & (\sc0|sc1|sc0|Add0~105\ & VCC)) # (!\sc3|shift_reg\(52) & (!\sc0|sc1|sc0|Add0~105\)))) # (!\sc4|shift_reg\(52) & ((\sc3|shift_reg\(52) & (!\sc0|sc1|sc0|Add0~105\)) # 
-- (!\sc3|shift_reg\(52) & ((\sc0|sc1|sc0|Add0~105\) # (GND)))))
-- \sc0|sc1|sc0|Add0~107\ = CARRY((\sc4|shift_reg\(52) & (!\sc3|shift_reg\(52) & !\sc0|sc1|sc0|Add0~105\)) # (!\sc4|shift_reg\(52) & ((!\sc0|sc1|sc0|Add0~105\) # (!\sc3|shift_reg\(52)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(52),
	datab => \sc3|shift_reg\(52),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~105\,
	combout => \sc0|sc1|sc0|Add0~106_combout\,
	cout => \sc0|sc1|sc0|Add0~107\);

-- Location: LCCOMB_X70_Y35_N26
\sc0|sc1|sc0|Add0~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~108_combout\ = ((\sc4|shift_reg\(53) $ (\sc3|shift_reg\(53) $ (!\sc0|sc1|sc0|Add0~107\)))) # (GND)
-- \sc0|sc1|sc0|Add0~109\ = CARRY((\sc4|shift_reg\(53) & ((\sc3|shift_reg\(53)) # (!\sc0|sc1|sc0|Add0~107\))) # (!\sc4|shift_reg\(53) & (\sc3|shift_reg\(53) & !\sc0|sc1|sc0|Add0~107\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(53),
	datab => \sc3|shift_reg\(53),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~107\,
	combout => \sc0|sc1|sc0|Add0~108_combout\,
	cout => \sc0|sc1|sc0|Add0~109\);

-- Location: LCCOMB_X70_Y35_N28
\sc0|sc1|sc0|Add0~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~110_combout\ = (\sc4|shift_reg\(54) & ((\sc3|shift_reg\(54) & (\sc0|sc1|sc0|Add0~109\ & VCC)) # (!\sc3|shift_reg\(54) & (!\sc0|sc1|sc0|Add0~109\)))) # (!\sc4|shift_reg\(54) & ((\sc3|shift_reg\(54) & (!\sc0|sc1|sc0|Add0~109\)) # 
-- (!\sc3|shift_reg\(54) & ((\sc0|sc1|sc0|Add0~109\) # (GND)))))
-- \sc0|sc1|sc0|Add0~111\ = CARRY((\sc4|shift_reg\(54) & (!\sc3|shift_reg\(54) & !\sc0|sc1|sc0|Add0~109\)) # (!\sc4|shift_reg\(54) & ((!\sc0|sc1|sc0|Add0~109\) # (!\sc3|shift_reg\(54)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(54),
	datab => \sc3|shift_reg\(54),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~109\,
	combout => \sc0|sc1|sc0|Add0~110_combout\,
	cout => \sc0|sc1|sc0|Add0~111\);

-- Location: LCCOMB_X70_Y35_N30
\sc0|sc1|sc0|Add0~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~112_combout\ = ((\sc3|shift_reg\(55) $ (\sc4|shift_reg\(55) $ (!\sc0|sc1|sc0|Add0~111\)))) # (GND)
-- \sc0|sc1|sc0|Add0~113\ = CARRY((\sc3|shift_reg\(55) & ((\sc4|shift_reg\(55)) # (!\sc0|sc1|sc0|Add0~111\))) # (!\sc3|shift_reg\(55) & (\sc4|shift_reg\(55) & !\sc0|sc1|sc0|Add0~111\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(55),
	datab => \sc4|shift_reg\(55),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~111\,
	combout => \sc0|sc1|sc0|Add0~112_combout\,
	cout => \sc0|sc1|sc0|Add0~113\);

-- Location: LCCOMB_X70_Y34_N0
\sc0|sc1|sc0|Add0~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~114_combout\ = (\sc4|shift_reg\(56) & ((\sc3|shift_reg\(56) & (\sc0|sc1|sc0|Add0~113\ & VCC)) # (!\sc3|shift_reg\(56) & (!\sc0|sc1|sc0|Add0~113\)))) # (!\sc4|shift_reg\(56) & ((\sc3|shift_reg\(56) & (!\sc0|sc1|sc0|Add0~113\)) # 
-- (!\sc3|shift_reg\(56) & ((\sc0|sc1|sc0|Add0~113\) # (GND)))))
-- \sc0|sc1|sc0|Add0~115\ = CARRY((\sc4|shift_reg\(56) & (!\sc3|shift_reg\(56) & !\sc0|sc1|sc0|Add0~113\)) # (!\sc4|shift_reg\(56) & ((!\sc0|sc1|sc0|Add0~113\) # (!\sc3|shift_reg\(56)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(56),
	datab => \sc3|shift_reg\(56),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~113\,
	combout => \sc0|sc1|sc0|Add0~114_combout\,
	cout => \sc0|sc1|sc0|Add0~115\);

-- Location: LCCOMB_X70_Y34_N2
\sc0|sc1|sc0|Add0~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~116_combout\ = ((\sc3|shift_reg\(57) $ (\sc4|shift_reg\(57) $ (!\sc0|sc1|sc0|Add0~115\)))) # (GND)
-- \sc0|sc1|sc0|Add0~117\ = CARRY((\sc3|shift_reg\(57) & ((\sc4|shift_reg\(57)) # (!\sc0|sc1|sc0|Add0~115\))) # (!\sc3|shift_reg\(57) & (\sc4|shift_reg\(57) & !\sc0|sc1|sc0|Add0~115\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(57),
	datab => \sc4|shift_reg\(57),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~115\,
	combout => \sc0|sc1|sc0|Add0~116_combout\,
	cout => \sc0|sc1|sc0|Add0~117\);

-- Location: LCCOMB_X70_Y34_N4
\sc0|sc1|sc0|Add0~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~118_combout\ = (\sc3|shift_reg\(58) & ((\sc4|shift_reg\(58) & (\sc0|sc1|sc0|Add0~117\ & VCC)) # (!\sc4|shift_reg\(58) & (!\sc0|sc1|sc0|Add0~117\)))) # (!\sc3|shift_reg\(58) & ((\sc4|shift_reg\(58) & (!\sc0|sc1|sc0|Add0~117\)) # 
-- (!\sc4|shift_reg\(58) & ((\sc0|sc1|sc0|Add0~117\) # (GND)))))
-- \sc0|sc1|sc0|Add0~119\ = CARRY((\sc3|shift_reg\(58) & (!\sc4|shift_reg\(58) & !\sc0|sc1|sc0|Add0~117\)) # (!\sc3|shift_reg\(58) & ((!\sc0|sc1|sc0|Add0~117\) # (!\sc4|shift_reg\(58)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(58),
	datab => \sc4|shift_reg\(58),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~117\,
	combout => \sc0|sc1|sc0|Add0~118_combout\,
	cout => \sc0|sc1|sc0|Add0~119\);

-- Location: LCCOMB_X70_Y34_N6
\sc0|sc1|sc0|Add0~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~120_combout\ = ((\sc3|shift_reg\(59) $ (\sc4|shift_reg\(59) $ (!\sc0|sc1|sc0|Add0~119\)))) # (GND)
-- \sc0|sc1|sc0|Add0~121\ = CARRY((\sc3|shift_reg\(59) & ((\sc4|shift_reg\(59)) # (!\sc0|sc1|sc0|Add0~119\))) # (!\sc3|shift_reg\(59) & (\sc4|shift_reg\(59) & !\sc0|sc1|sc0|Add0~119\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(59),
	datab => \sc4|shift_reg\(59),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~119\,
	combout => \sc0|sc1|sc0|Add0~120_combout\,
	cout => \sc0|sc1|sc0|Add0~121\);

-- Location: LCCOMB_X70_Y34_N8
\sc0|sc1|sc0|Add0~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~122_combout\ = (\sc4|shift_reg\(60) & ((\sc3|shift_reg\(60) & (\sc0|sc1|sc0|Add0~121\ & VCC)) # (!\sc3|shift_reg\(60) & (!\sc0|sc1|sc0|Add0~121\)))) # (!\sc4|shift_reg\(60) & ((\sc3|shift_reg\(60) & (!\sc0|sc1|sc0|Add0~121\)) # 
-- (!\sc3|shift_reg\(60) & ((\sc0|sc1|sc0|Add0~121\) # (GND)))))
-- \sc0|sc1|sc0|Add0~123\ = CARRY((\sc4|shift_reg\(60) & (!\sc3|shift_reg\(60) & !\sc0|sc1|sc0|Add0~121\)) # (!\sc4|shift_reg\(60) & ((!\sc0|sc1|sc0|Add0~121\) # (!\sc3|shift_reg\(60)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(60),
	datab => \sc3|shift_reg\(60),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~121\,
	combout => \sc0|sc1|sc0|Add0~122_combout\,
	cout => \sc0|sc1|sc0|Add0~123\);

-- Location: LCCOMB_X70_Y34_N10
\sc0|sc1|sc0|Add0~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~124_combout\ = ((\sc3|shift_reg\(61) $ (\sc4|shift_reg\(61) $ (!\sc0|sc1|sc0|Add0~123\)))) # (GND)
-- \sc0|sc1|sc0|Add0~125\ = CARRY((\sc3|shift_reg\(61) & ((\sc4|shift_reg\(61)) # (!\sc0|sc1|sc0|Add0~123\))) # (!\sc3|shift_reg\(61) & (\sc4|shift_reg\(61) & !\sc0|sc1|sc0|Add0~123\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(61),
	datab => \sc4|shift_reg\(61),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~123\,
	combout => \sc0|sc1|sc0|Add0~124_combout\,
	cout => \sc0|sc1|sc0|Add0~125\);

-- Location: LCCOMB_X70_Y34_N12
\sc0|sc1|sc0|Add0~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~126_combout\ = (\sc4|shift_reg\(62) & ((\sc3|shift_reg\(62) & (\sc0|sc1|sc0|Add0~125\ & VCC)) # (!\sc3|shift_reg\(62) & (!\sc0|sc1|sc0|Add0~125\)))) # (!\sc4|shift_reg\(62) & ((\sc3|shift_reg\(62) & (!\sc0|sc1|sc0|Add0~125\)) # 
-- (!\sc3|shift_reg\(62) & ((\sc0|sc1|sc0|Add0~125\) # (GND)))))
-- \sc0|sc1|sc0|Add0~127\ = CARRY((\sc4|shift_reg\(62) & (!\sc3|shift_reg\(62) & !\sc0|sc1|sc0|Add0~125\)) # (!\sc4|shift_reg\(62) & ((!\sc0|sc1|sc0|Add0~125\) # (!\sc3|shift_reg\(62)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(62),
	datab => \sc3|shift_reg\(62),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~125\,
	combout => \sc0|sc1|sc0|Add0~126_combout\,
	cout => \sc0|sc1|sc0|Add0~127\);

-- Location: LCCOMB_X70_Y34_N14
\sc0|sc1|sc0|Add0~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~128_combout\ = ((\sc3|shift_reg\(63) $ (\sc4|shift_reg\(63) $ (!\sc0|sc1|sc0|Add0~127\)))) # (GND)
-- \sc0|sc1|sc0|Add0~129\ = CARRY((\sc3|shift_reg\(63) & ((\sc4|shift_reg\(63)) # (!\sc0|sc1|sc0|Add0~127\))) # (!\sc3|shift_reg\(63) & (\sc4|shift_reg\(63) & !\sc0|sc1|sc0|Add0~127\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(63),
	datab => \sc4|shift_reg\(63),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~127\,
	combout => \sc0|sc1|sc0|Add0~128_combout\,
	cout => \sc0|sc1|sc0|Add0~129\);

-- Location: LCCOMB_X70_Y34_N16
\sc0|sc1|sc0|Add0~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~130_combout\ = (\sc4|shift_reg\(64) & ((\sc3|shift_reg\(64) & (\sc0|sc1|sc0|Add0~129\ & VCC)) # (!\sc3|shift_reg\(64) & (!\sc0|sc1|sc0|Add0~129\)))) # (!\sc4|shift_reg\(64) & ((\sc3|shift_reg\(64) & (!\sc0|sc1|sc0|Add0~129\)) # 
-- (!\sc3|shift_reg\(64) & ((\sc0|sc1|sc0|Add0~129\) # (GND)))))
-- \sc0|sc1|sc0|Add0~131\ = CARRY((\sc4|shift_reg\(64) & (!\sc3|shift_reg\(64) & !\sc0|sc1|sc0|Add0~129\)) # (!\sc4|shift_reg\(64) & ((!\sc0|sc1|sc0|Add0~129\) # (!\sc3|shift_reg\(64)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(64),
	datab => \sc3|shift_reg\(64),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~129\,
	combout => \sc0|sc1|sc0|Add0~130_combout\,
	cout => \sc0|sc1|sc0|Add0~131\);

-- Location: LCCOMB_X70_Y34_N18
\sc0|sc1|sc0|Add0~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~132_combout\ = ((\sc4|shift_reg\(65) $ (\sc3|shift_reg\(65) $ (!\sc0|sc1|sc0|Add0~131\)))) # (GND)
-- \sc0|sc1|sc0|Add0~133\ = CARRY((\sc4|shift_reg\(65) & ((\sc3|shift_reg\(65)) # (!\sc0|sc1|sc0|Add0~131\))) # (!\sc4|shift_reg\(65) & (\sc3|shift_reg\(65) & !\sc0|sc1|sc0|Add0~131\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(65),
	datab => \sc3|shift_reg\(65),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~131\,
	combout => \sc0|sc1|sc0|Add0~132_combout\,
	cout => \sc0|sc1|sc0|Add0~133\);

-- Location: LCCOMB_X70_Y34_N20
\sc0|sc1|sc0|Add0~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~134_combout\ = (\sc4|shift_reg\(66) & ((\sc3|shift_reg\(66) & (\sc0|sc1|sc0|Add0~133\ & VCC)) # (!\sc3|shift_reg\(66) & (!\sc0|sc1|sc0|Add0~133\)))) # (!\sc4|shift_reg\(66) & ((\sc3|shift_reg\(66) & (!\sc0|sc1|sc0|Add0~133\)) # 
-- (!\sc3|shift_reg\(66) & ((\sc0|sc1|sc0|Add0~133\) # (GND)))))
-- \sc0|sc1|sc0|Add0~135\ = CARRY((\sc4|shift_reg\(66) & (!\sc3|shift_reg\(66) & !\sc0|sc1|sc0|Add0~133\)) # (!\sc4|shift_reg\(66) & ((!\sc0|sc1|sc0|Add0~133\) # (!\sc3|shift_reg\(66)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(66),
	datab => \sc3|shift_reg\(66),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~133\,
	combout => \sc0|sc1|sc0|Add0~134_combout\,
	cout => \sc0|sc1|sc0|Add0~135\);

-- Location: LCCOMB_X70_Y34_N22
\sc0|sc1|sc0|Add0~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~136_combout\ = ((\sc4|shift_reg\(67) $ (\sc3|shift_reg\(67) $ (!\sc0|sc1|sc0|Add0~135\)))) # (GND)
-- \sc0|sc1|sc0|Add0~137\ = CARRY((\sc4|shift_reg\(67) & ((\sc3|shift_reg\(67)) # (!\sc0|sc1|sc0|Add0~135\))) # (!\sc4|shift_reg\(67) & (\sc3|shift_reg\(67) & !\sc0|sc1|sc0|Add0~135\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(67),
	datab => \sc3|shift_reg\(67),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~135\,
	combout => \sc0|sc1|sc0|Add0~136_combout\,
	cout => \sc0|sc1|sc0|Add0~137\);

-- Location: LCCOMB_X70_Y34_N24
\sc0|sc1|sc0|Add0~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~138_combout\ = (\sc3|shift_reg\(68) & ((\sc4|shift_reg\(68) & (\sc0|sc1|sc0|Add0~137\ & VCC)) # (!\sc4|shift_reg\(68) & (!\sc0|sc1|sc0|Add0~137\)))) # (!\sc3|shift_reg\(68) & ((\sc4|shift_reg\(68) & (!\sc0|sc1|sc0|Add0~137\)) # 
-- (!\sc4|shift_reg\(68) & ((\sc0|sc1|sc0|Add0~137\) # (GND)))))
-- \sc0|sc1|sc0|Add0~139\ = CARRY((\sc3|shift_reg\(68) & (!\sc4|shift_reg\(68) & !\sc0|sc1|sc0|Add0~137\)) # (!\sc3|shift_reg\(68) & ((!\sc0|sc1|sc0|Add0~137\) # (!\sc4|shift_reg\(68)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(68),
	datab => \sc4|shift_reg\(68),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~137\,
	combout => \sc0|sc1|sc0|Add0~138_combout\,
	cout => \sc0|sc1|sc0|Add0~139\);

-- Location: LCCOMB_X70_Y34_N26
\sc0|sc1|sc0|Add0~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~140_combout\ = ((\sc3|shift_reg\(69) $ (\sc4|shift_reg\(69) $ (!\sc0|sc1|sc0|Add0~139\)))) # (GND)
-- \sc0|sc1|sc0|Add0~141\ = CARRY((\sc3|shift_reg\(69) & ((\sc4|shift_reg\(69)) # (!\sc0|sc1|sc0|Add0~139\))) # (!\sc3|shift_reg\(69) & (\sc4|shift_reg\(69) & !\sc0|sc1|sc0|Add0~139\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(69),
	datab => \sc4|shift_reg\(69),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~139\,
	combout => \sc0|sc1|sc0|Add0~140_combout\,
	cout => \sc0|sc1|sc0|Add0~141\);

-- Location: LCCOMB_X70_Y34_N28
\sc0|sc1|sc0|Add0~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~142_combout\ = (\sc4|shift_reg\(70) & ((\sc3|shift_reg\(70) & (\sc0|sc1|sc0|Add0~141\ & VCC)) # (!\sc3|shift_reg\(70) & (!\sc0|sc1|sc0|Add0~141\)))) # (!\sc4|shift_reg\(70) & ((\sc3|shift_reg\(70) & (!\sc0|sc1|sc0|Add0~141\)) # 
-- (!\sc3|shift_reg\(70) & ((\sc0|sc1|sc0|Add0~141\) # (GND)))))
-- \sc0|sc1|sc0|Add0~143\ = CARRY((\sc4|shift_reg\(70) & (!\sc3|shift_reg\(70) & !\sc0|sc1|sc0|Add0~141\)) # (!\sc4|shift_reg\(70) & ((!\sc0|sc1|sc0|Add0~141\) # (!\sc3|shift_reg\(70)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(70),
	datab => \sc3|shift_reg\(70),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~141\,
	combout => \sc0|sc1|sc0|Add0~142_combout\,
	cout => \sc0|sc1|sc0|Add0~143\);

-- Location: LCCOMB_X70_Y34_N30
\sc0|sc1|sc0|Add0~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~144_combout\ = ((\sc3|shift_reg\(71) $ (\sc4|shift_reg\(71) $ (!\sc0|sc1|sc0|Add0~143\)))) # (GND)
-- \sc0|sc1|sc0|Add0~145\ = CARRY((\sc3|shift_reg\(71) & ((\sc4|shift_reg\(71)) # (!\sc0|sc1|sc0|Add0~143\))) # (!\sc3|shift_reg\(71) & (\sc4|shift_reg\(71) & !\sc0|sc1|sc0|Add0~143\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(71),
	datab => \sc4|shift_reg\(71),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~143\,
	combout => \sc0|sc1|sc0|Add0~144_combout\,
	cout => \sc0|sc1|sc0|Add0~145\);

-- Location: LCCOMB_X70_Y33_N0
\sc0|sc1|sc0|Add0~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~146_combout\ = (\sc4|shift_reg\(72) & ((\sc3|shift_reg\(72) & (\sc0|sc1|sc0|Add0~145\ & VCC)) # (!\sc3|shift_reg\(72) & (!\sc0|sc1|sc0|Add0~145\)))) # (!\sc4|shift_reg\(72) & ((\sc3|shift_reg\(72) & (!\sc0|sc1|sc0|Add0~145\)) # 
-- (!\sc3|shift_reg\(72) & ((\sc0|sc1|sc0|Add0~145\) # (GND)))))
-- \sc0|sc1|sc0|Add0~147\ = CARRY((\sc4|shift_reg\(72) & (!\sc3|shift_reg\(72) & !\sc0|sc1|sc0|Add0~145\)) # (!\sc4|shift_reg\(72) & ((!\sc0|sc1|sc0|Add0~145\) # (!\sc3|shift_reg\(72)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(72),
	datab => \sc3|shift_reg\(72),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~145\,
	combout => \sc0|sc1|sc0|Add0~146_combout\,
	cout => \sc0|sc1|sc0|Add0~147\);

-- Location: LCCOMB_X70_Y33_N2
\sc0|sc1|sc0|Add0~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~148_combout\ = ((\sc4|shift_reg\(73) $ (\sc3|shift_reg\(73) $ (!\sc0|sc1|sc0|Add0~147\)))) # (GND)
-- \sc0|sc1|sc0|Add0~149\ = CARRY((\sc4|shift_reg\(73) & ((\sc3|shift_reg\(73)) # (!\sc0|sc1|sc0|Add0~147\))) # (!\sc4|shift_reg\(73) & (\sc3|shift_reg\(73) & !\sc0|sc1|sc0|Add0~147\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(73),
	datab => \sc3|shift_reg\(73),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~147\,
	combout => \sc0|sc1|sc0|Add0~148_combout\,
	cout => \sc0|sc1|sc0|Add0~149\);

-- Location: LCCOMB_X70_Y33_N4
\sc0|sc1|sc0|Add0~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~150_combout\ = (\sc4|shift_reg\(74) & ((\sc3|shift_reg\(74) & (\sc0|sc1|sc0|Add0~149\ & VCC)) # (!\sc3|shift_reg\(74) & (!\sc0|sc1|sc0|Add0~149\)))) # (!\sc4|shift_reg\(74) & ((\sc3|shift_reg\(74) & (!\sc0|sc1|sc0|Add0~149\)) # 
-- (!\sc3|shift_reg\(74) & ((\sc0|sc1|sc0|Add0~149\) # (GND)))))
-- \sc0|sc1|sc0|Add0~151\ = CARRY((\sc4|shift_reg\(74) & (!\sc3|shift_reg\(74) & !\sc0|sc1|sc0|Add0~149\)) # (!\sc4|shift_reg\(74) & ((!\sc0|sc1|sc0|Add0~149\) # (!\sc3|shift_reg\(74)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(74),
	datab => \sc3|shift_reg\(74),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~149\,
	combout => \sc0|sc1|sc0|Add0~150_combout\,
	cout => \sc0|sc1|sc0|Add0~151\);

-- Location: LCCOMB_X70_Y33_N6
\sc0|sc1|sc0|Add0~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~152_combout\ = ((\sc4|shift_reg\(75) $ (\sc3|shift_reg\(75) $ (!\sc0|sc1|sc0|Add0~151\)))) # (GND)
-- \sc0|sc1|sc0|Add0~153\ = CARRY((\sc4|shift_reg\(75) & ((\sc3|shift_reg\(75)) # (!\sc0|sc1|sc0|Add0~151\))) # (!\sc4|shift_reg\(75) & (\sc3|shift_reg\(75) & !\sc0|sc1|sc0|Add0~151\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(75),
	datab => \sc3|shift_reg\(75),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~151\,
	combout => \sc0|sc1|sc0|Add0~152_combout\,
	cout => \sc0|sc1|sc0|Add0~153\);

-- Location: LCCOMB_X70_Y33_N8
\sc0|sc1|sc0|Add0~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~154_combout\ = (\sc3|shift_reg\(76) & ((\sc4|shift_reg\(76) & (\sc0|sc1|sc0|Add0~153\ & VCC)) # (!\sc4|shift_reg\(76) & (!\sc0|sc1|sc0|Add0~153\)))) # (!\sc3|shift_reg\(76) & ((\sc4|shift_reg\(76) & (!\sc0|sc1|sc0|Add0~153\)) # 
-- (!\sc4|shift_reg\(76) & ((\sc0|sc1|sc0|Add0~153\) # (GND)))))
-- \sc0|sc1|sc0|Add0~155\ = CARRY((\sc3|shift_reg\(76) & (!\sc4|shift_reg\(76) & !\sc0|sc1|sc0|Add0~153\)) # (!\sc3|shift_reg\(76) & ((!\sc0|sc1|sc0|Add0~153\) # (!\sc4|shift_reg\(76)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(76),
	datab => \sc4|shift_reg\(76),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~153\,
	combout => \sc0|sc1|sc0|Add0~154_combout\,
	cout => \sc0|sc1|sc0|Add0~155\);

-- Location: LCCOMB_X70_Y33_N10
\sc0|sc1|sc0|Add0~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~156_combout\ = ((\sc4|shift_reg\(77) $ (\sc3|shift_reg\(77) $ (!\sc0|sc1|sc0|Add0~155\)))) # (GND)
-- \sc0|sc1|sc0|Add0~157\ = CARRY((\sc4|shift_reg\(77) & ((\sc3|shift_reg\(77)) # (!\sc0|sc1|sc0|Add0~155\))) # (!\sc4|shift_reg\(77) & (\sc3|shift_reg\(77) & !\sc0|sc1|sc0|Add0~155\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(77),
	datab => \sc3|shift_reg\(77),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~155\,
	combout => \sc0|sc1|sc0|Add0~156_combout\,
	cout => \sc0|sc1|sc0|Add0~157\);

-- Location: LCCOMB_X70_Y33_N12
\sc0|sc1|sc0|Add0~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~158_combout\ = (\sc4|shift_reg\(78) & ((\sc3|shift_reg\(78) & (\sc0|sc1|sc0|Add0~157\ & VCC)) # (!\sc3|shift_reg\(78) & (!\sc0|sc1|sc0|Add0~157\)))) # (!\sc4|shift_reg\(78) & ((\sc3|shift_reg\(78) & (!\sc0|sc1|sc0|Add0~157\)) # 
-- (!\sc3|shift_reg\(78) & ((\sc0|sc1|sc0|Add0~157\) # (GND)))))
-- \sc0|sc1|sc0|Add0~159\ = CARRY((\sc4|shift_reg\(78) & (!\sc3|shift_reg\(78) & !\sc0|sc1|sc0|Add0~157\)) # (!\sc4|shift_reg\(78) & ((!\sc0|sc1|sc0|Add0~157\) # (!\sc3|shift_reg\(78)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(78),
	datab => \sc3|shift_reg\(78),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~157\,
	combout => \sc0|sc1|sc0|Add0~158_combout\,
	cout => \sc0|sc1|sc0|Add0~159\);

-- Location: LCCOMB_X70_Y33_N14
\sc0|sc1|sc0|Add0~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~160_combout\ = ((\sc3|shift_reg\(79) $ (\sc4|shift_reg\(79) $ (!\sc0|sc1|sc0|Add0~159\)))) # (GND)
-- \sc0|sc1|sc0|Add0~161\ = CARRY((\sc3|shift_reg\(79) & ((\sc4|shift_reg\(79)) # (!\sc0|sc1|sc0|Add0~159\))) # (!\sc3|shift_reg\(79) & (\sc4|shift_reg\(79) & !\sc0|sc1|sc0|Add0~159\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(79),
	datab => \sc4|shift_reg\(79),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~159\,
	combout => \sc0|sc1|sc0|Add0~160_combout\,
	cout => \sc0|sc1|sc0|Add0~161\);

-- Location: LCCOMB_X70_Y33_N16
\sc0|sc1|sc0|Add0~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~162_combout\ = (\sc3|shift_reg\(80) & ((\sc4|shift_reg\(80) & (\sc0|sc1|sc0|Add0~161\ & VCC)) # (!\sc4|shift_reg\(80) & (!\sc0|sc1|sc0|Add0~161\)))) # (!\sc3|shift_reg\(80) & ((\sc4|shift_reg\(80) & (!\sc0|sc1|sc0|Add0~161\)) # 
-- (!\sc4|shift_reg\(80) & ((\sc0|sc1|sc0|Add0~161\) # (GND)))))
-- \sc0|sc1|sc0|Add0~163\ = CARRY((\sc3|shift_reg\(80) & (!\sc4|shift_reg\(80) & !\sc0|sc1|sc0|Add0~161\)) # (!\sc3|shift_reg\(80) & ((!\sc0|sc1|sc0|Add0~161\) # (!\sc4|shift_reg\(80)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(80),
	datab => \sc4|shift_reg\(80),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~161\,
	combout => \sc0|sc1|sc0|Add0~162_combout\,
	cout => \sc0|sc1|sc0|Add0~163\);

-- Location: LCCOMB_X70_Y33_N18
\sc0|sc1|sc0|Add0~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~164_combout\ = ((\sc4|shift_reg\(81) $ (\sc3|shift_reg\(81) $ (!\sc0|sc1|sc0|Add0~163\)))) # (GND)
-- \sc0|sc1|sc0|Add0~165\ = CARRY((\sc4|shift_reg\(81) & ((\sc3|shift_reg\(81)) # (!\sc0|sc1|sc0|Add0~163\))) # (!\sc4|shift_reg\(81) & (\sc3|shift_reg\(81) & !\sc0|sc1|sc0|Add0~163\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(81),
	datab => \sc3|shift_reg\(81),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~163\,
	combout => \sc0|sc1|sc0|Add0~164_combout\,
	cout => \sc0|sc1|sc0|Add0~165\);

-- Location: LCCOMB_X70_Y33_N20
\sc0|sc1|sc0|Add0~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~166_combout\ = (\sc4|shift_reg\(82) & ((\sc3|shift_reg\(82) & (\sc0|sc1|sc0|Add0~165\ & VCC)) # (!\sc3|shift_reg\(82) & (!\sc0|sc1|sc0|Add0~165\)))) # (!\sc4|shift_reg\(82) & ((\sc3|shift_reg\(82) & (!\sc0|sc1|sc0|Add0~165\)) # 
-- (!\sc3|shift_reg\(82) & ((\sc0|sc1|sc0|Add0~165\) # (GND)))))
-- \sc0|sc1|sc0|Add0~167\ = CARRY((\sc4|shift_reg\(82) & (!\sc3|shift_reg\(82) & !\sc0|sc1|sc0|Add0~165\)) # (!\sc4|shift_reg\(82) & ((!\sc0|sc1|sc0|Add0~165\) # (!\sc3|shift_reg\(82)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(82),
	datab => \sc3|shift_reg\(82),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~165\,
	combout => \sc0|sc1|sc0|Add0~166_combout\,
	cout => \sc0|sc1|sc0|Add0~167\);

-- Location: LCCOMB_X70_Y33_N22
\sc0|sc1|sc0|Add0~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~168_combout\ = ((\sc4|shift_reg\(83) $ (\sc3|shift_reg\(83) $ (!\sc0|sc1|sc0|Add0~167\)))) # (GND)
-- \sc0|sc1|sc0|Add0~169\ = CARRY((\sc4|shift_reg\(83) & ((\sc3|shift_reg\(83)) # (!\sc0|sc1|sc0|Add0~167\))) # (!\sc4|shift_reg\(83) & (\sc3|shift_reg\(83) & !\sc0|sc1|sc0|Add0~167\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(83),
	datab => \sc3|shift_reg\(83),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~167\,
	combout => \sc0|sc1|sc0|Add0~168_combout\,
	cout => \sc0|sc1|sc0|Add0~169\);

-- Location: LCCOMB_X70_Y33_N24
\sc0|sc1|sc0|Add0~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~170_combout\ = (\sc4|shift_reg\(84) & ((\sc3|shift_reg\(84) & (\sc0|sc1|sc0|Add0~169\ & VCC)) # (!\sc3|shift_reg\(84) & (!\sc0|sc1|sc0|Add0~169\)))) # (!\sc4|shift_reg\(84) & ((\sc3|shift_reg\(84) & (!\sc0|sc1|sc0|Add0~169\)) # 
-- (!\sc3|shift_reg\(84) & ((\sc0|sc1|sc0|Add0~169\) # (GND)))))
-- \sc0|sc1|sc0|Add0~171\ = CARRY((\sc4|shift_reg\(84) & (!\sc3|shift_reg\(84) & !\sc0|sc1|sc0|Add0~169\)) # (!\sc4|shift_reg\(84) & ((!\sc0|sc1|sc0|Add0~169\) # (!\sc3|shift_reg\(84)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(84),
	datab => \sc3|shift_reg\(84),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~169\,
	combout => \sc0|sc1|sc0|Add0~170_combout\,
	cout => \sc0|sc1|sc0|Add0~171\);

-- Location: LCCOMB_X70_Y33_N26
\sc0|sc1|sc0|Add0~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~172_combout\ = ((\sc4|shift_reg\(85) $ (\sc3|shift_reg\(85) $ (!\sc0|sc1|sc0|Add0~171\)))) # (GND)
-- \sc0|sc1|sc0|Add0~173\ = CARRY((\sc4|shift_reg\(85) & ((\sc3|shift_reg\(85)) # (!\sc0|sc1|sc0|Add0~171\))) # (!\sc4|shift_reg\(85) & (\sc3|shift_reg\(85) & !\sc0|sc1|sc0|Add0~171\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(85),
	datab => \sc3|shift_reg\(85),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~171\,
	combout => \sc0|sc1|sc0|Add0~172_combout\,
	cout => \sc0|sc1|sc0|Add0~173\);

-- Location: LCCOMB_X70_Y33_N28
\sc0|sc1|sc0|Add0~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~174_combout\ = (\sc3|shift_reg\(86) & ((\sc4|shift_reg\(86) & (\sc0|sc1|sc0|Add0~173\ & VCC)) # (!\sc4|shift_reg\(86) & (!\sc0|sc1|sc0|Add0~173\)))) # (!\sc3|shift_reg\(86) & ((\sc4|shift_reg\(86) & (!\sc0|sc1|sc0|Add0~173\)) # 
-- (!\sc4|shift_reg\(86) & ((\sc0|sc1|sc0|Add0~173\) # (GND)))))
-- \sc0|sc1|sc0|Add0~175\ = CARRY((\sc3|shift_reg\(86) & (!\sc4|shift_reg\(86) & !\sc0|sc1|sc0|Add0~173\)) # (!\sc3|shift_reg\(86) & ((!\sc0|sc1|sc0|Add0~173\) # (!\sc4|shift_reg\(86)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(86),
	datab => \sc4|shift_reg\(86),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~173\,
	combout => \sc0|sc1|sc0|Add0~174_combout\,
	cout => \sc0|sc1|sc0|Add0~175\);

-- Location: LCCOMB_X70_Y33_N30
\sc0|sc1|sc0|Add0~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~176_combout\ = ((\sc3|shift_reg\(87) $ (\sc4|shift_reg\(87) $ (!\sc0|sc1|sc0|Add0~175\)))) # (GND)
-- \sc0|sc1|sc0|Add0~177\ = CARRY((\sc3|shift_reg\(87) & ((\sc4|shift_reg\(87)) # (!\sc0|sc1|sc0|Add0~175\))) # (!\sc3|shift_reg\(87) & (\sc4|shift_reg\(87) & !\sc0|sc1|sc0|Add0~175\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(87),
	datab => \sc4|shift_reg\(87),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~175\,
	combout => \sc0|sc1|sc0|Add0~176_combout\,
	cout => \sc0|sc1|sc0|Add0~177\);

-- Location: LCCOMB_X70_Y32_N0
\sc0|sc1|sc0|Add0~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~178_combout\ = (\sc4|shift_reg\(88) & ((\sc3|shift_reg\(88) & (\sc0|sc1|sc0|Add0~177\ & VCC)) # (!\sc3|shift_reg\(88) & (!\sc0|sc1|sc0|Add0~177\)))) # (!\sc4|shift_reg\(88) & ((\sc3|shift_reg\(88) & (!\sc0|sc1|sc0|Add0~177\)) # 
-- (!\sc3|shift_reg\(88) & ((\sc0|sc1|sc0|Add0~177\) # (GND)))))
-- \sc0|sc1|sc0|Add0~179\ = CARRY((\sc4|shift_reg\(88) & (!\sc3|shift_reg\(88) & !\sc0|sc1|sc0|Add0~177\)) # (!\sc4|shift_reg\(88) & ((!\sc0|sc1|sc0|Add0~177\) # (!\sc3|shift_reg\(88)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(88),
	datab => \sc3|shift_reg\(88),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~177\,
	combout => \sc0|sc1|sc0|Add0~178_combout\,
	cout => \sc0|sc1|sc0|Add0~179\);

-- Location: LCCOMB_X70_Y32_N2
\sc0|sc1|sc0|Add0~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~180_combout\ = ((\sc4|shift_reg\(89) $ (\sc3|shift_reg\(89) $ (!\sc0|sc1|sc0|Add0~179\)))) # (GND)
-- \sc0|sc1|sc0|Add0~181\ = CARRY((\sc4|shift_reg\(89) & ((\sc3|shift_reg\(89)) # (!\sc0|sc1|sc0|Add0~179\))) # (!\sc4|shift_reg\(89) & (\sc3|shift_reg\(89) & !\sc0|sc1|sc0|Add0~179\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(89),
	datab => \sc3|shift_reg\(89),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~179\,
	combout => \sc0|sc1|sc0|Add0~180_combout\,
	cout => \sc0|sc1|sc0|Add0~181\);

-- Location: LCCOMB_X70_Y32_N4
\sc0|sc1|sc0|Add0~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~182_combout\ = (\sc3|shift_reg\(90) & ((\sc4|shift_reg\(90) & (\sc0|sc1|sc0|Add0~181\ & VCC)) # (!\sc4|shift_reg\(90) & (!\sc0|sc1|sc0|Add0~181\)))) # (!\sc3|shift_reg\(90) & ((\sc4|shift_reg\(90) & (!\sc0|sc1|sc0|Add0~181\)) # 
-- (!\sc4|shift_reg\(90) & ((\sc0|sc1|sc0|Add0~181\) # (GND)))))
-- \sc0|sc1|sc0|Add0~183\ = CARRY((\sc3|shift_reg\(90) & (!\sc4|shift_reg\(90) & !\sc0|sc1|sc0|Add0~181\)) # (!\sc3|shift_reg\(90) & ((!\sc0|sc1|sc0|Add0~181\) # (!\sc4|shift_reg\(90)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(90),
	datab => \sc4|shift_reg\(90),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~181\,
	combout => \sc0|sc1|sc0|Add0~182_combout\,
	cout => \sc0|sc1|sc0|Add0~183\);

-- Location: LCCOMB_X70_Y32_N6
\sc0|sc1|sc0|Add0~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~184_combout\ = ((\sc3|shift_reg\(91) $ (\sc4|shift_reg\(91) $ (!\sc0|sc1|sc0|Add0~183\)))) # (GND)
-- \sc0|sc1|sc0|Add0~185\ = CARRY((\sc3|shift_reg\(91) & ((\sc4|shift_reg\(91)) # (!\sc0|sc1|sc0|Add0~183\))) # (!\sc3|shift_reg\(91) & (\sc4|shift_reg\(91) & !\sc0|sc1|sc0|Add0~183\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(91),
	datab => \sc4|shift_reg\(91),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~183\,
	combout => \sc0|sc1|sc0|Add0~184_combout\,
	cout => \sc0|sc1|sc0|Add0~185\);

-- Location: LCCOMB_X70_Y32_N8
\sc0|sc1|sc0|Add0~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~186_combout\ = (\sc3|shift_reg\(92) & ((\sc4|shift_reg\(92) & (\sc0|sc1|sc0|Add0~185\ & VCC)) # (!\sc4|shift_reg\(92) & (!\sc0|sc1|sc0|Add0~185\)))) # (!\sc3|shift_reg\(92) & ((\sc4|shift_reg\(92) & (!\sc0|sc1|sc0|Add0~185\)) # 
-- (!\sc4|shift_reg\(92) & ((\sc0|sc1|sc0|Add0~185\) # (GND)))))
-- \sc0|sc1|sc0|Add0~187\ = CARRY((\sc3|shift_reg\(92) & (!\sc4|shift_reg\(92) & !\sc0|sc1|sc0|Add0~185\)) # (!\sc3|shift_reg\(92) & ((!\sc0|sc1|sc0|Add0~185\) # (!\sc4|shift_reg\(92)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(92),
	datab => \sc4|shift_reg\(92),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~185\,
	combout => \sc0|sc1|sc0|Add0~186_combout\,
	cout => \sc0|sc1|sc0|Add0~187\);

-- Location: LCCOMB_X70_Y32_N10
\sc0|sc1|sc0|Add0~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~188_combout\ = ((\sc4|shift_reg\(93) $ (\sc3|shift_reg\(93) $ (!\sc0|sc1|sc0|Add0~187\)))) # (GND)
-- \sc0|sc1|sc0|Add0~189\ = CARRY((\sc4|shift_reg\(93) & ((\sc3|shift_reg\(93)) # (!\sc0|sc1|sc0|Add0~187\))) # (!\sc4|shift_reg\(93) & (\sc3|shift_reg\(93) & !\sc0|sc1|sc0|Add0~187\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(93),
	datab => \sc3|shift_reg\(93),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~187\,
	combout => \sc0|sc1|sc0|Add0~188_combout\,
	cout => \sc0|sc1|sc0|Add0~189\);

-- Location: LCCOMB_X70_Y32_N12
\sc0|sc1|sc0|Add0~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~190_combout\ = (\sc4|shift_reg\(94) & ((\sc3|shift_reg\(94) & (\sc0|sc1|sc0|Add0~189\ & VCC)) # (!\sc3|shift_reg\(94) & (!\sc0|sc1|sc0|Add0~189\)))) # (!\sc4|shift_reg\(94) & ((\sc3|shift_reg\(94) & (!\sc0|sc1|sc0|Add0~189\)) # 
-- (!\sc3|shift_reg\(94) & ((\sc0|sc1|sc0|Add0~189\) # (GND)))))
-- \sc0|sc1|sc0|Add0~191\ = CARRY((\sc4|shift_reg\(94) & (!\sc3|shift_reg\(94) & !\sc0|sc1|sc0|Add0~189\)) # (!\sc4|shift_reg\(94) & ((!\sc0|sc1|sc0|Add0~189\) # (!\sc3|shift_reg\(94)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(94),
	datab => \sc3|shift_reg\(94),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~189\,
	combout => \sc0|sc1|sc0|Add0~190_combout\,
	cout => \sc0|sc1|sc0|Add0~191\);

-- Location: LCCOMB_X70_Y32_N14
\sc0|sc1|sc0|Add0~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~192_combout\ = ((\sc3|shift_reg\(95) $ (\sc4|shift_reg\(95) $ (!\sc0|sc1|sc0|Add0~191\)))) # (GND)
-- \sc0|sc1|sc0|Add0~193\ = CARRY((\sc3|shift_reg\(95) & ((\sc4|shift_reg\(95)) # (!\sc0|sc1|sc0|Add0~191\))) # (!\sc3|shift_reg\(95) & (\sc4|shift_reg\(95) & !\sc0|sc1|sc0|Add0~191\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(95),
	datab => \sc4|shift_reg\(95),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~191\,
	combout => \sc0|sc1|sc0|Add0~192_combout\,
	cout => \sc0|sc1|sc0|Add0~193\);

-- Location: LCCOMB_X70_Y32_N16
\sc0|sc1|sc0|Add0~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~194_combout\ = (\sc4|shift_reg\(96) & ((\sc3|shift_reg\(96) & (\sc0|sc1|sc0|Add0~193\ & VCC)) # (!\sc3|shift_reg\(96) & (!\sc0|sc1|sc0|Add0~193\)))) # (!\sc4|shift_reg\(96) & ((\sc3|shift_reg\(96) & (!\sc0|sc1|sc0|Add0~193\)) # 
-- (!\sc3|shift_reg\(96) & ((\sc0|sc1|sc0|Add0~193\) # (GND)))))
-- \sc0|sc1|sc0|Add0~195\ = CARRY((\sc4|shift_reg\(96) & (!\sc3|shift_reg\(96) & !\sc0|sc1|sc0|Add0~193\)) # (!\sc4|shift_reg\(96) & ((!\sc0|sc1|sc0|Add0~193\) # (!\sc3|shift_reg\(96)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(96),
	datab => \sc3|shift_reg\(96),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~193\,
	combout => \sc0|sc1|sc0|Add0~194_combout\,
	cout => \sc0|sc1|sc0|Add0~195\);

-- Location: LCCOMB_X70_Y32_N18
\sc0|sc1|sc0|Add0~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~196_combout\ = ((\sc4|shift_reg\(97) $ (\sc3|shift_reg\(97) $ (!\sc0|sc1|sc0|Add0~195\)))) # (GND)
-- \sc0|sc1|sc0|Add0~197\ = CARRY((\sc4|shift_reg\(97) & ((\sc3|shift_reg\(97)) # (!\sc0|sc1|sc0|Add0~195\))) # (!\sc4|shift_reg\(97) & (\sc3|shift_reg\(97) & !\sc0|sc1|sc0|Add0~195\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(97),
	datab => \sc3|shift_reg\(97),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~195\,
	combout => \sc0|sc1|sc0|Add0~196_combout\,
	cout => \sc0|sc1|sc0|Add0~197\);

-- Location: LCCOMB_X70_Y32_N20
\sc0|sc1|sc0|Add0~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~198_combout\ = (\sc4|shift_reg\(98) & ((\sc3|shift_reg\(98) & (\sc0|sc1|sc0|Add0~197\ & VCC)) # (!\sc3|shift_reg\(98) & (!\sc0|sc1|sc0|Add0~197\)))) # (!\sc4|shift_reg\(98) & ((\sc3|shift_reg\(98) & (!\sc0|sc1|sc0|Add0~197\)) # 
-- (!\sc3|shift_reg\(98) & ((\sc0|sc1|sc0|Add0~197\) # (GND)))))
-- \sc0|sc1|sc0|Add0~199\ = CARRY((\sc4|shift_reg\(98) & (!\sc3|shift_reg\(98) & !\sc0|sc1|sc0|Add0~197\)) # (!\sc4|shift_reg\(98) & ((!\sc0|sc1|sc0|Add0~197\) # (!\sc3|shift_reg\(98)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(98),
	datab => \sc3|shift_reg\(98),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~197\,
	combout => \sc0|sc1|sc0|Add0~198_combout\,
	cout => \sc0|sc1|sc0|Add0~199\);

-- Location: LCCOMB_X70_Y32_N22
\sc0|sc1|sc0|Add0~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~200_combout\ = ((\sc3|shift_reg\(99) $ (\sc4|shift_reg\(99) $ (!\sc0|sc1|sc0|Add0~199\)))) # (GND)
-- \sc0|sc1|sc0|Add0~201\ = CARRY((\sc3|shift_reg\(99) & ((\sc4|shift_reg\(99)) # (!\sc0|sc1|sc0|Add0~199\))) # (!\sc3|shift_reg\(99) & (\sc4|shift_reg\(99) & !\sc0|sc1|sc0|Add0~199\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(99),
	datab => \sc4|shift_reg\(99),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~199\,
	combout => \sc0|sc1|sc0|Add0~200_combout\,
	cout => \sc0|sc1|sc0|Add0~201\);

-- Location: LCCOMB_X70_Y32_N24
\sc0|sc1|sc0|Add0~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~202_combout\ = (\sc4|shift_reg\(100) & ((\sc3|shift_reg\(100) & (\sc0|sc1|sc0|Add0~201\ & VCC)) # (!\sc3|shift_reg\(100) & (!\sc0|sc1|sc0|Add0~201\)))) # (!\sc4|shift_reg\(100) & ((\sc3|shift_reg\(100) & (!\sc0|sc1|sc0|Add0~201\)) # 
-- (!\sc3|shift_reg\(100) & ((\sc0|sc1|sc0|Add0~201\) # (GND)))))
-- \sc0|sc1|sc0|Add0~203\ = CARRY((\sc4|shift_reg\(100) & (!\sc3|shift_reg\(100) & !\sc0|sc1|sc0|Add0~201\)) # (!\sc4|shift_reg\(100) & ((!\sc0|sc1|sc0|Add0~201\) # (!\sc3|shift_reg\(100)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(100),
	datab => \sc3|shift_reg\(100),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~201\,
	combout => \sc0|sc1|sc0|Add0~202_combout\,
	cout => \sc0|sc1|sc0|Add0~203\);

-- Location: LCCOMB_X70_Y32_N26
\sc0|sc1|sc0|Add0~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~204_combout\ = ((\sc3|shift_reg\(101) $ (\sc4|shift_reg\(101) $ (!\sc0|sc1|sc0|Add0~203\)))) # (GND)
-- \sc0|sc1|sc0|Add0~205\ = CARRY((\sc3|shift_reg\(101) & ((\sc4|shift_reg\(101)) # (!\sc0|sc1|sc0|Add0~203\))) # (!\sc3|shift_reg\(101) & (\sc4|shift_reg\(101) & !\sc0|sc1|sc0|Add0~203\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(101),
	datab => \sc4|shift_reg\(101),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~203\,
	combout => \sc0|sc1|sc0|Add0~204_combout\,
	cout => \sc0|sc1|sc0|Add0~205\);

-- Location: LCCOMB_X70_Y32_N28
\sc0|sc1|sc0|Add0~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~206_combout\ = (\sc3|shift_reg\(102) & ((\sc4|shift_reg\(102) & (\sc0|sc1|sc0|Add0~205\ & VCC)) # (!\sc4|shift_reg\(102) & (!\sc0|sc1|sc0|Add0~205\)))) # (!\sc3|shift_reg\(102) & ((\sc4|shift_reg\(102) & (!\sc0|sc1|sc0|Add0~205\)) # 
-- (!\sc4|shift_reg\(102) & ((\sc0|sc1|sc0|Add0~205\) # (GND)))))
-- \sc0|sc1|sc0|Add0~207\ = CARRY((\sc3|shift_reg\(102) & (!\sc4|shift_reg\(102) & !\sc0|sc1|sc0|Add0~205\)) # (!\sc3|shift_reg\(102) & ((!\sc0|sc1|sc0|Add0~205\) # (!\sc4|shift_reg\(102)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(102),
	datab => \sc4|shift_reg\(102),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~205\,
	combout => \sc0|sc1|sc0|Add0~206_combout\,
	cout => \sc0|sc1|sc0|Add0~207\);

-- Location: LCCOMB_X70_Y32_N30
\sc0|sc1|sc0|Add0~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~208_combout\ = ((\sc4|shift_reg\(103) $ (\sc3|shift_reg\(103) $ (!\sc0|sc1|sc0|Add0~207\)))) # (GND)
-- \sc0|sc1|sc0|Add0~209\ = CARRY((\sc4|shift_reg\(103) & ((\sc3|shift_reg\(103)) # (!\sc0|sc1|sc0|Add0~207\))) # (!\sc4|shift_reg\(103) & (\sc3|shift_reg\(103) & !\sc0|sc1|sc0|Add0~207\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(103),
	datab => \sc3|shift_reg\(103),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~207\,
	combout => \sc0|sc1|sc0|Add0~208_combout\,
	cout => \sc0|sc1|sc0|Add0~209\);

-- Location: LCCOMB_X70_Y31_N0
\sc0|sc1|sc0|Add0~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~210_combout\ = (\sc4|shift_reg\(104) & ((\sc3|shift_reg\(104) & (\sc0|sc1|sc0|Add0~209\ & VCC)) # (!\sc3|shift_reg\(104) & (!\sc0|sc1|sc0|Add0~209\)))) # (!\sc4|shift_reg\(104) & ((\sc3|shift_reg\(104) & (!\sc0|sc1|sc0|Add0~209\)) # 
-- (!\sc3|shift_reg\(104) & ((\sc0|sc1|sc0|Add0~209\) # (GND)))))
-- \sc0|sc1|sc0|Add0~211\ = CARRY((\sc4|shift_reg\(104) & (!\sc3|shift_reg\(104) & !\sc0|sc1|sc0|Add0~209\)) # (!\sc4|shift_reg\(104) & ((!\sc0|sc1|sc0|Add0~209\) # (!\sc3|shift_reg\(104)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(104),
	datab => \sc3|shift_reg\(104),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~209\,
	combout => \sc0|sc1|sc0|Add0~210_combout\,
	cout => \sc0|sc1|sc0|Add0~211\);

-- Location: LCCOMB_X70_Y31_N2
\sc0|sc1|sc0|Add0~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~212_combout\ = ((\sc4|shift_reg\(105) $ (\sc3|shift_reg\(105) $ (!\sc0|sc1|sc0|Add0~211\)))) # (GND)
-- \sc0|sc1|sc0|Add0~213\ = CARRY((\sc4|shift_reg\(105) & ((\sc3|shift_reg\(105)) # (!\sc0|sc1|sc0|Add0~211\))) # (!\sc4|shift_reg\(105) & (\sc3|shift_reg\(105) & !\sc0|sc1|sc0|Add0~211\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(105),
	datab => \sc3|shift_reg\(105),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~211\,
	combout => \sc0|sc1|sc0|Add0~212_combout\,
	cout => \sc0|sc1|sc0|Add0~213\);

-- Location: LCCOMB_X70_Y31_N4
\sc0|sc1|sc0|Add0~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~214_combout\ = (\sc3|shift_reg\(106) & ((\sc4|shift_reg\(106) & (\sc0|sc1|sc0|Add0~213\ & VCC)) # (!\sc4|shift_reg\(106) & (!\sc0|sc1|sc0|Add0~213\)))) # (!\sc3|shift_reg\(106) & ((\sc4|shift_reg\(106) & (!\sc0|sc1|sc0|Add0~213\)) # 
-- (!\sc4|shift_reg\(106) & ((\sc0|sc1|sc0|Add0~213\) # (GND)))))
-- \sc0|sc1|sc0|Add0~215\ = CARRY((\sc3|shift_reg\(106) & (!\sc4|shift_reg\(106) & !\sc0|sc1|sc0|Add0~213\)) # (!\sc3|shift_reg\(106) & ((!\sc0|sc1|sc0|Add0~213\) # (!\sc4|shift_reg\(106)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(106),
	datab => \sc4|shift_reg\(106),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~213\,
	combout => \sc0|sc1|sc0|Add0~214_combout\,
	cout => \sc0|sc1|sc0|Add0~215\);

-- Location: LCCOMB_X70_Y31_N6
\sc0|sc1|sc0|Add0~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~216_combout\ = ((\sc3|shift_reg\(107) $ (\sc4|shift_reg\(107) $ (!\sc0|sc1|sc0|Add0~215\)))) # (GND)
-- \sc0|sc1|sc0|Add0~217\ = CARRY((\sc3|shift_reg\(107) & ((\sc4|shift_reg\(107)) # (!\sc0|sc1|sc0|Add0~215\))) # (!\sc3|shift_reg\(107) & (\sc4|shift_reg\(107) & !\sc0|sc1|sc0|Add0~215\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(107),
	datab => \sc4|shift_reg\(107),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~215\,
	combout => \sc0|sc1|sc0|Add0~216_combout\,
	cout => \sc0|sc1|sc0|Add0~217\);

-- Location: LCCOMB_X70_Y31_N8
\sc0|sc1|sc0|Add0~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~218_combout\ = (\sc4|shift_reg\(108) & ((\sc3|shift_reg\(108) & (\sc0|sc1|sc0|Add0~217\ & VCC)) # (!\sc3|shift_reg\(108) & (!\sc0|sc1|sc0|Add0~217\)))) # (!\sc4|shift_reg\(108) & ((\sc3|shift_reg\(108) & (!\sc0|sc1|sc0|Add0~217\)) # 
-- (!\sc3|shift_reg\(108) & ((\sc0|sc1|sc0|Add0~217\) # (GND)))))
-- \sc0|sc1|sc0|Add0~219\ = CARRY((\sc4|shift_reg\(108) & (!\sc3|shift_reg\(108) & !\sc0|sc1|sc0|Add0~217\)) # (!\sc4|shift_reg\(108) & ((!\sc0|sc1|sc0|Add0~217\) # (!\sc3|shift_reg\(108)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(108),
	datab => \sc3|shift_reg\(108),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~217\,
	combout => \sc0|sc1|sc0|Add0~218_combout\,
	cout => \sc0|sc1|sc0|Add0~219\);

-- Location: LCCOMB_X70_Y31_N10
\sc0|sc1|sc0|Add0~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~220_combout\ = ((\sc4|shift_reg\(109) $ (\sc3|shift_reg\(109) $ (!\sc0|sc1|sc0|Add0~219\)))) # (GND)
-- \sc0|sc1|sc0|Add0~221\ = CARRY((\sc4|shift_reg\(109) & ((\sc3|shift_reg\(109)) # (!\sc0|sc1|sc0|Add0~219\))) # (!\sc4|shift_reg\(109) & (\sc3|shift_reg\(109) & !\sc0|sc1|sc0|Add0~219\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(109),
	datab => \sc3|shift_reg\(109),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~219\,
	combout => \sc0|sc1|sc0|Add0~220_combout\,
	cout => \sc0|sc1|sc0|Add0~221\);

-- Location: LCCOMB_X70_Y31_N12
\sc0|sc1|sc0|Add0~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~222_combout\ = (\sc4|shift_reg\(110) & ((\sc3|shift_reg\(110) & (\sc0|sc1|sc0|Add0~221\ & VCC)) # (!\sc3|shift_reg\(110) & (!\sc0|sc1|sc0|Add0~221\)))) # (!\sc4|shift_reg\(110) & ((\sc3|shift_reg\(110) & (!\sc0|sc1|sc0|Add0~221\)) # 
-- (!\sc3|shift_reg\(110) & ((\sc0|sc1|sc0|Add0~221\) # (GND)))))
-- \sc0|sc1|sc0|Add0~223\ = CARRY((\sc4|shift_reg\(110) & (!\sc3|shift_reg\(110) & !\sc0|sc1|sc0|Add0~221\)) # (!\sc4|shift_reg\(110) & ((!\sc0|sc1|sc0|Add0~221\) # (!\sc3|shift_reg\(110)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(110),
	datab => \sc3|shift_reg\(110),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~221\,
	combout => \sc0|sc1|sc0|Add0~222_combout\,
	cout => \sc0|sc1|sc0|Add0~223\);

-- Location: LCCOMB_X70_Y31_N14
\sc0|sc1|sc0|Add0~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~224_combout\ = ((\sc3|shift_reg\(111) $ (\sc4|shift_reg\(111) $ (!\sc0|sc1|sc0|Add0~223\)))) # (GND)
-- \sc0|sc1|sc0|Add0~225\ = CARRY((\sc3|shift_reg\(111) & ((\sc4|shift_reg\(111)) # (!\sc0|sc1|sc0|Add0~223\))) # (!\sc3|shift_reg\(111) & (\sc4|shift_reg\(111) & !\sc0|sc1|sc0|Add0~223\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(111),
	datab => \sc4|shift_reg\(111),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~223\,
	combout => \sc0|sc1|sc0|Add0~224_combout\,
	cout => \sc0|sc1|sc0|Add0~225\);

-- Location: LCCOMB_X70_Y31_N16
\sc0|sc1|sc0|Add0~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~226_combout\ = (\sc3|shift_reg\(112) & ((\sc4|shift_reg\(112) & (\sc0|sc1|sc0|Add0~225\ & VCC)) # (!\sc4|shift_reg\(112) & (!\sc0|sc1|sc0|Add0~225\)))) # (!\sc3|shift_reg\(112) & ((\sc4|shift_reg\(112) & (!\sc0|sc1|sc0|Add0~225\)) # 
-- (!\sc4|shift_reg\(112) & ((\sc0|sc1|sc0|Add0~225\) # (GND)))))
-- \sc0|sc1|sc0|Add0~227\ = CARRY((\sc3|shift_reg\(112) & (!\sc4|shift_reg\(112) & !\sc0|sc1|sc0|Add0~225\)) # (!\sc3|shift_reg\(112) & ((!\sc0|sc1|sc0|Add0~225\) # (!\sc4|shift_reg\(112)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(112),
	datab => \sc4|shift_reg\(112),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~225\,
	combout => \sc0|sc1|sc0|Add0~226_combout\,
	cout => \sc0|sc1|sc0|Add0~227\);

-- Location: LCCOMB_X70_Y31_N18
\sc0|sc1|sc0|Add0~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~228_combout\ = ((\sc3|shift_reg\(113) $ (\sc4|shift_reg\(113) $ (!\sc0|sc1|sc0|Add0~227\)))) # (GND)
-- \sc0|sc1|sc0|Add0~229\ = CARRY((\sc3|shift_reg\(113) & ((\sc4|shift_reg\(113)) # (!\sc0|sc1|sc0|Add0~227\))) # (!\sc3|shift_reg\(113) & (\sc4|shift_reg\(113) & !\sc0|sc1|sc0|Add0~227\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(113),
	datab => \sc4|shift_reg\(113),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~227\,
	combout => \sc0|sc1|sc0|Add0~228_combout\,
	cout => \sc0|sc1|sc0|Add0~229\);

-- Location: LCCOMB_X70_Y31_N20
\sc0|sc1|sc0|Add0~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~230_combout\ = (\sc4|shift_reg\(114) & ((\sc3|shift_reg\(114) & (\sc0|sc1|sc0|Add0~229\ & VCC)) # (!\sc3|shift_reg\(114) & (!\sc0|sc1|sc0|Add0~229\)))) # (!\sc4|shift_reg\(114) & ((\sc3|shift_reg\(114) & (!\sc0|sc1|sc0|Add0~229\)) # 
-- (!\sc3|shift_reg\(114) & ((\sc0|sc1|sc0|Add0~229\) # (GND)))))
-- \sc0|sc1|sc0|Add0~231\ = CARRY((\sc4|shift_reg\(114) & (!\sc3|shift_reg\(114) & !\sc0|sc1|sc0|Add0~229\)) # (!\sc4|shift_reg\(114) & ((!\sc0|sc1|sc0|Add0~229\) # (!\sc3|shift_reg\(114)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(114),
	datab => \sc3|shift_reg\(114),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~229\,
	combout => \sc0|sc1|sc0|Add0~230_combout\,
	cout => \sc0|sc1|sc0|Add0~231\);

-- Location: LCCOMB_X70_Y31_N22
\sc0|sc1|sc0|Add0~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~232_combout\ = ((\sc3|shift_reg\(115) $ (\sc4|shift_reg\(115) $ (!\sc0|sc1|sc0|Add0~231\)))) # (GND)
-- \sc0|sc1|sc0|Add0~233\ = CARRY((\sc3|shift_reg\(115) & ((\sc4|shift_reg\(115)) # (!\sc0|sc1|sc0|Add0~231\))) # (!\sc3|shift_reg\(115) & (\sc4|shift_reg\(115) & !\sc0|sc1|sc0|Add0~231\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(115),
	datab => \sc4|shift_reg\(115),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~231\,
	combout => \sc0|sc1|sc0|Add0~232_combout\,
	cout => \sc0|sc1|sc0|Add0~233\);

-- Location: LCCOMB_X70_Y31_N24
\sc0|sc1|sc0|Add0~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~234_combout\ = (\sc3|shift_reg\(116) & ((\sc4|shift_reg\(116) & (\sc0|sc1|sc0|Add0~233\ & VCC)) # (!\sc4|shift_reg\(116) & (!\sc0|sc1|sc0|Add0~233\)))) # (!\sc3|shift_reg\(116) & ((\sc4|shift_reg\(116) & (!\sc0|sc1|sc0|Add0~233\)) # 
-- (!\sc4|shift_reg\(116) & ((\sc0|sc1|sc0|Add0~233\) # (GND)))))
-- \sc0|sc1|sc0|Add0~235\ = CARRY((\sc3|shift_reg\(116) & (!\sc4|shift_reg\(116) & !\sc0|sc1|sc0|Add0~233\)) # (!\sc3|shift_reg\(116) & ((!\sc0|sc1|sc0|Add0~233\) # (!\sc4|shift_reg\(116)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(116),
	datab => \sc4|shift_reg\(116),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~233\,
	combout => \sc0|sc1|sc0|Add0~234_combout\,
	cout => \sc0|sc1|sc0|Add0~235\);

-- Location: LCCOMB_X70_Y31_N26
\sc0|sc1|sc0|Add0~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~236_combout\ = ((\sc4|shift_reg\(117) $ (\sc3|shift_reg\(117) $ (!\sc0|sc1|sc0|Add0~235\)))) # (GND)
-- \sc0|sc1|sc0|Add0~237\ = CARRY((\sc4|shift_reg\(117) & ((\sc3|shift_reg\(117)) # (!\sc0|sc1|sc0|Add0~235\))) # (!\sc4|shift_reg\(117) & (\sc3|shift_reg\(117) & !\sc0|sc1|sc0|Add0~235\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(117),
	datab => \sc3|shift_reg\(117),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~235\,
	combout => \sc0|sc1|sc0|Add0~236_combout\,
	cout => \sc0|sc1|sc0|Add0~237\);

-- Location: LCCOMB_X70_Y31_N28
\sc0|sc1|sc0|Add0~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~238_combout\ = (\sc3|shift_reg\(118) & ((\sc4|shift_reg\(118) & (\sc0|sc1|sc0|Add0~237\ & VCC)) # (!\sc4|shift_reg\(118) & (!\sc0|sc1|sc0|Add0~237\)))) # (!\sc3|shift_reg\(118) & ((\sc4|shift_reg\(118) & (!\sc0|sc1|sc0|Add0~237\)) # 
-- (!\sc4|shift_reg\(118) & ((\sc0|sc1|sc0|Add0~237\) # (GND)))))
-- \sc0|sc1|sc0|Add0~239\ = CARRY((\sc3|shift_reg\(118) & (!\sc4|shift_reg\(118) & !\sc0|sc1|sc0|Add0~237\)) # (!\sc3|shift_reg\(118) & ((!\sc0|sc1|sc0|Add0~237\) # (!\sc4|shift_reg\(118)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(118),
	datab => \sc4|shift_reg\(118),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~237\,
	combout => \sc0|sc1|sc0|Add0~238_combout\,
	cout => \sc0|sc1|sc0|Add0~239\);

-- Location: LCCOMB_X70_Y31_N30
\sc0|sc1|sc0|Add0~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~240_combout\ = ((\sc4|shift_reg\(119) $ (\sc3|shift_reg\(119) $ (!\sc0|sc1|sc0|Add0~239\)))) # (GND)
-- \sc0|sc1|sc0|Add0~241\ = CARRY((\sc4|shift_reg\(119) & ((\sc3|shift_reg\(119)) # (!\sc0|sc1|sc0|Add0~239\))) # (!\sc4|shift_reg\(119) & (\sc3|shift_reg\(119) & !\sc0|sc1|sc0|Add0~239\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(119),
	datab => \sc3|shift_reg\(119),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~239\,
	combout => \sc0|sc1|sc0|Add0~240_combout\,
	cout => \sc0|sc1|sc0|Add0~241\);

-- Location: LCCOMB_X70_Y30_N0
\sc0|sc1|sc0|Add0~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~242_combout\ = (\sc3|shift_reg\(120) & ((\sc4|shift_reg\(120) & (\sc0|sc1|sc0|Add0~241\ & VCC)) # (!\sc4|shift_reg\(120) & (!\sc0|sc1|sc0|Add0~241\)))) # (!\sc3|shift_reg\(120) & ((\sc4|shift_reg\(120) & (!\sc0|sc1|sc0|Add0~241\)) # 
-- (!\sc4|shift_reg\(120) & ((\sc0|sc1|sc0|Add0~241\) # (GND)))))
-- \sc0|sc1|sc0|Add0~243\ = CARRY((\sc3|shift_reg\(120) & (!\sc4|shift_reg\(120) & !\sc0|sc1|sc0|Add0~241\)) # (!\sc3|shift_reg\(120) & ((!\sc0|sc1|sc0|Add0~241\) # (!\sc4|shift_reg\(120)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(120),
	datab => \sc4|shift_reg\(120),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~241\,
	combout => \sc0|sc1|sc0|Add0~242_combout\,
	cout => \sc0|sc1|sc0|Add0~243\);

-- Location: LCCOMB_X70_Y30_N2
\sc0|sc1|sc0|Add0~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~244_combout\ = ((\sc3|shift_reg\(121) $ (\sc4|shift_reg\(121) $ (!\sc0|sc1|sc0|Add0~243\)))) # (GND)
-- \sc0|sc1|sc0|Add0~245\ = CARRY((\sc3|shift_reg\(121) & ((\sc4|shift_reg\(121)) # (!\sc0|sc1|sc0|Add0~243\))) # (!\sc3|shift_reg\(121) & (\sc4|shift_reg\(121) & !\sc0|sc1|sc0|Add0~243\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(121),
	datab => \sc4|shift_reg\(121),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~243\,
	combout => \sc0|sc1|sc0|Add0~244_combout\,
	cout => \sc0|sc1|sc0|Add0~245\);

-- Location: LCCOMB_X70_Y30_N4
\sc0|sc1|sc0|Add0~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~246_combout\ = (\sc3|shift_reg\(122) & ((\sc4|shift_reg\(122) & (\sc0|sc1|sc0|Add0~245\ & VCC)) # (!\sc4|shift_reg\(122) & (!\sc0|sc1|sc0|Add0~245\)))) # (!\sc3|shift_reg\(122) & ((\sc4|shift_reg\(122) & (!\sc0|sc1|sc0|Add0~245\)) # 
-- (!\sc4|shift_reg\(122) & ((\sc0|sc1|sc0|Add0~245\) # (GND)))))
-- \sc0|sc1|sc0|Add0~247\ = CARRY((\sc3|shift_reg\(122) & (!\sc4|shift_reg\(122) & !\sc0|sc1|sc0|Add0~245\)) # (!\sc3|shift_reg\(122) & ((!\sc0|sc1|sc0|Add0~245\) # (!\sc4|shift_reg\(122)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(122),
	datab => \sc4|shift_reg\(122),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~245\,
	combout => \sc0|sc1|sc0|Add0~246_combout\,
	cout => \sc0|sc1|sc0|Add0~247\);

-- Location: LCCOMB_X70_Y30_N6
\sc0|sc1|sc0|Add0~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~248_combout\ = ((\sc4|shift_reg\(123) $ (\sc3|shift_reg\(123) $ (!\sc0|sc1|sc0|Add0~247\)))) # (GND)
-- \sc0|sc1|sc0|Add0~249\ = CARRY((\sc4|shift_reg\(123) & ((\sc3|shift_reg\(123)) # (!\sc0|sc1|sc0|Add0~247\))) # (!\sc4|shift_reg\(123) & (\sc3|shift_reg\(123) & !\sc0|sc1|sc0|Add0~247\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc4|shift_reg\(123),
	datab => \sc3|shift_reg\(123),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~247\,
	combout => \sc0|sc1|sc0|Add0~248_combout\,
	cout => \sc0|sc1|sc0|Add0~249\);

-- Location: LCCOMB_X70_Y30_N8
\sc0|sc1|sc0|Add0~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~250_combout\ = (\sc3|shift_reg\(124) & ((\sc4|shift_reg\(124) & (\sc0|sc1|sc0|Add0~249\ & VCC)) # (!\sc4|shift_reg\(124) & (!\sc0|sc1|sc0|Add0~249\)))) # (!\sc3|shift_reg\(124) & ((\sc4|shift_reg\(124) & (!\sc0|sc1|sc0|Add0~249\)) # 
-- (!\sc4|shift_reg\(124) & ((\sc0|sc1|sc0|Add0~249\) # (GND)))))
-- \sc0|sc1|sc0|Add0~251\ = CARRY((\sc3|shift_reg\(124) & (!\sc4|shift_reg\(124) & !\sc0|sc1|sc0|Add0~249\)) # (!\sc3|shift_reg\(124) & ((!\sc0|sc1|sc0|Add0~249\) # (!\sc4|shift_reg\(124)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(124),
	datab => \sc4|shift_reg\(124),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~249\,
	combout => \sc0|sc1|sc0|Add0~250_combout\,
	cout => \sc0|sc1|sc0|Add0~251\);

-- Location: LCCOMB_X70_Y30_N10
\sc0|sc1|sc0|Add0~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~252_combout\ = ((\sc3|shift_reg\(125) $ (\sc4|shift_reg\(125) $ (!\sc0|sc1|sc0|Add0~251\)))) # (GND)
-- \sc0|sc1|sc0|Add0~253\ = CARRY((\sc3|shift_reg\(125) & ((\sc4|shift_reg\(125)) # (!\sc0|sc1|sc0|Add0~251\))) # (!\sc3|shift_reg\(125) & (\sc4|shift_reg\(125) & !\sc0|sc1|sc0|Add0~251\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(125),
	datab => \sc4|shift_reg\(125),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~251\,
	combout => \sc0|sc1|sc0|Add0~252_combout\,
	cout => \sc0|sc1|sc0|Add0~253\);

-- Location: LCCOMB_X70_Y30_N12
\sc0|sc1|sc0|Add0~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~254_combout\ = (\sc3|shift_reg\(126) & ((\sc4|shift_reg\(126) & (\sc0|sc1|sc0|Add0~253\ & VCC)) # (!\sc4|shift_reg\(126) & (!\sc0|sc1|sc0|Add0~253\)))) # (!\sc3|shift_reg\(126) & ((\sc4|shift_reg\(126) & (!\sc0|sc1|sc0|Add0~253\)) # 
-- (!\sc4|shift_reg\(126) & ((\sc0|sc1|sc0|Add0~253\) # (GND)))))
-- \sc0|sc1|sc0|Add0~255\ = CARRY((\sc3|shift_reg\(126) & (!\sc4|shift_reg\(126) & !\sc0|sc1|sc0|Add0~253\)) # (!\sc3|shift_reg\(126) & ((!\sc0|sc1|sc0|Add0~253\) # (!\sc4|shift_reg\(126)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(126),
	datab => \sc4|shift_reg\(126),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~253\,
	combout => \sc0|sc1|sc0|Add0~254_combout\,
	cout => \sc0|sc1|sc0|Add0~255\);

-- Location: LCCOMB_X70_Y30_N14
\sc0|sc1|sc0|Add0~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~256_combout\ = ((\sc3|shift_reg\(127) $ (\sc4|shift_reg\(127) $ (!\sc0|sc1|sc0|Add0~255\)))) # (GND)
-- \sc0|sc1|sc0|Add0~257\ = CARRY((\sc3|shift_reg\(127) & ((\sc4|shift_reg\(127)) # (!\sc0|sc1|sc0|Add0~255\))) # (!\sc3|shift_reg\(127) & (\sc4|shift_reg\(127) & !\sc0|sc1|sc0|Add0~255\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc3|shift_reg\(127),
	datab => \sc4|shift_reg\(127),
	datad => VCC,
	cin => \sc0|sc1|sc0|Add0~255\,
	combout => \sc0|sc1|sc0|Add0~256_combout\,
	cout => \sc0|sc1|sc0|Add0~257\);

-- Location: LCCOMB_X70_Y30_N16
\sc0|sc1|sc0|Add0~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc1|sc0|Add0~258_combout\ = \sc0|sc1|sc0|Add0~257\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \sc0|sc1|sc0|Add0~257\,
	combout => \sc0|sc1|sc0|Add0~258_combout\);

-- Location: LCCOMB_X66_Y40_N16
\sc6|tx_count~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_count~0_combout\ = (\sc6|Add4~4_combout\ & \sc6|tx_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc6|Add4~4_combout\,
	datad => \sc6|tx_state~q\,
	combout => \sc6|tx_count~0_combout\);

-- Location: LCCOMB_X66_Y42_N16
\sc7|Q1p_reg[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q1p_reg[0]~18_combout\ = \sc7|Q1p_reg\(0) $ (VCC)
-- \sc7|Q1p_reg[0]~19\ = CARRY(\sc7|Q1p_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc7|Q1p_reg\(0),
	datad => VCC,
	combout => \sc7|Q1p_reg[0]~18_combout\,
	cout => \sc7|Q1p_reg[0]~19\);

-- Location: LCCOMB_X68_Y41_N18
\sc7|Q1p_reg[11]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q1p_reg[11]~17_combout\ = (\sc7|qp\(2)) # (!\sc7|qp\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc7|qp\(2),
	datac => \sc7|qp\(1),
	combout => \sc7|Q1p_reg[11]~17_combout\);

-- Location: LCCOMB_X67_Y41_N6
\sc7|Mux38~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Mux38~7_combout\ = ((\sc7|qp\(1)) # (!\sc1|sc1|Q~q\)) # (!\sc7|qp\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|qp\(0),
	datab => \sc1|sc1|Q~q\,
	datad => \sc7|qp\(1),
	combout => \sc7|Mux38~7_combout\);

-- Location: LCCOMB_X66_Y42_N12
\sc7|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Equal0~3_combout\ = (((!\sc7|Q1p_reg\(9)) # (!\sc7|Q1p_reg\(11))) # (!\sc7|Q1p_reg\(10))) # (!\sc7|Q1p_reg\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|Q1p_reg\(12),
	datab => \sc7|Q1p_reg\(10),
	datac => \sc7|Q1p_reg\(11),
	datad => \sc7|Q1p_reg\(9),
	combout => \sc7|Equal0~3_combout\);

-- Location: LCCOMB_X66_Y42_N4
\sc7|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Equal0~1_combout\ = (((!\sc7|Q1p_reg\(2)) # (!\sc7|Q1p_reg\(3))) # (!\sc7|Q1p_reg\(4))) # (!\sc7|Q1p_reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|Q1p_reg\(1),
	datab => \sc7|Q1p_reg\(4),
	datac => \sc7|Q1p_reg\(3),
	datad => \sc7|Q1p_reg\(2),
	combout => \sc7|Equal0~1_combout\);

-- Location: LCCOMB_X66_Y41_N10
\sc7|Q1p_reg[13]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q1p_reg[13]~44_combout\ = (\sc7|Q1p_reg\(13) & (!\sc7|Q1p_reg[12]~43\)) # (!\sc7|Q1p_reg\(13) & ((\sc7|Q1p_reg[12]~43\) # (GND)))
-- \sc7|Q1p_reg[13]~45\ = CARRY((!\sc7|Q1p_reg[12]~43\) # (!\sc7|Q1p_reg\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|Q1p_reg\(13),
	datad => VCC,
	cin => \sc7|Q1p_reg[12]~43\,
	combout => \sc7|Q1p_reg[13]~44_combout\,
	cout => \sc7|Q1p_reg[13]~45\);

-- Location: LCCOMB_X66_Y41_N12
\sc7|Q1p_reg[14]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q1p_reg[14]~47_combout\ = (\sc7|Q1p_reg\(14) & (\sc7|Q1p_reg[13]~45\ $ (GND))) # (!\sc7|Q1p_reg\(14) & (!\sc7|Q1p_reg[13]~45\ & VCC))
-- \sc7|Q1p_reg[14]~48\ = CARRY((\sc7|Q1p_reg\(14) & !\sc7|Q1p_reg[13]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|Q1p_reg\(14),
	datad => VCC,
	cin => \sc7|Q1p_reg[13]~45\,
	combout => \sc7|Q1p_reg[14]~47_combout\,
	cout => \sc7|Q1p_reg[14]~48\);

-- Location: FF_X66_Y41_N13
\sc7|Q1p_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q1p_reg[14]~47_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|Q1p_reg[11]~17_combout\,
	ena => \sc7|Q1p_reg[11]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q1p_reg\(14));

-- Location: LCCOMB_X66_Y41_N14
\sc7|Q1p_reg[15]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q1p_reg[15]~49_combout\ = (\sc7|Q1p_reg\(15) & (!\sc7|Q1p_reg[14]~48\)) # (!\sc7|Q1p_reg\(15) & ((\sc7|Q1p_reg[14]~48\) # (GND)))
-- \sc7|Q1p_reg[15]~50\ = CARRY((!\sc7|Q1p_reg[14]~48\) # (!\sc7|Q1p_reg\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sc7|Q1p_reg\(15),
	datad => VCC,
	cin => \sc7|Q1p_reg[14]~48\,
	combout => \sc7|Q1p_reg[15]~49_combout\,
	cout => \sc7|Q1p_reg[15]~50\);

-- Location: FF_X66_Y41_N15
\sc7|Q1p_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q1p_reg[15]~49_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|Q1p_reg[11]~17_combout\,
	ena => \sc7|Q1p_reg[11]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q1p_reg\(15));

-- Location: LCCOMB_X66_Y41_N16
\sc7|Q1p_reg[16]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q1p_reg[16]~51_combout\ = \sc7|Q1p_reg\(16) $ (!\sc7|Q1p_reg[15]~50\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sc7|Q1p_reg\(16),
	cin => \sc7|Q1p_reg[15]~50\,
	combout => \sc7|Q1p_reg[16]~51_combout\);

-- Location: FF_X66_Y41_N17
\sc7|Q1p_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q1p_reg[16]~51_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|Q1p_reg[11]~17_combout\,
	ena => \sc7|Q1p_reg[11]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q1p_reg\(16));

-- Location: LCCOMB_X66_Y41_N18
\sc7|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Equal0~0_combout\ = (((!\sc7|Q1p_reg\(16)) # (!\sc7|Q1p_reg\(15))) # (!\sc7|Q1p_reg\(0))) # (!\sc7|Q1p_reg\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|Q1p_reg\(14),
	datab => \sc7|Q1p_reg\(0),
	datac => \sc7|Q1p_reg\(15),
	datad => \sc7|Q1p_reg\(16),
	combout => \sc7|Equal0~0_combout\);

-- Location: LCCOMB_X66_Y42_N2
\sc7|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Equal0~2_combout\ = (((!\sc7|Q1p_reg\(6)) # (!\sc7|Q1p_reg\(5))) # (!\sc7|Q1p_reg\(8))) # (!\sc7|Q1p_reg\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|Q1p_reg\(7),
	datab => \sc7|Q1p_reg\(8),
	datac => \sc7|Q1p_reg\(5),
	datad => \sc7|Q1p_reg\(6),
	combout => \sc7|Equal0~2_combout\);

-- Location: LCCOMB_X66_Y42_N10
\sc7|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Equal0~4_combout\ = (\sc7|Equal0~3_combout\) # ((\sc7|Equal0~1_combout\) # ((\sc7|Equal0~0_combout\) # (\sc7|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|Equal0~3_combout\,
	datab => \sc7|Equal0~1_combout\,
	datac => \sc7|Equal0~0_combout\,
	datad => \sc7|Equal0~2_combout\,
	combout => \sc7|Equal0~4_combout\);

-- Location: LCCOMB_X66_Y41_N22
\sc7|Mux38~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Mux38~4_combout\ = (\sc7|qp\(1) & (((\sc7|Equal0~4_combout\)) # (!\sc7|Q1p_reg\(13)))) # (!\sc7|qp\(1) & (((\init~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|Q1p_reg\(13),
	datab => \init~input_o\,
	datac => \sc7|qp\(1),
	datad => \sc7|Equal0~4_combout\,
	combout => \sc7|Mux38~4_combout\);

-- Location: LCCOMB_X67_Y41_N16
\sc7|Q2p_reg[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q2p_reg[0]~17_combout\ = \sc7|Q2p_reg\(0) $ (VCC)
-- \sc7|Q2p_reg[0]~18\ = CARRY(\sc7|Q2p_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc7|Q2p_reg\(0),
	datad => VCC,
	combout => \sc7|Q2p_reg[0]~17_combout\,
	cout => \sc7|Q2p_reg[0]~18\);

-- Location: LCCOMB_X67_Y40_N22
\sc7|Q2p_reg[8]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q2p_reg[8]~49_combout\ = ((\sc7|qp\(1) & \sc7|qp\(0))) # (!\sc7|qp\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|qp\(1),
	datac => \sc7|qp\(0),
	datad => \sc7|qp\(2),
	combout => \sc7|Q2p_reg[8]~49_combout\);

-- Location: FF_X67_Y41_N17
\sc7|Q2p_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q2p_reg[0]~17_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|ALT_INV_qp\(2),
	ena => \sc7|Q2p_reg[8]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q2p_reg\(0));

-- Location: LCCOMB_X67_Y41_N18
\sc7|Q2p_reg[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q2p_reg[1]~19_combout\ = (\sc7|Q2p_reg\(1) & (!\sc7|Q2p_reg[0]~18\)) # (!\sc7|Q2p_reg\(1) & ((\sc7|Q2p_reg[0]~18\) # (GND)))
-- \sc7|Q2p_reg[1]~20\ = CARRY((!\sc7|Q2p_reg[0]~18\) # (!\sc7|Q2p_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sc7|Q2p_reg\(1),
	datad => VCC,
	cin => \sc7|Q2p_reg[0]~18\,
	combout => \sc7|Q2p_reg[1]~19_combout\,
	cout => \sc7|Q2p_reg[1]~20\);

-- Location: FF_X67_Y41_N19
\sc7|Q2p_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q2p_reg[1]~19_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|ALT_INV_qp\(2),
	ena => \sc7|Q2p_reg[8]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q2p_reg\(1));

-- Location: LCCOMB_X67_Y41_N20
\sc7|Q2p_reg[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q2p_reg[2]~21_combout\ = (\sc7|Q2p_reg\(2) & (\sc7|Q2p_reg[1]~20\ $ (GND))) # (!\sc7|Q2p_reg\(2) & (!\sc7|Q2p_reg[1]~20\ & VCC))
-- \sc7|Q2p_reg[2]~22\ = CARRY((\sc7|Q2p_reg\(2) & !\sc7|Q2p_reg[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sc7|Q2p_reg\(2),
	datad => VCC,
	cin => \sc7|Q2p_reg[1]~20\,
	combout => \sc7|Q2p_reg[2]~21_combout\,
	cout => \sc7|Q2p_reg[2]~22\);

-- Location: FF_X67_Y41_N21
\sc7|Q2p_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q2p_reg[2]~21_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|ALT_INV_qp\(2),
	ena => \sc7|Q2p_reg[8]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q2p_reg\(2));

-- Location: LCCOMB_X67_Y41_N22
\sc7|Q2p_reg[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q2p_reg[3]~23_combout\ = (\sc7|Q2p_reg\(3) & (!\sc7|Q2p_reg[2]~22\)) # (!\sc7|Q2p_reg\(3) & ((\sc7|Q2p_reg[2]~22\) # (GND)))
-- \sc7|Q2p_reg[3]~24\ = CARRY((!\sc7|Q2p_reg[2]~22\) # (!\sc7|Q2p_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|Q2p_reg\(3),
	datad => VCC,
	cin => \sc7|Q2p_reg[2]~22\,
	combout => \sc7|Q2p_reg[3]~23_combout\,
	cout => \sc7|Q2p_reg[3]~24\);

-- Location: FF_X67_Y41_N23
\sc7|Q2p_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q2p_reg[3]~23_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|ALT_INV_qp\(2),
	ena => \sc7|Q2p_reg[8]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q2p_reg\(3));

-- Location: LCCOMB_X67_Y41_N24
\sc7|Q2p_reg[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q2p_reg[4]~25_combout\ = (\sc7|Q2p_reg\(4) & (\sc7|Q2p_reg[3]~24\ $ (GND))) # (!\sc7|Q2p_reg\(4) & (!\sc7|Q2p_reg[3]~24\ & VCC))
-- \sc7|Q2p_reg[4]~26\ = CARRY((\sc7|Q2p_reg\(4) & !\sc7|Q2p_reg[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sc7|Q2p_reg\(4),
	datad => VCC,
	cin => \sc7|Q2p_reg[3]~24\,
	combout => \sc7|Q2p_reg[4]~25_combout\,
	cout => \sc7|Q2p_reg[4]~26\);

-- Location: FF_X67_Y41_N25
\sc7|Q2p_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q2p_reg[4]~25_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|ALT_INV_qp\(2),
	ena => \sc7|Q2p_reg[8]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q2p_reg\(4));

-- Location: LCCOMB_X67_Y41_N26
\sc7|Q2p_reg[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q2p_reg[5]~27_combout\ = (\sc7|Q2p_reg\(5) & (!\sc7|Q2p_reg[4]~26\)) # (!\sc7|Q2p_reg\(5) & ((\sc7|Q2p_reg[4]~26\) # (GND)))
-- \sc7|Q2p_reg[5]~28\ = CARRY((!\sc7|Q2p_reg[4]~26\) # (!\sc7|Q2p_reg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|Q2p_reg\(5),
	datad => VCC,
	cin => \sc7|Q2p_reg[4]~26\,
	combout => \sc7|Q2p_reg[5]~27_combout\,
	cout => \sc7|Q2p_reg[5]~28\);

-- Location: FF_X67_Y41_N27
\sc7|Q2p_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q2p_reg[5]~27_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|ALT_INV_qp\(2),
	ena => \sc7|Q2p_reg[8]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q2p_reg\(5));

-- Location: LCCOMB_X67_Y41_N28
\sc7|Q2p_reg[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q2p_reg[6]~29_combout\ = (\sc7|Q2p_reg\(6) & (\sc7|Q2p_reg[5]~28\ $ (GND))) # (!\sc7|Q2p_reg\(6) & (!\sc7|Q2p_reg[5]~28\ & VCC))
-- \sc7|Q2p_reg[6]~30\ = CARRY((\sc7|Q2p_reg\(6) & !\sc7|Q2p_reg[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|Q2p_reg\(6),
	datad => VCC,
	cin => \sc7|Q2p_reg[5]~28\,
	combout => \sc7|Q2p_reg[6]~29_combout\,
	cout => \sc7|Q2p_reg[6]~30\);

-- Location: FF_X67_Y41_N29
\sc7|Q2p_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q2p_reg[6]~29_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|ALT_INV_qp\(2),
	ena => \sc7|Q2p_reg[8]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q2p_reg\(6));

-- Location: LCCOMB_X67_Y41_N30
\sc7|Q2p_reg[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q2p_reg[7]~31_combout\ = (\sc7|Q2p_reg\(7) & (!\sc7|Q2p_reg[6]~30\)) # (!\sc7|Q2p_reg\(7) & ((\sc7|Q2p_reg[6]~30\) # (GND)))
-- \sc7|Q2p_reg[7]~32\ = CARRY((!\sc7|Q2p_reg[6]~30\) # (!\sc7|Q2p_reg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|Q2p_reg\(7),
	datad => VCC,
	cin => \sc7|Q2p_reg[6]~30\,
	combout => \sc7|Q2p_reg[7]~31_combout\,
	cout => \sc7|Q2p_reg[7]~32\);

-- Location: FF_X67_Y41_N31
\sc7|Q2p_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q2p_reg[7]~31_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|ALT_INV_qp\(2),
	ena => \sc7|Q2p_reg[8]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q2p_reg\(7));

-- Location: LCCOMB_X67_Y40_N0
\sc7|Q2p_reg[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q2p_reg[8]~33_combout\ = (\sc7|Q2p_reg\(8) & (\sc7|Q2p_reg[7]~32\ $ (GND))) # (!\sc7|Q2p_reg\(8) & (!\sc7|Q2p_reg[7]~32\ & VCC))
-- \sc7|Q2p_reg[8]~34\ = CARRY((\sc7|Q2p_reg\(8) & !\sc7|Q2p_reg[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sc7|Q2p_reg\(8),
	datad => VCC,
	cin => \sc7|Q2p_reg[7]~32\,
	combout => \sc7|Q2p_reg[8]~33_combout\,
	cout => \sc7|Q2p_reg[8]~34\);

-- Location: FF_X67_Y40_N1
\sc7|Q2p_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q2p_reg[8]~33_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|ALT_INV_qp\(2),
	ena => \sc7|Q2p_reg[8]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q2p_reg\(8));

-- Location: LCCOMB_X67_Y40_N2
\sc7|Q2p_reg[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q2p_reg[9]~35_combout\ = (\sc7|Q2p_reg\(9) & (!\sc7|Q2p_reg[8]~34\)) # (!\sc7|Q2p_reg\(9) & ((\sc7|Q2p_reg[8]~34\) # (GND)))
-- \sc7|Q2p_reg[9]~36\ = CARRY((!\sc7|Q2p_reg[8]~34\) # (!\sc7|Q2p_reg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sc7|Q2p_reg\(9),
	datad => VCC,
	cin => \sc7|Q2p_reg[8]~34\,
	combout => \sc7|Q2p_reg[9]~35_combout\,
	cout => \sc7|Q2p_reg[9]~36\);

-- Location: FF_X67_Y40_N3
\sc7|Q2p_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q2p_reg[9]~35_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|ALT_INV_qp\(2),
	ena => \sc7|Q2p_reg[8]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q2p_reg\(9));

-- Location: LCCOMB_X67_Y40_N4
\sc7|Q2p_reg[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q2p_reg[10]~37_combout\ = (\sc7|Q2p_reg\(10) & (\sc7|Q2p_reg[9]~36\ $ (GND))) # (!\sc7|Q2p_reg\(10) & (!\sc7|Q2p_reg[9]~36\ & VCC))
-- \sc7|Q2p_reg[10]~38\ = CARRY((\sc7|Q2p_reg\(10) & !\sc7|Q2p_reg[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sc7|Q2p_reg\(10),
	datad => VCC,
	cin => \sc7|Q2p_reg[9]~36\,
	combout => \sc7|Q2p_reg[10]~37_combout\,
	cout => \sc7|Q2p_reg[10]~38\);

-- Location: FF_X67_Y40_N5
\sc7|Q2p_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q2p_reg[10]~37_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|ALT_INV_qp\(2),
	ena => \sc7|Q2p_reg[8]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q2p_reg\(10));

-- Location: LCCOMB_X67_Y40_N6
\sc7|Q2p_reg[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q2p_reg[11]~39_combout\ = (\sc7|Q2p_reg\(11) & (!\sc7|Q2p_reg[10]~38\)) # (!\sc7|Q2p_reg\(11) & ((\sc7|Q2p_reg[10]~38\) # (GND)))
-- \sc7|Q2p_reg[11]~40\ = CARRY((!\sc7|Q2p_reg[10]~38\) # (!\sc7|Q2p_reg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|Q2p_reg\(11),
	datad => VCC,
	cin => \sc7|Q2p_reg[10]~38\,
	combout => \sc7|Q2p_reg[11]~39_combout\,
	cout => \sc7|Q2p_reg[11]~40\);

-- Location: FF_X67_Y40_N7
\sc7|Q2p_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q2p_reg[11]~39_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|ALT_INV_qp\(2),
	ena => \sc7|Q2p_reg[8]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q2p_reg\(11));

-- Location: LCCOMB_X67_Y40_N8
\sc7|Q2p_reg[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q2p_reg[12]~41_combout\ = (\sc7|Q2p_reg\(12) & (\sc7|Q2p_reg[11]~40\ $ (GND))) # (!\sc7|Q2p_reg\(12) & (!\sc7|Q2p_reg[11]~40\ & VCC))
-- \sc7|Q2p_reg[12]~42\ = CARRY((\sc7|Q2p_reg\(12) & !\sc7|Q2p_reg[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sc7|Q2p_reg\(12),
	datad => VCC,
	cin => \sc7|Q2p_reg[11]~40\,
	combout => \sc7|Q2p_reg[12]~41_combout\,
	cout => \sc7|Q2p_reg[12]~42\);

-- Location: FF_X67_Y40_N9
\sc7|Q2p_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q2p_reg[12]~41_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|ALT_INV_qp\(2),
	ena => \sc7|Q2p_reg[8]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q2p_reg\(12));

-- Location: LCCOMB_X67_Y40_N10
\sc7|Q2p_reg[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q2p_reg[13]~43_combout\ = (\sc7|Q2p_reg\(13) & (!\sc7|Q2p_reg[12]~42\)) # (!\sc7|Q2p_reg\(13) & ((\sc7|Q2p_reg[12]~42\) # (GND)))
-- \sc7|Q2p_reg[13]~44\ = CARRY((!\sc7|Q2p_reg[12]~42\) # (!\sc7|Q2p_reg\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|Q2p_reg\(13),
	datad => VCC,
	cin => \sc7|Q2p_reg[12]~42\,
	combout => \sc7|Q2p_reg[13]~43_combout\,
	cout => \sc7|Q2p_reg[13]~44\);

-- Location: FF_X67_Y40_N11
\sc7|Q2p_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q2p_reg[13]~43_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|ALT_INV_qp\(2),
	ena => \sc7|Q2p_reg[8]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q2p_reg\(13));

-- Location: LCCOMB_X67_Y40_N12
\sc7|Q2p_reg[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q2p_reg[14]~45_combout\ = (\sc7|Q2p_reg\(14) & (\sc7|Q2p_reg[13]~44\ $ (GND))) # (!\sc7|Q2p_reg\(14) & (!\sc7|Q2p_reg[13]~44\ & VCC))
-- \sc7|Q2p_reg[14]~46\ = CARRY((\sc7|Q2p_reg\(14) & !\sc7|Q2p_reg[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|Q2p_reg\(14),
	datad => VCC,
	cin => \sc7|Q2p_reg[13]~44\,
	combout => \sc7|Q2p_reg[14]~45_combout\,
	cout => \sc7|Q2p_reg[14]~46\);

-- Location: FF_X67_Y40_N13
\sc7|Q2p_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q2p_reg[14]~45_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|ALT_INV_qp\(2),
	ena => \sc7|Q2p_reg[8]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q2p_reg\(14));

-- Location: LCCOMB_X67_Y40_N14
\sc7|Q2p_reg[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q2p_reg[15]~47_combout\ = (\sc7|Q2p_reg\(15) & (!\sc7|Q2p_reg[14]~46\)) # (!\sc7|Q2p_reg\(15) & ((\sc7|Q2p_reg[14]~46\) # (GND)))
-- \sc7|Q2p_reg[15]~48\ = CARRY((!\sc7|Q2p_reg[14]~46\) # (!\sc7|Q2p_reg\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sc7|Q2p_reg\(15),
	datad => VCC,
	cin => \sc7|Q2p_reg[14]~46\,
	combout => \sc7|Q2p_reg[15]~47_combout\,
	cout => \sc7|Q2p_reg[15]~48\);

-- Location: FF_X67_Y40_N15
\sc7|Q2p_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q2p_reg[15]~47_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|ALT_INV_qp\(2),
	ena => \sc7|Q2p_reg[8]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q2p_reg\(15));

-- Location: LCCOMB_X67_Y40_N16
\sc7|Q2p_reg[16]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q2p_reg[16]~50_combout\ = \sc7|Q2p_reg\(16) $ (!\sc7|Q2p_reg[15]~48\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sc7|Q2p_reg\(16),
	cin => \sc7|Q2p_reg[15]~48\,
	combout => \sc7|Q2p_reg[16]~50_combout\);

-- Location: FF_X67_Y40_N17
\sc7|Q2p_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q2p_reg[16]~50_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|ALT_INV_qp\(2),
	ena => \sc7|Q2p_reg[8]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q2p_reg\(16));

-- Location: LCCOMB_X66_Y40_N18
\sc6|tx_buffer~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_buffer~1_combout\ = (\sc7|qp\(2) & (!\sc6|tx_state~q\ & (\sc7|qp\(0) & !\sc7|qp\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|qp\(2),
	datab => \sc6|tx_state~q\,
	datac => \sc7|qp\(0),
	datad => \sc7|qp\(1),
	combout => \sc6|tx_buffer~1_combout\);

-- Location: LCCOMB_X66_Y40_N24
\sc6|tx_busy~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_busy~0_combout\ = (!\sc6|tx_buffer~1_combout\ & ((\sc6|tx_busy~q\) # (!\sc6|tx_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc6|tx_state~q\,
	datac => \sc6|tx_busy~q\,
	datad => \sc6|tx_buffer~1_combout\,
	combout => \sc6|tx_busy~0_combout\);

-- Location: FF_X66_Y40_N25
\sc6|tx_busy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|tx_busy~0_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|tx_busy~q\);

-- Location: LCCOMB_X67_Y40_N30
\sc7|c1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|c1~3_combout\ = (((!\sc7|Q2p_reg\(13)) # (!\sc7|Q2p_reg\(12))) # (!\sc7|Q2p_reg\(11))) # (!\sc7|Q2p_reg\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|Q2p_reg\(14),
	datab => \sc7|Q2p_reg\(11),
	datac => \sc7|Q2p_reg\(12),
	datad => \sc7|Q2p_reg\(13),
	combout => \sc7|c1~3_combout\);

-- Location: LCCOMB_X67_Y40_N18
\sc7|c1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|c1~0_combout\ = (((!\sc7|Q2p_reg\(0)) # (!\sc7|Q2p_reg\(1))) # (!\sc6|tx_busy~q\)) # (!\sc7|Q2p_reg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|Q2p_reg\(2),
	datab => \sc6|tx_busy~q\,
	datac => \sc7|Q2p_reg\(1),
	datad => \sc7|Q2p_reg\(0),
	combout => \sc7|c1~0_combout\);

-- Location: LCCOMB_X67_Y40_N24
\sc7|c1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|c1~2_combout\ = (((!\sc7|Q2p_reg\(8)) # (!\sc7|Q2p_reg\(10))) # (!\sc7|Q2p_reg\(9))) # (!\sc7|Q2p_reg\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|Q2p_reg\(7),
	datab => \sc7|Q2p_reg\(9),
	datac => \sc7|Q2p_reg\(10),
	datad => \sc7|Q2p_reg\(8),
	combout => \sc7|c1~2_combout\);

-- Location: LCCOMB_X67_Y41_N2
\sc7|c1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|c1~1_combout\ = (((!\sc7|Q2p_reg\(4)) # (!\sc7|Q2p_reg\(3))) # (!\sc7|Q2p_reg\(6))) # (!\sc7|Q2p_reg\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|Q2p_reg\(5),
	datab => \sc7|Q2p_reg\(6),
	datac => \sc7|Q2p_reg\(3),
	datad => \sc7|Q2p_reg\(4),
	combout => \sc7|c1~1_combout\);

-- Location: LCCOMB_X67_Y40_N28
\sc7|c1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|c1~4_combout\ = (\sc7|c1~3_combout\) # ((\sc7|c1~0_combout\) # ((\sc7|c1~2_combout\) # (\sc7|c1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|c1~3_combout\,
	datab => \sc7|c1~0_combout\,
	datac => \sc7|c1~2_combout\,
	datad => \sc7|c1~1_combout\,
	combout => \sc7|c1~4_combout\);

-- Location: LCCOMB_X67_Y40_N20
\sc7|Mux38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Mux38~2_combout\ = \sc6|tx_busy~q\ $ (((\sc7|Q2p_reg\(16) & (\sc7|Q2p_reg\(15) & !\sc7|c1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|Q2p_reg\(16),
	datab => \sc6|tx_busy~q\,
	datac => \sc7|Q2p_reg\(15),
	datad => \sc7|c1~4_combout\,
	combout => \sc7|Mux38~2_combout\);

-- Location: LCCOMB_X67_Y41_N12
\sc7|Mux38~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Mux38~3_combout\ = (!\sc7|qp\(0) & ((\sc7|Mux38~2_combout\) # (!\sc7|qp\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|qp\(0),
	datab => \sc7|qp\(1),
	datad => \sc7|Mux38~2_combout\,
	combout => \sc7|Mux38~3_combout\);

-- Location: LCCOMB_X67_Y41_N14
\sc7|Mux38~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Mux38~5_combout\ = (\sc7|qp\(2) & (((\sc7|Mux38~3_combout\)))) # (!\sc7|qp\(2) & ((\sc7|qp\(0)) # ((\sc7|Mux38~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|qp\(0),
	datab => \sc7|Mux38~4_combout\,
	datac => \sc7|qp\(2),
	datad => \sc7|Mux38~3_combout\,
	combout => \sc7|Mux38~5_combout\);

-- Location: LCCOMB_X67_Y41_N10
\sc7|Mux38~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Mux38~6_combout\ = (\sc7|Mux38~5_combout\ & ((\sc7|Mux38~7_combout\) # ((!\sc0|sc5|qp\(1) & \sc0|sc5|qp\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|Mux38~7_combout\,
	datab => \sc7|Mux38~5_combout\,
	datac => \sc0|sc5|qp\(1),
	datad => \sc0|sc5|qp\(0),
	combout => \sc7|Mux38~6_combout\);

-- Location: FF_X67_Y41_N11
\sc7|qp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Mux38~6_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|qp\(0));

-- Location: LCCOMB_X66_Y41_N26
\sc7|Q1p_reg[11]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q1p_reg[11]~46_combout\ = (\sc7|qp\(2)) # (\sc7|qp\(1) $ (!\sc7|qp\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc7|qp\(1),
	datac => \sc7|qp\(0),
	datad => \sc7|qp\(2),
	combout => \sc7|Q1p_reg[11]~46_combout\);

-- Location: FF_X66_Y42_N17
\sc7|Q1p_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q1p_reg[0]~18_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|Q1p_reg[11]~17_combout\,
	ena => \sc7|Q1p_reg[11]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q1p_reg\(0));

-- Location: LCCOMB_X66_Y42_N18
\sc7|Q1p_reg[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q1p_reg[1]~20_combout\ = (\sc7|Q1p_reg\(1) & (!\sc7|Q1p_reg[0]~19\)) # (!\sc7|Q1p_reg\(1) & ((\sc7|Q1p_reg[0]~19\) # (GND)))
-- \sc7|Q1p_reg[1]~21\ = CARRY((!\sc7|Q1p_reg[0]~19\) # (!\sc7|Q1p_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|Q1p_reg\(1),
	datad => VCC,
	cin => \sc7|Q1p_reg[0]~19\,
	combout => \sc7|Q1p_reg[1]~20_combout\,
	cout => \sc7|Q1p_reg[1]~21\);

-- Location: FF_X66_Y42_N19
\sc7|Q1p_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q1p_reg[1]~20_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|Q1p_reg[11]~17_combout\,
	ena => \sc7|Q1p_reg[11]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q1p_reg\(1));

-- Location: LCCOMB_X66_Y42_N20
\sc7|Q1p_reg[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q1p_reg[2]~22_combout\ = (\sc7|Q1p_reg\(2) & (\sc7|Q1p_reg[1]~21\ $ (GND))) # (!\sc7|Q1p_reg\(2) & (!\sc7|Q1p_reg[1]~21\ & VCC))
-- \sc7|Q1p_reg[2]~23\ = CARRY((\sc7|Q1p_reg\(2) & !\sc7|Q1p_reg[1]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sc7|Q1p_reg\(2),
	datad => VCC,
	cin => \sc7|Q1p_reg[1]~21\,
	combout => \sc7|Q1p_reg[2]~22_combout\,
	cout => \sc7|Q1p_reg[2]~23\);

-- Location: FF_X66_Y42_N21
\sc7|Q1p_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q1p_reg[2]~22_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|Q1p_reg[11]~17_combout\,
	ena => \sc7|Q1p_reg[11]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q1p_reg\(2));

-- Location: LCCOMB_X66_Y42_N22
\sc7|Q1p_reg[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q1p_reg[3]~24_combout\ = (\sc7|Q1p_reg\(3) & (!\sc7|Q1p_reg[2]~23\)) # (!\sc7|Q1p_reg\(3) & ((\sc7|Q1p_reg[2]~23\) # (GND)))
-- \sc7|Q1p_reg[3]~25\ = CARRY((!\sc7|Q1p_reg[2]~23\) # (!\sc7|Q1p_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|Q1p_reg\(3),
	datad => VCC,
	cin => \sc7|Q1p_reg[2]~23\,
	combout => \sc7|Q1p_reg[3]~24_combout\,
	cout => \sc7|Q1p_reg[3]~25\);

-- Location: FF_X66_Y42_N23
\sc7|Q1p_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q1p_reg[3]~24_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|Q1p_reg[11]~17_combout\,
	ena => \sc7|Q1p_reg[11]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q1p_reg\(3));

-- Location: LCCOMB_X66_Y42_N24
\sc7|Q1p_reg[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q1p_reg[4]~26_combout\ = (\sc7|Q1p_reg\(4) & (\sc7|Q1p_reg[3]~25\ $ (GND))) # (!\sc7|Q1p_reg\(4) & (!\sc7|Q1p_reg[3]~25\ & VCC))
-- \sc7|Q1p_reg[4]~27\ = CARRY((\sc7|Q1p_reg\(4) & !\sc7|Q1p_reg[3]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sc7|Q1p_reg\(4),
	datad => VCC,
	cin => \sc7|Q1p_reg[3]~25\,
	combout => \sc7|Q1p_reg[4]~26_combout\,
	cout => \sc7|Q1p_reg[4]~27\);

-- Location: FF_X66_Y42_N25
\sc7|Q1p_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q1p_reg[4]~26_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|Q1p_reg[11]~17_combout\,
	ena => \sc7|Q1p_reg[11]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q1p_reg\(4));

-- Location: LCCOMB_X66_Y42_N26
\sc7|Q1p_reg[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q1p_reg[5]~28_combout\ = (\sc7|Q1p_reg\(5) & (!\sc7|Q1p_reg[4]~27\)) # (!\sc7|Q1p_reg\(5) & ((\sc7|Q1p_reg[4]~27\) # (GND)))
-- \sc7|Q1p_reg[5]~29\ = CARRY((!\sc7|Q1p_reg[4]~27\) # (!\sc7|Q1p_reg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|Q1p_reg\(5),
	datad => VCC,
	cin => \sc7|Q1p_reg[4]~27\,
	combout => \sc7|Q1p_reg[5]~28_combout\,
	cout => \sc7|Q1p_reg[5]~29\);

-- Location: FF_X66_Y42_N27
\sc7|Q1p_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q1p_reg[5]~28_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|Q1p_reg[11]~17_combout\,
	ena => \sc7|Q1p_reg[11]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q1p_reg\(5));

-- Location: LCCOMB_X66_Y42_N28
\sc7|Q1p_reg[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q1p_reg[6]~30_combout\ = (\sc7|Q1p_reg\(6) & (\sc7|Q1p_reg[5]~29\ $ (GND))) # (!\sc7|Q1p_reg\(6) & (!\sc7|Q1p_reg[5]~29\ & VCC))
-- \sc7|Q1p_reg[6]~31\ = CARRY((\sc7|Q1p_reg\(6) & !\sc7|Q1p_reg[5]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sc7|Q1p_reg\(6),
	datad => VCC,
	cin => \sc7|Q1p_reg[5]~29\,
	combout => \sc7|Q1p_reg[6]~30_combout\,
	cout => \sc7|Q1p_reg[6]~31\);

-- Location: FF_X66_Y42_N29
\sc7|Q1p_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q1p_reg[6]~30_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|Q1p_reg[11]~17_combout\,
	ena => \sc7|Q1p_reg[11]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q1p_reg\(6));

-- Location: LCCOMB_X66_Y42_N30
\sc7|Q1p_reg[7]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q1p_reg[7]~32_combout\ = (\sc7|Q1p_reg\(7) & (!\sc7|Q1p_reg[6]~31\)) # (!\sc7|Q1p_reg\(7) & ((\sc7|Q1p_reg[6]~31\) # (GND)))
-- \sc7|Q1p_reg[7]~33\ = CARRY((!\sc7|Q1p_reg[6]~31\) # (!\sc7|Q1p_reg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|Q1p_reg\(7),
	datad => VCC,
	cin => \sc7|Q1p_reg[6]~31\,
	combout => \sc7|Q1p_reg[7]~32_combout\,
	cout => \sc7|Q1p_reg[7]~33\);

-- Location: FF_X66_Y42_N31
\sc7|Q1p_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q1p_reg[7]~32_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|Q1p_reg[11]~17_combout\,
	ena => \sc7|Q1p_reg[11]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q1p_reg\(7));

-- Location: LCCOMB_X66_Y41_N0
\sc7|Q1p_reg[8]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q1p_reg[8]~34_combout\ = (\sc7|Q1p_reg\(8) & (\sc7|Q1p_reg[7]~33\ $ (GND))) # (!\sc7|Q1p_reg\(8) & (!\sc7|Q1p_reg[7]~33\ & VCC))
-- \sc7|Q1p_reg[8]~35\ = CARRY((\sc7|Q1p_reg\(8) & !\sc7|Q1p_reg[7]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sc7|Q1p_reg\(8),
	datad => VCC,
	cin => \sc7|Q1p_reg[7]~33\,
	combout => \sc7|Q1p_reg[8]~34_combout\,
	cout => \sc7|Q1p_reg[8]~35\);

-- Location: FF_X66_Y41_N1
\sc7|Q1p_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q1p_reg[8]~34_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|Q1p_reg[11]~17_combout\,
	ena => \sc7|Q1p_reg[11]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q1p_reg\(8));

-- Location: LCCOMB_X66_Y41_N2
\sc7|Q1p_reg[9]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q1p_reg[9]~36_combout\ = (\sc7|Q1p_reg\(9) & (!\sc7|Q1p_reg[8]~35\)) # (!\sc7|Q1p_reg\(9) & ((\sc7|Q1p_reg[8]~35\) # (GND)))
-- \sc7|Q1p_reg[9]~37\ = CARRY((!\sc7|Q1p_reg[8]~35\) # (!\sc7|Q1p_reg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sc7|Q1p_reg\(9),
	datad => VCC,
	cin => \sc7|Q1p_reg[8]~35\,
	combout => \sc7|Q1p_reg[9]~36_combout\,
	cout => \sc7|Q1p_reg[9]~37\);

-- Location: FF_X66_Y41_N3
\sc7|Q1p_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q1p_reg[9]~36_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|Q1p_reg[11]~17_combout\,
	ena => \sc7|Q1p_reg[11]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q1p_reg\(9));

-- Location: LCCOMB_X66_Y41_N4
\sc7|Q1p_reg[10]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q1p_reg[10]~38_combout\ = (\sc7|Q1p_reg\(10) & (\sc7|Q1p_reg[9]~37\ $ (GND))) # (!\sc7|Q1p_reg\(10) & (!\sc7|Q1p_reg[9]~37\ & VCC))
-- \sc7|Q1p_reg[10]~39\ = CARRY((\sc7|Q1p_reg\(10) & !\sc7|Q1p_reg[9]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sc7|Q1p_reg\(10),
	datad => VCC,
	cin => \sc7|Q1p_reg[9]~37\,
	combout => \sc7|Q1p_reg[10]~38_combout\,
	cout => \sc7|Q1p_reg[10]~39\);

-- Location: FF_X66_Y41_N5
\sc7|Q1p_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q1p_reg[10]~38_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|Q1p_reg[11]~17_combout\,
	ena => \sc7|Q1p_reg[11]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q1p_reg\(10));

-- Location: LCCOMB_X66_Y41_N6
\sc7|Q1p_reg[11]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q1p_reg[11]~40_combout\ = (\sc7|Q1p_reg\(11) & (!\sc7|Q1p_reg[10]~39\)) # (!\sc7|Q1p_reg\(11) & ((\sc7|Q1p_reg[10]~39\) # (GND)))
-- \sc7|Q1p_reg[11]~41\ = CARRY((!\sc7|Q1p_reg[10]~39\) # (!\sc7|Q1p_reg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|Q1p_reg\(11),
	datad => VCC,
	cin => \sc7|Q1p_reg[10]~39\,
	combout => \sc7|Q1p_reg[11]~40_combout\,
	cout => \sc7|Q1p_reg[11]~41\);

-- Location: FF_X66_Y41_N7
\sc7|Q1p_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q1p_reg[11]~40_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|Q1p_reg[11]~17_combout\,
	ena => \sc7|Q1p_reg[11]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q1p_reg\(11));

-- Location: LCCOMB_X66_Y41_N8
\sc7|Q1p_reg[12]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Q1p_reg[12]~42_combout\ = (\sc7|Q1p_reg\(12) & (\sc7|Q1p_reg[11]~41\ $ (GND))) # (!\sc7|Q1p_reg\(12) & (!\sc7|Q1p_reg[11]~41\ & VCC))
-- \sc7|Q1p_reg[12]~43\ = CARRY((\sc7|Q1p_reg\(12) & !\sc7|Q1p_reg[11]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sc7|Q1p_reg\(12),
	datad => VCC,
	cin => \sc7|Q1p_reg[11]~41\,
	combout => \sc7|Q1p_reg[12]~42_combout\,
	cout => \sc7|Q1p_reg[12]~43\);

-- Location: FF_X66_Y41_N9
\sc7|Q1p_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q1p_reg[12]~42_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|Q1p_reg[11]~17_combout\,
	ena => \sc7|Q1p_reg[11]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q1p_reg\(12));

-- Location: FF_X66_Y41_N11
\sc7|Q1p_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Q1p_reg[13]~44_combout\,
	clrn => \RST~input_o\,
	sclr => \sc7|Q1p_reg[11]~17_combout\,
	ena => \sc7|Q1p_reg[11]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|Q1p_reg\(13));

-- Location: LCCOMB_X67_Y41_N8
\sc7|Mux37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Mux37~1_combout\ = (\sc1|sc1|Q~q\ & (!\sc7|qp\(1) & ((\sc0|sc5|qp\(1)) # (!\sc0|sc5|qp\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc1|Q~q\,
	datab => \sc7|qp\(1),
	datac => \sc0|sc5|qp\(1),
	datad => \sc0|sc5|qp\(0),
	combout => \sc7|Mux37~1_combout\);

-- Location: LCCOMB_X66_Y41_N24
\sc7|Mux37~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Mux37~2_combout\ = (\sc7|Mux37~1_combout\) # ((!\sc7|Q1p_reg[11]~17_combout\ & ((\sc7|Equal0~4_combout\) # (!\sc7|Q1p_reg\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|Q1p_reg\(13),
	datab => \sc7|Mux37~1_combout\,
	datac => \sc7|Q1p_reg[11]~17_combout\,
	datad => \sc7|Equal0~4_combout\,
	combout => \sc7|Mux37~2_combout\);

-- Location: LCCOMB_X68_Y41_N28
\sc7|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Mux37~0_combout\ = \sc7|qp\(0) $ (\sc7|qp\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|qp\(0),
	datac => \sc7|qp\(1),
	combout => \sc7|Mux37~0_combout\);

-- Location: LCCOMB_X67_Y41_N0
\sc7|Mux37~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|Mux37~3_combout\ = (\sc7|Mux37~0_combout\ & ((\sc7|Mux37~2_combout\) # ((!\sc7|qp[2]~1_combout\ & \sc7|qp\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|qp[2]~1_combout\,
	datab => \sc7|qp\(2),
	datac => \sc7|Mux37~2_combout\,
	datad => \sc7|Mux37~0_combout\,
	combout => \sc7|Mux37~3_combout\);

-- Location: FF_X67_Y41_N1
\sc7|qp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|Mux37~3_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|qp\(1));

-- Location: LCCOMB_X67_Y40_N26
\sc7|qp[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|qp[2]~1_combout\ = (\sc7|qp\(1) & (\sc7|Q2p_reg\(16) & (\sc7|Q2p_reg\(15) & !\sc7|c1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|qp\(1),
	datab => \sc7|Q2p_reg\(16),
	datac => \sc7|Q2p_reg\(15),
	datad => \sc7|c1~4_combout\,
	combout => \sc7|qp[2]~1_combout\);

-- Location: LCCOMB_X66_Y41_N20
\sc7|qp[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|qp[2]~0_combout\ = (\sc7|Q1p_reg\(13) & (!\sc7|qp\(0) & (!\sc7|Q1p_reg[11]~17_combout\ & !\sc7|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|Q1p_reg\(13),
	datab => \sc7|qp\(0),
	datac => \sc7|Q1p_reg[11]~17_combout\,
	datad => \sc7|Equal0~4_combout\,
	combout => \sc7|qp[2]~0_combout\);

-- Location: LCCOMB_X67_Y41_N4
\sc7|qp[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc7|qp[2]~2_combout\ = (\sc7|qp[2]~0_combout\) # ((\sc7|qp\(2) & ((\sc7|qp\(0)) # (!\sc7|qp[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|qp[2]~1_combout\,
	datab => \sc7|qp[2]~0_combout\,
	datac => \sc7|qp\(2),
	datad => \sc7|qp\(0),
	combout => \sc7|qp[2]~2_combout\);

-- Location: FF_X67_Y41_N5
\sc7|qp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc7|qp[2]~2_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc7|qp\(2));

-- Location: LCCOMB_X66_Y40_N2
\sc6|tx_count[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_count[0]~1_combout\ = (\sc6|tx_state~q\) # ((\sc7|qp\(2) & (\sc7|qp\(0) & !\sc7|qp\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|qp\(2),
	datab => \sc6|tx_state~q\,
	datac => \sc7|qp\(0),
	datad => \sc7|qp\(1),
	combout => \sc6|tx_count[0]~1_combout\);

-- Location: FF_X66_Y40_N17
\sc6|tx_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|tx_count~0_combout\,
	clrn => \RST~input_o\,
	ena => \sc6|tx_count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|tx_count\(2));

-- Location: LCCOMB_X63_Y44_N8
\sc6|count_baud[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|count_baud[0]~9_combout\ = \sc6|count_baud\(0) $ (VCC)
-- \sc6|count_baud[0]~10\ = CARRY(\sc6|count_baud\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc6|count_baud\(0),
	datad => VCC,
	combout => \sc6|count_baud[0]~9_combout\,
	cout => \sc6|count_baud[0]~10\);

-- Location: FF_X63_Y44_N9
\sc6|count_baud[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|count_baud[0]~9_combout\,
	clrn => \RST~input_o\,
	sclr => \sc6|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|count_baud\(0));

-- Location: LCCOMB_X63_Y44_N10
\sc6|count_baud[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|count_baud[1]~11_combout\ = (\sc6|count_baud\(1) & (!\sc6|count_baud[0]~10\)) # (!\sc6|count_baud\(1) & ((\sc6|count_baud[0]~10\) # (GND)))
-- \sc6|count_baud[1]~12\ = CARRY((!\sc6|count_baud[0]~10\) # (!\sc6|count_baud\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc6|count_baud\(1),
	datad => VCC,
	cin => \sc6|count_baud[0]~10\,
	combout => \sc6|count_baud[1]~11_combout\,
	cout => \sc6|count_baud[1]~12\);

-- Location: FF_X63_Y44_N11
\sc6|count_baud[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|count_baud[1]~11_combout\,
	clrn => \RST~input_o\,
	sclr => \sc6|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|count_baud\(1));

-- Location: LCCOMB_X63_Y44_N12
\sc6|count_baud[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|count_baud[2]~13_combout\ = (\sc6|count_baud\(2) & (\sc6|count_baud[1]~12\ $ (GND))) # (!\sc6|count_baud\(2) & (!\sc6|count_baud[1]~12\ & VCC))
-- \sc6|count_baud[2]~14\ = CARRY((\sc6|count_baud\(2) & !\sc6|count_baud[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc6|count_baud\(2),
	datad => VCC,
	cin => \sc6|count_baud[1]~12\,
	combout => \sc6|count_baud[2]~13_combout\,
	cout => \sc6|count_baud[2]~14\);

-- Location: FF_X63_Y44_N13
\sc6|count_baud[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|count_baud[2]~13_combout\,
	clrn => \RST~input_o\,
	sclr => \sc6|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|count_baud\(2));

-- Location: LCCOMB_X63_Y44_N14
\sc6|count_baud[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|count_baud[3]~15_combout\ = (\sc6|count_baud\(3) & (!\sc6|count_baud[2]~14\)) # (!\sc6|count_baud\(3) & ((\sc6|count_baud[2]~14\) # (GND)))
-- \sc6|count_baud[3]~16\ = CARRY((!\sc6|count_baud[2]~14\) # (!\sc6|count_baud\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sc6|count_baud\(3),
	datad => VCC,
	cin => \sc6|count_baud[2]~14\,
	combout => \sc6|count_baud[3]~15_combout\,
	cout => \sc6|count_baud[3]~16\);

-- Location: FF_X63_Y44_N15
\sc6|count_baud[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|count_baud[3]~15_combout\,
	clrn => \RST~input_o\,
	sclr => \sc6|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|count_baud\(3));

-- Location: LCCOMB_X63_Y44_N16
\sc6|count_baud[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|count_baud[4]~17_combout\ = (\sc6|count_baud\(4) & (\sc6|count_baud[3]~16\ $ (GND))) # (!\sc6|count_baud\(4) & (!\sc6|count_baud[3]~16\ & VCC))
-- \sc6|count_baud[4]~18\ = CARRY((\sc6|count_baud\(4) & !\sc6|count_baud[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sc6|count_baud\(4),
	datad => VCC,
	cin => \sc6|count_baud[3]~16\,
	combout => \sc6|count_baud[4]~17_combout\,
	cout => \sc6|count_baud[4]~18\);

-- Location: FF_X63_Y44_N17
\sc6|count_baud[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|count_baud[4]~17_combout\,
	clrn => \RST~input_o\,
	sclr => \sc6|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|count_baud\(4));

-- Location: LCCOMB_X63_Y44_N18
\sc6|count_baud[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|count_baud[5]~19_combout\ = (\sc6|count_baud\(5) & (!\sc6|count_baud[4]~18\)) # (!\sc6|count_baud\(5) & ((\sc6|count_baud[4]~18\) # (GND)))
-- \sc6|count_baud[5]~20\ = CARRY((!\sc6|count_baud[4]~18\) # (!\sc6|count_baud\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sc6|count_baud\(5),
	datad => VCC,
	cin => \sc6|count_baud[4]~18\,
	combout => \sc6|count_baud[5]~19_combout\,
	cout => \sc6|count_baud[5]~20\);

-- Location: FF_X63_Y44_N19
\sc6|count_baud[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|count_baud[5]~19_combout\,
	clrn => \RST~input_o\,
	sclr => \sc6|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|count_baud\(5));

-- Location: LCCOMB_X63_Y44_N20
\sc6|count_baud[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|count_baud[6]~21_combout\ = (\sc6|count_baud\(6) & (\sc6|count_baud[5]~20\ $ (GND))) # (!\sc6|count_baud\(6) & (!\sc6|count_baud[5]~20\ & VCC))
-- \sc6|count_baud[6]~22\ = CARRY((\sc6|count_baud\(6) & !\sc6|count_baud[5]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sc6|count_baud\(6),
	datad => VCC,
	cin => \sc6|count_baud[5]~20\,
	combout => \sc6|count_baud[6]~21_combout\,
	cout => \sc6|count_baud[6]~22\);

-- Location: FF_X63_Y44_N21
\sc6|count_baud[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|count_baud[6]~21_combout\,
	clrn => \RST~input_o\,
	sclr => \sc6|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|count_baud\(6));

-- Location: LCCOMB_X63_Y44_N30
\sc6|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|LessThan0~0_combout\ = (!\sc6|count_baud\(1) & (!\sc6|count_baud\(3) & (!\sc6|count_baud\(0) & !\sc6|count_baud\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc6|count_baud\(1),
	datab => \sc6|count_baud\(3),
	datac => \sc6|count_baud\(0),
	datad => \sc6|count_baud\(2),
	combout => \sc6|LessThan0~0_combout\);

-- Location: LCCOMB_X63_Y44_N26
\sc6|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|LessThan0~1_combout\ = (!\sc6|count_baud\(6) & (((\sc6|LessThan0~0_combout\) # (!\sc6|count_baud\(5))) # (!\sc6|count_baud\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc6|count_baud\(4),
	datab => \sc6|count_baud\(6),
	datac => \sc6|LessThan0~0_combout\,
	datad => \sc6|count_baud\(5),
	combout => \sc6|LessThan0~1_combout\);

-- Location: LCCOMB_X63_Y44_N22
\sc6|count_baud[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|count_baud[7]~23_combout\ = (\sc6|count_baud\(7) & (!\sc6|count_baud[6]~22\)) # (!\sc6|count_baud\(7) & ((\sc6|count_baud[6]~22\) # (GND)))
-- \sc6|count_baud[7]~24\ = CARRY((!\sc6|count_baud[6]~22\) # (!\sc6|count_baud\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc6|count_baud\(7),
	datad => VCC,
	cin => \sc6|count_baud[6]~22\,
	combout => \sc6|count_baud[7]~23_combout\,
	cout => \sc6|count_baud[7]~24\);

-- Location: FF_X63_Y44_N23
\sc6|count_baud[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|count_baud[7]~23_combout\,
	clrn => \RST~input_o\,
	sclr => \sc6|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|count_baud\(7));

-- Location: LCCOMB_X63_Y44_N24
\sc6|count_baud[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|count_baud[8]~25_combout\ = \sc6|count_baud\(8) $ (!\sc6|count_baud[7]~24\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sc6|count_baud\(8),
	cin => \sc6|count_baud[7]~24\,
	combout => \sc6|count_baud[8]~25_combout\);

-- Location: FF_X63_Y44_N25
\sc6|count_baud[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|count_baud[8]~25_combout\,
	clrn => \RST~input_o\,
	sclr => \sc6|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|count_baud\(8));

-- Location: LCCOMB_X63_Y44_N0
\sc6|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|LessThan0~2_combout\ = (!\sc6|LessThan0~1_combout\ & (\sc6|count_baud\(7) & \sc6|count_baud\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc6|LessThan0~1_combout\,
	datac => \sc6|count_baud\(7),
	datad => \sc6|count_baud\(8),
	combout => \sc6|LessThan0~2_combout\);

-- Location: FF_X66_Y40_N13
\sc6|baud_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	asdata => \sc6|LessThan0~2_combout\,
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|baud_pulse~q\);

-- Location: LCCOMB_X66_Y40_N4
\sc6|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|Add4~0_combout\ = (\sc6|baud_pulse~q\ & (\sc6|tx_count\(0) $ (VCC))) # (!\sc6|baud_pulse~q\ & (\sc6|tx_count\(0) & VCC))
-- \sc6|Add4~1\ = CARRY((\sc6|baud_pulse~q\ & \sc6|tx_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc6|baud_pulse~q\,
	datab => \sc6|tx_count\(0),
	datad => VCC,
	combout => \sc6|Add4~0_combout\,
	cout => \sc6|Add4~1\);

-- Location: LCCOMB_X66_Y40_N28
\sc6|tx_count~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_count~3_combout\ = (\sc6|Add4~0_combout\ & \sc6|tx_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc6|Add4~0_combout\,
	datad => \sc6|tx_state~q\,
	combout => \sc6|tx_count~3_combout\);

-- Location: FF_X66_Y40_N29
\sc6|tx_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|tx_count~3_combout\,
	clrn => \RST~input_o\,
	ena => \sc6|tx_count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|tx_count\(0));

-- Location: LCCOMB_X66_Y40_N6
\sc6|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|Add4~2_combout\ = (\sc6|tx_count\(1) & (!\sc6|Add4~1\)) # (!\sc6|tx_count\(1) & ((\sc6|Add4~1\) # (GND)))
-- \sc6|Add4~3\ = CARRY((!\sc6|Add4~1\) # (!\sc6|tx_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc6|tx_count\(1),
	datad => VCC,
	cin => \sc6|Add4~1\,
	combout => \sc6|Add4~2_combout\,
	cout => \sc6|Add4~3\);

-- Location: LCCOMB_X66_Y40_N30
\sc6|tx_count~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_count~2_combout\ = (\sc6|tx_state~q\ & \sc6|Add4~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc6|tx_state~q\,
	datad => \sc6|Add4~2_combout\,
	combout => \sc6|tx_count~2_combout\);

-- Location: FF_X66_Y40_N31
\sc6|tx_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|tx_count~2_combout\,
	clrn => \RST~input_o\,
	ena => \sc6|tx_count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|tx_count\(1));

-- Location: LCCOMB_X66_Y40_N8
\sc6|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|Add4~4_combout\ = (\sc6|tx_count\(2) & (\sc6|Add4~3\ $ (GND))) # (!\sc6|tx_count\(2) & (!\sc6|Add4~3\ & VCC))
-- \sc6|Add4~5\ = CARRY((\sc6|tx_count\(2) & !\sc6|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sc6|tx_count\(2),
	datad => VCC,
	cin => \sc6|Add4~3\,
	combout => \sc6|Add4~4_combout\,
	cout => \sc6|Add4~5\);

-- Location: LCCOMB_X66_Y40_N26
\sc6|tx_count~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_count~4_combout\ = (\sc6|tx_state~q\ & \sc6|Add4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc6|tx_state~q\,
	datad => \sc6|Add4~6_combout\,
	combout => \sc6|tx_count~4_combout\);

-- Location: FF_X66_Y40_N27
\sc6|tx_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|tx_count~4_combout\,
	clrn => \RST~input_o\,
	ena => \sc6|tx_count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|tx_count\(3));

-- Location: LCCOMB_X66_Y40_N10
\sc6|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|Add4~6_combout\ = (\sc6|tx_count\(3) & (!\sc6|Add4~5\)) # (!\sc6|tx_count\(3) & ((\sc6|Add4~5\) # (GND)))
-- \sc6|Add4~7\ = CARRY((!\sc6|Add4~5\) # (!\sc6|tx_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc6|tx_count\(3),
	datad => VCC,
	cin => \sc6|Add4~5\,
	combout => \sc6|Add4~6_combout\,
	cout => \sc6|Add4~7\);

-- Location: LCCOMB_X66_Y40_N0
\sc6|tx_state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_state~0_combout\ = (!\sc6|Add4~4_combout\ & !\sc6|Add4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc6|Add4~4_combout\,
	datad => \sc6|Add4~6_combout\,
	combout => \sc6|tx_state~0_combout\);

-- Location: LCCOMB_X66_Y40_N22
\sc6|tx_count~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_count~5_combout\ = (\sc6|tx_state~q\ & \sc6|Add4~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc6|tx_state~q\,
	datac => \sc6|Add4~8_combout\,
	combout => \sc6|tx_count~5_combout\);

-- Location: FF_X66_Y40_N23
\sc6|tx_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|tx_count~5_combout\,
	clrn => \RST~input_o\,
	ena => \sc6|tx_count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|tx_count\(4));

-- Location: LCCOMB_X66_Y40_N12
\sc6|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|Add4~8_combout\ = \sc6|tx_count\(4) $ (!\sc6|Add4~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc6|tx_count\(4),
	cin => \sc6|Add4~7\,
	combout => \sc6|Add4~8_combout\);

-- Location: LCCOMB_X66_Y40_N20
\sc6|tx_state~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_state~1_combout\ = (\sc6|tx_buffer~1_combout\) # ((\sc6|tx_state~q\ & ((\sc6|tx_state~0_combout\) # (!\sc6|Add4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc6|tx_state~0_combout\,
	datab => \sc6|Add4~8_combout\,
	datac => \sc6|tx_state~q\,
	datad => \sc6|tx_buffer~1_combout\,
	combout => \sc6|tx_state~1_combout\);

-- Location: FF_X66_Y40_N21
\sc6|tx_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|tx_state~1_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|tx_state~q\);

-- Location: LCCOMB_X59_Y39_N24
\sc5|ram_block_rtl_0|auto_generated|address_reg_b[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|address_reg_b[2]~feeder_combout\ = \sc7|Q2p_reg\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc7|Q2p_reg\(15),
	combout => \sc5|ram_block_rtl_0|auto_generated|address_reg_b[2]~feeder_combout\);

-- Location: FF_X59_Y39_N25
\sc5|ram_block_rtl_0|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc5|ram_block_rtl_0|auto_generated|address_reg_b[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2));

-- Location: LCCOMB_X61_Y36_N16
\sc5|ram_block_rtl_0|auto_generated|address_reg_b[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|address_reg_b[0]~feeder_combout\ = \sc7|Q2p_reg\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc7|Q2p_reg\(13),
	combout => \sc5|ram_block_rtl_0|auto_generated|address_reg_b[0]~feeder_combout\);

-- Location: FF_X61_Y36_N17
\sc5|ram_block_rtl_0|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc5|ram_block_rtl_0|auto_generated|address_reg_b[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0));

-- Location: LCCOMB_X61_Y36_N22
\sc5|ram_block_rtl_0|auto_generated|address_reg_b[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|address_reg_b[1]~feeder_combout\ = \sc7|Q2p_reg\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc7|Q2p_reg\(14),
	combout => \sc5|ram_block_rtl_0|auto_generated|address_reg_b[1]~feeder_combout\);

-- Location: FF_X61_Y36_N23
\sc5|ram_block_rtl_0|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc5|ram_block_rtl_0|auto_generated|address_reg_b[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1));

-- Location: LCCOMB_X65_Y41_N8
\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~0_combout\ = (!\sc7|qp\(0) & (!\sc7|Q1p_reg\(13) & (!\sc7|qp\(2) & \sc7|qp\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|qp\(0),
	datab => \sc7|Q1p_reg\(13),
	datac => \sc7|qp\(2),
	datad => \sc7|qp\(1),
	combout => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~0_combout\);

-- Location: LCCOMB_X65_Y41_N10
\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2013w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2013w[3]~0_combout\ = (\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~0_combout\ & (\sc7|Q1p_reg\(15) & (\sc7|Q1p_reg\(14) & \sc7|Q1p_reg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~0_combout\,
	datab => \sc7|Q1p_reg\(15),
	datac => \sc7|Q1p_reg\(14),
	datad => \sc7|Q1p_reg\(16),
	combout => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2013w[3]~0_combout\);

-- Location: CLKCTRL_G9
\sc0|sc4|Q~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \sc0|sc4|Q~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \sc0|sc4|Q~clkctrl_outclk\);

-- Location: LCCOMB_X66_Y51_N26
\sc0|sc2|sc0|Reg[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc0|Reg[2]~feeder_combout\ = \sc1|sc0|sc0|qp\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc1|sc0|sc0|qp\(2),
	combout => \sc0|sc2|sc0|Reg[2]~feeder_combout\);

-- Location: FF_X66_Y51_N27
\sc0|sc2|sc0|Reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc2|sc0|Reg[2]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc0|Reg\(2));

-- Location: M9K_X78_Y56_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a207\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2013w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a207_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a207_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a207_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y41_N12
\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~0_combout\ = (!\sc7|qp\(0) & (\sc7|Q1p_reg\(13) & (!\sc7|qp\(2) & \sc7|qp\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc7|qp\(0),
	datab => \sc7|Q1p_reg\(13),
	datac => \sc7|qp\(2),
	datad => \sc7|qp\(1),
	combout => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~0_combout\);

-- Location: LCCOMB_X65_Y41_N4
\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2023w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2023w[3]~0_combout\ = (\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~0_combout\ & (\sc7|Q1p_reg\(15) & (\sc7|Q1p_reg\(14) & \sc7|Q1p_reg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~0_combout\,
	datab => \sc7|Q1p_reg\(15),
	datac => \sc7|Q1p_reg\(14),
	datad => \sc7|Q1p_reg\(16),
	combout => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2023w[3]~0_combout\);

-- Location: M9K_X64_Y62_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a221\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2023w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a221_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a221_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a221_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y56_N14
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~39_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a221~portbdataout\))) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a207~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a207~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a221~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~39_combout\);

-- Location: LCCOMB_X65_Y41_N18
\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1993w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1993w[3]~0_combout\ = (\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~0_combout\ & (\sc7|Q1p_reg\(15) & (!\sc7|Q1p_reg\(14) & \sc7|Q1p_reg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~0_combout\,
	datab => \sc7|Q1p_reg\(15),
	datac => \sc7|Q1p_reg\(14),
	datad => \sc7|Q1p_reg\(16),
	combout => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1993w[3]~0_combout\);

-- Location: M9K_X64_Y60_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a179\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1993w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a179_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a179_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a179_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y41_N20
\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2003w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2003w[3]~0_combout\ = (\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~0_combout\ & (\sc7|Q1p_reg\(15) & (!\sc7|Q1p_reg\(14) & \sc7|Q1p_reg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~0_combout\,
	datab => \sc7|Q1p_reg\(15),
	datac => \sc7|Q1p_reg\(14),
	datad => \sc7|Q1p_reg\(16),
	combout => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2003w[3]~0_combout\);

-- Location: M9K_X64_Y63_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a193\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2003w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a193_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a193_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a193_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y56_N16
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~38_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a193~portbdataout\))) # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a179~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|ram_block1a179~portbdataout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a193~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~38_combout\);

-- Location: LCCOMB_X65_Y56_N12
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~40_combout\ = ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~39_combout\) # (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~38_combout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~39_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~38_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~40_combout\);

-- Location: LCCOMB_X63_Y36_N4
\sc5|ram_block_rtl_0|auto_generated|address_reg_b[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|address_reg_b[3]~feeder_combout\ = \sc7|Q2p_reg\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc7|Q2p_reg\(16),
	combout => \sc5|ram_block_rtl_0|auto_generated|address_reg_b[3]~feeder_combout\);

-- Location: FF_X63_Y36_N5
\sc5|ram_block_rtl_0|auto_generated|address_reg_b[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc5|ram_block_rtl_0|auto_generated|address_reg_b[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3));

-- Location: LCCOMB_X65_Y41_N14
\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1873w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1873w[3]~0_combout\ = (\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~0_combout\ & (!\sc7|Q1p_reg\(15) & (!\sc7|Q1p_reg\(14) & !\sc7|Q1p_reg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~0_combout\,
	datab => \sc7|Q1p_reg\(15),
	datac => \sc7|Q1p_reg\(14),
	datad => \sc7|Q1p_reg\(16),
	combout => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1873w[3]~0_combout\);

-- Location: M9K_X64_Y57_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1873w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y41_N16
\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1856w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1856w[3]~0_combout\ = (\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~0_combout\ & (!\sc7|Q1p_reg\(15) & (!\sc7|Q1p_reg\(14) & !\sc7|Q1p_reg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~0_combout\,
	datab => \sc7|Q1p_reg\(15),
	datac => \sc7|Q1p_reg\(14),
	datad => \sc7|Q1p_reg\(16),
	combout => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1856w[3]~0_combout\);

-- Location: M9K_X64_Y59_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1856w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y56_N8
\sc5|ram_block_rtl_0|auto_generated|mux3|_~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~15_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a25~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a11~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a25~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a11~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~15_combout\);

-- Location: LCCOMB_X66_Y41_N30
\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1883w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1883w[3]~0_combout\ = (\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~0_combout\ & (!\sc7|Q1p_reg\(16) & (!\sc7|Q1p_reg\(15) & \sc7|Q1p_reg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~0_combout\,
	datab => \sc7|Q1p_reg\(16),
	datac => \sc7|Q1p_reg\(15),
	datad => \sc7|Q1p_reg\(14),
	combout => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1883w[3]~0_combout\);

-- Location: M9K_X64_Y61_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1883w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y41_N2
\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1893w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1893w[3]~0_combout\ = (\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~0_combout\ & (!\sc7|Q1p_reg\(15) & (\sc7|Q1p_reg\(14) & !\sc7|Q1p_reg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~0_combout\,
	datab => \sc7|Q1p_reg\(15),
	datac => \sc7|Q1p_reg\(14),
	datad => \sc7|Q1p_reg\(16),
	combout => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1893w[3]~0_combout\);

-- Location: M9K_X78_Y55_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1893w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y56_N10
\sc5|ram_block_rtl_0|auto_generated|mux3|_~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~16_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a53~portbdataout\))) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a39~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a39~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a53~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~16_combout\);

-- Location: LCCOMB_X65_Y56_N2
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~119_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2) & (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3) & ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~15_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|_~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|_~15_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~16_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~119_combout\);

-- Location: LCCOMB_X65_Y41_N6
\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1963w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1963w[3]~0_combout\ = (\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~0_combout\ & (!\sc7|Q1p_reg\(15) & (!\sc7|Q1p_reg\(14) & \sc7|Q1p_reg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~0_combout\,
	datab => \sc7|Q1p_reg\(15),
	datac => \sc7|Q1p_reg\(14),
	datad => \sc7|Q1p_reg\(16),
	combout => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1963w[3]~0_combout\);

-- Location: M9K_X78_Y57_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a137\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1963w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a137_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a137_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a137_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y41_N26
\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1952w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1952w[3]~0_combout\ = (\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~0_combout\ & (!\sc7|Q1p_reg\(15) & (!\sc7|Q1p_reg\(14) & \sc7|Q1p_reg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~0_combout\,
	datab => \sc7|Q1p_reg\(15),
	datac => \sc7|Q1p_reg\(14),
	datad => \sc7|Q1p_reg\(16),
	combout => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1952w[3]~0_combout\);

-- Location: M9K_X78_Y58_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a123\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1952w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a123_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y56_N26
\sc5|ram_block_rtl_0|auto_generated|mux3|_~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~13_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a137~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a123~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a137~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a123~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~13_combout\);

-- Location: LCCOMB_X66_Y41_N28
\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1973w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1973w[3]~0_combout\ = (\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~0_combout\ & (\sc7|Q1p_reg\(16) & (!\sc7|Q1p_reg\(15) & \sc7|Q1p_reg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~0_combout\,
	datab => \sc7|Q1p_reg\(16),
	datac => \sc7|Q1p_reg\(15),
	datad => \sc7|Q1p_reg\(14),
	combout => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1973w[3]~0_combout\);

-- Location: M9K_X64_Y56_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a151\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1973w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a151_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a151_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a151_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y41_N24
\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1983w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1983w[3]~0_combout\ = (\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~0_combout\ & (!\sc7|Q1p_reg\(15) & (\sc7|Q1p_reg\(14) & \sc7|Q1p_reg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~0_combout\,
	datab => \sc7|Q1p_reg\(15),
	datac => \sc7|Q1p_reg\(14),
	datad => \sc7|Q1p_reg\(16),
	combout => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1983w[3]~0_combout\);

-- Location: M9K_X78_Y62_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a165\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1983w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a165_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a165_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a165_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y56_N24
\sc5|ram_block_rtl_0|auto_generated|mux3|_~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~14_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a165~portbdataout\))) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a151~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|ram_block1a151~portbdataout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a165~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~14_combout\);

-- Location: LCCOMB_X65_Y56_N30
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~35_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2)) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~13_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|_~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|_~13_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~14_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~35_combout\);

-- Location: LCCOMB_X65_Y41_N30
\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~1_combout\ = (\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~0_combout\ & (\sc7|Q1p_reg\(15) & (!\sc7|Q1p_reg\(14) & !\sc7|Q1p_reg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~0_combout\,
	datab => \sc7|Q1p_reg\(15),
	datac => \sc7|Q1p_reg\(14),
	datad => \sc7|Q1p_reg\(16),
	combout => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~1_combout\);

-- Location: M9K_X78_Y60_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~1_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y41_N28
\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~1_combout\ = (\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~0_combout\ & (\sc7|Q1p_reg\(15) & (!\sc7|Q1p_reg\(14) & !\sc7|Q1p_reg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~0_combout\,
	datab => \sc7|Q1p_reg\(15),
	datac => \sc7|Q1p_reg\(14),
	datad => \sc7|Q1p_reg\(16),
	combout => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~1_combout\);

-- Location: M9K_X64_Y64_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~1_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y56_N4
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~36_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a81~portbdataout\))) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a67~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a67~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a81~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~36_combout\);

-- Location: LCCOMB_X65_Y41_N0
\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1933w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1933w[3]~0_combout\ = (\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~0_combout\ & (\sc7|Q1p_reg\(15) & (\sc7|Q1p_reg\(14) & !\sc7|Q1p_reg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~0_combout\,
	datab => \sc7|Q1p_reg\(15),
	datac => \sc7|Q1p_reg\(14),
	datad => \sc7|Q1p_reg\(16),
	combout => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1933w[3]~0_combout\);

-- Location: M9K_X78_Y59_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a109\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1933w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a109_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y41_N22
\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1923w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1923w[3]~0_combout\ = (\sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~0_combout\ & (\sc7|Q1p_reg\(15) & (\sc7|Q1p_reg\(14) & !\sc7|Q1p_reg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~0_combout\,
	datab => \sc7|Q1p_reg\(15),
	datac => \sc7|Q1p_reg\(14),
	datad => \sc7|Q1p_reg\(16),
	combout => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1923w[3]~0_combout\);

-- Location: M9K_X78_Y64_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1923w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y56_N6
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~37_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a109~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a95~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a109~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a95~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~37_combout\);

-- Location: LCCOMB_X65_Y56_N20
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~118_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2) & (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3) & 
-- ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~36_combout\) # (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~36_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~37_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~118_combout\);

-- Location: LCCOMB_X65_Y56_N18
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~41_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~118_combout\) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~40_combout\ & 
-- ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~119_combout\) # (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~40_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~119_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~35_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~118_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~41_combout\);

-- Location: LCCOMB_X52_Y52_N12
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~25_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2) & !\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datad => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3),
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~25_combout\);

-- Location: LCCOMB_X66_Y51_N10
\sc0|sc2|sc0|Reg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc0|Reg[0]~feeder_combout\ = \sc1|sc0|sc0|qp\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc0|sc0|qp\(0),
	combout => \sc0|sc2|sc0|Reg[0]~feeder_combout\);

-- Location: FF_X66_Y51_N11
\sc0|sc2|sc0|Reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc2|sc0|Reg[0]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc0|Reg\(0));

-- Location: M9K_X37_Y62_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a111\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1933w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a111_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y65_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a97\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1923w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a97_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y52_N20
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~27_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a111~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a97~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a111~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a97~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~27_combout\);

-- Location: M9K_X51_Y48_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~1_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y65_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~1_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y52_N22
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~26_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a83~portbdataout\))) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a69~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a69~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a83~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~26_combout\);

-- Location: M9K_X51_Y64_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a195\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2003w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a195_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a195_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a195_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y63_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a181\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1993w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a181_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a181_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a181_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y52_N30
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~22_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a195~portbdataout\)) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a181~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a195~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a181~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~22_combout\);

-- Location: M9K_X51_Y51_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a209\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2013w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a209_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a209_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a209_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y62_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a223\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2023w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a223_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a223_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a223_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a223_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y52_N8
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~23_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a223~portbdataout\))) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a209~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a209~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a223~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~23_combout\);

-- Location: LCCOMB_X59_Y39_N22
\sc5|ram_block_rtl_0|auto_generated|mux3|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~3_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2) & !\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datad => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3),
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~3_combout\);

-- Location: M9K_X51_Y55_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1893w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y59_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1883w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y52_N18
\sc5|ram_block_rtl_0|auto_generated|mux3|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~5_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a55~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a41~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a55~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a41~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~5_combout\);

-- Location: M9K_X51_Y53_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a139\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1963w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a139_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a139_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a139_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y52_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a125\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1952w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a125_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y52_N14
\sc5|ram_block_rtl_0|auto_generated|mux3|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~0_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a139~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a125~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a139~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a125~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~0_combout\);

-- Location: M9K_X51_Y54_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a167\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1983w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a167_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a167_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a167_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y56_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a153\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1973w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a153_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a153_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a153_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y52_N0
\sc5|ram_block_rtl_0|auto_generated|mux3|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~1_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a167~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a153~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a167~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a153~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~1_combout\);

-- Location: LCCOMB_X52_Y52_N26
\sc5|ram_block_rtl_0|auto_generated|mux3|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~2_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2)) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~0_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|_~0_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~1_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~2_combout\);

-- Location: M9K_X51_Y60_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1856w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y49_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1873w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y52_N16
\sc5|ram_block_rtl_0|auto_generated|mux3|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~4_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a27~portbdataout\))) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a13~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a13~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a27~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~4_combout\);

-- Location: LCCOMB_X52_Y52_N24
\sc5|ram_block_rtl_0|auto_generated|mux3|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~6_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|_~2_combout\) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~3_combout\ & ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~5_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|_~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|_~3_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|_~5_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|_~2_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~4_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~6_combout\);

-- Location: LCCOMB_X52_Y52_N2
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~24_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|_~6_combout\ & ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~22_combout\) # 
-- ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~23_combout\) # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~22_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~23_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~6_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~24_combout\);

-- Location: LCCOMB_X52_Y52_N6
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~28_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~24_combout\) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~25_combout\ & 
-- ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~27_combout\) # (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~25_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~27_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~26_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~24_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~28_combout\);

-- Location: LCCOMB_X66_Y51_N6
\sc0|sc2|sc0|Reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc0|Reg[1]~feeder_combout\ = \sc1|sc0|sc0|qp\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc0|sc0|qp\(1),
	combout => \sc0|sc2|sc0|Reg[1]~feeder_combout\);

-- Location: FF_X66_Y51_N7
\sc0|sc2|sc0|Reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc2|sc0|Reg[1]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc0|Reg\(1));

-- Location: M9K_X51_Y58_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a110\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1933w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a110_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y57_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a96\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1923w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a96_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y52_N22
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~33_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a110~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a96~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a110~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a96~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~33_combout\);

-- Location: M9K_X78_Y54_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~1_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y65_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~1_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y52_N4
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~32_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a82~portbdataout\))) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a68~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a68~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a82~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~32_combout\);

-- Location: M9K_X78_Y53_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a222\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2023w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a222_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a222_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a222_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y52_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a208\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2013w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a208_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a208_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a208_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y52_N12
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~30_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a222~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a208~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a222~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a208~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~30_combout\);

-- Location: M9K_X78_Y50_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a194\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2003w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a194_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a194_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a194_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y65_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a180\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1993w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a180_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a180_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a180_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y52_N26
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~29_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a194~portbdataout\)) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a180~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a194~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a180~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~29_combout\);

-- Location: M9K_X64_Y54_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1873w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y58_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1856w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y52_N8
\sc5|ram_block_rtl_0|auto_generated|mux3|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~10_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a26~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a12~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a26~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a12~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~10_combout\);

-- Location: M9K_X64_Y51_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a138\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1963w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a138_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a138_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a138_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y52_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a124\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1952w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a124_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y52_N14
\sc5|ram_block_rtl_0|auto_generated|mux3|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~7_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a138~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a124~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a138~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a124~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~7_combout\);

-- Location: M9K_X64_Y53_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a166\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1983w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a166_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a166_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a166_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y50_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a152\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1973w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a152_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a152_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a152_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y52_N16
\sc5|ram_block_rtl_0|auto_generated|mux3|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~8_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a166~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a152~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|ram_block1a166~portbdataout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a152~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~8_combout\);

-- Location: LCCOMB_X65_Y52_N30
\sc5|ram_block_rtl_0|auto_generated|mux3|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~9_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2)) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~7_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|_~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|_~7_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~8_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~9_combout\);

-- Location: M9K_X64_Y55_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1883w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y51_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1893w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y52_N6
\sc5|ram_block_rtl_0|auto_generated|mux3|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~11_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a54~portbdataout\))) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a40~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a40~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a54~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~11_combout\);

-- Location: LCCOMB_X65_Y52_N24
\sc5|ram_block_rtl_0|auto_generated|mux3|_~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~12_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|_~9_combout\) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~3_combout\ & ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~10_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|_~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|_~3_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|_~10_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|_~9_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~11_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~12_combout\);

-- Location: LCCOMB_X65_Y52_N18
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~31_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|_~12_combout\ & ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~30_combout\) # 
-- ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~29_combout\) # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~30_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~29_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~12_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~31_combout\);

-- Location: LCCOMB_X65_Y52_N20
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~34_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~31_combout\) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~25_combout\ & 
-- ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~33_combout\) # (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~33_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~25_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~32_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~31_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~34_combout\);

-- Location: LCCOMB_X66_Y51_N24
\sc0|sc2|sc0|Reg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc0|Reg[3]~feeder_combout\ = \sc1|sc0|sc0|qp\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc0|sc0|qp\(3),
	combout => \sc0|sc2|sc0|Reg[3]~feeder_combout\);

-- Location: FF_X66_Y51_N25
\sc0|sc2|sc0|Reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc2|sc0|Reg[3]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc0|Reg\(3));

-- Location: M9K_X37_Y43_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~1_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y61_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~1_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y44_N12
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~45_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a80~portbdataout\))) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a66~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|ram_block1a66~portbdataout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a80~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~45_combout\);

-- Location: M9K_X78_Y45_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1923w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y63_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a108\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1933w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a108_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y44_N22
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~46_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a108~portbdataout\))) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a94~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|ram_block1a94~portbdataout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a108~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~46_combout\);

-- Location: M9K_X78_Y42_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a220\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2023w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a220_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a220_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a220_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y48_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a206\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2013w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a206_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a206_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a206_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y44_N0
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~43_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a220~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a206~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|ram_block1a220~portbdataout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a206~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~43_combout\);

-- Location: M9K_X37_Y45_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a192\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2003w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a192_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a192_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a192_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y48_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a178\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1993w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a178_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a178_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a178_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y44_N14
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~42_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a192~portbdataout\)) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a178~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|ram_block1a192~portbdataout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a178~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~42_combout\);

-- Location: M9K_X37_Y46_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1856w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y48_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1873w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y44_N4
\sc5|ram_block_rtl_0|auto_generated|mux3|_~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~20_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a24~portbdataout\))) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a10~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a10~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a24~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~20_combout\);

-- Location: M9K_X64_Y44_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a150\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1973w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a150_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a150_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a150_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y44_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a164\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1983w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a164_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a164_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a164_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y44_N8
\sc5|ram_block_rtl_0|auto_generated|mux3|_~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~18_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a164~portbdataout\))) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a150~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|ram_block1a150~portbdataout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a164~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~18_combout\);

-- Location: M9K_X64_Y42_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a136\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1963w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a136_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a136_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a136_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y44_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a122\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1952w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a122_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y44_N10
\sc5|ram_block_rtl_0|auto_generated|mux3|_~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~17_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a136~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a122~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a136~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a122~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~17_combout\);

-- Location: LCCOMB_X60_Y44_N30
\sc5|ram_block_rtl_0|auto_generated|mux3|_~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~19_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2)) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~18_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|_~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|_~18_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~17_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~19_combout\);

-- Location: M9K_X104_Y47_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1893w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y61_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1883w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y44_N2
\sc5|ram_block_rtl_0|auto_generated|mux3|_~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~21_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a52~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a38~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a52~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a38~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~21_combout\);

-- Location: LCCOMB_X60_Y44_N28
\sc5|ram_block_rtl_0|auto_generated|mux3|_~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~22_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|_~19_combout\) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~3_combout\ & ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~20_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|_~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|_~3_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|_~20_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|_~19_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~21_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~22_combout\);

-- Location: LCCOMB_X60_Y44_N6
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~44_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|_~22_combout\ & (((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~43_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~42_combout\)) # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~43_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~42_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~22_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~44_combout\);

-- Location: LCCOMB_X60_Y44_N20
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~47_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~44_combout\) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~25_combout\ & 
-- ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~45_combout\) # (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~45_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~25_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~46_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~44_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~47_combout\);

-- Location: LCCOMB_X60_Y36_N8
\sc6|tx_parity[16]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_parity[16]~0_combout\ = \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~41_combout\ $ (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~28_combout\ $ (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~34_combout\ $ 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~41_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~28_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~34_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~47_combout\,
	combout => \sc6|tx_parity[16]~0_combout\);

-- Location: FF_X70_Y30_N15
\sc0|sc2|sc1|sc0|Reg[127]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~256_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(127));

-- Location: FF_X70_Y30_N11
\sc0|sc2|sc1|sc0|Reg[125]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~252_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(125));

-- Location: FF_X70_Y30_N13
\sc0|sc2|sc1|sc0|Reg[126]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~254_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(126));

-- Location: FF_X70_Y30_N9
\sc0|sc2|sc1|sc0|Reg[124]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~250_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(124));

-- Location: LCCOMB_X70_Y30_N20
\sc0|sc2|sc1|sc1|count_out[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[0]~6_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(124) & \RST~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc0|sc2|sc1|sc0|Reg\(124),
	datad => \RST~input_o\,
	combout => \sc0|sc2|sc1|sc1|count_out[0]~6_combout\);

-- Location: FF_X70_Y31_N31
\sc0|sc2|sc1|sc0|Reg[119]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~240_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(119));

-- Location: FF_X70_Y30_N7
\sc0|sc2|sc1|sc0|Reg[123]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~248_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(123));

-- Location: FF_X70_Y30_N1
\sc0|sc2|sc1|sc0|Reg[120]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~242_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(120));

-- Location: FF_X70_Y30_N5
\sc0|sc2|sc1|sc0|Reg[122]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~246_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(122));

-- Location: FF_X70_Y30_N3
\sc0|sc2|sc1|sc0|Reg[121]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~244_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(121));

-- Location: LCCOMB_X70_Y30_N26
\sc0|sc2|sc1|sc1|process_0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~55_combout\ = (\sc0|sc2|sc1|sc0|Reg\(123)) # ((\sc0|sc2|sc1|sc0|Reg\(120)) # ((\sc0|sc2|sc1|sc0|Reg\(122)) # (\sc0|sc2|sc1|sc0|Reg\(121))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(123),
	datab => \sc0|sc2|sc1|sc0|Reg\(120),
	datac => \sc0|sc2|sc1|sc0|Reg\(122),
	datad => \sc0|sc2|sc1|sc0|Reg\(121),
	combout => \sc0|sc2|sc1|sc1|process_0~55_combout\);

-- Location: FF_X70_Y31_N21
\sc0|sc2|sc1|sc0|Reg[114]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~230_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(114));

-- Location: FF_X70_Y31_N29
\sc0|sc2|sc1|sc0|Reg[118]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~238_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(118));

-- Location: FF_X70_Y31_N25
\sc0|sc2|sc1|sc0|Reg[116]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~234_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(116));

-- Location: FF_X70_Y31_N27
\sc0|sc2|sc1|sc0|Reg[117]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~236_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(117));

-- Location: LCCOMB_X66_Y31_N16
\sc0|sc2|sc1|sc1|process_0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~53_combout\ = (\sc0|sc2|sc1|sc0|Reg\(118)) # ((\sc0|sc2|sc1|sc0|Reg\(116)) # (\sc0|sc2|sc1|sc0|Reg\(117)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc0|sc2|sc1|sc0|Reg\(118),
	datac => \sc0|sc2|sc1|sc0|Reg\(116),
	datad => \sc0|sc2|sc1|sc0|Reg\(117),
	combout => \sc0|sc2|sc1|sc1|process_0~53_combout\);

-- Location: FF_X70_Y31_N23
\sc0|sc2|sc1|sc0|Reg[115]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~232_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(115));

-- Location: FF_X70_Y31_N9
\sc0|sc2|sc1|sc0|Reg[108]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~218_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(108));

-- Location: FF_X70_Y31_N15
\sc0|sc2|sc1|sc0|Reg[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~224_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(111));

-- Location: FF_X70_Y31_N13
\sc0|sc2|sc1|sc0|Reg[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~222_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(110));

-- Location: FF_X70_Y31_N11
\sc0|sc2|sc1|sc0|Reg[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~220_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(109));

-- Location: LCCOMB_X67_Y31_N2
\sc0|sc2|sc1|sc1|count_out[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[4]~10_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(111) & (!\sc0|sc2|sc1|sc0|Reg\(110) & !\sc0|sc2|sc1|sc0|Reg\(109)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(111),
	datac => \sc0|sc2|sc1|sc0|Reg\(110),
	datad => \sc0|sc2|sc1|sc0|Reg\(109),
	combout => \sc0|sc2|sc1|sc1|count_out[4]~10_combout\);

-- Location: FF_X70_Y31_N17
\sc0|sc2|sc1|sc0|Reg[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~226_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(112));

-- Location: FF_X70_Y31_N19
\sc0|sc2|sc1|sc0|Reg[113]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~228_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(113));

-- Location: LCCOMB_X67_Y31_N12
\sc0|sc2|sc1|sc1|process_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~6_combout\ = (\sc0|sc2|sc1|sc0|Reg\(112)) # (\sc0|sc2|sc1|sc0|Reg\(113))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc0|sc2|sc1|sc0|Reg\(112),
	datad => \sc0|sc2|sc1|sc0|Reg\(113),
	combout => \sc0|sc2|sc1|sc1|process_0~6_combout\);

-- Location: FF_X70_Y31_N1
\sc0|sc2|sc1|sc0|Reg[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~210_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(104));

-- Location: FF_X70_Y31_N3
\sc0|sc2|sc1|sc0|Reg[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~212_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(105));

-- Location: FF_X70_Y32_N31
\sc0|sc2|sc1|sc0|Reg[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~208_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(103));

-- Location: FF_X70_Y32_N29
\sc0|sc2|sc1|sc0|Reg[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~206_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(102));

-- Location: FF_X70_Y32_N27
\sc0|sc2|sc1|sc0|Reg[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~204_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(101));

-- Location: FF_X70_Y32_N25
\sc0|sc2|sc1|sc0|Reg[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~202_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(100));

-- Location: LCCOMB_X69_Y32_N2
\sc0|sc2|sc1|sc1|process_0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~9_combout\ = (\sc0|sc2|sc1|sc0|Reg\(103)) # ((\sc0|sc2|sc1|sc0|Reg\(102)) # ((\sc0|sc2|sc1|sc0|Reg\(101)) # (\sc0|sc2|sc1|sc0|Reg\(100))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(103),
	datab => \sc0|sc2|sc1|sc0|Reg\(102),
	datac => \sc0|sc2|sc1|sc0|Reg\(101),
	datad => \sc0|sc2|sc1|sc0|Reg\(100),
	combout => \sc0|sc2|sc1|sc1|process_0~9_combout\);

-- Location: FF_X70_Y32_N23
\sc0|sc2|sc1|sc0|Reg[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~200_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(99));

-- Location: FF_X70_Y32_N21
\sc0|sc2|sc1|sc0|Reg[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~198_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(98));

-- Location: FF_X70_Y32_N19
\sc0|sc2|sc1|sc0|Reg[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~196_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(97));

-- Location: FF_X70_Y32_N17
\sc0|sc2|sc1|sc0|Reg[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~194_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(96));

-- Location: LCCOMB_X67_Y32_N24
\sc0|sc2|sc1|sc1|process_0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~8_combout\ = (\sc0|sc2|sc1|sc0|Reg\(98)) # ((\sc0|sc2|sc1|sc0|Reg\(97)) # (\sc0|sc2|sc1|sc0|Reg\(96)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(98),
	datac => \sc0|sc2|sc1|sc0|Reg\(97),
	datad => \sc0|sc2|sc1|sc0|Reg\(96),
	combout => \sc0|sc2|sc1|sc1|process_0~8_combout\);

-- Location: FF_X70_Y32_N9
\sc0|sc2|sc1|sc0|Reg[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~186_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(92));

-- Location: FF_X70_Y32_N11
\sc0|sc2|sc1|sc0|Reg[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~188_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(93));

-- Location: LCCOMB_X67_Y32_N22
\sc0|sc2|sc1|sc1|process_0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~49_combout\ = (\sc0|sc2|sc1|sc0|Reg\(92)) # (\sc0|sc2|sc1|sc0|Reg\(93))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc0|sc2|sc1|sc0|Reg\(92),
	datad => \sc0|sc2|sc1|sc0|Reg\(93),
	combout => \sc0|sc2|sc1|sc1|process_0~49_combout\);

-- Location: FF_X70_Y32_N13
\sc0|sc2|sc1|sc0|Reg[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~190_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(94));

-- Location: FF_X70_Y32_N15
\sc0|sc2|sc1|sc0|Reg[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~192_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(95));

-- Location: LCCOMB_X67_Y32_N10
\sc0|sc2|sc1|sc1|count_out[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[5]~7_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(94) & !\sc0|sc2|sc1|sc0|Reg\(95))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc0|sc2|sc1|sc0|Reg\(94),
	datad => \sc0|sc2|sc1|sc0|Reg\(95),
	combout => \sc0|sc2|sc1|sc1|count_out[5]~7_combout\);

-- Location: FF_X70_Y32_N7
\sc0|sc2|sc1|sc0|Reg[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~184_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(91));

-- Location: FF_X70_Y32_N5
\sc0|sc2|sc1|sc0|Reg[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~182_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(90));

-- Location: LCCOMB_X67_Y32_N12
\sc0|sc2|sc1|sc1|process_0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~10_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(91) & !\sc0|sc2|sc1|sc0|Reg\(90))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc0|sc2|sc1|sc0|Reg\(91),
	datad => \sc0|sc2|sc1|sc0|Reg\(90),
	combout => \sc0|sc2|sc1|sc1|process_0~10_combout\);

-- Location: FF_X70_Y33_N31
\sc0|sc2|sc1|sc0|Reg[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~176_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(87));

-- Location: FF_X70_Y33_N29
\sc0|sc2|sc1|sc0|Reg[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~174_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(86));

-- Location: FF_X70_Y33_N27
\sc0|sc2|sc1|sc0|Reg[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~172_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(85));

-- Location: FF_X70_Y33_N25
\sc0|sc2|sc1|sc0|Reg[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~170_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(84));

-- Location: LCCOMB_X69_Y33_N0
\sc0|sc2|sc1|sc1|process_0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~11_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(87) & (!\sc0|sc2|sc1|sc0|Reg\(86) & (!\sc0|sc2|sc1|sc0|Reg\(85) & !\sc0|sc2|sc1|sc0|Reg\(84))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(87),
	datab => \sc0|sc2|sc1|sc0|Reg\(86),
	datac => \sc0|sc2|sc1|sc0|Reg\(85),
	datad => \sc0|sc2|sc1|sc0|Reg\(84),
	combout => \sc0|sc2|sc1|sc1|process_0~11_combout\);

-- Location: FF_X70_Y32_N1
\sc0|sc2|sc1|sc0|Reg[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~178_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(88));

-- Location: FF_X70_Y32_N3
\sc0|sc2|sc1|sc0|Reg[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~180_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(89));

-- Location: FF_X70_Y33_N15
\sc0|sc2|sc1|sc0|Reg[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~160_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(79));

-- Location: FF_X70_Y33_N23
\sc0|sc2|sc1|sc0|Reg[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~168_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(83));

-- Location: FF_X70_Y33_N19
\sc0|sc2|sc1|sc0|Reg[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~164_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(81));

-- Location: FF_X70_Y33_N21
\sc0|sc2|sc1|sc0|Reg[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~166_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(82));

-- Location: FF_X70_Y33_N17
\sc0|sc2|sc1|sc0|Reg[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~162_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(80));

-- Location: LCCOMB_X69_Y33_N4
\sc0|sc2|sc1|sc1|process_0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~13_combout\ = (\sc0|sc2|sc1|sc0|Reg\(83)) # ((\sc0|sc2|sc1|sc0|Reg\(81)) # ((\sc0|sc2|sc1|sc0|Reg\(82)) # (\sc0|sc2|sc1|sc0|Reg\(80))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(83),
	datab => \sc0|sc2|sc1|sc0|Reg\(81),
	datac => \sc0|sc2|sc1|sc0|Reg\(82),
	datad => \sc0|sc2|sc1|sc0|Reg\(80),
	combout => \sc0|sc2|sc1|sc1|process_0~13_combout\);

-- Location: FF_X70_Y33_N11
\sc0|sc2|sc1|sc0|Reg[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~156_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(77));

-- Location: FF_X70_Y33_N9
\sc0|sc2|sc1|sc0|Reg[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~154_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(76));

-- Location: FF_X70_Y33_N13
\sc0|sc2|sc1|sc0|Reg[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~158_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(78));

-- Location: LCCOMB_X69_Y33_N6
\sc0|sc2|sc1|sc1|process_0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~12_combout\ = (\sc0|sc2|sc1|sc0|Reg\(77)) # ((\sc0|sc2|sc1|sc0|Reg\(76)) # (\sc0|sc2|sc1|sc0|Reg\(78)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(77),
	datac => \sc0|sc2|sc1|sc0|Reg\(76),
	datad => \sc0|sc2|sc1|sc0|Reg\(78),
	combout => \sc0|sc2|sc1|sc1|process_0~12_combout\);

-- Location: FF_X70_Y33_N7
\sc0|sc2|sc1|sc0|Reg[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~152_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(75));

-- Location: FF_X70_Y33_N5
\sc0|sc2|sc1|sc0|Reg[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~150_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(74));

-- Location: LCCOMB_X69_Y33_N14
\sc0|sc2|sc1|sc1|process_0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~14_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(75) & !\sc0|sc2|sc1|sc0|Reg\(74))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(75),
	datad => \sc0|sc2|sc1|sc0|Reg\(74),
	combout => \sc0|sc2|sc1|sc1|process_0~14_combout\);

-- Location: FF_X70_Y34_N31
\sc0|sc2|sc1|sc0|Reg[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~144_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(71));

-- Location: FF_X70_Y34_N29
\sc0|sc2|sc1|sc0|Reg[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~142_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(70));

-- Location: FF_X70_Y34_N27
\sc0|sc2|sc1|sc0|Reg[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~140_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(69));

-- Location: LCCOMB_X69_Y34_N16
\sc0|sc2|sc1|sc1|process_0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~15_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(71) & (!\sc0|sc2|sc1|sc0|Reg\(70) & !\sc0|sc2|sc1|sc0|Reg\(69)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(71),
	datab => \sc0|sc2|sc1|sc0|Reg\(70),
	datad => \sc0|sc2|sc1|sc0|Reg\(69),
	combout => \sc0|sc2|sc1|sc1|process_0~15_combout\);

-- Location: FF_X70_Y33_N1
\sc0|sc2|sc1|sc0|Reg[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~146_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(72));

-- Location: FF_X70_Y33_N3
\sc0|sc2|sc1|sc0|Reg[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~148_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(73));

-- Location: LCCOMB_X69_Y33_N20
\sc0|sc2|sc1|sc1|process_0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~45_combout\ = (\sc0|sc2|sc1|sc0|Reg\(72)) # (\sc0|sc2|sc1|sc0|Reg\(73))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc0|sc2|sc1|sc0|Reg\(72),
	datad => \sc0|sc2|sc1|sc0|Reg\(73),
	combout => \sc0|sc2|sc1|sc1|process_0~45_combout\);

-- Location: FF_X70_Y34_N21
\sc0|sc2|sc1|sc0|Reg[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~134_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(66));

-- Location: FF_X70_Y34_N23
\sc0|sc2|sc1|sc0|Reg[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~136_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(67));

-- Location: LCCOMB_X69_Y34_N10
\sc0|sc2|sc1|sc1|process_0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~43_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(66) & !\sc0|sc2|sc1|sc0|Reg\(67))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc0|sc2|sc1|sc0|Reg\(66),
	datad => \sc0|sc2|sc1|sc0|Reg\(67),
	combout => \sc0|sc2|sc1|sc1|process_0~43_combout\);

-- Location: FF_X70_Y34_N25
\sc0|sc2|sc1|sc0|Reg[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~138_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(68));

-- Location: FF_X70_Y34_N19
\sc0|sc2|sc1|sc0|Reg[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~132_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(65));

-- Location: FF_X70_Y34_N17
\sc0|sc2|sc1|sc0|Reg[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~130_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(64));

-- Location: FF_X70_Y34_N13
\sc0|sc2|sc1|sc0|Reg[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~126_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(62));

-- Location: FF_X70_Y34_N11
\sc0|sc2|sc1|sc0|Reg[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~124_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(61));

-- Location: FF_X70_Y34_N9
\sc0|sc2|sc1|sc0|Reg[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~122_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(60));

-- Location: FF_X70_Y34_N15
\sc0|sc2|sc1|sc0|Reg[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~128_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(63));

-- Location: LCCOMB_X69_Y34_N22
\sc0|sc2|sc1|sc1|process_0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~41_combout\ = (\sc0|sc2|sc1|sc0|Reg\(62)) # ((\sc0|sc2|sc1|sc0|Reg\(61)) # ((\sc0|sc2|sc1|sc0|Reg\(60)) # (\sc0|sc2|sc1|sc0|Reg\(63))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(62),
	datab => \sc0|sc2|sc1|sc0|Reg\(61),
	datac => \sc0|sc2|sc1|sc0|Reg\(60),
	datad => \sc0|sc2|sc1|sc0|Reg\(63),
	combout => \sc0|sc2|sc1|sc1|process_0~41_combout\);

-- Location: FF_X70_Y34_N7
\sc0|sc2|sc1|sc0|Reg[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~120_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(59));

-- Location: FF_X70_Y34_N5
\sc0|sc2|sc1|sc0|Reg[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~118_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(58));

-- Location: FF_X70_Y34_N1
\sc0|sc2|sc1|sc0|Reg[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~114_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(56));

-- Location: FF_X70_Y34_N3
\sc0|sc2|sc1|sc0|Reg[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~116_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(57));

-- Location: LCCOMB_X69_Y34_N6
\sc0|sc2|sc1|sc1|process_0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~17_combout\ = (\sc0|sc2|sc1|sc0|Reg\(58)) # ((\sc0|sc2|sc1|sc0|Reg\(56)) # (\sc0|sc2|sc1|sc0|Reg\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(58),
	datac => \sc0|sc2|sc1|sc0|Reg\(56),
	datad => \sc0|sc2|sc1|sc0|Reg\(57),
	combout => \sc0|sc2|sc1|sc1|process_0~17_combout\);

-- Location: FF_X70_Y35_N27
\sc0|sc2|sc1|sc0|Reg[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~108_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(53));

-- Location: FF_X70_Y35_N25
\sc0|sc2|sc1|sc0|Reg[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~106_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(52));

-- Location: LCCOMB_X69_Y34_N8
\sc0|sc2|sc1|sc1|process_0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~16_combout\ = (\sc0|sc2|sc1|sc0|Reg\(53)) # (\sc0|sc2|sc1|sc0|Reg\(52))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc0|sc2|sc1|sc0|Reg\(53),
	datad => \sc0|sc2|sc1|sc0|Reg\(52),
	combout => \sc0|sc2|sc1|sc1|process_0~16_combout\);

-- Location: FF_X70_Y35_N31
\sc0|sc2|sc1|sc0|Reg[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~112_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(55));

-- Location: FF_X70_Y35_N29
\sc0|sc2|sc1|sc0|Reg[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~110_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(54));

-- Location: LCCOMB_X69_Y34_N4
\sc0|sc2|sc1|sc1|process_0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~18_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(55) & !\sc0|sc2|sc1|sc0|Reg\(54))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc0|sc2|sc1|sc0|Reg\(55),
	datad => \sc0|sc2|sc1|sc0|Reg\(54),
	combout => \sc0|sc2|sc1|sc1|process_0~18_combout\);

-- Location: FF_X70_Y35_N15
\sc0|sc2|sc1|sc0|Reg[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~96_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(47));

-- Location: FF_X70_Y35_N9
\sc0|sc2|sc1|sc0|Reg[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~90_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(44));

-- Location: FF_X70_Y35_N11
\sc0|sc2|sc1|sc0|Reg[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~92_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(45));

-- Location: FF_X70_Y35_N13
\sc0|sc2|sc1|sc0|Reg[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~94_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(46));

-- Location: LCCOMB_X69_Y35_N14
\sc0|sc2|sc1|sc1|process_0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~19_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(47) & (!\sc0|sc2|sc1|sc0|Reg\(44) & (!\sc0|sc2|sc1|sc0|Reg\(45) & !\sc0|sc2|sc1|sc0|Reg\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(47),
	datab => \sc0|sc2|sc1|sc0|Reg\(44),
	datac => \sc0|sc2|sc1|sc0|Reg\(45),
	datad => \sc0|sc2|sc1|sc0|Reg\(46),
	combout => \sc0|sc2|sc1|sc1|process_0~19_combout\);

-- Location: FF_X69_Y34_N19
\sc0|sc2|sc1|sc0|Reg[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	asdata => \sc0|sc1|sc0|Add0~98_combout\,
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(48));

-- Location: FF_X70_Y35_N19
\sc0|sc2|sc1|sc0|Reg[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~100_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(49));

-- Location: FF_X70_Y35_N23
\sc0|sc2|sc1|sc0|Reg[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~104_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(51));

-- Location: FF_X70_Y35_N21
\sc0|sc2|sc1|sc0|Reg[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~102_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(50));

-- Location: LCCOMB_X69_Y34_N14
\sc0|sc2|sc1|sc1|process_0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~20_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(49) & (!\sc0|sc2|sc1|sc0|Reg\(51) & !\sc0|sc2|sc1|sc0|Reg\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc0|sc2|sc1|sc0|Reg\(49),
	datac => \sc0|sc2|sc1|sc0|Reg\(51),
	datad => \sc0|sc2|sc1|sc0|Reg\(50),
	combout => \sc0|sc2|sc1|sc1|process_0~20_combout\);

-- Location: LCCOMB_X69_Y36_N24
\sc0|sc2|sc1|sc0|Reg[39]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc0|Reg[39]~feeder_combout\ = \sc0|sc1|sc0|Add0~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc0|sc1|sc0|Add0~80_combout\,
	combout => \sc0|sc2|sc1|sc0|Reg[39]~feeder_combout\);

-- Location: FF_X69_Y36_N25
\sc0|sc2|sc1|sc0|Reg[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc2|sc1|sc0|Reg[39]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(39));

-- Location: LCCOMB_X69_Y36_N18
\sc0|sc2|sc1|sc0|Reg[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc0|Reg[36]~feeder_combout\ = \sc0|sc1|sc0|Add0~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc0|sc1|sc0|Add0~74_combout\,
	combout => \sc0|sc2|sc1|sc0|Reg[36]~feeder_combout\);

-- Location: FF_X69_Y36_N19
\sc0|sc2|sc1|sc0|Reg[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc2|sc1|sc0|Reg[36]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(36));

-- Location: LCCOMB_X69_Y36_N14
\sc0|sc2|sc1|sc0|Reg[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc0|Reg[38]~feeder_combout\ = \sc0|sc1|sc0|Add0~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc0|sc1|sc0|Add0~78_combout\,
	combout => \sc0|sc2|sc1|sc0|Reg[38]~feeder_combout\);

-- Location: FF_X69_Y36_N15
\sc0|sc2|sc1|sc0|Reg[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc2|sc1|sc0|Reg[38]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(38));

-- Location: LCCOMB_X69_Y36_N12
\sc0|sc2|sc1|sc0|Reg[37]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc0|Reg[37]~feeder_combout\ = \sc0|sc1|sc0|Add0~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc0|sc1|sc0|Add0~76_combout\,
	combout => \sc0|sc2|sc1|sc0|Reg[37]~feeder_combout\);

-- Location: FF_X69_Y36_N13
\sc0|sc2|sc1|sc0|Reg[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc2|sc1|sc0|Reg[37]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(37));

-- Location: LCCOMB_X69_Y36_N28
\sc0|sc2|sc1|sc1|process_0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~21_combout\ = (\sc0|sc2|sc1|sc0|Reg\(36)) # ((\sc0|sc2|sc1|sc0|Reg\(38)) # (\sc0|sc2|sc1|sc0|Reg\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc0|sc2|sc1|sc0|Reg\(36),
	datac => \sc0|sc2|sc1|sc0|Reg\(38),
	datad => \sc0|sc2|sc1|sc0|Reg\(37),
	combout => \sc0|sc2|sc1|sc1|process_0~21_combout\);

-- Location: FF_X70_Y35_N7
\sc0|sc2|sc1|sc0|Reg[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~88_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(43));

-- Location: FF_X70_Y35_N1
\sc0|sc2|sc1|sc0|Reg[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~82_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(40));

-- Location: FF_X70_Y35_N5
\sc0|sc2|sc1|sc0|Reg[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~86_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(42));

-- Location: FF_X70_Y35_N3
\sc0|sc2|sc1|sc0|Reg[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~84_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(41));

-- Location: LCCOMB_X69_Y35_N28
\sc0|sc2|sc1|sc1|process_0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~22_combout\ = (\sc0|sc2|sc1|sc0|Reg\(43)) # ((\sc0|sc2|sc1|sc0|Reg\(40)) # ((\sc0|sc2|sc1|sc0|Reg\(42)) # (\sc0|sc2|sc1|sc0|Reg\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(43),
	datab => \sc0|sc2|sc1|sc0|Reg\(40),
	datac => \sc0|sc2|sc1|sc0|Reg\(42),
	datad => \sc0|sc2|sc1|sc0|Reg\(41),
	combout => \sc0|sc2|sc1|sc1|process_0~22_combout\);

-- Location: LCCOMB_X69_Y36_N30
\sc0|sc2|sc1|sc0|Reg[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc0|Reg[29]~feeder_combout\ = \sc0|sc1|sc0|Add0~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc0|sc1|sc0|Add0~60_combout\,
	combout => \sc0|sc2|sc1|sc0|Reg[29]~feeder_combout\);

-- Location: FF_X69_Y36_N31
\sc0|sc2|sc1|sc0|Reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc2|sc1|sc0|Reg[29]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(29));

-- Location: LCCOMB_X69_Y36_N26
\sc0|sc2|sc1|sc0|Reg[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc0|Reg[30]~feeder_combout\ = \sc0|sc1|sc0|Add0~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc0|sc1|sc0|Add0~62_combout\,
	combout => \sc0|sc2|sc1|sc0|Reg[30]~feeder_combout\);

-- Location: FF_X69_Y36_N27
\sc0|sc2|sc1|sc0|Reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc2|sc1|sc0|Reg[30]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(30));

-- Location: LCCOMB_X69_Y36_N4
\sc0|sc2|sc1|sc0|Reg[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc0|Reg[31]~feeder_combout\ = \sc0|sc1|sc0|Add0~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc0|sc1|sc0|Add0~64_combout\,
	combout => \sc0|sc2|sc1|sc0|Reg[31]~feeder_combout\);

-- Location: FF_X69_Y36_N5
\sc0|sc2|sc1|sc0|Reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc2|sc1|sc0|Reg[31]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(31));

-- Location: LCCOMB_X69_Y37_N10
\sc0|sc2|sc1|sc1|count_out[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[5]~8_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(29) & (!\sc0|sc2|sc1|sc0|Reg\(30) & !\sc0|sc2|sc1|sc0|Reg\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(29),
	datab => \sc0|sc2|sc1|sc0|Reg\(30),
	datad => \sc0|sc2|sc1|sc0|Reg\(31),
	combout => \sc0|sc2|sc1|sc1|count_out[5]~8_combout\);

-- Location: FF_X69_Y37_N31
\sc0|sc2|sc1|sc0|Reg[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	asdata => \sc0|sc1|sc0|Add0~68_combout\,
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(33));

-- Location: FF_X70_Y36_N17
\sc0|sc2|sc1|sc0|Reg[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~66_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(32));

-- Location: LCCOMB_X69_Y37_N28
\sc0|sc2|sc1|sc1|process_0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~36_combout\ = (\sc0|sc2|sc1|sc0|Reg\(33)) # (\sc0|sc2|sc1|sc0|Reg\(32))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(33),
	datad => \sc0|sc2|sc1|sc0|Reg\(32),
	combout => \sc0|sc2|sc1|sc1|process_0~36_combout\);

-- Location: FF_X69_Y37_N3
\sc0|sc2|sc1|sc0|Reg[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	asdata => \sc0|sc1|sc0|Add0~70_combout\,
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(34));

-- Location: FF_X70_Y36_N23
\sc0|sc2|sc1|sc0|Reg[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~72_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(35));

-- Location: LCCOMB_X69_Y37_N8
\sc0|sc2|sc1|sc1|process_0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~23_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(34) & !\sc0|sc2|sc1|sc0|Reg\(35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc0|sc2|sc1|sc0|Reg\(34),
	datad => \sc0|sc2|sc1|sc0|Reg\(35),
	combout => \sc0|sc2|sc1|sc1|process_0~23_combout\);

-- Location: FF_X69_Y37_N15
\sc0|sc2|sc1|sc0|Reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	asdata => \sc0|sc1|sc0|Add0~52_combout\,
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(25));

-- Location: LCCOMB_X69_Y36_N2
\sc0|sc2|sc1|sc0|Reg[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc0|Reg[27]~feeder_combout\ = \sc0|sc1|sc0|Add0~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc0|sc1|sc0|Add0~56_combout\,
	combout => \sc0|sc2|sc1|sc0|Reg[27]~feeder_combout\);

-- Location: FF_X69_Y36_N3
\sc0|sc2|sc1|sc0|Reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc2|sc1|sc0|Reg[27]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(27));

-- Location: FF_X68_Y37_N13
\sc0|sc2|sc1|sc0|Reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	asdata => \sc0|sc1|sc0|Add0~54_combout\,
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(26));

-- Location: LCCOMB_X69_Y37_N24
\sc0|sc2|sc1|sc1|process_0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~34_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(27) & !\sc0|sc2|sc1|sc0|Reg\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc0|sc2|sc1|sc0|Reg\(27),
	datad => \sc0|sc2|sc1|sc0|Reg\(26),
	combout => \sc0|sc2|sc1|sc1|process_0~34_combout\);

-- Location: FF_X69_Y37_N1
\sc0|sc2|sc1|sc0|Reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	asdata => \sc0|sc1|sc0|Add0~58_combout\,
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(28));

-- Location: LCCOMB_X69_Y36_N8
\sc0|sc2|sc1|sc0|Reg[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc0|Reg[24]~feeder_combout\ = \sc0|sc1|sc0|Add0~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc1|sc0|Add0~50_combout\,
	combout => \sc0|sc2|sc1|sc0|Reg[24]~feeder_combout\);

-- Location: FF_X69_Y36_N9
\sc0|sc2|sc1|sc0|Reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc2|sc1|sc0|Reg[24]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(24));

-- Location: FF_X70_Y37_N31
\sc0|sc2|sc1|sc0|Reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~48_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(23));

-- Location: FF_X70_Y37_N29
\sc0|sc2|sc1|sc0|Reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~46_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(22));

-- Location: FF_X70_Y37_N27
\sc0|sc2|sc1|sc0|Reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~44_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(21));

-- Location: FF_X70_Y37_N25
\sc0|sc2|sc1|sc0|Reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~42_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(20));

-- Location: LCCOMB_X69_Y37_N20
\sc0|sc2|sc1|sc1|process_0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~32_combout\ = (\sc0|sc2|sc1|sc0|Reg\(23)) # ((\sc0|sc2|sc1|sc0|Reg\(22)) # ((\sc0|sc2|sc1|sc0|Reg\(21)) # (\sc0|sc2|sc1|sc0|Reg\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(23),
	datab => \sc0|sc2|sc1|sc0|Reg\(22),
	datac => \sc0|sc2|sc1|sc0|Reg\(21),
	datad => \sc0|sc2|sc1|sc0|Reg\(20),
	combout => \sc0|sc2|sc1|sc1|process_0~32_combout\);

-- Location: FF_X69_Y37_N11
\sc0|sc2|sc1|sc0|Reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	asdata => \sc0|sc1|sc0|Add0~40_combout\,
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(19));

-- Location: FF_X70_Y37_N21
\sc0|sc2|sc1|sc0|Reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~38_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(18));

-- Location: FF_X70_Y37_N17
\sc0|sc2|sc1|sc0|Reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~34_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(16));

-- Location: FF_X70_Y37_N19
\sc0|sc2|sc1|sc0|Reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~36_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(17));

-- Location: LCCOMB_X69_Y37_N12
\sc0|sc2|sc1|sc1|process_0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~26_combout\ = (\sc0|sc2|sc1|sc0|Reg\(18)) # ((\sc0|sc2|sc1|sc0|Reg\(16)) # (\sc0|sc2|sc1|sc0|Reg\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc0|sc2|sc1|sc0|Reg\(18),
	datac => \sc0|sc2|sc1|sc0|Reg\(16),
	datad => \sc0|sc2|sc1|sc0|Reg\(17),
	combout => \sc0|sc2|sc1|sc1|process_0~26_combout\);

-- Location: FF_X69_Y37_N9
\sc0|sc2|sc1|sc0|Reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	asdata => \sc0|sc1|sc0|Add0~30_combout\,
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(14));

-- Location: FF_X69_Y37_N27
\sc0|sc2|sc1|sc0|Reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	asdata => \sc0|sc1|sc0|Add0~32_combout\,
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(15));

-- Location: LCCOMB_X69_Y37_N2
\sc0|sc2|sc1|sc1|process_0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~27_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(14) & !\sc0|sc2|sc1|sc0|Reg\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc0|sc2|sc1|sc0|Reg\(14),
	datad => \sc0|sc2|sc1|sc0|Reg\(15),
	combout => \sc0|sc2|sc1|sc1|process_0~27_combout\);

-- Location: FF_X70_Y37_N9
\sc0|sc2|sc1|sc0|Reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~26_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(12));

-- Location: FF_X70_Y37_N11
\sc0|sc2|sc1|sc0|Reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~28_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(13));

-- Location: FF_X70_Y37_N5
\sc0|sc2|sc1|sc0|Reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~22_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(10));

-- Location: FF_X70_Y37_N1
\sc0|sc2|sc1|sc0|Reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~18_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(8));

-- Location: FF_X69_Y37_N17
\sc0|sc2|sc1|sc0|Reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	asdata => \sc0|sc1|sc0|Add0~24_combout\,
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(11));

-- Location: FF_X70_Y37_N3
\sc0|sc2|sc1|sc0|Reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~20_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(9));

-- Location: LCCOMB_X69_Y37_N16
\sc0|sc2|sc1|sc1|process_0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~24_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(10) & (!\sc0|sc2|sc1|sc0|Reg\(8) & (!\sc0|sc2|sc1|sc0|Reg\(11) & !\sc0|sc2|sc1|sc0|Reg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(10),
	datab => \sc0|sc2|sc1|sc0|Reg\(8),
	datac => \sc0|sc2|sc1|sc0|Reg\(11),
	datad => \sc0|sc2|sc1|sc0|Reg\(9),
	combout => \sc0|sc2|sc1|sc1|process_0~24_combout\);

-- Location: LCCOMB_X69_Y37_N26
\sc0|sc2|sc1|sc1|process_0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~25_combout\ = (\sc0|sc2|sc1|sc0|Reg\(12)) # ((\sc0|sc2|sc1|sc0|Reg\(13)) # (!\sc0|sc2|sc1|sc1|process_0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(12),
	datab => \sc0|sc2|sc1|sc0|Reg\(13),
	datad => \sc0|sc2|sc1|sc1|process_0~24_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~25_combout\);

-- Location: FF_X70_Y38_N31
\sc0|sc2|sc1|sc0|Reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~16_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(7));

-- Location: FF_X70_Y38_N29
\sc0|sc2|sc1|sc0|Reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~14_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(6));

-- Location: FF_X70_Y38_N27
\sc0|sc2|sc1|sc0|Reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~12_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(5));

-- Location: FF_X70_Y38_N25
\sc0|sc2|sc1|sc0|Reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~10_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(4));

-- Location: LCCOMB_X70_Y38_N4
\sc0|sc2|sc1|sc1|process_0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~28_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(5) & !\sc0|sc2|sc1|sc0|Reg\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(5),
	datad => \sc0|sc2|sc1|sc0|Reg\(4),
	combout => \sc0|sc2|sc1|sc1|process_0~28_combout\);

-- Location: FF_X70_Y38_N23
\sc0|sc2|sc1|sc0|Reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~8_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(3));

-- Location: FF_X70_Y38_N19
\sc0|sc2|sc1|sc0|Reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~4_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(1));

-- Location: FF_X70_Y38_N21
\sc0|sc2|sc1|sc0|Reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~6_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(2));

-- Location: FF_X70_Y38_N17
\sc0|sc2|sc1|sc0|Reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~2_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(0));

-- Location: LCCOMB_X70_Y38_N2
\sc0|sc2|sc1|sc1|process_0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~29_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(3) & (!\sc0|sc2|sc1|sc0|Reg\(1) & (!\sc0|sc2|sc1|sc0|Reg\(2) & !\sc0|sc2|sc1|sc0|Reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(3),
	datab => \sc0|sc2|sc1|sc0|Reg\(1),
	datac => \sc0|sc2|sc1|sc0|Reg\(2),
	datad => \sc0|sc2|sc1|sc0|Reg\(0),
	combout => \sc0|sc2|sc1|sc1|process_0~29_combout\);

-- Location: LCCOMB_X70_Y38_N8
\sc0|sc2|sc1|sc1|process_0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~30_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(7) & (!\sc0|sc2|sc1|sc0|Reg\(6) & (\sc0|sc2|sc1|sc1|process_0~28_combout\ & \sc0|sc2|sc1|sc1|process_0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(7),
	datab => \sc0|sc2|sc1|sc0|Reg\(6),
	datac => \sc0|sc2|sc1|sc1|process_0~28_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~29_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~30_combout\);

-- Location: LCCOMB_X69_Y37_N6
\sc0|sc2|sc1|sc1|process_0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~31_combout\ = (\sc0|sc2|sc1|sc1|process_0~26_combout\) # (((\sc0|sc2|sc1|sc1|process_0~25_combout\) # (!\sc0|sc2|sc1|sc1|process_0~30_combout\)) # (!\sc0|sc2|sc1|sc1|process_0~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~26_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~27_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~25_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~30_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~31_combout\);

-- Location: LCCOMB_X69_Y37_N18
\sc0|sc2|sc1|sc1|process_0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~33_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(24) & (!\sc0|sc2|sc1|sc1|process_0~32_combout\ & (!\sc0|sc2|sc1|sc0|Reg\(19) & !\sc0|sc2|sc1|sc1|process_0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(24),
	datab => \sc0|sc2|sc1|sc1|process_0~32_combout\,
	datac => \sc0|sc2|sc1|sc0|Reg\(19),
	datad => \sc0|sc2|sc1|sc1|process_0~31_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~33_combout\);

-- Location: LCCOMB_X69_Y37_N0
\sc0|sc2|sc1|sc1|process_0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~35_combout\ = (\sc0|sc2|sc1|sc0|Reg\(25)) # (((\sc0|sc2|sc1|sc0|Reg\(28)) # (!\sc0|sc2|sc1|sc1|process_0~33_combout\)) # (!\sc0|sc2|sc1|sc1|process_0~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(25),
	datab => \sc0|sc2|sc1|sc1|process_0~34_combout\,
	datac => \sc0|sc2|sc1|sc0|Reg\(28),
	datad => \sc0|sc2|sc1|sc1|process_0~33_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~35_combout\);

-- Location: LCCOMB_X69_Y37_N4
\sc0|sc2|sc1|sc1|process_0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~37_combout\ = (\sc0|sc2|sc1|sc1|count_out[5]~8_combout\ & (!\sc0|sc2|sc1|sc1|process_0~36_combout\ & (\sc0|sc2|sc1|sc1|process_0~23_combout\ & !\sc0|sc2|sc1|sc1|process_0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|count_out[5]~8_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~36_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~23_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~35_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~37_combout\);

-- Location: LCCOMB_X68_Y34_N20
\sc0|sc2|sc1|sc1|process_0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~38_combout\ = (\sc0|sc2|sc1|sc0|Reg\(39)) # ((\sc0|sc2|sc1|sc1|process_0~21_combout\) # ((\sc0|sc2|sc1|sc1|process_0~22_combout\) # (!\sc0|sc2|sc1|sc1|process_0~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(39),
	datab => \sc0|sc2|sc1|sc1|process_0~21_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~22_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~37_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~38_combout\);

-- Location: LCCOMB_X68_Y34_N18
\sc0|sc2|sc1|sc1|process_0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~39_combout\ = (\sc0|sc2|sc1|sc1|process_0~19_combout\ & (!\sc0|sc2|sc1|sc0|Reg\(48) & (\sc0|sc2|sc1|sc1|process_0~20_combout\ & !\sc0|sc2|sc1|sc1|process_0~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~19_combout\,
	datab => \sc0|sc2|sc1|sc0|Reg\(48),
	datac => \sc0|sc2|sc1|sc1|process_0~20_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~38_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~39_combout\);

-- Location: LCCOMB_X68_Y34_N0
\sc0|sc2|sc1|sc1|process_0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~40_combout\ = (\sc0|sc2|sc1|sc1|process_0~17_combout\) # ((\sc0|sc2|sc1|sc1|process_0~16_combout\) # ((!\sc0|sc2|sc1|sc1|process_0~39_combout\) # (!\sc0|sc2|sc1|sc1|process_0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~17_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~16_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~18_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~39_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~40_combout\);

-- Location: LCCOMB_X68_Y34_N10
\sc0|sc2|sc1|sc1|process_0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~42_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(64) & (!\sc0|sc2|sc1|sc1|process_0~41_combout\ & (!\sc0|sc2|sc1|sc0|Reg\(59) & !\sc0|sc2|sc1|sc1|process_0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(64),
	datab => \sc0|sc2|sc1|sc1|process_0~41_combout\,
	datac => \sc0|sc2|sc1|sc0|Reg\(59),
	datad => \sc0|sc2|sc1|sc1|process_0~40_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~42_combout\);

-- Location: LCCOMB_X68_Y34_N28
\sc0|sc2|sc1|sc1|process_0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~44_combout\ = ((\sc0|sc2|sc1|sc0|Reg\(68)) # ((\sc0|sc2|sc1|sc0|Reg\(65)) # (!\sc0|sc2|sc1|sc1|process_0~42_combout\))) # (!\sc0|sc2|sc1|sc1|process_0~43_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~43_combout\,
	datab => \sc0|sc2|sc1|sc0|Reg\(68),
	datac => \sc0|sc2|sc1|sc0|Reg\(65),
	datad => \sc0|sc2|sc1|sc1|process_0~42_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~44_combout\);

-- Location: LCCOMB_X68_Y34_N2
\sc0|sc2|sc1|sc1|process_0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~46_combout\ = (\sc0|sc2|sc1|sc1|process_0~14_combout\ & (\sc0|sc2|sc1|sc1|process_0~15_combout\ & (!\sc0|sc2|sc1|sc1|process_0~45_combout\ & !\sc0|sc2|sc1|sc1|process_0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~14_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~15_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~45_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~44_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~46_combout\);

-- Location: LCCOMB_X68_Y34_N16
\sc0|sc2|sc1|sc1|process_0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~47_combout\ = (\sc0|sc2|sc1|sc0|Reg\(79)) # ((\sc0|sc2|sc1|sc1|process_0~13_combout\) # ((\sc0|sc2|sc1|sc1|process_0~12_combout\) # (!\sc0|sc2|sc1|sc1|process_0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(79),
	datab => \sc0|sc2|sc1|sc1|process_0~13_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~12_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~46_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~47_combout\);

-- Location: LCCOMB_X68_Y34_N6
\sc0|sc2|sc1|sc1|process_0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~48_combout\ = (\sc0|sc2|sc1|sc1|process_0~11_combout\ & (!\sc0|sc2|sc1|sc0|Reg\(88) & (!\sc0|sc2|sc1|sc0|Reg\(89) & !\sc0|sc2|sc1|sc1|process_0~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~11_combout\,
	datab => \sc0|sc2|sc1|sc0|Reg\(88),
	datac => \sc0|sc2|sc1|sc0|Reg\(89),
	datad => \sc0|sc2|sc1|sc1|process_0~47_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~48_combout\);

-- Location: LCCOMB_X68_Y34_N12
\sc0|sc2|sc1|sc1|count_out[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[5]~9_combout\ = (!\sc0|sc2|sc1|sc1|process_0~49_combout\ & (\sc0|sc2|sc1|sc1|count_out[5]~7_combout\ & (\sc0|sc2|sc1|sc1|process_0~10_combout\ & \sc0|sc2|sc1|sc1|process_0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~49_combout\,
	datab => \sc0|sc2|sc1|sc1|count_out[5]~7_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~10_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~48_combout\,
	combout => \sc0|sc2|sc1|sc1|count_out[5]~9_combout\);

-- Location: LCCOMB_X68_Y34_N26
\sc0|sc2|sc1|sc1|process_0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~50_combout\ = (\sc0|sc2|sc1|sc1|process_0~9_combout\) # ((\sc0|sc2|sc1|sc0|Reg\(99)) # ((\sc0|sc2|sc1|sc1|process_0~8_combout\) # (!\sc0|sc2|sc1|sc1|count_out[5]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~9_combout\,
	datab => \sc0|sc2|sc1|sc0|Reg\(99),
	datac => \sc0|sc2|sc1|sc1|process_0~8_combout\,
	datad => \sc0|sc2|sc1|sc1|count_out[5]~9_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~50_combout\);

-- Location: FF_X70_Y31_N7
\sc0|sc2|sc1|sc0|Reg[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~216_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(107));

-- Location: FF_X70_Y31_N5
\sc0|sc2|sc1|sc0|Reg[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc1|sc0|Add0~214_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc1|sc0|Reg\(106));

-- Location: LCCOMB_X69_Y32_N20
\sc0|sc2|sc1|sc1|process_0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~7_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(107) & !\sc0|sc2|sc1|sc0|Reg\(106))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc0|sc2|sc1|sc0|Reg\(107),
	datad => \sc0|sc2|sc1|sc0|Reg\(106),
	combout => \sc0|sc2|sc1|sc1|process_0~7_combout\);

-- Location: LCCOMB_X68_Y34_N4
\sc0|sc2|sc1|sc1|process_0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~51_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(104) & (!\sc0|sc2|sc1|sc0|Reg\(105) & (!\sc0|sc2|sc1|sc1|process_0~50_combout\ & \sc0|sc2|sc1|sc1|process_0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(104),
	datab => \sc0|sc2|sc1|sc0|Reg\(105),
	datac => \sc0|sc2|sc1|sc1|process_0~50_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~7_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~51_combout\);

-- Location: LCCOMB_X67_Y34_N20
\sc0|sc2|sc1|sc1|process_0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~52_combout\ = (\sc0|sc2|sc1|sc0|Reg\(108)) # (((\sc0|sc2|sc1|sc1|process_0~6_combout\) # (!\sc0|sc2|sc1|sc1|process_0~51_combout\)) # (!\sc0|sc2|sc1|sc1|count_out[4]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(108),
	datab => \sc0|sc2|sc1|sc1|count_out[4]~10_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~6_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~51_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~52_combout\);

-- Location: LCCOMB_X67_Y34_N6
\sc0|sc2|sc1|sc1|process_0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~54_combout\ = (\sc0|sc2|sc1|sc0|Reg\(114)) # ((\sc0|sc2|sc1|sc1|process_0~53_combout\) # ((\sc0|sc2|sc1|sc0|Reg\(115)) # (\sc0|sc2|sc1|sc1|process_0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(114),
	datab => \sc0|sc2|sc1|sc1|process_0~53_combout\,
	datac => \sc0|sc2|sc1|sc0|Reg\(115),
	datad => \sc0|sc2|sc1|sc1|process_0~52_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~54_combout\);

-- Location: LCCOMB_X67_Y34_N16
\sc0|sc2|sc1|sc1|count_out[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[0]~11_combout\ = (\sc0|sc2|sc1|sc1|count_out[0]~6_combout\ & (!\sc0|sc2|sc1|sc0|Reg\(119) & (!\sc0|sc2|sc1|sc1|process_0~55_combout\ & !\sc0|sc2|sc1|sc1|process_0~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|count_out[0]~6_combout\,
	datab => \sc0|sc2|sc1|sc0|Reg\(119),
	datac => \sc0|sc2|sc1|sc1|process_0~55_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~54_combout\,
	combout => \sc0|sc2|sc1|sc1|count_out[0]~11_combout\);

-- Location: LCCOMB_X67_Y34_N4
\sc0|sc2|sc1|sc1|count_out[7]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[7]~36_combout\ = (\sc0|sc2|sc1|sc0|Reg\(127)) # ((\sc0|sc2|sc1|sc0|Reg\(125)) # ((\sc0|sc2|sc1|sc0|Reg\(126)) # (!\sc0|sc2|sc1|sc1|count_out[0]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(127),
	datab => \sc0|sc2|sc1|sc0|Reg\(125),
	datac => \sc0|sc2|sc1|sc0|Reg\(126),
	datad => \sc0|sc2|sc1|sc1|count_out[0]~11_combout\,
	combout => \sc0|sc2|sc1|sc1|count_out[7]~36_combout\);

-- Location: LCCOMB_X68_Y42_N30
\sc1|sc2|sc0|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc2|sc0|Q~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \sc1|sc2|sc0|Q~feeder_combout\);

-- Location: FF_X68_Y42_N31
\sc1|sc2|sc0|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc1|Q~q\,
	d => \sc1|sc2|sc0|Q~feeder_combout\,
	clrn => \sc1|ALT_INV_TRST~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc2|sc0|Q~q\);

-- Location: LCCOMB_X69_Y42_N30
\sc1|sc2|sc1|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc2|sc1|Q~feeder_combout\ = \sc1|sc2|sc0|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc1|sc2|sc0|Q~q\,
	combout => \sc1|sc2|sc1|Q~feeder_combout\);

-- Location: FF_X69_Y42_N31
\sc1|sc2|sc1|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|ALT_INV_Y~clkctrl_outclk\,
	d => \sc1|sc2|sc1|Q~feeder_combout\,
	clrn => \sc1|ALT_INV_TRST~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc2|sc1|Q~q\);

-- Location: LCCOMB_X69_Y42_N14
\sc1|sc2|sc2|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc2|sc2|Q~feeder_combout\ = \sc1|sc2|sc1|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc1|sc2|sc1|Q~q\,
	combout => \sc1|sc2|sc2|Q~feeder_combout\);

-- Location: FF_X69_Y42_N15
\sc1|sc2|sc2|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|ALT_INV_Y~clkctrl_outclk\,
	d => \sc1|sc2|sc2|Q~feeder_combout\,
	clrn => \sc1|ALT_INV_TRST~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc2|sc2|Q~q\);

-- Location: LCCOMB_X70_Y42_N30
\sc1|sc5|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc5|Q~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \sc1|sc5|Q~feeder_combout\);

-- Location: LCCOMB_X70_Y42_N26
\sc1|sc7|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc7|Mux2~0_combout\ = ((\sc1|sc7|qp\(1)) # (!\sc1|sc5|Q~q\)) # (!\sc1|sc7|qp\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc7|qp\(0),
	datac => \sc1|sc5|Q~q\,
	datad => \sc1|sc7|qp\(1),
	combout => \sc1|sc7|Mux2~0_combout\);

-- Location: LCCOMB_X70_Y42_N28
\sc1|sc7|qp[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc7|qp[0]~feeder_combout\ = \sc1|sc7|Mux2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc7|Mux2~0_combout\,
	combout => \sc1|sc7|qp[0]~feeder_combout\);

-- Location: FF_X70_Y42_N29
\sc1|sc7|qp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|ALT_INV_Y~clkctrl_outclk\,
	d => \sc1|sc7|qp[0]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc7|qp\(0));

-- Location: LCCOMB_X70_Y42_N22
\sc1|sc7|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc7|Mux1~0_combout\ = (\sc1|sc7|qp\(1) & (\sc1|sc5|Q~q\)) # (!\sc1|sc7|qp\(1) & ((!\sc1|sc7|qp\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc5|Q~q\,
	datac => \sc1|sc7|qp\(0),
	datad => \sc1|sc7|qp\(1),
	combout => \sc1|sc7|Mux1~0_combout\);

-- Location: LCCOMB_X70_Y42_N8
\sc1|sc7|qp[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc7|qp[1]~feeder_combout\ = \sc1|sc7|Mux1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc7|Mux1~0_combout\,
	combout => \sc1|sc7|qp[1]~feeder_combout\);

-- Location: FF_X70_Y42_N9
\sc1|sc7|qp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|ALT_INV_Y~clkctrl_outclk\,
	d => \sc1|sc7|qp[1]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc7|qp\(1));

-- Location: LCCOMB_X70_Y42_N20
\sc1|sc7|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc7|Mux0~0_combout\ = (\sc1|sc7|qp\(1)) # (!\sc1|sc7|qp\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc1|sc7|qp\(1),
	datad => \sc1|sc7|qp\(0),
	combout => \sc1|sc7|Mux0~0_combout\);

-- Location: FF_X70_Y42_N31
\sc1|sc5|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc2|sc2|Q~q\,
	d => \sc1|sc5|Q~feeder_combout\,
	clrn => \sc1|sc7|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc5|Q~q\);

-- Location: CLKCTRL_G6
\sc1|sc5|Q~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \sc1|sc5|Q~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \sc1|sc5|Q~clkctrl_outclk\);

-- Location: FF_X73_Y30_N11
\sc1|sc4|sc0|Reg[125]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~252_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(125));

-- Location: FF_X73_Y30_N13
\sc1|sc4|sc0|Reg[126]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~254_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(126));

-- Location: FF_X73_Y30_N15
\sc1|sc4|sc0|Reg[127]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~256_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(127));

-- Location: FF_X73_Y31_N31
\sc1|sc4|sc0|Reg[119]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~240_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(119));

-- Location: FF_X73_Y30_N7
\sc1|sc4|sc0|Reg[123]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~248_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(123));

-- Location: FF_X73_Y30_N1
\sc1|sc4|sc0|Reg[120]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~242_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(120));

-- Location: FF_X73_Y30_N5
\sc1|sc4|sc0|Reg[122]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~246_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(122));

-- Location: FF_X73_Y30_N3
\sc1|sc4|sc0|Reg[121]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~244_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(121));

-- Location: LCCOMB_X73_Y30_N18
\sc1|sc4|sc1|process_0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~57_combout\ = (\sc1|sc4|sc0|Reg\(123)) # ((\sc1|sc4|sc0|Reg\(120)) # ((\sc1|sc4|sc0|Reg\(122)) # (\sc1|sc4|sc0|Reg\(121))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(123),
	datab => \sc1|sc4|sc0|Reg\(120),
	datac => \sc1|sc4|sc0|Reg\(122),
	datad => \sc1|sc4|sc0|Reg\(121),
	combout => \sc1|sc4|sc1|process_0~57_combout\);

-- Location: FF_X73_Y31_N21
\sc1|sc4|sc0|Reg[114]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~230_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(114));

-- Location: FF_X73_Y31_N23
\sc1|sc4|sc0|Reg[115]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~232_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(115));

-- Location: FF_X73_Y31_N27
\sc1|sc4|sc0|Reg[117]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~236_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(117));

-- Location: FF_X73_Y31_N29
\sc1|sc4|sc0|Reg[118]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~238_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(118));

-- Location: FF_X73_Y31_N25
\sc1|sc4|sc0|Reg[116]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~234_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(116));

-- Location: LCCOMB_X72_Y33_N26
\sc1|sc4|sc1|process_0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~55_combout\ = (\sc1|sc4|sc0|Reg\(117)) # ((\sc1|sc4|sc0|Reg\(118)) # (\sc1|sc4|sc0|Reg\(116)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(117),
	datab => \sc1|sc4|sc0|Reg\(118),
	datac => \sc1|sc4|sc0|Reg\(116),
	combout => \sc1|sc4|sc1|process_0~55_combout\);

-- Location: FF_X73_Y31_N17
\sc1|sc4|sc0|Reg[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~226_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(112));

-- Location: FF_X73_Y31_N19
\sc1|sc4|sc0|Reg[113]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~228_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(113));

-- Location: LCCOMB_X74_Y31_N30
\sc1|sc4|sc1|process_0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~10_combout\ = (\sc1|sc4|sc0|Reg\(112)) # (\sc1|sc4|sc0|Reg\(113))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(112),
	datad => \sc1|sc4|sc0|Reg\(113),
	combout => \sc1|sc4|sc1|process_0~10_combout\);

-- Location: FF_X73_Y31_N9
\sc1|sc4|sc0|Reg[108]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~218_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(108));

-- Location: FF_X73_Y31_N13
\sc1|sc4|sc0|Reg[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~222_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(110));

-- Location: FF_X73_Y31_N15
\sc1|sc4|sc0|Reg[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~224_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(111));

-- Location: FF_X73_Y31_N11
\sc1|sc4|sc0|Reg[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~220_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(109));

-- Location: LCCOMB_X74_Y31_N24
\sc1|sc4|sc1|count_out[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[4]~9_combout\ = (!\sc1|sc4|sc0|Reg\(110) & (!\sc1|sc4|sc0|Reg\(111) & !\sc1|sc4|sc0|Reg\(109)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(110),
	datac => \sc1|sc4|sc0|Reg\(111),
	datad => \sc1|sc4|sc0|Reg\(109),
	combout => \sc1|sc4|sc1|count_out[4]~9_combout\);

-- Location: FF_X73_Y31_N3
\sc1|sc4|sc0|Reg[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~212_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(105));

-- Location: FF_X73_Y31_N7
\sc1|sc4|sc0|Reg[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~216_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(107));

-- Location: FF_X73_Y31_N5
\sc1|sc4|sc0|Reg[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~214_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(106));

-- Location: LCCOMB_X74_Y32_N20
\sc1|sc4|sc1|process_0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~11_combout\ = (!\sc1|sc4|sc0|Reg\(107) & !\sc1|sc4|sc0|Reg\(106))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc1|sc4|sc0|Reg\(107),
	datad => \sc1|sc4|sc0|Reg\(106),
	combout => \sc1|sc4|sc1|process_0~11_combout\);

-- Location: FF_X73_Y31_N1
\sc1|sc4|sc0|Reg[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~210_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(104));

-- Location: FF_X73_Y32_N21
\sc1|sc4|sc0|Reg[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~198_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(98));

-- Location: FF_X73_Y32_N19
\sc1|sc4|sc0|Reg[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~196_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(97));

-- Location: FF_X73_Y32_N17
\sc1|sc4|sc0|Reg[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~194_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(96));

-- Location: LCCOMB_X75_Y32_N4
\sc1|sc4|sc1|process_0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~12_combout\ = (\sc1|sc4|sc0|Reg\(98)) # ((\sc1|sc4|sc0|Reg\(97)) # (\sc1|sc4|sc0|Reg\(96)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(98),
	datac => \sc1|sc4|sc0|Reg\(97),
	datad => \sc1|sc4|sc0|Reg\(96),
	combout => \sc1|sc4|sc1|process_0~12_combout\);

-- Location: FF_X73_Y32_N23
\sc1|sc4|sc0|Reg[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~200_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(99));

-- Location: FF_X73_Y32_N31
\sc1|sc4|sc0|Reg[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~208_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(103));

-- Location: FF_X73_Y32_N29
\sc1|sc4|sc0|Reg[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~206_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(102));

-- Location: FF_X73_Y32_N27
\sc1|sc4|sc0|Reg[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~204_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(101));

-- Location: FF_X73_Y32_N25
\sc1|sc4|sc0|Reg[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~202_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(100));

-- Location: LCCOMB_X74_Y32_N22
\sc1|sc4|sc1|process_0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~13_combout\ = (\sc1|sc4|sc0|Reg\(103)) # ((\sc1|sc4|sc0|Reg\(102)) # ((\sc1|sc4|sc0|Reg\(101)) # (\sc1|sc4|sc0|Reg\(100))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(103),
	datab => \sc1|sc4|sc0|Reg\(102),
	datac => \sc1|sc4|sc0|Reg\(101),
	datad => \sc1|sc4|sc0|Reg\(100),
	combout => \sc1|sc4|sc1|process_0~13_combout\);

-- Location: FF_X73_Y32_N7
\sc1|sc4|sc0|Reg[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~184_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(91));

-- Location: FF_X73_Y32_N5
\sc1|sc4|sc0|Reg[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~182_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(90));

-- Location: LCCOMB_X74_Y32_N4
\sc1|sc4|sc1|process_0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~14_combout\ = (!\sc1|sc4|sc0|Reg\(91) & !\sc1|sc4|sc0|Reg\(90))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc4|sc0|Reg\(91),
	datac => \sc1|sc4|sc0|Reg\(90),
	combout => \sc1|sc4|sc1|process_0~14_combout\);

-- Location: FF_X73_Y32_N13
\sc1|sc4|sc0|Reg[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~190_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(94));

-- Location: FF_X73_Y32_N15
\sc1|sc4|sc0|Reg[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~192_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(95));

-- Location: LCCOMB_X75_Y32_N22
\sc1|sc4|sc1|count_out[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[5]~5_combout\ = (!\sc1|sc4|sc0|Reg\(94) & !\sc1|sc4|sc0|Reg\(95))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc1|sc4|sc0|Reg\(94),
	datad => \sc1|sc4|sc0|Reg\(95),
	combout => \sc1|sc4|sc1|count_out[5]~5_combout\);

-- Location: FF_X73_Y32_N9
\sc1|sc4|sc0|Reg[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~186_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(92));

-- Location: FF_X73_Y32_N11
\sc1|sc4|sc0|Reg[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~188_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(93));

-- Location: LCCOMB_X74_Y32_N6
\sc1|sc4|sc1|process_0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~51_combout\ = (\sc1|sc4|sc0|Reg\(92)) # (\sc1|sc4|sc0|Reg\(93))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(92),
	datad => \sc1|sc4|sc0|Reg\(93),
	combout => \sc1|sc4|sc1|process_0~51_combout\);

-- Location: FF_X73_Y32_N1
\sc1|sc4|sc0|Reg[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~178_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(88));

-- Location: FF_X73_Y33_N31
\sc1|sc4|sc0|Reg[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~176_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(87));

-- Location: FF_X73_Y33_N29
\sc1|sc4|sc0|Reg[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~174_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(86));

-- Location: FF_X73_Y33_N27
\sc1|sc4|sc0|Reg[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~172_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(85));

-- Location: FF_X73_Y33_N25
\sc1|sc4|sc0|Reg[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~170_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(84));

-- Location: LCCOMB_X76_Y33_N0
\sc1|sc4|sc1|process_0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~15_combout\ = (!\sc1|sc4|sc0|Reg\(87) & (!\sc1|sc4|sc0|Reg\(86) & (!\sc1|sc4|sc0|Reg\(85) & !\sc1|sc4|sc0|Reg\(84))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(87),
	datab => \sc1|sc4|sc0|Reg\(86),
	datac => \sc1|sc4|sc0|Reg\(85),
	datad => \sc1|sc4|sc0|Reg\(84),
	combout => \sc1|sc4|sc1|process_0~15_combout\);

-- Location: FF_X73_Y32_N3
\sc1|sc4|sc0|Reg[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~180_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(89));

-- Location: FF_X73_Y33_N15
\sc1|sc4|sc0|Reg[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~160_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(79));

-- Location: FF_X73_Y33_N23
\sc1|sc4|sc0|Reg[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~168_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(83));

-- Location: FF_X73_Y33_N19
\sc1|sc4|sc0|Reg[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~164_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(81));

-- Location: FF_X73_Y33_N21
\sc1|sc4|sc0|Reg[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~166_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(82));

-- Location: FF_X73_Y33_N17
\sc1|sc4|sc0|Reg[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~162_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(80));

-- Location: LCCOMB_X72_Y33_N28
\sc1|sc4|sc1|process_0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~17_combout\ = (\sc1|sc4|sc0|Reg\(83)) # ((\sc1|sc4|sc0|Reg\(81)) # ((\sc1|sc4|sc0|Reg\(82)) # (\sc1|sc4|sc0|Reg\(80))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(83),
	datab => \sc1|sc4|sc0|Reg\(81),
	datac => \sc1|sc4|sc0|Reg\(82),
	datad => \sc1|sc4|sc0|Reg\(80),
	combout => \sc1|sc4|sc1|process_0~17_combout\);

-- Location: FF_X73_Y33_N3
\sc1|sc4|sc0|Reg[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~148_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(73));

-- Location: FF_X73_Y33_N1
\sc1|sc4|sc0|Reg[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~146_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(72));

-- Location: LCCOMB_X74_Y34_N10
\sc1|sc4|sc1|process_0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~47_combout\ = (\sc1|sc4|sc0|Reg\(73)) # (\sc1|sc4|sc0|Reg\(72))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc1|sc4|sc0|Reg\(73),
	datad => \sc1|sc4|sc0|Reg\(72),
	combout => \sc1|sc4|sc1|process_0~47_combout\);

-- Location: FF_X73_Y33_N5
\sc1|sc4|sc0|Reg[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~150_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(74));

-- Location: FF_X73_Y33_N7
\sc1|sc4|sc0|Reg[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~152_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(75));

-- Location: LCCOMB_X75_Y33_N28
\sc1|sc4|sc1|process_0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~18_combout\ = (!\sc1|sc4|sc0|Reg\(74) & !\sc1|sc4|sc0|Reg\(75))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc1|sc4|sc0|Reg\(74),
	datad => \sc1|sc4|sc0|Reg\(75),
	combout => \sc1|sc4|sc1|process_0~18_combout\);

-- Location: FF_X73_Y34_N31
\sc1|sc4|sc0|Reg[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~144_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(71));

-- Location: FF_X73_Y34_N29
\sc1|sc4|sc0|Reg[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~142_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(70));

-- Location: FF_X73_Y34_N27
\sc1|sc4|sc0|Reg[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~140_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(69));

-- Location: LCCOMB_X74_Y34_N12
\sc1|sc4|sc1|process_0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~19_combout\ = (!\sc1|sc4|sc0|Reg\(71) & (!\sc1|sc4|sc0|Reg\(70) & !\sc1|sc4|sc0|Reg\(69)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(71),
	datab => \sc1|sc4|sc0|Reg\(70),
	datac => \sc1|sc4|sc0|Reg\(69),
	combout => \sc1|sc4|sc1|process_0~19_combout\);

-- Location: FF_X73_Y34_N25
\sc1|sc4|sc0|Reg[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~138_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(68));

-- Location: FF_X73_Y34_N21
\sc1|sc4|sc0|Reg[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~134_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(66));

-- Location: FF_X73_Y34_N23
\sc1|sc4|sc0|Reg[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~136_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(67));

-- Location: FF_X73_Y34_N17
\sc1|sc4|sc0|Reg[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~130_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(64));

-- Location: FF_X73_Y34_N19
\sc1|sc4|sc0|Reg[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~132_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(65));

-- Location: FF_X73_Y34_N7
\sc1|sc4|sc0|Reg[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~120_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(59));

-- Location: FF_X73_Y34_N11
\sc1|sc4|sc0|Reg[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~124_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(61));

-- Location: FF_X73_Y34_N15
\sc1|sc4|sc0|Reg[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~128_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(63));

-- Location: FF_X73_Y34_N13
\sc1|sc4|sc0|Reg[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~126_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(62));

-- Location: FF_X73_Y34_N9
\sc1|sc4|sc0|Reg[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~122_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(60));

-- Location: LCCOMB_X74_Y34_N2
\sc1|sc4|sc1|process_0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~43_combout\ = (\sc1|sc4|sc0|Reg\(61)) # ((\sc1|sc4|sc0|Reg\(63)) # ((\sc1|sc4|sc0|Reg\(62)) # (\sc1|sc4|sc0|Reg\(60))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(61),
	datab => \sc1|sc4|sc0|Reg\(63),
	datac => \sc1|sc4|sc0|Reg\(62),
	datad => \sc1|sc4|sc0|Reg\(60),
	combout => \sc1|sc4|sc1|process_0~43_combout\);

-- Location: LCCOMB_X74_Y34_N0
\sc1|sc4|sc1|process_0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~44_combout\ = (\sc1|sc4|sc0|Reg\(59)) # (\sc1|sc4|sc1|process_0~43_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc1|sc4|sc0|Reg\(59),
	datad => \sc1|sc4|sc1|process_0~43_combout\,
	combout => \sc1|sc4|sc1|process_0~44_combout\);

-- Location: FF_X73_Y34_N5
\sc1|sc4|sc0|Reg[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~118_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(58));

-- Location: FF_X73_Y34_N1
\sc1|sc4|sc0|Reg[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~114_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(56));

-- Location: FF_X73_Y34_N3
\sc1|sc4|sc0|Reg[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~116_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(57));

-- Location: LCCOMB_X76_Y35_N6
\sc1|sc4|sc1|process_0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~21_combout\ = (\sc1|sc4|sc0|Reg\(58)) # ((\sc1|sc4|sc0|Reg\(56)) # (\sc1|sc4|sc0|Reg\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc4|sc0|Reg\(58),
	datac => \sc1|sc4|sc0|Reg\(56),
	datad => \sc1|sc4|sc0|Reg\(57),
	combout => \sc1|sc4|sc1|process_0~21_combout\);

-- Location: FF_X73_Y35_N27
\sc1|sc4|sc0|Reg[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~108_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(53));

-- Location: FF_X73_Y35_N25
\sc1|sc4|sc0|Reg[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~106_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(52));

-- Location: LCCOMB_X76_Y35_N28
\sc1|sc4|sc1|process_0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~20_combout\ = (\sc1|sc4|sc0|Reg\(53)) # (\sc1|sc4|sc0|Reg\(52))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc4|sc0|Reg\(53),
	datad => \sc1|sc4|sc0|Reg\(52),
	combout => \sc1|sc4|sc1|process_0~20_combout\);

-- Location: FF_X73_Y35_N29
\sc1|sc4|sc0|Reg[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~110_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(54));

-- Location: FF_X73_Y35_N31
\sc1|sc4|sc0|Reg[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~112_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(55));

-- Location: LCCOMB_X76_Y35_N12
\sc1|sc4|sc1|process_0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~22_combout\ = (!\sc1|sc4|sc0|Reg\(54) & !\sc1|sc4|sc0|Reg\(55))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc1|sc4|sc0|Reg\(54),
	datad => \sc1|sc4|sc0|Reg\(55),
	combout => \sc1|sc4|sc1|process_0~22_combout\);

-- Location: FF_X73_Y35_N13
\sc1|sc4|sc0|Reg[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~94_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(46));

-- Location: FF_X73_Y35_N15
\sc1|sc4|sc0|Reg[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~96_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(47));

-- Location: FF_X73_Y35_N9
\sc1|sc4|sc0|Reg[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~90_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(44));

-- Location: FF_X73_Y35_N11
\sc1|sc4|sc0|Reg[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~92_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(45));

-- Location: LCCOMB_X74_Y35_N12
\sc1|sc4|sc1|process_0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~23_combout\ = (!\sc1|sc4|sc0|Reg\(46) & (!\sc1|sc4|sc0|Reg\(47) & (!\sc1|sc4|sc0|Reg\(44) & !\sc1|sc4|sc0|Reg\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(46),
	datab => \sc1|sc4|sc0|Reg\(47),
	datac => \sc1|sc4|sc0|Reg\(44),
	datad => \sc1|sc4|sc0|Reg\(45),
	combout => \sc1|sc4|sc1|process_0~23_combout\);

-- Location: FF_X73_Y35_N17
\sc1|sc4|sc0|Reg[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~98_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(48));

-- Location: FF_X73_Y35_N19
\sc1|sc4|sc0|Reg[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~100_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(49));

-- Location: FF_X73_Y35_N23
\sc1|sc4|sc0|Reg[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~104_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(51));

-- Location: FF_X73_Y35_N21
\sc1|sc4|sc0|Reg[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~102_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(50));

-- Location: LCCOMB_X76_Y35_N14
\sc1|sc4|sc1|process_0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~24_combout\ = (!\sc1|sc4|sc0|Reg\(49) & (!\sc1|sc4|sc0|Reg\(51) & !\sc1|sc4|sc0|Reg\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(49),
	datac => \sc1|sc4|sc0|Reg\(51),
	datad => \sc1|sc4|sc0|Reg\(50),
	combout => \sc1|sc4|sc1|process_0~24_combout\);

-- Location: FF_X73_Y35_N3
\sc1|sc4|sc0|Reg[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~84_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(41));

-- Location: FF_X73_Y35_N7
\sc1|sc4|sc0|Reg[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~88_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(43));

-- Location: FF_X73_Y35_N5
\sc1|sc4|sc0|Reg[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~86_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(42));

-- Location: FF_X73_Y35_N1
\sc1|sc4|sc0|Reg[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~82_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(40));

-- Location: LCCOMB_X76_Y35_N26
\sc1|sc4|sc1|process_0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~39_combout\ = (\sc1|sc4|sc0|Reg\(41)) # ((\sc1|sc4|sc0|Reg\(43)) # ((\sc1|sc4|sc0|Reg\(42)) # (\sc1|sc4|sc0|Reg\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(41),
	datab => \sc1|sc4|sc0|Reg\(43),
	datac => \sc1|sc4|sc0|Reg\(42),
	datad => \sc1|sc4|sc0|Reg\(40),
	combout => \sc1|sc4|sc1|process_0~39_combout\);

-- Location: FF_X76_Y35_N21
\sc1|sc4|sc0|Reg[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	asdata => \sc1|sc3|sc0|Add0~80_combout\,
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(39));

-- Location: FF_X74_Y35_N31
\sc1|sc4|sc0|Reg[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	asdata => \sc1|sc3|sc0|Add0~78_combout\,
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(38));

-- Location: LCCOMB_X74_Y36_N26
\sc1|sc4|sc0|Reg[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc0|Reg[32]~feeder_combout\ = \sc1|sc3|sc0|Add0~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc3|sc0|Add0~66_combout\,
	combout => \sc1|sc4|sc0|Reg[32]~feeder_combout\);

-- Location: FF_X74_Y36_N27
\sc1|sc4|sc0|Reg[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc4|sc0|Reg[32]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(32));

-- Location: LCCOMB_X74_Y36_N16
\sc1|sc4|sc0|Reg[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc0|Reg[33]~feeder_combout\ = \sc1|sc3|sc0|Add0~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc3|sc0|Add0~68_combout\,
	combout => \sc1|sc4|sc0|Reg[33]~feeder_combout\);

-- Location: FF_X74_Y36_N17
\sc1|sc4|sc0|Reg[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc4|sc0|Reg[33]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(33));

-- Location: LCCOMB_X74_Y36_N24
\sc1|sc4|sc1|process_0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~25_combout\ = (\sc1|sc4|sc0|Reg\(32)) # (\sc1|sc4|sc0|Reg\(33))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc1|sc4|sc0|Reg\(32),
	datad => \sc1|sc4|sc0|Reg\(33),
	combout => \sc1|sc4|sc1|process_0~25_combout\);

-- Location: LCCOMB_X74_Y36_N6
\sc1|sc4|sc0|Reg[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc0|Reg[36]~feeder_combout\ = \sc1|sc3|sc0|Add0~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc1|sc3|sc0|Add0~74_combout\,
	combout => \sc1|sc4|sc0|Reg[36]~feeder_combout\);

-- Location: FF_X74_Y36_N7
\sc1|sc4|sc0|Reg[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc4|sc0|Reg[36]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(36));

-- Location: LCCOMB_X74_Y36_N14
\sc1|sc4|sc0|Reg[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc0|Reg[34]~feeder_combout\ = \sc1|sc3|sc0|Add0~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc1|sc3|sc0|Add0~70_combout\,
	combout => \sc1|sc4|sc0|Reg[34]~feeder_combout\);

-- Location: FF_X74_Y36_N15
\sc1|sc4|sc0|Reg[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc4|sc0|Reg[34]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(34));

-- Location: LCCOMB_X74_Y36_N4
\sc1|sc4|sc0|Reg[37]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc0|Reg[37]~feeder_combout\ = \sc1|sc3|sc0|Add0~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc1|sc3|sc0|Add0~76_combout\,
	combout => \sc1|sc4|sc0|Reg[37]~feeder_combout\);

-- Location: FF_X74_Y36_N5
\sc1|sc4|sc0|Reg[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc4|sc0|Reg[37]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(37));

-- Location: LCCOMB_X74_Y36_N0
\sc1|sc4|sc0|Reg[35]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc0|Reg[35]~feeder_combout\ = \sc1|sc3|sc0|Add0~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc1|sc3|sc0|Add0~72_combout\,
	combout => \sc1|sc4|sc0|Reg[35]~feeder_combout\);

-- Location: FF_X74_Y36_N1
\sc1|sc4|sc0|Reg[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc4|sc0|Reg[35]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(35));

-- Location: LCCOMB_X74_Y36_N8
\sc1|sc4|sc1|process_0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~37_combout\ = (\sc1|sc4|sc0|Reg\(36)) # ((\sc1|sc4|sc0|Reg\(34)) # ((\sc1|sc4|sc0|Reg\(37)) # (\sc1|sc4|sc0|Reg\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(36),
	datab => \sc1|sc4|sc0|Reg\(34),
	datac => \sc1|sc4|sc0|Reg\(37),
	datad => \sc1|sc4|sc0|Reg\(35),
	combout => \sc1|sc4|sc1|process_0~37_combout\);

-- Location: FF_X73_Y36_N7
\sc1|sc4|sc0|Reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~56_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(27));

-- Location: FF_X74_Y35_N25
\sc1|sc4|sc0|Reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	asdata => \sc1|sc3|sc0|Add0~54_combout\,
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(26));

-- Location: LCCOMB_X74_Y35_N26
\sc1|sc4|sc1|process_0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~36_combout\ = (!\sc1|sc4|sc0|Reg\(27) & !\sc1|sc4|sc0|Reg\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc1|sc4|sc0|Reg\(27),
	datad => \sc1|sc4|sc0|Reg\(26),
	combout => \sc1|sc4|sc1|process_0~36_combout\);

-- Location: LCCOMB_X74_Y36_N30
\sc1|sc4|sc0|Reg[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc0|Reg[29]~feeder_combout\ = \sc1|sc3|sc0|Add0~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc1|sc3|sc0|Add0~60_combout\,
	combout => \sc1|sc4|sc0|Reg[29]~feeder_combout\);

-- Location: FF_X74_Y36_N31
\sc1|sc4|sc0|Reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc4|sc0|Reg[29]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(29));

-- Location: FF_X73_Y36_N15
\sc1|sc4|sc0|Reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~64_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(31));

-- Location: FF_X73_Y36_N13
\sc1|sc4|sc0|Reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~62_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(30));

-- Location: LCCOMB_X74_Y35_N16
\sc1|sc4|sc1|count_out[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[5]~6_combout\ = (!\sc1|sc4|sc0|Reg\(29) & (!\sc1|sc4|sc0|Reg\(31) & !\sc1|sc4|sc0|Reg\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc4|sc0|Reg\(29),
	datac => \sc1|sc4|sc0|Reg\(31),
	datad => \sc1|sc4|sc0|Reg\(30),
	combout => \sc1|sc4|sc1|count_out[5]~6_combout\);

-- Location: FF_X73_Y36_N9
\sc1|sc4|sc0|Reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~58_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(28));

-- Location: FF_X73_Y36_N1
\sc1|sc4|sc0|Reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~50_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(24));

-- Location: FF_X74_Y35_N1
\sc1|sc4|sc0|Reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	asdata => \sc1|sc3|sc0|Add0~52_combout\,
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(25));

-- Location: FF_X74_Y35_N7
\sc1|sc4|sc0|Reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	asdata => \sc1|sc3|sc0|Add0~40_combout\,
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(19));

-- Location: LCCOMB_X75_Y38_N30
\sc1|sc4|sc0|Reg[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc0|Reg[20]~feeder_combout\ = \sc1|sc3|sc0|Add0~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc1|sc3|sc0|Add0~42_combout\,
	combout => \sc1|sc4|sc0|Reg[20]~feeder_combout\);

-- Location: FF_X75_Y38_N31
\sc1|sc4|sc0|Reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc4|sc0|Reg[20]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(20));

-- Location: LCCOMB_X75_Y38_N2
\sc1|sc4|sc0|Reg[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc0|Reg[22]~feeder_combout\ = \sc1|sc3|sc0|Add0~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc1|sc3|sc0|Add0~46_combout\,
	combout => \sc1|sc4|sc0|Reg[22]~feeder_combout\);

-- Location: FF_X75_Y38_N3
\sc1|sc4|sc0|Reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc4|sc0|Reg[22]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(22));

-- Location: FF_X75_Y38_N25
\sc1|sc4|sc0|Reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	asdata => \sc1|sc3|sc0|Add0~48_combout\,
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(23));

-- Location: LCCOMB_X75_Y38_N0
\sc1|sc4|sc0|Reg[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc0|Reg[21]~feeder_combout\ = \sc1|sc3|sc0|Add0~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc1|sc3|sc0|Add0~44_combout\,
	combout => \sc1|sc4|sc0|Reg[21]~feeder_combout\);

-- Location: FF_X75_Y38_N1
\sc1|sc4|sc0|Reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc4|sc0|Reg[21]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(21));

-- Location: LCCOMB_X75_Y38_N24
\sc1|sc4|sc1|process_0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~27_combout\ = (\sc1|sc4|sc0|Reg\(20)) # ((\sc1|sc4|sc0|Reg\(22)) # ((\sc1|sc4|sc0|Reg\(23)) # (\sc1|sc4|sc0|Reg\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(20),
	datab => \sc1|sc4|sc0|Reg\(22),
	datac => \sc1|sc4|sc0|Reg\(23),
	datad => \sc1|sc4|sc0|Reg\(21),
	combout => \sc1|sc4|sc1|process_0~27_combout\);

-- Location: FF_X75_Y37_N31
\sc1|sc4|sc0|Reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	asdata => \sc1|sc3|sc0|Add0~36_combout\,
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(17));

-- Location: FF_X75_Y37_N21
\sc1|sc4|sc0|Reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	asdata => \sc1|sc3|sc0|Add0~38_combout\,
	clrn => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(18));

-- Location: LCCOMB_X76_Y37_N4
\sc1|sc4|sc0|Reg[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc0|Reg[16]~feeder_combout\ = \sc1|sc3|sc0|Add0~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc3|sc0|Add0~34_combout\,
	combout => \sc1|sc4|sc0|Reg[16]~feeder_combout\);

-- Location: FF_X76_Y37_N5
\sc1|sc4|sc0|Reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc4|sc0|Reg[16]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(16));

-- Location: LCCOMB_X75_Y37_N20
\sc1|sc4|sc1|process_0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~26_combout\ = (\sc1|sc4|sc0|Reg\(17)) # ((\sc1|sc4|sc0|Reg\(18)) # (\sc1|sc4|sc0|Reg\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(17),
	datac => \sc1|sc4|sc0|Reg\(18),
	datad => \sc1|sc4|sc0|Reg\(16),
	combout => \sc1|sc4|sc1|process_0~26_combout\);

-- Location: LCCOMB_X76_Y37_N30
\sc1|sc4|sc0|Reg[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc0|Reg[15]~feeder_combout\ = \sc1|sc3|sc0|Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc3|sc0|Add0~32_combout\,
	combout => \sc1|sc4|sc0|Reg[15]~feeder_combout\);

-- Location: FF_X76_Y37_N31
\sc1|sc4|sc0|Reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc4|sc0|Reg[15]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(15));

-- Location: LCCOMB_X76_Y37_N28
\sc1|sc4|sc0|Reg[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc0|Reg[14]~feeder_combout\ = \sc1|sc3|sc0|Add0~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc3|sc0|Add0~30_combout\,
	combout => \sc1|sc4|sc0|Reg[14]~feeder_combout\);

-- Location: FF_X76_Y37_N29
\sc1|sc4|sc0|Reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc4|sc0|Reg[14]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(14));

-- Location: LCCOMB_X75_Y37_N28
\sc1|sc4|sc1|process_0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~28_combout\ = (!\sc1|sc4|sc0|Reg\(15) & !\sc1|sc4|sc0|Reg\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc1|sc4|sc0|Reg\(15),
	datad => \sc1|sc4|sc0|Reg\(14),
	combout => \sc1|sc4|sc1|process_0~28_combout\);

-- Location: FF_X73_Y38_N31
\sc1|sc4|sc0|Reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~16_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(7));

-- Location: FF_X73_Y38_N29
\sc1|sc4|sc0|Reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~14_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(6));

-- Location: FF_X73_Y38_N27
\sc1|sc4|sc0|Reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~12_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(5));

-- Location: FF_X73_Y38_N25
\sc1|sc4|sc0|Reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~10_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(4));

-- Location: LCCOMB_X73_Y38_N6
\sc1|sc4|sc1|process_0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~29_combout\ = (!\sc1|sc4|sc0|Reg\(7) & (!\sc1|sc4|sc0|Reg\(6) & (!\sc1|sc4|sc0|Reg\(5) & !\sc1|sc4|sc0|Reg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(7),
	datab => \sc1|sc4|sc0|Reg\(6),
	datac => \sc1|sc4|sc0|Reg\(5),
	datad => \sc1|sc4|sc0|Reg\(4),
	combout => \sc1|sc4|sc1|process_0~29_combout\);

-- Location: FF_X73_Y38_N23
\sc1|sc4|sc0|Reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~8_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(3));

-- Location: FF_X73_Y38_N17
\sc1|sc4|sc0|Reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~2_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(0));

-- Location: FF_X73_Y38_N19
\sc1|sc4|sc0|Reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~4_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(1));

-- Location: FF_X73_Y38_N21
\sc1|sc4|sc0|Reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~6_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(2));

-- Location: LCCOMB_X73_Y38_N12
\sc1|sc4|sc1|process_0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~30_combout\ = (!\sc1|sc4|sc0|Reg\(3) & (!\sc1|sc4|sc0|Reg\(0) & (!\sc1|sc4|sc0|Reg\(1) & !\sc1|sc4|sc0|Reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(3),
	datab => \sc1|sc4|sc0|Reg\(0),
	datac => \sc1|sc4|sc0|Reg\(1),
	datad => \sc1|sc4|sc0|Reg\(2),
	combout => \sc1|sc4|sc1|process_0~30_combout\);

-- Location: FF_X73_Y37_N9
\sc1|sc4|sc0|Reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~26_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(12));

-- Location: FF_X73_Y37_N11
\sc1|sc4|sc0|Reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~28_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(13));

-- Location: FF_X73_Y37_N1
\sc1|sc4|sc0|Reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~18_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(8));

-- Location: FF_X73_Y37_N7
\sc1|sc4|sc0|Reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~24_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(11));

-- Location: FF_X73_Y37_N5
\sc1|sc4|sc0|Reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~22_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(10));

-- Location: FF_X73_Y37_N3
\sc1|sc4|sc0|Reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~20_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(9));

-- Location: LCCOMB_X74_Y37_N24
\sc1|sc4|sc1|process_0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~31_combout\ = (!\sc1|sc4|sc0|Reg\(8) & (!\sc1|sc4|sc0|Reg\(11) & (!\sc1|sc4|sc0|Reg\(10) & !\sc1|sc4|sc0|Reg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(8),
	datab => \sc1|sc4|sc0|Reg\(11),
	datac => \sc1|sc4|sc0|Reg\(10),
	datad => \sc1|sc4|sc0|Reg\(9),
	combout => \sc1|sc4|sc1|process_0~31_combout\);

-- Location: LCCOMB_X74_Y37_N6
\sc1|sc4|sc1|process_0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~32_combout\ = (\sc1|sc4|sc0|Reg\(12)) # ((\sc1|sc4|sc0|Reg\(13)) # (!\sc1|sc4|sc1|process_0~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(12),
	datac => \sc1|sc4|sc0|Reg\(13),
	datad => \sc1|sc4|sc1|process_0~31_combout\,
	combout => \sc1|sc4|sc1|process_0~32_combout\);

-- Location: LCCOMB_X74_Y35_N28
\sc1|sc4|sc1|process_0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~33_combout\ = (\sc1|sc4|sc1|process_0~28_combout\ & (\sc1|sc4|sc1|process_0~29_combout\ & (\sc1|sc4|sc1|process_0~30_combout\ & !\sc1|sc4|sc1|process_0~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~28_combout\,
	datab => \sc1|sc4|sc1|process_0~29_combout\,
	datac => \sc1|sc4|sc1|process_0~30_combout\,
	datad => \sc1|sc4|sc1|process_0~32_combout\,
	combout => \sc1|sc4|sc1|process_0~33_combout\);

-- Location: LCCOMB_X74_Y35_N10
\sc1|sc4|sc1|process_0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~34_combout\ = (\sc1|sc4|sc0|Reg\(19)) # ((\sc1|sc4|sc1|process_0~27_combout\) # ((\sc1|sc4|sc1|process_0~26_combout\) # (!\sc1|sc4|sc1|process_0~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(19),
	datab => \sc1|sc4|sc1|process_0~27_combout\,
	datac => \sc1|sc4|sc1|process_0~26_combout\,
	datad => \sc1|sc4|sc1|process_0~33_combout\,
	combout => \sc1|sc4|sc1|process_0~34_combout\);

-- Location: LCCOMB_X74_Y35_N6
\sc1|sc4|sc1|process_0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~35_combout\ = (!\sc1|sc4|sc0|Reg\(24) & (!\sc1|sc4|sc0|Reg\(25) & !\sc1|sc4|sc1|process_0~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(24),
	datab => \sc1|sc4|sc0|Reg\(25),
	datad => \sc1|sc4|sc1|process_0~34_combout\,
	combout => \sc1|sc4|sc1|process_0~35_combout\);

-- Location: LCCOMB_X74_Y35_N2
\sc1|sc4|sc1|count_out[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[5]~7_combout\ = (\sc1|sc4|sc1|process_0~36_combout\ & (\sc1|sc4|sc1|count_out[5]~6_combout\ & (!\sc1|sc4|sc0|Reg\(28) & \sc1|sc4|sc1|process_0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~36_combout\,
	datab => \sc1|sc4|sc1|count_out[5]~6_combout\,
	datac => \sc1|sc4|sc0|Reg\(28),
	datad => \sc1|sc4|sc1|process_0~35_combout\,
	combout => \sc1|sc4|sc1|count_out[5]~7_combout\);

-- Location: LCCOMB_X74_Y35_N8
\sc1|sc4|sc1|process_0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~38_combout\ = (\sc1|sc4|sc0|Reg\(38)) # ((\sc1|sc4|sc1|process_0~25_combout\) # ((\sc1|sc4|sc1|process_0~37_combout\) # (!\sc1|sc4|sc1|count_out[5]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(38),
	datab => \sc1|sc4|sc1|process_0~25_combout\,
	datac => \sc1|sc4|sc1|process_0~37_combout\,
	datad => \sc1|sc4|sc1|count_out[5]~7_combout\,
	combout => \sc1|sc4|sc1|process_0~38_combout\);

-- Location: LCCOMB_X75_Y35_N20
\sc1|sc4|sc1|process_0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~40_combout\ = (\sc1|sc4|sc1|process_0~39_combout\) # ((\sc1|sc4|sc0|Reg\(39)) # (\sc1|sc4|sc1|process_0~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc4|sc1|process_0~39_combout\,
	datac => \sc1|sc4|sc0|Reg\(39),
	datad => \sc1|sc4|sc1|process_0~38_combout\,
	combout => \sc1|sc4|sc1|process_0~40_combout\);

-- Location: LCCOMB_X75_Y35_N6
\sc1|sc4|sc1|process_0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~41_combout\ = (\sc1|sc4|sc1|process_0~23_combout\ & (!\sc1|sc4|sc0|Reg\(48) & (\sc1|sc4|sc1|process_0~24_combout\ & !\sc1|sc4|sc1|process_0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~23_combout\,
	datab => \sc1|sc4|sc0|Reg\(48),
	datac => \sc1|sc4|sc1|process_0~24_combout\,
	datad => \sc1|sc4|sc1|process_0~40_combout\,
	combout => \sc1|sc4|sc1|process_0~41_combout\);

-- Location: LCCOMB_X75_Y35_N28
\sc1|sc4|sc1|process_0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~42_combout\ = (\sc1|sc4|sc1|process_0~21_combout\) # ((\sc1|sc4|sc1|process_0~20_combout\) # ((!\sc1|sc4|sc1|process_0~41_combout\) # (!\sc1|sc4|sc1|process_0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~21_combout\,
	datab => \sc1|sc4|sc1|process_0~20_combout\,
	datac => \sc1|sc4|sc1|process_0~22_combout\,
	datad => \sc1|sc4|sc1|process_0~41_combout\,
	combout => \sc1|sc4|sc1|process_0~42_combout\);

-- Location: LCCOMB_X75_Y35_N18
\sc1|sc4|sc1|process_0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~45_combout\ = (!\sc1|sc4|sc0|Reg\(64) & (!\sc1|sc4|sc0|Reg\(65) & (!\sc1|sc4|sc1|process_0~44_combout\ & !\sc1|sc4|sc1|process_0~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(64),
	datab => \sc1|sc4|sc0|Reg\(65),
	datac => \sc1|sc4|sc1|process_0~44_combout\,
	datad => \sc1|sc4|sc1|process_0~42_combout\,
	combout => \sc1|sc4|sc1|process_0~45_combout\);

-- Location: LCCOMB_X75_Y35_N16
\sc1|sc4|sc1|process_0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~46_combout\ = (\sc1|sc4|sc0|Reg\(68)) # ((\sc1|sc4|sc0|Reg\(66)) # ((\sc1|sc4|sc0|Reg\(67)) # (!\sc1|sc4|sc1|process_0~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(68),
	datab => \sc1|sc4|sc0|Reg\(66),
	datac => \sc1|sc4|sc0|Reg\(67),
	datad => \sc1|sc4|sc1|process_0~45_combout\,
	combout => \sc1|sc4|sc1|process_0~46_combout\);

-- Location: LCCOMB_X75_Y35_N30
\sc1|sc4|sc1|process_0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~48_combout\ = (!\sc1|sc4|sc1|process_0~47_combout\ & (\sc1|sc4|sc1|process_0~18_combout\ & (\sc1|sc4|sc1|process_0~19_combout\ & !\sc1|sc4|sc1|process_0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~47_combout\,
	datab => \sc1|sc4|sc1|process_0~18_combout\,
	datac => \sc1|sc4|sc1|process_0~19_combout\,
	datad => \sc1|sc4|sc1|process_0~46_combout\,
	combout => \sc1|sc4|sc1|process_0~48_combout\);

-- Location: FF_X73_Y33_N11
\sc1|sc4|sc0|Reg[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~156_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(77));

-- Location: FF_X73_Y33_N13
\sc1|sc4|sc0|Reg[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~158_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(78));

-- Location: FF_X73_Y33_N9
\sc1|sc4|sc0|Reg[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~154_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(76));

-- Location: LCCOMB_X75_Y34_N0
\sc1|sc4|sc1|process_0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~16_combout\ = (\sc1|sc4|sc0|Reg\(77)) # ((\sc1|sc4|sc0|Reg\(78)) # (\sc1|sc4|sc0|Reg\(76)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc4|sc0|Reg\(77),
	datac => \sc1|sc4|sc0|Reg\(78),
	datad => \sc1|sc4|sc0|Reg\(76),
	combout => \sc1|sc4|sc1|process_0~16_combout\);

-- Location: LCCOMB_X75_Y35_N24
\sc1|sc4|sc1|process_0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~49_combout\ = (\sc1|sc4|sc0|Reg\(79)) # ((\sc1|sc4|sc1|process_0~17_combout\) # ((\sc1|sc4|sc1|process_0~16_combout\) # (!\sc1|sc4|sc1|process_0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(79),
	datab => \sc1|sc4|sc1|process_0~17_combout\,
	datac => \sc1|sc4|sc1|process_0~48_combout\,
	datad => \sc1|sc4|sc1|process_0~16_combout\,
	combout => \sc1|sc4|sc1|process_0~49_combout\);

-- Location: LCCOMB_X75_Y35_N2
\sc1|sc4|sc1|process_0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~50_combout\ = (!\sc1|sc4|sc0|Reg\(88) & (\sc1|sc4|sc1|process_0~15_combout\ & (!\sc1|sc4|sc0|Reg\(89) & !\sc1|sc4|sc1|process_0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(88),
	datab => \sc1|sc4|sc1|process_0~15_combout\,
	datac => \sc1|sc4|sc0|Reg\(89),
	datad => \sc1|sc4|sc1|process_0~49_combout\,
	combout => \sc1|sc4|sc1|process_0~50_combout\);

-- Location: LCCOMB_X75_Y35_N0
\sc1|sc4|sc1|count_out[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[5]~8_combout\ = (\sc1|sc4|sc1|process_0~14_combout\ & (\sc1|sc4|sc1|count_out[5]~5_combout\ & (!\sc1|sc4|sc1|process_0~51_combout\ & \sc1|sc4|sc1|process_0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~14_combout\,
	datab => \sc1|sc4|sc1|count_out[5]~5_combout\,
	datac => \sc1|sc4|sc1|process_0~51_combout\,
	datad => \sc1|sc4|sc1|process_0~50_combout\,
	combout => \sc1|sc4|sc1|count_out[5]~8_combout\);

-- Location: LCCOMB_X75_Y35_N10
\sc1|sc4|sc1|process_0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~52_combout\ = (\sc1|sc4|sc1|process_0~12_combout\) # ((\sc1|sc4|sc0|Reg\(99)) # ((\sc1|sc4|sc1|process_0~13_combout\) # (!\sc1|sc4|sc1|count_out[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~12_combout\,
	datab => \sc1|sc4|sc0|Reg\(99),
	datac => \sc1|sc4|sc1|process_0~13_combout\,
	datad => \sc1|sc4|sc1|count_out[5]~8_combout\,
	combout => \sc1|sc4|sc1|process_0~52_combout\);

-- Location: LCCOMB_X75_Y35_N12
\sc1|sc4|sc1|process_0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~53_combout\ = (!\sc1|sc4|sc0|Reg\(105) & (\sc1|sc4|sc1|process_0~11_combout\ & (!\sc1|sc4|sc0|Reg\(104) & !\sc1|sc4|sc1|process_0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(105),
	datab => \sc1|sc4|sc1|process_0~11_combout\,
	datac => \sc1|sc4|sc0|Reg\(104),
	datad => \sc1|sc4|sc1|process_0~52_combout\,
	combout => \sc1|sc4|sc1|process_0~53_combout\);

-- Location: LCCOMB_X75_Y35_N14
\sc1|sc4|sc1|process_0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~54_combout\ = (\sc1|sc4|sc1|process_0~10_combout\) # ((\sc1|sc4|sc0|Reg\(108)) # ((!\sc1|sc4|sc1|process_0~53_combout\) # (!\sc1|sc4|sc1|count_out[4]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~10_combout\,
	datab => \sc1|sc4|sc0|Reg\(108),
	datac => \sc1|sc4|sc1|count_out[4]~9_combout\,
	datad => \sc1|sc4|sc1|process_0~53_combout\,
	combout => \sc1|sc4|sc1|process_0~54_combout\);

-- Location: LCCOMB_X74_Y33_N4
\sc1|sc4|sc1|process_0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~56_combout\ = (\sc1|sc4|sc0|Reg\(114)) # ((\sc1|sc4|sc0|Reg\(115)) # ((\sc1|sc4|sc1|process_0~55_combout\) # (\sc1|sc4|sc1|process_0~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(114),
	datab => \sc1|sc4|sc0|Reg\(115),
	datac => \sc1|sc4|sc1|process_0~55_combout\,
	datad => \sc1|sc4|sc1|process_0~54_combout\,
	combout => \sc1|sc4|sc1|process_0~56_combout\);

-- Location: FF_X73_Y30_N9
\sc1|sc4|sc0|Reg[124]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc1|sc5|Q~clkctrl_outclk\,
	d => \sc1|sc3|sc0|Add0~250_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc1|sc4|sc0|Reg\(124));

-- Location: LCCOMB_X74_Y30_N30
\sc1|sc4|sc1|count_out[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[0]~4_combout\ = (\RST~input_o\ & !\sc1|sc4|sc0|Reg\(124))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RST~input_o\,
	datad => \sc1|sc4|sc0|Reg\(124),
	combout => \sc1|sc4|sc1|count_out[0]~4_combout\);

-- Location: LCCOMB_X74_Y33_N2
\sc1|sc4|sc1|count_out[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[0]~10_combout\ = (!\sc1|sc4|sc0|Reg\(119) & (!\sc1|sc4|sc1|process_0~57_combout\ & (!\sc1|sc4|sc1|process_0~56_combout\ & \sc1|sc4|sc1|count_out[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(119),
	datab => \sc1|sc4|sc1|process_0~57_combout\,
	datac => \sc1|sc4|sc1|process_0~56_combout\,
	datad => \sc1|sc4|sc1|count_out[0]~4_combout\,
	combout => \sc1|sc4|sc1|count_out[0]~10_combout\);

-- Location: LCCOMB_X69_Y33_N16
\sc1|sc4|sc1|count_out[7]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[7]~36_combout\ = (\sc1|sc4|sc0|Reg\(125)) # ((\sc1|sc4|sc0|Reg\(126)) # ((\sc1|sc4|sc0|Reg\(127)) # (!\sc1|sc4|sc1|count_out[0]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(125),
	datab => \sc1|sc4|sc0|Reg\(126),
	datac => \sc1|sc4|sc0|Reg\(127),
	datad => \sc1|sc4|sc1|count_out[0]~10_combout\,
	combout => \sc1|sc4|sc1|count_out[7]~36_combout\);

-- Location: LCCOMB_X70_Y30_N18
\sc0|sc2|sc1|sc1|process_0~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~159_combout\ = (\sc0|sc2|sc1|sc0|Reg\(126)) # ((\sc0|sc2|sc1|sc0|Reg\(124)) # ((\sc0|sc2|sc1|sc0|Reg\(127)) # (\sc0|sc2|sc1|sc0|Reg\(125))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(126),
	datab => \sc0|sc2|sc1|sc0|Reg\(124),
	datac => \sc0|sc2|sc1|sc0|Reg\(127),
	datad => \sc0|sc2|sc1|sc0|Reg\(125),
	combout => \sc0|sc2|sc1|sc1|process_0~159_combout\);

-- Location: LCCOMB_X67_Y34_N22
\sc0|sc2|sc1|sc1|process_0~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~160_combout\ = (\sc0|sc2|sc1|sc1|process_0~159_combout\ & (!\sc0|sc2|sc1|sc0|Reg\(119) & (!\sc0|sc2|sc1|sc1|process_0~55_combout\ & !\sc0|sc2|sc1|sc1|process_0~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~159_combout\,
	datab => \sc0|sc2|sc1|sc0|Reg\(119),
	datac => \sc0|sc2|sc1|sc1|process_0~55_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~54_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~160_combout\);

-- Location: LCCOMB_X67_Y34_N8
\sc0|sc2|sc1|sc1|process_0~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~113_combout\ = (\sc0|sc2|sc1|sc0|Reg\(119)) # ((\sc0|sc2|sc1|sc1|process_0~55_combout\) # (\sc0|sc2|sc1|sc1|process_0~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc0|sc2|sc1|sc0|Reg\(119),
	datac => \sc0|sc2|sc1|sc1|process_0~55_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~54_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~113_combout\);

-- Location: LCCOMB_X68_Y34_N8
\sc0|sc2|sc1|sc1|process_0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~67_combout\ = (\sc0|sc2|sc1|sc1|process_0~41_combout\) # ((\sc0|sc2|sc1|sc0|Reg\(59)) # (\sc0|sc2|sc1|sc1|process_0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc0|sc2|sc1|sc1|process_0~41_combout\,
	datac => \sc0|sc2|sc1|sc0|Reg\(59),
	datad => \sc0|sc2|sc1|sc1|process_0~40_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~67_combout\);

-- Location: LCCOMB_X66_Y33_N30
\sc0|sc2|sc1|sc1|count_out[6]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[6]~35_combout\ = (\RST~input_o\ & ((\sc0|sc2|sc1|sc1|process_0~160_combout\) # ((\sc0|sc2|sc1|sc1|process_0~113_combout\ & !\sc0|sc2|sc1|sc1|process_0~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~160_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~113_combout\,
	datac => \RST~input_o\,
	datad => \sc0|sc2|sc1|sc1|process_0~67_combout\,
	combout => \sc0|sc2|sc1|sc1|count_out[6]~35_combout\);

-- Location: LCCOMB_X74_Y34_N18
\sc1|sc4|sc1|process_0~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~187_combout\ = (\sc1|sc4|sc1|process_0~43_combout\) # ((\sc1|sc4|sc0|Reg\(59)) # (\sc1|sc4|sc1|process_0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc4|sc1|process_0~43_combout\,
	datac => \sc1|sc4|sc0|Reg\(59),
	datad => \sc1|sc4|sc1|process_0~42_combout\,
	combout => \sc1|sc4|sc1|process_0~187_combout\);

-- Location: LCCOMB_X73_Y30_N26
\sc1|sc4|sc1|process_0~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~160_combout\ = (\sc1|sc4|sc0|Reg\(126)) # ((\sc1|sc4|sc0|Reg\(127)) # ((\sc1|sc4|sc0|Reg\(124)) # (\sc1|sc4|sc0|Reg\(125))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(126),
	datab => \sc1|sc4|sc0|Reg\(127),
	datac => \sc1|sc4|sc0|Reg\(124),
	datad => \sc1|sc4|sc0|Reg\(125),
	combout => \sc1|sc4|sc1|process_0~160_combout\);

-- Location: LCCOMB_X74_Y33_N22
\sc1|sc4|sc1|process_0~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~161_combout\ = (!\sc1|sc4|sc0|Reg\(119) & (!\sc1|sc4|sc1|process_0~57_combout\ & (!\sc1|sc4|sc1|process_0~56_combout\ & \sc1|sc4|sc1|process_0~160_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(119),
	datab => \sc1|sc4|sc1|process_0~57_combout\,
	datac => \sc1|sc4|sc1|process_0~56_combout\,
	datad => \sc1|sc4|sc1|process_0~160_combout\,
	combout => \sc1|sc4|sc1|process_0~161_combout\);

-- Location: LCCOMB_X74_Y33_N18
\sc1|sc4|sc1|process_0~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~115_combout\ = (\sc1|sc4|sc0|Reg\(119)) # ((\sc1|sc4|sc1|process_0~57_combout\) # (\sc1|sc4|sc1|process_0~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(119),
	datab => \sc1|sc4|sc1|process_0~57_combout\,
	datac => \sc1|sc4|sc1|process_0~56_combout\,
	combout => \sc1|sc4|sc1|process_0~115_combout\);

-- Location: LCCOMB_X74_Y33_N14
\sc1|sc4|sc1|count_out[6]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[6]~35_combout\ = (\RST~input_o\ & ((\sc1|sc4|sc1|process_0~161_combout\) # ((!\sc1|sc4|sc1|process_0~187_combout\ & \sc1|sc4|sc1|process_0~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \sc1|sc4|sc1|process_0~187_combout\,
	datac => \sc1|sc4|sc1|process_0~161_combout\,
	datad => \sc1|sc4|sc1|process_0~115_combout\,
	combout => \sc1|sc4|sc1|count_out[6]~35_combout\);

-- Location: LCCOMB_X67_Y37_N14
\sc0|sc2|sc1|sc1|count_out[5]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[5]~33_combout\ = (\sc0|sc2|sc1|sc1|count_out[5]~9_combout\) # ((\sc0|sc2|sc1|sc1|process_0~67_combout\ & (\sc0|sc2|sc1|sc1|count_out[5]~8_combout\ & !\sc0|sc2|sc1|sc1|process_0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~67_combout\,
	datab => \sc0|sc2|sc1|sc1|count_out[5]~8_combout\,
	datac => \sc0|sc2|sc1|sc1|count_out[5]~9_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~35_combout\,
	combout => \sc0|sc2|sc1|sc1|count_out[5]~33_combout\);

-- Location: LCCOMB_X66_Y33_N12
\sc0|sc2|sc1|sc1|count_out[5]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[5]~34_combout\ = (\RST~input_o\ & ((\sc0|sc2|sc1|sc1|process_0~160_combout\) # ((\sc0|sc2|sc1|sc1|process_0~113_combout\ & \sc0|sc2|sc1|sc1|count_out[5]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~160_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~113_combout\,
	datac => \RST~input_o\,
	datad => \sc0|sc2|sc1|sc1|count_out[5]~33_combout\,
	combout => \sc0|sc2|sc1|sc1|count_out[5]~34_combout\);

-- Location: LCCOMB_X74_Y32_N16
\sc1|sc4|sc1|count_out[5]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[5]~33_combout\ = (\sc1|sc4|sc1|count_out[5]~8_combout\) # ((\sc1|sc4|sc1|count_out[5]~7_combout\ & \sc1|sc4|sc1|process_0~187_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc4|sc1|count_out[5]~7_combout\,
	datac => \sc1|sc4|sc1|count_out[5]~8_combout\,
	datad => \sc1|sc4|sc1|process_0~187_combout\,
	combout => \sc1|sc4|sc1|count_out[5]~33_combout\);

-- Location: LCCOMB_X74_Y33_N28
\sc1|sc4|sc1|count_out[5]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[5]~34_combout\ = (\RST~input_o\ & ((\sc1|sc4|sc1|process_0~161_combout\) # ((\sc1|sc4|sc1|count_out[5]~33_combout\ & \sc1|sc4|sc1|process_0~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|count_out[5]~33_combout\,
	datab => \RST~input_o\,
	datac => \sc1|sc4|sc1|process_0~161_combout\,
	datad => \sc1|sc4|sc1|process_0~115_combout\,
	combout => \sc1|sc4|sc1|count_out[5]~34_combout\);

-- Location: LCCOMB_X66_Y34_N20
\sc0|sc2|sc1|sc1|process_0~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~104_combout\ = ((\sc0|sc2|sc1|sc0|Reg\(92)) # ((\sc0|sc2|sc1|sc0|Reg\(93)) # (!\sc0|sc2|sc1|sc1|process_0~48_combout\))) # (!\sc0|sc2|sc1|sc1|process_0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~10_combout\,
	datab => \sc0|sc2|sc1|sc0|Reg\(92),
	datac => \sc0|sc2|sc1|sc0|Reg\(93),
	datad => \sc0|sc2|sc1|sc1|process_0~48_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~104_combout\);

-- Location: LCCOMB_X68_Y33_N8
\sc0|sc2|sc1|sc1|process_0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~65_combout\ = (\sc0|sc2|sc1|sc0|Reg\(78)) # ((\sc0|sc2|sc1|sc0|Reg\(76)) # ((\sc0|sc2|sc1|sc0|Reg\(77)) # (!\sc0|sc2|sc1|sc1|process_0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(78),
	datab => \sc0|sc2|sc1|sc0|Reg\(76),
	datac => \sc0|sc2|sc1|sc1|process_0~46_combout\,
	datad => \sc0|sc2|sc1|sc0|Reg\(77),
	combout => \sc0|sc2|sc1|sc1|process_0~65_combout\);

-- Location: LCCOMB_X70_Y38_N0
\sc0|sc2|sc1|sc1|process_0~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~165_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(5) & (!\sc0|sc2|sc1|sc0|Reg\(4) & (!\sc0|sc2|sc1|sc0|Reg\(7) & !\sc0|sc2|sc1|sc0|Reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(5),
	datab => \sc0|sc2|sc1|sc0|Reg\(4),
	datac => \sc0|sc2|sc1|sc0|Reg\(7),
	datad => \sc0|sc2|sc1|sc0|Reg\(6),
	combout => \sc0|sc2|sc1|sc1|process_0~165_combout\);

-- Location: LCCOMB_X67_Y37_N4
\sc0|sc2|sc1|sc1|process_0~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~183_combout\ = (!\sc0|sc2|sc1|sc1|process_0~25_combout\ & (\sc0|sc2|sc1|sc1|process_0~165_combout\ & (\sc0|sc2|sc1|sc1|process_0~29_combout\ & \sc0|sc2|sc1|sc1|process_0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~25_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~165_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~29_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~27_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~183_combout\);

-- Location: LCCOMB_X67_Y37_N22
\sc0|sc2|sc1|sc1|process_0~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~184_combout\ = (\sc0|sc2|sc1|sc1|process_0~35_combout\ & ((\sc0|sc2|sc1|sc1|process_0~183_combout\))) # (!\sc0|sc2|sc1|sc1|process_0~35_combout\ & (!\sc0|sc2|sc1|sc1|count_out[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc0|sc2|sc1|sc1|count_out[5]~8_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~183_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~35_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~184_combout\);

-- Location: LCCOMB_X67_Y37_N28
\sc0|sc2|sc1|sc1|process_0~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~185_combout\ = (\sc0|sc2|sc1|sc1|process_0~184_combout\) # ((!\sc0|sc2|sc1|sc1|process_0~38_combout\ & \sc0|sc2|sc1|sc1|process_0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~184_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~38_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~19_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~185_combout\);

-- Location: LCCOMB_X68_Y33_N4
\sc0|sc2|sc1|sc1|process_0~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~186_combout\ = (\sc0|sc2|sc1|sc0|Reg\(79) & (\sc0|sc2|sc1|sc1|process_0~67_combout\ & ((\sc0|sc2|sc1|sc1|process_0~185_combout\)))) # (!\sc0|sc2|sc1|sc0|Reg\(79) & (((\sc0|sc2|sc1|sc1|process_0~67_combout\ & 
-- \sc0|sc2|sc1|sc1|process_0~185_combout\)) # (!\sc0|sc2|sc1|sc1|process_0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(79),
	datab => \sc0|sc2|sc1|sc1|process_0~67_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~65_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~185_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~186_combout\);

-- Location: LCCOMB_X67_Y33_N26
\sc0|sc2|sc1|sc1|process_0~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~187_combout\ = (\sc0|sc2|sc1|sc1|process_0~104_combout\ & (((\sc0|sc2|sc1|sc1|process_0~186_combout\)) # (!\sc0|sc2|sc1|sc1|process_0~47_combout\))) # (!\sc0|sc2|sc1|sc1|process_0~104_combout\ & 
-- (((!\sc0|sc2|sc1|sc1|count_out[5]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~47_combout\,
	datab => \sc0|sc2|sc1|sc1|count_out[5]~7_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~104_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~186_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~187_combout\);

-- Location: LCCOMB_X67_Y33_N20
\sc0|sc2|sc1|sc1|process_0~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~102_combout\ = (\sc0|sc2|sc1|sc0|Reg\(97)) # ((\sc0|sc2|sc1|sc0|Reg\(98)) # ((\sc0|sc2|sc1|sc0|Reg\(96)) # (!\sc0|sc2|sc1|sc1|count_out[5]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(97),
	datab => \sc0|sc2|sc1|sc0|Reg\(98),
	datac => \sc0|sc2|sc1|sc1|count_out[5]~9_combout\,
	datad => \sc0|sc2|sc1|sc0|Reg\(96),
	combout => \sc0|sc2|sc1|sc1|process_0~102_combout\);

-- Location: LCCOMB_X67_Y33_N4
\sc0|sc2|sc1|sc1|count_out[4]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[4]~30_combout\ = (\sc0|sc2|sc1|sc1|count_out[4]~10_combout\ & (!\sc0|sc2|sc1|sc0|Reg\(108) & \sc0|sc2|sc1|sc1|process_0~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|count_out[4]~10_combout\,
	datab => \sc0|sc2|sc1|sc0|Reg\(108),
	datac => \sc0|sc2|sc1|sc1|process_0~51_combout\,
	combout => \sc0|sc2|sc1|sc1|count_out[4]~30_combout\);

-- Location: LCCOMB_X67_Y33_N16
\sc0|sc2|sc1|sc1|count_out[4]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[4]~31_combout\ = (\sc0|sc2|sc1|sc1|count_out[4]~30_combout\) # (((\sc0|sc2|sc1|sc1|process_0~187_combout\ & \sc0|sc2|sc1|sc1|process_0~102_combout\)) # (!\sc0|sc2|sc1|sc1|process_0~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~187_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~102_combout\,
	datac => \sc0|sc2|sc1|sc1|count_out[4]~30_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~52_combout\,
	combout => \sc0|sc2|sc1|sc1|count_out[4]~31_combout\);

-- Location: LCCOMB_X66_Y33_N6
\sc0|sc2|sc1|sc1|count_out[4]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[4]~32_combout\ = (\RST~input_o\ & ((\sc0|sc2|sc1|sc1|process_0~160_combout\) # ((\sc0|sc2|sc1|sc1|process_0~113_combout\ & \sc0|sc2|sc1|sc1|count_out[4]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~160_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~113_combout\,
	datac => \RST~input_o\,
	datad => \sc0|sc2|sc1|sc1|count_out[4]~31_combout\,
	combout => \sc0|sc2|sc1|sc1|count_out[4]~32_combout\);

-- Location: LCCOMB_X75_Y33_N22
\sc1|sc4|sc1|process_0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~62_combout\ = (\sc1|sc4|sc0|Reg\(98)) # ((\sc1|sc4|sc0|Reg\(97)) # ((\sc1|sc4|sc0|Reg\(96)) # (!\sc1|sc4|sc1|count_out[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(98),
	datab => \sc1|sc4|sc0|Reg\(97),
	datac => \sc1|sc4|sc0|Reg\(96),
	datad => \sc1|sc4|sc1|count_out[5]~8_combout\,
	combout => \sc1|sc4|sc1|process_0~62_combout\);

-- Location: LCCOMB_X76_Y33_N18
\sc1|sc4|sc1|process_0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~66_combout\ = (\sc1|sc4|sc0|Reg\(92)) # (((\sc1|sc4|sc0|Reg\(93)) # (!\sc1|sc4|sc1|process_0~50_combout\)) # (!\sc1|sc4|sc1|process_0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(92),
	datab => \sc1|sc4|sc1|process_0~14_combout\,
	datac => \sc1|sc4|sc0|Reg\(93),
	datad => \sc1|sc4|sc1|process_0~50_combout\,
	combout => \sc1|sc4|sc1|process_0~66_combout\);

-- Location: LCCOMB_X74_Y35_N14
\sc1|sc4|sc1|process_0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~94_combout\ = (\sc1|sc4|sc0|Reg\(28)) # ((\sc1|sc4|sc0|Reg\(26)) # ((\sc1|sc4|sc0|Reg\(27)) # (!\sc1|sc4|sc1|process_0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(28),
	datab => \sc1|sc4|sc0|Reg\(26),
	datac => \sc1|sc4|sc0|Reg\(27),
	datad => \sc1|sc4|sc1|process_0~35_combout\,
	combout => \sc1|sc4|sc1|process_0~94_combout\);

-- Location: LCCOMB_X75_Y36_N18
\sc1|sc4|sc1|process_0~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~183_combout\ = (\sc1|sc4|sc1|process_0~94_combout\ & (\sc1|sc4|sc1|process_0~33_combout\)) # (!\sc1|sc4|sc1|process_0~94_combout\ & ((!\sc1|sc4|sc1|count_out[5]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~94_combout\,
	datac => \sc1|sc4|sc1|process_0~33_combout\,
	datad => \sc1|sc4|sc1|count_out[5]~6_combout\,
	combout => \sc1|sc4|sc1|process_0~183_combout\);

-- Location: LCCOMB_X75_Y36_N8
\sc1|sc4|sc1|process_0~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~184_combout\ = (\sc1|sc4|sc1|process_0~183_combout\) # ((!\sc1|sc4|sc1|process_0~40_combout\ & \sc1|sc4|sc1|process_0~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~40_combout\,
	datac => \sc1|sc4|sc1|process_0~23_combout\,
	datad => \sc1|sc4|sc1|process_0~183_combout\,
	combout => \sc1|sc4|sc1|process_0~184_combout\);

-- Location: LCCOMB_X75_Y34_N30
\sc1|sc4|sc1|process_0~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~106_combout\ = ((\sc1|sc4|sc0|Reg\(77)) # ((\sc1|sc4|sc0|Reg\(78)) # (\sc1|sc4|sc0|Reg\(76)))) # (!\sc1|sc4|sc1|process_0~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~48_combout\,
	datab => \sc1|sc4|sc0|Reg\(77),
	datac => \sc1|sc4|sc0|Reg\(78),
	datad => \sc1|sc4|sc0|Reg\(76),
	combout => \sc1|sc4|sc1|process_0~106_combout\);

-- Location: LCCOMB_X76_Y33_N20
\sc1|sc4|sc1|process_0~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~185_combout\ = (\sc1|sc4|sc1|process_0~184_combout\ & ((\sc1|sc4|sc1|process_0~187_combout\) # ((!\sc1|sc4|sc0|Reg\(79) & !\sc1|sc4|sc1|process_0~106_combout\)))) # (!\sc1|sc4|sc1|process_0~184_combout\ & (!\sc1|sc4|sc0|Reg\(79) & 
-- (!\sc1|sc4|sc1|process_0~106_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~184_combout\,
	datab => \sc1|sc4|sc0|Reg\(79),
	datac => \sc1|sc4|sc1|process_0~106_combout\,
	datad => \sc1|sc4|sc1|process_0~187_combout\,
	combout => \sc1|sc4|sc1|process_0~185_combout\);

-- Location: LCCOMB_X76_Y33_N14
\sc1|sc4|sc1|process_0~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~186_combout\ = (\sc1|sc4|sc1|process_0~66_combout\ & (((\sc1|sc4|sc1|process_0~185_combout\) # (!\sc1|sc4|sc1|process_0~49_combout\)))) # (!\sc1|sc4|sc1|process_0~66_combout\ & (!\sc1|sc4|sc1|count_out[5]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|count_out[5]~5_combout\,
	datab => \sc1|sc4|sc1|process_0~66_combout\,
	datac => \sc1|sc4|sc1|process_0~49_combout\,
	datad => \sc1|sc4|sc1|process_0~185_combout\,
	combout => \sc1|sc4|sc1|process_0~186_combout\);

-- Location: LCCOMB_X75_Y35_N26
\sc1|sc4|sc1|count_out[4]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[4]~30_combout\ = (!\sc1|sc4|sc0|Reg\(108) & (\sc1|sc4|sc1|count_out[4]~9_combout\ & \sc1|sc4|sc1|process_0~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc4|sc0|Reg\(108),
	datac => \sc1|sc4|sc1|count_out[4]~9_combout\,
	datad => \sc1|sc4|sc1|process_0~53_combout\,
	combout => \sc1|sc4|sc1|count_out[4]~30_combout\);

-- Location: LCCOMB_X75_Y33_N6
\sc1|sc4|sc1|count_out[4]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[4]~31_combout\ = (\sc1|sc4|sc1|count_out[4]~30_combout\) # (((\sc1|sc4|sc1|process_0~62_combout\ & \sc1|sc4|sc1|process_0~186_combout\)) # (!\sc1|sc4|sc1|process_0~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~62_combout\,
	datab => \sc1|sc4|sc1|process_0~186_combout\,
	datac => \sc1|sc4|sc1|count_out[4]~30_combout\,
	datad => \sc1|sc4|sc1|process_0~54_combout\,
	combout => \sc1|sc4|sc1|count_out[4]~31_combout\);

-- Location: LCCOMB_X74_Y33_N30
\sc1|sc4|sc1|count_out[4]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[4]~32_combout\ = (\RST~input_o\ & ((\sc1|sc4|sc1|process_0~161_combout\) # ((\sc1|sc4|sc1|process_0~115_combout\ & \sc1|sc4|sc1|count_out[4]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \sc1|sc4|sc1|process_0~115_combout\,
	datac => \sc1|sc4|sc1|process_0~161_combout\,
	datad => \sc1|sc4|sc1|count_out[4]~31_combout\,
	combout => \sc1|sc4|sc1|count_out[4]~32_combout\);

-- Location: LCCOMB_X75_Y35_N22
\sc1|sc4|sc1|process_0~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~113_combout\ = (\sc1|sc4|sc0|Reg\(108)) # (!\sc1|sc4|sc1|process_0~53_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc4|sc0|Reg\(108),
	datad => \sc1|sc4|sc1|process_0~53_combout\,
	combout => \sc1|sc4|sc1|process_0~113_combout\);

-- Location: LCCOMB_X76_Y35_N18
\sc1|sc4|sc1|process_0~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~182_combout\ = (!\sc1|sc4|sc0|Reg\(54) & (!\sc1|sc4|sc1|process_0~20_combout\ & (\sc1|sc4|sc1|process_0~41_combout\ & !\sc1|sc4|sc0|Reg\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(54),
	datab => \sc1|sc4|sc1|process_0~20_combout\,
	datac => \sc1|sc4|sc1|process_0~41_combout\,
	datad => \sc1|sc4|sc0|Reg\(55),
	combout => \sc1|sc4|sc1|process_0~182_combout\);

-- Location: LCCOMB_X74_Y38_N14
\sc1|sc4|sc1|count_out[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[3]~20_combout\ = (\sc1|sc4|sc1|process_0~29_combout\ & (\sc1|sc4|sc1|process_0~30_combout\ & ((\sc1|sc4|sc1|process_0~32_combout\) # (!\sc1|sc4|sc1|process_0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~32_combout\,
	datab => \sc1|sc4|sc1|process_0~29_combout\,
	datac => \sc1|sc4|sc1|process_0~28_combout\,
	datad => \sc1|sc4|sc1|process_0~30_combout\,
	combout => \sc1|sc4|sc1|count_out[3]~20_combout\);

-- Location: LCCOMB_X74_Y35_N20
\sc1|sc4|sc1|count_out[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[3]~21_combout\ = (\sc1|sc4|sc1|process_0~94_combout\ & ((\sc1|sc4|sc1|count_out[3]~20_combout\) # ((!\sc1|sc4|sc1|process_0~34_combout\)))) # (!\sc1|sc4|sc1|process_0~94_combout\ & (((!\sc1|sc4|sc1|count_out[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|count_out[3]~20_combout\,
	datab => \sc1|sc4|sc1|count_out[5]~6_combout\,
	datac => \sc1|sc4|sc1|process_0~94_combout\,
	datad => \sc1|sc4|sc1|process_0~34_combout\,
	combout => \sc1|sc4|sc1|count_out[3]~21_combout\);

-- Location: LCCOMB_X74_Y35_N24
\sc1|sc4|sc1|process_0~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~189_combout\ = (\sc1|sc4|sc0|Reg\(33)) # ((\sc1|sc4|sc0|Reg\(32)) # (!\sc1|sc4|sc1|count_out[5]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(33),
	datab => \sc1|sc4|sc0|Reg\(32),
	datad => \sc1|sc4|sc1|count_out[5]~7_combout\,
	combout => \sc1|sc4|sc1|process_0~189_combout\);

-- Location: LCCOMB_X74_Y35_N18
\sc1|sc4|sc1|count_out[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[3]~22_combout\ = (\sc1|sc4|sc0|Reg\(39) & (\sc1|sc4|sc1|count_out[3]~21_combout\ & ((\sc1|sc4|sc1|process_0~189_combout\)))) # (!\sc1|sc4|sc0|Reg\(39) & (((\sc1|sc4|sc1|count_out[3]~21_combout\ & 
-- \sc1|sc4|sc1|process_0~189_combout\)) # (!\sc1|sc4|sc1|process_0~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(39),
	datab => \sc1|sc4|sc1|count_out[3]~21_combout\,
	datac => \sc1|sc4|sc1|process_0~38_combout\,
	datad => \sc1|sc4|sc1|process_0~189_combout\,
	combout => \sc1|sc4|sc1|count_out[3]~22_combout\);

-- Location: LCCOMB_X74_Y35_N30
\sc1|sc4|sc1|count_out[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[3]~23_combout\ = (\sc1|sc4|sc1|process_0~40_combout\ & ((\sc1|sc4|sc1|count_out[3]~22_combout\))) # (!\sc1|sc4|sc1|process_0~40_combout\ & (!\sc1|sc4|sc1|process_0~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~23_combout\,
	datab => \sc1|sc4|sc1|count_out[3]~22_combout\,
	datad => \sc1|sc4|sc1|process_0~40_combout\,
	combout => \sc1|sc4|sc1|count_out[3]~23_combout\);

-- Location: LCCOMB_X75_Y34_N14
\sc1|sc4|sc1|count_out[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[3]~24_combout\ = (\sc1|sc4|sc1|process_0~42_combout\ & (((\sc1|sc4|sc1|process_0~182_combout\) # (\sc1|sc4|sc1|count_out[3]~23_combout\)))) # (!\sc1|sc4|sc1|process_0~42_combout\ & (\sc1|sc4|sc1|process_0~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~44_combout\,
	datab => \sc1|sc4|sc1|process_0~182_combout\,
	datac => \sc1|sc4|sc1|count_out[3]~23_combout\,
	datad => \sc1|sc4|sc1|process_0~42_combout\,
	combout => \sc1|sc4|sc1|count_out[3]~24_combout\);

-- Location: LCCOMB_X75_Y34_N16
\sc1|sc4|sc1|count_out[3]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[3]~37_combout\ = (!\sc1|sc4|sc0|Reg\(69) & (!\sc1|sc4|sc0|Reg\(71) & (!\sc1|sc4|sc0|Reg\(70) & !\sc1|sc4|sc1|process_0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(69),
	datab => \sc1|sc4|sc0|Reg\(71),
	datac => \sc1|sc4|sc0|Reg\(70),
	datad => \sc1|sc4|sc1|process_0~46_combout\,
	combout => \sc1|sc4|sc1|count_out[3]~37_combout\);

-- Location: LCCOMB_X75_Y34_N20
\sc1|sc4|sc1|count_out[3]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[3]~25_combout\ = (\sc1|sc4|sc1|process_0~106_combout\ & (((\sc1|sc4|sc1|count_out[3]~24_combout\) # (\sc1|sc4|sc1|count_out[3]~37_combout\)))) # (!\sc1|sc4|sc1|process_0~106_combout\ & (\sc1|sc4|sc0|Reg\(79)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(79),
	datab => \sc1|sc4|sc1|count_out[3]~24_combout\,
	datac => \sc1|sc4|sc1|process_0~106_combout\,
	datad => \sc1|sc4|sc1|count_out[3]~37_combout\,
	combout => \sc1|sc4|sc1|count_out[3]~25_combout\);

-- Location: LCCOMB_X75_Y34_N2
\sc1|sc4|sc1|count_out[3]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[3]~26_combout\ = (\sc1|sc4|sc1|process_0~49_combout\ & ((\sc1|sc4|sc1|count_out[3]~25_combout\))) # (!\sc1|sc4|sc1|process_0~49_combout\ & (\sc1|sc4|sc1|process_0~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~49_combout\,
	datab => \sc1|sc4|sc1|process_0~15_combout\,
	datad => \sc1|sc4|sc1|count_out[3]~25_combout\,
	combout => \sc1|sc4|sc1|count_out[3]~26_combout\);

-- Location: LCCOMB_X75_Y34_N18
\sc1|sc4|sc1|count_out[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[3]~38_combout\ = (\sc1|sc4|sc1|process_0~66_combout\ & (((\sc1|sc4|sc1|count_out[3]~26_combout\)))) # (!\sc1|sc4|sc1|process_0~66_combout\ & ((\sc1|sc4|sc0|Reg\(94)) # ((\sc1|sc4|sc0|Reg\(95)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(94),
	datab => \sc1|sc4|sc0|Reg\(95),
	datac => \sc1|sc4|sc1|process_0~66_combout\,
	datad => \sc1|sc4|sc1|count_out[3]~26_combout\,
	combout => \sc1|sc4|sc1|count_out[3]~38_combout\);

-- Location: LCCOMB_X74_Y33_N20
\sc1|sc4|sc1|count_out[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[3]~27_combout\ = (\sc1|sc4|sc1|process_0~113_combout\ & (((\sc1|sc4|sc1|count_out[3]~38_combout\)) # (!\sc1|sc4|sc1|process_0~52_combout\))) # (!\sc1|sc4|sc1|process_0~113_combout\ & (((!\sc1|sc4|sc1|count_out[4]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~52_combout\,
	datab => \sc1|sc4|sc1|count_out[4]~9_combout\,
	datac => \sc1|sc4|sc1|process_0~113_combout\,
	datad => \sc1|sc4|sc1|count_out[3]~38_combout\,
	combout => \sc1|sc4|sc1|count_out[3]~27_combout\);

-- Location: LCCOMB_X74_Y33_N10
\sc1|sc4|sc1|count_out[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[3]~28_combout\ = (\sc1|sc4|sc0|Reg\(119) & (\sc1|sc4|sc1|process_0~54_combout\ & ((\sc1|sc4|sc1|count_out[3]~27_combout\)))) # (!\sc1|sc4|sc0|Reg\(119) & (((\sc1|sc4|sc1|process_0~54_combout\ & 
-- \sc1|sc4|sc1|count_out[3]~27_combout\)) # (!\sc1|sc4|sc1|process_0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(119),
	datab => \sc1|sc4|sc1|process_0~54_combout\,
	datac => \sc1|sc4|sc1|process_0~56_combout\,
	datad => \sc1|sc4|sc1|count_out[3]~27_combout\,
	combout => \sc1|sc4|sc1|count_out[3]~28_combout\);

-- Location: LCCOMB_X74_Y33_N0
\sc1|sc4|sc1|count_out[3]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[3]~29_combout\ = (\RST~input_o\ & ((\sc1|sc4|sc1|process_0~161_combout\) # ((\sc1|sc4|sc1|process_0~115_combout\ & \sc1|sc4|sc1|count_out[3]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \sc1|sc4|sc1|process_0~115_combout\,
	datac => \sc1|sc4|sc1|process_0~161_combout\,
	datad => \sc1|sc4|sc1|count_out[3]~28_combout\,
	combout => \sc1|sc4|sc1|count_out[3]~29_combout\);

-- Location: LCCOMB_X67_Y33_N14
\sc0|sc2|sc1|sc1|process_0~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~111_combout\ = (\sc0|sc2|sc1|sc0|Reg\(108)) # (!\sc0|sc2|sc1|sc1|process_0~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc0|sc2|sc1|sc0|Reg\(108),
	datac => \sc0|sc2|sc1|sc1|process_0~51_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~111_combout\);

-- Location: LCCOMB_X69_Y34_N28
\sc0|sc2|sc1|sc1|process_0~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~182_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(52) & (\sc0|sc2|sc1|sc1|process_0~18_combout\ & (!\sc0|sc2|sc1|sc0|Reg\(53) & \sc0|sc2|sc1|sc1|process_0~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(52),
	datab => \sc0|sc2|sc1|sc1|process_0~18_combout\,
	datac => \sc0|sc2|sc1|sc0|Reg\(53),
	datad => \sc0|sc2|sc1|sc1|process_0~39_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~182_combout\);

-- Location: LCCOMB_X68_Y37_N22
\sc0|sc2|sc1|sc1|count_out[3]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[3]~37_combout\ = (\sc0|sc2|sc1|sc1|process_0~30_combout\ & ((\sc0|sc2|sc1|sc0|Reg\(15)) # ((\sc0|sc2|sc1|sc0|Reg\(14)) # (\sc0|sc2|sc1|sc1|process_0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(15),
	datab => \sc0|sc2|sc1|sc1|process_0~30_combout\,
	datac => \sc0|sc2|sc1|sc0|Reg\(14),
	datad => \sc0|sc2|sc1|sc1|process_0~25_combout\,
	combout => \sc0|sc2|sc1|sc1|count_out[3]~37_combout\);

-- Location: LCCOMB_X68_Y37_N2
\sc0|sc2|sc1|sc1|process_0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~76_combout\ = (\sc0|sc2|sc1|sc0|Reg\(19)) # ((\sc0|sc2|sc1|sc1|process_0~32_combout\) # (\sc0|sc2|sc1|sc1|process_0~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc0|sc2|sc1|sc0|Reg\(19),
	datac => \sc0|sc2|sc1|sc1|process_0~32_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~31_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~76_combout\);

-- Location: LCCOMB_X68_Y37_N6
\sc0|sc2|sc1|sc1|count_out[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[3]~21_combout\ = (\sc0|sc2|sc1|sc1|process_0~35_combout\ & ((\sc0|sc2|sc1|sc1|count_out[3]~37_combout\) # ((!\sc0|sc2|sc1|sc1|process_0~76_combout\)))) # (!\sc0|sc2|sc1|sc1|process_0~35_combout\ & 
-- (((!\sc0|sc2|sc1|sc1|count_out[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|count_out[3]~37_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~76_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~35_combout\,
	datad => \sc0|sc2|sc1|sc1|count_out[5]~8_combout\,
	combout => \sc0|sc2|sc1|sc1|count_out[3]~21_combout\);

-- Location: LCCOMB_X69_Y37_N30
\sc0|sc2|sc1|sc1|process_0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~86_combout\ = ((\sc0|sc2|sc1|sc0|Reg\(32)) # ((\sc0|sc2|sc1|sc0|Reg\(33)) # (\sc0|sc2|sc1|sc1|process_0~35_combout\))) # (!\sc0|sc2|sc1|sc1|count_out[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|count_out[5]~8_combout\,
	datab => \sc0|sc2|sc1|sc0|Reg\(32),
	datac => \sc0|sc2|sc1|sc0|Reg\(33),
	datad => \sc0|sc2|sc1|sc1|process_0~35_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~86_combout\);

-- Location: LCCOMB_X69_Y35_N24
\sc0|sc2|sc1|sc1|process_0~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~188_combout\ = (\sc0|sc2|sc1|sc0|Reg\(36)) # ((\sc0|sc2|sc1|sc0|Reg\(37)) # ((\sc0|sc2|sc1|sc0|Reg\(38)) # (!\sc0|sc2|sc1|sc1|process_0~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(36),
	datab => \sc0|sc2|sc1|sc0|Reg\(37),
	datac => \sc0|sc2|sc1|sc0|Reg\(38),
	datad => \sc0|sc2|sc1|sc1|process_0~37_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~188_combout\);

-- Location: LCCOMB_X68_Y37_N4
\sc0|sc2|sc1|sc1|count_out[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[3]~22_combout\ = (\sc0|sc2|sc1|sc1|count_out[3]~21_combout\ & ((\sc0|sc2|sc1|sc1|process_0~86_combout\) # ((!\sc0|sc2|sc1|sc0|Reg\(39) & !\sc0|sc2|sc1|sc1|process_0~188_combout\)))) # (!\sc0|sc2|sc1|sc1|count_out[3]~21_combout\ 
-- & (!\sc0|sc2|sc1|sc0|Reg\(39) & ((!\sc0|sc2|sc1|sc1|process_0~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|count_out[3]~21_combout\,
	datab => \sc0|sc2|sc1|sc0|Reg\(39),
	datac => \sc0|sc2|sc1|sc1|process_0~86_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~188_combout\,
	combout => \sc0|sc2|sc1|sc1|count_out[3]~22_combout\);

-- Location: LCCOMB_X69_Y34_N24
\sc0|sc2|sc1|sc1|count_out[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[3]~23_combout\ = (\sc0|sc2|sc1|sc1|process_0~38_combout\ & ((\sc0|sc2|sc1|sc1|count_out[3]~22_combout\))) # (!\sc0|sc2|sc1|sc1|process_0~38_combout\ & (!\sc0|sc2|sc1|sc1|process_0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~19_combout\,
	datac => \sc0|sc2|sc1|sc1|count_out[3]~22_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~38_combout\,
	combout => \sc0|sc2|sc1|sc1|count_out[3]~23_combout\);

-- Location: LCCOMB_X69_Y34_N30
\sc0|sc2|sc1|sc1|count_out[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[3]~24_combout\ = (\sc0|sc2|sc1|sc1|process_0~67_combout\ & ((\sc0|sc2|sc1|sc1|process_0~182_combout\) # ((\sc0|sc2|sc1|sc1|count_out[3]~23_combout\) # (!\sc0|sc2|sc1|sc1|process_0~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~67_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~182_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~40_combout\,
	datad => \sc0|sc2|sc1|sc1|count_out[3]~23_combout\,
	combout => \sc0|sc2|sc1|sc1|count_out[3]~24_combout\);

-- Location: LCCOMB_X67_Y34_N14
\sc0|sc2|sc1|sc1|count_out[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[3]~38_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(71) & (!\sc0|sc2|sc1|sc0|Reg\(69) & (!\sc0|sc2|sc1|sc0|Reg\(70) & !\sc0|sc2|sc1|sc1|process_0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(71),
	datab => \sc0|sc2|sc1|sc0|Reg\(69),
	datac => \sc0|sc2|sc1|sc0|Reg\(70),
	datad => \sc0|sc2|sc1|sc1|process_0~44_combout\,
	combout => \sc0|sc2|sc1|sc1|count_out[3]~38_combout\);

-- Location: LCCOMB_X67_Y33_N12
\sc0|sc2|sc1|sc1|count_out[3]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[3]~25_combout\ = (\sc0|sc2|sc1|sc1|process_0~65_combout\ & (((\sc0|sc2|sc1|sc1|count_out[3]~24_combout\) # (\sc0|sc2|sc1|sc1|count_out[3]~38_combout\)))) # (!\sc0|sc2|sc1|sc1|process_0~65_combout\ & (\sc0|sc2|sc1|sc0|Reg\(79)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(79),
	datab => \sc0|sc2|sc1|sc1|process_0~65_combout\,
	datac => \sc0|sc2|sc1|sc1|count_out[3]~24_combout\,
	datad => \sc0|sc2|sc1|sc1|count_out[3]~38_combout\,
	combout => \sc0|sc2|sc1|sc1|count_out[3]~25_combout\);

-- Location: LCCOMB_X67_Y33_N30
\sc0|sc2|sc1|sc1|count_out[3]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[3]~26_combout\ = (\sc0|sc2|sc1|sc1|process_0~47_combout\ & ((\sc0|sc2|sc1|sc1|count_out[3]~25_combout\))) # (!\sc0|sc2|sc1|sc1|process_0~47_combout\ & (\sc0|sc2|sc1|sc1|process_0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~47_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~11_combout\,
	datad => \sc0|sc2|sc1|sc1|count_out[3]~25_combout\,
	combout => \sc0|sc2|sc1|sc1|count_out[3]~26_combout\);

-- Location: LCCOMB_X67_Y33_N6
\sc0|sc2|sc1|sc1|count_out[3]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[3]~39_combout\ = (\sc0|sc2|sc1|sc1|process_0~104_combout\ & (((\sc0|sc2|sc1|sc1|count_out[3]~26_combout\)))) # (!\sc0|sc2|sc1|sc1|process_0~104_combout\ & ((\sc0|sc2|sc1|sc0|Reg\(95)) # ((\sc0|sc2|sc1|sc0|Reg\(94)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(95),
	datab => \sc0|sc2|sc1|sc1|process_0~104_combout\,
	datac => \sc0|sc2|sc1|sc1|count_out[3]~26_combout\,
	datad => \sc0|sc2|sc1|sc0|Reg\(94),
	combout => \sc0|sc2|sc1|sc1|count_out[3]~39_combout\);

-- Location: LCCOMB_X67_Y33_N0
\sc0|sc2|sc1|sc1|count_out[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[3]~27_combout\ = (\sc0|sc2|sc1|sc1|process_0~111_combout\ & (((\sc0|sc2|sc1|sc1|count_out[3]~39_combout\) # (!\sc0|sc2|sc1|sc1|process_0~50_combout\)))) # (!\sc0|sc2|sc1|sc1|process_0~111_combout\ & 
-- (!\sc0|sc2|sc1|sc1|count_out[4]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|count_out[4]~10_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~50_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~111_combout\,
	datad => \sc0|sc2|sc1|sc1|count_out[3]~39_combout\,
	combout => \sc0|sc2|sc1|sc1|count_out[3]~27_combout\);

-- Location: LCCOMB_X67_Y33_N10
\sc0|sc2|sc1|sc1|count_out[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[3]~28_combout\ = (\sc0|sc2|sc1|sc1|process_0~52_combout\ & ((\sc0|sc2|sc1|sc1|count_out[3]~27_combout\) # ((!\sc0|sc2|sc1|sc0|Reg\(119) & !\sc0|sc2|sc1|sc1|process_0~54_combout\)))) # (!\sc0|sc2|sc1|sc1|process_0~52_combout\ & 
-- (!\sc0|sc2|sc1|sc0|Reg\(119) & (!\sc0|sc2|sc1|sc1|process_0~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~52_combout\,
	datab => \sc0|sc2|sc1|sc0|Reg\(119),
	datac => \sc0|sc2|sc1|sc1|process_0~54_combout\,
	datad => \sc0|sc2|sc1|sc1|count_out[3]~27_combout\,
	combout => \sc0|sc2|sc1|sc1|count_out[3]~28_combout\);

-- Location: LCCOMB_X66_Y33_N4
\sc0|sc2|sc1|sc1|count_out[3]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[3]~29_combout\ = (\RST~input_o\ & ((\sc0|sc2|sc1|sc1|process_0~160_combout\) # ((\sc0|sc2|sc1|sc1|process_0~113_combout\ & \sc0|sc2|sc1|sc1|count_out[3]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \sc0|sc2|sc1|sc1|process_0~113_combout\,
	datac => \sc0|sc2|sc1|sc1|count_out[3]~28_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~160_combout\,
	combout => \sc0|sc2|sc1|sc1|count_out[3]~29_combout\);

-- Location: LCCOMB_X72_Y33_N14
\sc1|sc4|sc1|process_0~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~158_combout\ = (!\sc1|sc4|sc0|Reg\(115) & !\sc1|sc4|sc0|Reg\(114))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc4|sc0|Reg\(115),
	datac => \sc1|sc4|sc0|Reg\(114),
	combout => \sc1|sc4|sc1|process_0~158_combout\);

-- Location: LCCOMB_X76_Y33_N30
\sc1|sc4|sc1|process_0~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~159_combout\ = (\sc1|sc4|sc1|process_0~158_combout\ & (\sc1|sc4|sc0|Reg\(119) & (!\sc1|sc4|sc1|process_0~54_combout\ & !\sc1|sc4|sc1|process_0~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~158_combout\,
	datab => \sc1|sc4|sc0|Reg\(119),
	datac => \sc1|sc4|sc1|process_0~54_combout\,
	datad => \sc1|sc4|sc1|process_0~55_combout\,
	combout => \sc1|sc4|sc1|process_0~159_combout\);

-- Location: LCCOMB_X76_Y33_N8
\sc1|sc4|sc1|process_0~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~162_combout\ = (!\sc1|sc4|sc1|process_0~66_combout\ & (((!\sc1|sc4|sc1|process_0~12_combout\ & !\sc1|sc4|sc0|Reg\(99))) # (!\sc1|sc4|sc1|count_out[5]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|count_out[5]~5_combout\,
	datab => \sc1|sc4|sc1|process_0~12_combout\,
	datac => \sc1|sc4|sc0|Reg\(99),
	datad => \sc1|sc4|sc1|process_0~66_combout\,
	combout => \sc1|sc4|sc1|process_0~162_combout\);

-- Location: LCCOMB_X76_Y33_N4
\sc1|sc4|sc1|process_0~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~177_combout\ = (!\sc1|sc4|sc1|process_0~15_combout\ & !\sc1|sc4|sc1|process_0~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc4|sc1|process_0~15_combout\,
	datac => \sc1|sc4|sc1|process_0~49_combout\,
	combout => \sc1|sc4|sc1|process_0~177_combout\);

-- Location: LCCOMB_X74_Y34_N30
\sc1|sc4|sc1|process_0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~75_combout\ = (\sc1|sc4|sc0|Reg\(73)) # ((\sc1|sc4|sc0|Reg\(72)) # ((\sc1|sc4|sc1|process_0~46_combout\) # (!\sc1|sc4|sc1|process_0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(73),
	datab => \sc1|sc4|sc0|Reg\(72),
	datac => \sc1|sc4|sc1|process_0~46_combout\,
	datad => \sc1|sc4|sc1|process_0~19_combout\,
	combout => \sc1|sc4|sc1|process_0~75_combout\);

-- Location: LCCOMB_X75_Y34_N28
\sc1|sc4|sc1|process_0~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~163_combout\ = (\sc1|sc4|sc1|process_0~48_combout\ & ((\sc1|sc4|sc0|Reg\(79)) # (\sc1|sc4|sc1|process_0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc4|sc0|Reg\(79),
	datac => \sc1|sc4|sc1|process_0~48_combout\,
	datad => \sc1|sc4|sc1|process_0~16_combout\,
	combout => \sc1|sc4|sc1|process_0~163_combout\);

-- Location: LCCOMB_X76_Y35_N8
\sc1|sc4|sc1|process_0~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~97_combout\ = (!\sc1|sc4|sc0|Reg\(51) & !\sc1|sc4|sc0|Reg\(50))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc1|sc4|sc0|Reg\(51),
	datad => \sc1|sc4|sc0|Reg\(50),
	combout => \sc1|sc4|sc1|process_0~97_combout\);

-- Location: LCCOMB_X75_Y35_N8
\sc1|sc4|sc1|process_0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~77_combout\ = ((\sc1|sc4|sc0|Reg\(48)) # (\sc1|sc4|sc1|process_0~40_combout\)) # (!\sc1|sc4|sc1|process_0~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~23_combout\,
	datab => \sc1|sc4|sc0|Reg\(48),
	datad => \sc1|sc4|sc1|process_0~40_combout\,
	combout => \sc1|sc4|sc1|process_0~77_combout\);

-- Location: LCCOMB_X76_Y35_N2
\sc1|sc4|sc1|process_0~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~98_combout\ = (\sc1|sc4|sc0|Reg\(49)) # ((\sc1|sc4|sc1|process_0~20_combout\) # ((\sc1|sc4|sc1|process_0~77_combout\) # (!\sc1|sc4|sc1|process_0~97_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(49),
	datab => \sc1|sc4|sc1|process_0~20_combout\,
	datac => \sc1|sc4|sc1|process_0~97_combout\,
	datad => \sc1|sc4|sc1|process_0~77_combout\,
	combout => \sc1|sc4|sc1|process_0~98_combout\);

-- Location: LCCOMB_X76_Y37_N22
\sc1|sc4|sc1|process_0~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~164_combout\ = (\sc1|sc4|sc0|Reg\(15)) # ((\sc1|sc4|sc0|Reg\(13)) # ((\sc1|sc4|sc0|Reg\(12)) # (\sc1|sc4|sc0|Reg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(15),
	datab => \sc1|sc4|sc0|Reg\(13),
	datac => \sc1|sc4|sc0|Reg\(12),
	datad => \sc1|sc4|sc0|Reg\(14),
	combout => \sc1|sc4|sc1|process_0~164_combout\);

-- Location: LCCOMB_X75_Y37_N6
\sc1|sc4|sc1|process_0~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~165_combout\ = (\sc1|sc4|sc1|process_0~30_combout\ & (((\sc1|sc4|sc1|process_0~31_combout\ & \sc1|sc4|sc1|process_0~164_combout\)) # (!\sc1|sc4|sc1|process_0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~30_combout\,
	datab => \sc1|sc4|sc1|process_0~31_combout\,
	datac => \sc1|sc4|sc1|process_0~29_combout\,
	datad => \sc1|sc4|sc1|process_0~164_combout\,
	combout => \sc1|sc4|sc1|process_0~165_combout\);

-- Location: LCCOMB_X75_Y37_N2
\sc1|sc4|sc1|process_0~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~188_combout\ = (\sc1|sc4|sc0|Reg\(16)) # ((\sc1|sc4|sc0|Reg\(18)) # ((\sc1|sc4|sc0|Reg\(17)) # (!\sc1|sc4|sc1|process_0~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(16),
	datab => \sc1|sc4|sc0|Reg\(18),
	datac => \sc1|sc4|sc0|Reg\(17),
	datad => \sc1|sc4|sc1|process_0~33_combout\,
	combout => \sc1|sc4|sc1|process_0~188_combout\);

-- Location: LCCOMB_X75_Y37_N24
\sc1|sc4|sc1|process_0~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~166_combout\ = (\sc1|sc4|sc0|Reg\(19) & (\sc1|sc4|sc1|process_0~165_combout\)) # (!\sc1|sc4|sc0|Reg\(19) & ((\sc1|sc4|sc1|process_0~188_combout\ & (\sc1|sc4|sc1|process_0~165_combout\)) # (!\sc1|sc4|sc1|process_0~188_combout\ & 
-- ((\sc1|sc4|sc1|process_0~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~165_combout\,
	datab => \sc1|sc4|sc1|process_0~27_combout\,
	datac => \sc1|sc4|sc0|Reg\(19),
	datad => \sc1|sc4|sc1|process_0~188_combout\,
	combout => \sc1|sc4|sc1|process_0~166_combout\);

-- Location: LCCOMB_X75_Y37_N22
\sc1|sc4|sc1|process_0~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~167_combout\ = (\sc1|sc4|sc1|process_0~166_combout\) # ((!\sc1|sc4|sc0|Reg\(26) & (!\sc1|sc4|sc0|Reg\(27) & \sc1|sc4|sc1|process_0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(26),
	datab => \sc1|sc4|sc0|Reg\(27),
	datac => \sc1|sc4|sc1|process_0~35_combout\,
	datad => \sc1|sc4|sc1|process_0~166_combout\,
	combout => \sc1|sc4|sc1|process_0~167_combout\);

-- Location: LCCOMB_X75_Y37_N8
\sc1|sc4|sc1|process_0~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~168_combout\ = (\sc1|sc4|sc1|process_0~94_combout\ & ((\sc1|sc4|sc1|process_0~167_combout\))) # (!\sc1|sc4|sc1|process_0~94_combout\ & (!\sc1|sc4|sc1|count_out[5]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|count_out[5]~6_combout\,
	datac => \sc1|sc4|sc1|process_0~167_combout\,
	datad => \sc1|sc4|sc1|process_0~94_combout\,
	combout => \sc1|sc4|sc1|process_0~168_combout\);

-- Location: LCCOMB_X75_Y37_N10
\sc1|sc4|sc1|process_0~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~169_combout\ = (\sc1|sc4|sc1|process_0~189_combout\ & (((\sc1|sc4|sc1|process_0~168_combout\)))) # (!\sc1|sc4|sc1|process_0~189_combout\ & (!\sc1|sc4|sc0|Reg\(34) & (!\sc1|sc4|sc0|Reg\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(34),
	datab => \sc1|sc4|sc0|Reg\(35),
	datac => \sc1|sc4|sc1|process_0~168_combout\,
	datad => \sc1|sc4|sc1|process_0~189_combout\,
	combout => \sc1|sc4|sc1|process_0~169_combout\);

-- Location: LCCOMB_X75_Y37_N16
\sc1|sc4|sc1|process_0~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~170_combout\ = (\sc1|sc4|sc1|process_0~38_combout\ & ((\sc1|sc4|sc1|process_0~169_combout\))) # (!\sc1|sc4|sc1|process_0~38_combout\ & (\sc1|sc4|sc0|Reg\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc4|sc0|Reg\(39),
	datac => \sc1|sc4|sc1|process_0~38_combout\,
	datad => \sc1|sc4|sc1|process_0~169_combout\,
	combout => \sc1|sc4|sc1|process_0~170_combout\);

-- Location: LCCOMB_X75_Y37_N26
\sc1|sc4|sc1|process_0~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~171_combout\ = (\sc1|sc4|sc1|process_0~40_combout\ & ((\sc1|sc4|sc1|process_0~170_combout\))) # (!\sc1|sc4|sc1|process_0~40_combout\ & (!\sc1|sc4|sc1|process_0~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~40_combout\,
	datac => \sc1|sc4|sc1|process_0~23_combout\,
	datad => \sc1|sc4|sc1|process_0~170_combout\,
	combout => \sc1|sc4|sc1|process_0~171_combout\);

-- Location: LCCOMB_X75_Y37_N12
\sc1|sc4|sc1|process_0~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~172_combout\ = (\sc1|sc4|sc1|process_0~171_combout\) # ((\sc1|sc4|sc1|process_0~98_combout\ & ((\sc1|sc4|sc1|process_0~41_combout\))) # (!\sc1|sc4|sc1|process_0~98_combout\ & (!\sc1|sc4|sc1|process_0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~22_combout\,
	datab => \sc1|sc4|sc1|process_0~98_combout\,
	datac => \sc1|sc4|sc1|process_0~171_combout\,
	datad => \sc1|sc4|sc1|process_0~41_combout\,
	combout => \sc1|sc4|sc1|process_0~172_combout\);

-- Location: LCCOMB_X75_Y37_N14
\sc1|sc4|sc1|process_0~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~173_combout\ = (\sc1|sc4|sc1|process_0~42_combout\ & (((\sc1|sc4|sc1|process_0~172_combout\)))) # (!\sc1|sc4|sc1|process_0~42_combout\ & (\sc1|sc4|sc1|process_0~43_combout\ & (!\sc1|sc4|sc0|Reg\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~43_combout\,
	datab => \sc1|sc4|sc0|Reg\(59),
	datac => \sc1|sc4|sc1|process_0~42_combout\,
	datad => \sc1|sc4|sc1|process_0~172_combout\,
	combout => \sc1|sc4|sc1|process_0~173_combout\);

-- Location: LCCOMB_X74_Y34_N4
\sc1|sc4|sc1|process_0~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~146_combout\ = (!\sc1|sc4|sc0|Reg\(67) & !\sc1|sc4|sc0|Reg\(66))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc4|sc0|Reg\(67),
	datad => \sc1|sc4|sc0|Reg\(66),
	combout => \sc1|sc4|sc1|process_0~146_combout\);

-- Location: LCCOMB_X74_Y34_N20
\sc1|sc4|sc1|process_0~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~174_combout\ = (!\sc1|sc4|sc0|Reg\(64) & (!\sc1|sc4|sc0|Reg\(65) & (\sc1|sc4|sc1|process_0~146_combout\ & !\sc1|sc4|sc1|process_0~187_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(64),
	datab => \sc1|sc4|sc0|Reg\(65),
	datac => \sc1|sc4|sc1|process_0~146_combout\,
	datad => \sc1|sc4|sc1|process_0~187_combout\,
	combout => \sc1|sc4|sc1|process_0~174_combout\);

-- Location: LCCOMB_X75_Y37_N4
\sc1|sc4|sc1|process_0~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~175_combout\ = (\sc1|sc4|sc1|process_0~173_combout\) # ((\sc1|sc4|sc1|process_0~174_combout\ & ((\sc1|sc4|sc0|Reg\(68)) # (!\sc1|sc4|sc1|process_0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(68),
	datab => \sc1|sc4|sc1|process_0~19_combout\,
	datac => \sc1|sc4|sc1|process_0~173_combout\,
	datad => \sc1|sc4|sc1|process_0~174_combout\,
	combout => \sc1|sc4|sc1|process_0~175_combout\);

-- Location: LCCOMB_X76_Y33_N6
\sc1|sc4|sc1|process_0~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~176_combout\ = (\sc1|sc4|sc1|process_0~49_combout\ & ((\sc1|sc4|sc1|process_0~163_combout\) # ((\sc1|sc4|sc1|process_0~75_combout\ & \sc1|sc4|sc1|process_0~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~49_combout\,
	datab => \sc1|sc4|sc1|process_0~75_combout\,
	datac => \sc1|sc4|sc1|process_0~163_combout\,
	datad => \sc1|sc4|sc1|process_0~175_combout\,
	combout => \sc1|sc4|sc1|process_0~176_combout\);

-- Location: LCCOMB_X76_Y33_N10
\sc1|sc4|sc1|process_0~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~178_combout\ = (\sc1|sc4|sc1|process_0~177_combout\) # ((\sc1|sc4|sc1|process_0~176_combout\) # ((\sc1|sc4|sc1|process_0~14_combout\ & \sc1|sc4|sc1|process_0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~14_combout\,
	datab => \sc1|sc4|sc1|process_0~50_combout\,
	datac => \sc1|sc4|sc1|process_0~177_combout\,
	datad => \sc1|sc4|sc1|process_0~176_combout\,
	combout => \sc1|sc4|sc1|process_0~178_combout\);

-- Location: LCCOMB_X76_Y33_N12
\sc1|sc4|sc1|process_0~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~179_combout\ = (\sc1|sc4|sc1|process_0~52_combout\ & ((\sc1|sc4|sc1|process_0~162_combout\) # ((\sc1|sc4|sc1|process_0~66_combout\ & \sc1|sc4|sc1|process_0~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~52_combout\,
	datab => \sc1|sc4|sc1|process_0~66_combout\,
	datac => \sc1|sc4|sc1|process_0~162_combout\,
	datad => \sc1|sc4|sc1|process_0~178_combout\,
	combout => \sc1|sc4|sc1|process_0~179_combout\);

-- Location: LCCOMB_X76_Y33_N2
\sc1|sc4|sc1|process_0~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~180_combout\ = (\sc1|sc4|sc1|process_0~179_combout\) # ((\sc1|sc4|sc1|process_0~53_combout\ & ((\sc1|sc4|sc0|Reg\(108)) # (!\sc1|sc4|sc1|count_out[4]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(108),
	datab => \sc1|sc4|sc1|count_out[4]~9_combout\,
	datac => \sc1|sc4|sc1|process_0~53_combout\,
	datad => \sc1|sc4|sc1|process_0~179_combout\,
	combout => \sc1|sc4|sc1|process_0~180_combout\);

-- Location: LCCOMB_X76_Y33_N24
\sc1|sc4|sc1|process_0~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~181_combout\ = (\sc1|sc4|sc1|process_0~54_combout\ & (((\sc1|sc4|sc1|process_0~180_combout\)))) # (!\sc1|sc4|sc1|process_0~54_combout\ & (\sc1|sc4|sc1|process_0~55_combout\ & (\sc1|sc4|sc1|process_0~158_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~54_combout\,
	datab => \sc1|sc4|sc1|process_0~55_combout\,
	datac => \sc1|sc4|sc1|process_0~158_combout\,
	datad => \sc1|sc4|sc1|process_0~180_combout\,
	combout => \sc1|sc4|sc1|process_0~181_combout\);

-- Location: LCCOMB_X76_Y33_N26
\sc1|sc4|sc1|count_out[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[2]~19_combout\ = (\RST~input_o\ & ((\sc1|sc4|sc1|process_0~161_combout\) # ((\sc1|sc4|sc1|process_0~159_combout\) # (\sc1|sc4|sc1|process_0~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \sc1|sc4|sc1|process_0~161_combout\,
	datac => \sc1|sc4|sc1|process_0~159_combout\,
	datad => \sc1|sc4|sc1|process_0~181_combout\,
	combout => \sc1|sc4|sc1|count_out[2]~19_combout\);

-- Location: LCCOMB_X66_Y31_N14
\sc0|sc2|sc1|sc1|process_0~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~179_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(115) & !\sc0|sc2|sc1|sc0|Reg\(114))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc0|sc2|sc1|sc0|Reg\(115),
	datad => \sc0|sc2|sc1|sc0|Reg\(114),
	combout => \sc0|sc2|sc1|sc1|process_0~179_combout\);

-- Location: LCCOMB_X66_Y34_N6
\sc0|sc2|sc1|sc1|process_0~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~161_combout\ = (!\sc0|sc2|sc1|sc1|process_0~104_combout\ & (((!\sc0|sc2|sc1|sc1|process_0~8_combout\ & !\sc0|sc2|sc1|sc0|Reg\(99))) # (!\sc0|sc2|sc1|sc1|count_out[5]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~8_combout\,
	datab => \sc0|sc2|sc1|sc0|Reg\(99),
	datac => \sc0|sc2|sc1|sc1|count_out[5]~7_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~104_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~161_combout\);

-- Location: LCCOMB_X67_Y34_N2
\sc0|sc2|sc1|sc1|process_0~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~175_combout\ = (!\sc0|sc2|sc1|sc1|process_0~11_combout\ & !\sc0|sc2|sc1|sc1|process_0~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc0|sc2|sc1|sc1|process_0~11_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~47_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~175_combout\);

-- Location: LCCOMB_X66_Y34_N30
\sc0|sc2|sc1|sc1|process_0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~71_combout\ = ((\sc0|sc2|sc1|sc0|Reg\(72)) # ((\sc0|sc2|sc1|sc0|Reg\(73)) # (\sc0|sc2|sc1|sc1|process_0~44_combout\))) # (!\sc0|sc2|sc1|sc1|process_0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~15_combout\,
	datab => \sc0|sc2|sc1|sc0|Reg\(72),
	datac => \sc0|sc2|sc1|sc0|Reg\(73),
	datad => \sc0|sc2|sc1|sc1|process_0~44_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~71_combout\);

-- Location: LCCOMB_X68_Y34_N14
\sc0|sc2|sc1|sc1|process_0~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~162_combout\ = (\sc0|sc2|sc1|sc1|process_0~46_combout\ & ((\sc0|sc2|sc1|sc0|Reg\(79)) # (\sc0|sc2|sc1|sc1|process_0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(79),
	datac => \sc0|sc2|sc1|sc1|process_0~12_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~46_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~162_combout\);

-- Location: LCCOMB_X68_Y37_N28
\sc0|sc2|sc1|sc1|process_0~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~164_combout\ = (\sc0|sc2|sc1|sc0|Reg\(15)) # ((\sc0|sc2|sc1|sc0|Reg\(13)) # ((\sc0|sc2|sc1|sc0|Reg\(14)) # (\sc0|sc2|sc1|sc0|Reg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(15),
	datab => \sc0|sc2|sc1|sc0|Reg\(13),
	datac => \sc0|sc2|sc1|sc0|Reg\(14),
	datad => \sc0|sc2|sc1|sc0|Reg\(12),
	combout => \sc0|sc2|sc1|sc1|process_0~164_combout\);

-- Location: LCCOMB_X67_Y37_N2
\sc0|sc2|sc1|sc1|process_0~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~166_combout\ = (\sc0|sc2|sc1|sc1|process_0~29_combout\ & (((\sc0|sc2|sc1|sc1|process_0~24_combout\ & \sc0|sc2|sc1|sc1|process_0~164_combout\)) # (!\sc0|sc2|sc1|sc1|process_0~165_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~24_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~165_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~29_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~164_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~166_combout\);

-- Location: LCCOMB_X67_Y37_N12
\sc0|sc2|sc1|sc1|process_0~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~167_combout\ = (\sc0|sc2|sc1|sc0|Reg\(19) & (((\sc0|sc2|sc1|sc1|process_0~166_combout\)))) # (!\sc0|sc2|sc1|sc0|Reg\(19) & ((\sc0|sc2|sc1|sc1|process_0~31_combout\ & ((\sc0|sc2|sc1|sc1|process_0~166_combout\))) # 
-- (!\sc0|sc2|sc1|sc1|process_0~31_combout\ & (\sc0|sc2|sc1|sc1|process_0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~32_combout\,
	datab => \sc0|sc2|sc1|sc0|Reg\(19),
	datac => \sc0|sc2|sc1|sc1|process_0~31_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~166_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~167_combout\);

-- Location: LCCOMB_X68_Y37_N12
\sc0|sc2|sc1|sc1|process_0~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~163_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(25) & (!\sc0|sc2|sc1|sc0|Reg\(27) & (!\sc0|sc2|sc1|sc0|Reg\(26) & \sc0|sc2|sc1|sc1|process_0~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(25),
	datab => \sc0|sc2|sc1|sc0|Reg\(27),
	datac => \sc0|sc2|sc1|sc0|Reg\(26),
	datad => \sc0|sc2|sc1|sc1|process_0~33_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~163_combout\);

-- Location: LCCOMB_X67_Y37_N26
\sc0|sc2|sc1|sc1|process_0~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~168_combout\ = (\sc0|sc2|sc1|sc1|process_0~35_combout\ & ((\sc0|sc2|sc1|sc1|process_0~167_combout\) # ((\sc0|sc2|sc1|sc1|process_0~163_combout\)))) # (!\sc0|sc2|sc1|sc1|process_0~35_combout\ & 
-- (((!\sc0|sc2|sc1|sc1|count_out[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~167_combout\,
	datab => \sc0|sc2|sc1|sc1|count_out[5]~8_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~163_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~35_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~168_combout\);

-- Location: LCCOMB_X66_Y34_N28
\sc0|sc2|sc1|sc1|process_0~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~169_combout\ = (\sc0|sc2|sc1|sc1|process_0~86_combout\ & (((\sc0|sc2|sc1|sc1|process_0~168_combout\)))) # (!\sc0|sc2|sc1|sc1|process_0~86_combout\ & (!\sc0|sc2|sc1|sc0|Reg\(35) & (!\sc0|sc2|sc1|sc0|Reg\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(35),
	datab => \sc0|sc2|sc1|sc0|Reg\(34),
	datac => \sc0|sc2|sc1|sc1|process_0~86_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~168_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~169_combout\);

-- Location: LCCOMB_X66_Y34_N2
\sc0|sc2|sc1|sc1|process_0~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~170_combout\ = (\sc0|sc2|sc1|sc1|process_0~188_combout\ & ((\sc0|sc2|sc1|sc1|process_0~169_combout\))) # (!\sc0|sc2|sc1|sc1|process_0~188_combout\ & (\sc0|sc2|sc1|sc0|Reg\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc0|sc2|sc1|sc0|Reg\(39),
	datac => \sc0|sc2|sc1|sc1|process_0~188_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~169_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~170_combout\);

-- Location: LCCOMB_X66_Y34_N8
\sc0|sc2|sc1|sc1|process_0~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~171_combout\ = (\sc0|sc2|sc1|sc1|process_0~38_combout\ & ((\sc0|sc2|sc1|sc1|process_0~170_combout\))) # (!\sc0|sc2|sc1|sc1|process_0~38_combout\ & (!\sc0|sc2|sc1|sc1|process_0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc0|sc2|sc1|sc1|process_0~19_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~38_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~170_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~171_combout\);

-- Location: LCCOMB_X68_Y34_N22
\sc0|sc2|sc1|sc1|process_0~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~93_combout\ = (\sc0|sc2|sc1|sc0|Reg\(48)) # ((\sc0|sc2|sc1|sc1|process_0~38_combout\) # (!\sc0|sc2|sc1|sc1|process_0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc0|sc2|sc1|sc0|Reg\(48),
	datac => \sc0|sc2|sc1|sc1|process_0~19_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~38_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~93_combout\);

-- Location: LCCOMB_X68_Y34_N24
\sc0|sc2|sc1|sc1|process_0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~94_combout\ = (\sc0|sc2|sc1|sc0|Reg\(52)) # (((\sc0|sc2|sc1|sc1|process_0~93_combout\) # (\sc0|sc2|sc1|sc0|Reg\(53))) # (!\sc0|sc2|sc1|sc1|process_0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(52),
	datab => \sc0|sc2|sc1|sc1|process_0~20_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~93_combout\,
	datad => \sc0|sc2|sc1|sc0|Reg\(53),
	combout => \sc0|sc2|sc1|sc1|process_0~94_combout\);

-- Location: LCCOMB_X66_Y34_N10
\sc0|sc2|sc1|sc1|process_0~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~172_combout\ = (\sc0|sc2|sc1|sc1|process_0~171_combout\) # ((\sc0|sc2|sc1|sc1|process_0~94_combout\ & (\sc0|sc2|sc1|sc1|process_0~39_combout\)) # (!\sc0|sc2|sc1|sc1|process_0~94_combout\ & 
-- ((!\sc0|sc2|sc1|sc1|process_0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~39_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~18_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~171_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~94_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~172_combout\);

-- Location: LCCOMB_X66_Y34_N22
\sc0|sc2|sc1|sc1|process_0~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~190_combout\ = (\sc0|sc2|sc1|sc1|process_0~40_combout\ & (((\sc0|sc2|sc1|sc1|process_0~172_combout\)))) # (!\sc0|sc2|sc1|sc1|process_0~40_combout\ & (\sc0|sc2|sc1|sc1|process_0~41_combout\ & (!\sc0|sc2|sc1|sc0|Reg\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~41_combout\,
	datab => \sc0|sc2|sc1|sc0|Reg\(59),
	datac => \sc0|sc2|sc1|sc1|process_0~40_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~172_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~190_combout\);

-- Location: LCCOMB_X68_Y33_N14
\sc0|sc2|sc1|sc1|process_0~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~147_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(65) & (!\sc0|sc2|sc1|sc0|Reg\(64) & (\sc0|sc2|sc1|sc1|process_0~43_combout\ & !\sc0|sc2|sc1|sc1|process_0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(65),
	datab => \sc0|sc2|sc1|sc0|Reg\(64),
	datac => \sc0|sc2|sc1|sc1|process_0~43_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~67_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~147_combout\);

-- Location: LCCOMB_X66_Y34_N24
\sc0|sc2|sc1|sc1|process_0~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~173_combout\ = (\sc0|sc2|sc1|sc1|process_0~190_combout\) # ((\sc0|sc2|sc1|sc1|process_0~147_combout\ & ((\sc0|sc2|sc1|sc0|Reg\(68)) # (!\sc0|sc2|sc1|sc1|process_0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~15_combout\,
	datab => \sc0|sc2|sc1|sc0|Reg\(68),
	datac => \sc0|sc2|sc1|sc1|process_0~190_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~147_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~173_combout\);

-- Location: LCCOMB_X67_Y34_N12
\sc0|sc2|sc1|sc1|process_0~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~174_combout\ = (\sc0|sc2|sc1|sc1|process_0~47_combout\ & ((\sc0|sc2|sc1|sc1|process_0~162_combout\) # ((\sc0|sc2|sc1|sc1|process_0~71_combout\ & \sc0|sc2|sc1|sc1|process_0~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~71_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~47_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~162_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~173_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~174_combout\);

-- Location: LCCOMB_X67_Y34_N0
\sc0|sc2|sc1|sc1|process_0~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~176_combout\ = (\sc0|sc2|sc1|sc1|process_0~175_combout\) # ((\sc0|sc2|sc1|sc1|process_0~174_combout\) # ((\sc0|sc2|sc1|sc1|process_0~48_combout\ & \sc0|sc2|sc1|sc1|process_0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~48_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~175_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~10_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~174_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~176_combout\);

-- Location: LCCOMB_X67_Y34_N18
\sc0|sc2|sc1|sc1|process_0~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~177_combout\ = (\sc0|sc2|sc1|sc1|process_0~50_combout\ & ((\sc0|sc2|sc1|sc1|process_0~161_combout\) # ((\sc0|sc2|sc1|sc1|process_0~104_combout\ & \sc0|sc2|sc1|sc1|process_0~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~104_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~50_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~161_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~176_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~177_combout\);

-- Location: LCCOMB_X67_Y34_N28
\sc0|sc2|sc1|sc1|process_0~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~178_combout\ = (\sc0|sc2|sc1|sc1|process_0~177_combout\) # ((\sc0|sc2|sc1|sc1|process_0~51_combout\ & ((\sc0|sc2|sc1|sc0|Reg\(108)) # (!\sc0|sc2|sc1|sc1|count_out[4]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(108),
	datab => \sc0|sc2|sc1|sc1|count_out[4]~10_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~51_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~177_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~178_combout\);

-- Location: LCCOMB_X67_Y34_N10
\sc0|sc2|sc1|sc1|process_0~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~180_combout\ = (\sc0|sc2|sc1|sc1|process_0~52_combout\ & (((\sc0|sc2|sc1|sc1|process_0~178_combout\)))) # (!\sc0|sc2|sc1|sc1|process_0~52_combout\ & (\sc0|sc2|sc1|sc1|process_0~179_combout\ & 
-- (\sc0|sc2|sc1|sc1|process_0~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~179_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~53_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~52_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~178_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~180_combout\);

-- Location: LCCOMB_X67_Y34_N24
\sc0|sc2|sc1|sc1|process_0~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~181_combout\ = (\sc0|sc2|sc1|sc1|process_0~160_combout\) # ((\sc0|sc2|sc1|sc1|process_0~180_combout\) # ((!\sc0|sc2|sc1|sc1|process_0~54_combout\ & \sc0|sc2|sc1|sc0|Reg\(119))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~54_combout\,
	datab => \sc0|sc2|sc1|sc0|Reg\(119),
	datac => \sc0|sc2|sc1|sc1|process_0~160_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~180_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~181_combout\);

-- Location: LCCOMB_X67_Y34_N26
\sc0|sc2|sc1|sc1|count_out[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[2]~20_combout\ = (\RST~input_o\ & \sc0|sc2|sc1|sc1|process_0~181_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datad => \sc0|sc2|sc1|sc1|process_0~181_combout\,
	combout => \sc0|sc2|sc1|sc1|count_out[2]~20_combout\);

-- Location: LCCOMB_X70_Y30_N24
\sc0|sc2|sc1|sc1|count_out[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[1]~18_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(125) & ((\sc0|sc2|sc1|sc0|Reg\(126)) # (\sc0|sc2|sc1|sc0|Reg\(127))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(126),
	datab => \sc0|sc2|sc1|sc0|Reg\(127),
	datad => \sc0|sc2|sc1|sc0|Reg\(125),
	combout => \sc0|sc2|sc1|sc1|count_out[1]~18_combout\);

-- Location: LCCOMB_X70_Y30_N22
\sc0|sc2|sc1|sc1|count_out[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[1]~15_combout\ = (\sc0|sc2|sc1|sc0|Reg\(119)) # ((!\sc0|sc2|sc1|sc0|Reg\(120) & !\sc0|sc2|sc1|sc0|Reg\(121)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(119),
	datab => \sc0|sc2|sc1|sc0|Reg\(120),
	datad => \sc0|sc2|sc1|sc0|Reg\(121),
	combout => \sc0|sc2|sc1|sc1|count_out[1]~15_combout\);

-- Location: LCCOMB_X66_Y33_N8
\sc0|sc2|sc1|sc1|count_out[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[1]~16_combout\ = (\RST~input_o\ & (\sc0|sc2|sc1|sc1|count_out[1]~15_combout\ & (!\sc0|sc2|sc1|sc1|process_0~54_combout\ & \sc0|sc2|sc1|sc1|process_0~113_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \sc0|sc2|sc1|sc1|count_out[1]~15_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~54_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~113_combout\,
	combout => \sc0|sc2|sc1|sc1|count_out[1]~16_combout\);

-- Location: LCCOMB_X67_Y31_N10
\sc0|sc2|sc1|sc1|process_0~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~114_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(109) & ((\sc0|sc2|sc1|sc0|Reg\(110)) # (\sc0|sc2|sc1|sc0|Reg\(111))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc0|sc2|sc1|sc0|Reg\(110),
	datac => \sc0|sc2|sc1|sc0|Reg\(111),
	datad => \sc0|sc2|sc1|sc0|Reg\(109),
	combout => \sc0|sc2|sc1|sc1|process_0~114_combout\);

-- Location: LCCOMB_X67_Y33_N8
\sc0|sc2|sc1|sc1|process_0~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~115_combout\ = (\sc0|sc2|sc1|sc1|process_0~114_combout\ & (!\sc0|sc2|sc1|sc0|Reg\(108) & (\sc0|sc2|sc1|sc1|process_0~51_combout\ & \sc0|sc2|sc1|sc1|process_0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~114_combout\,
	datab => \sc0|sc2|sc1|sc0|Reg\(108),
	datac => \sc0|sc2|sc1|sc1|process_0~51_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~52_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~115_combout\);

-- Location: LCCOMB_X66_Y31_N24
\sc0|sc2|sc1|sc1|process_0~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~157_combout\ = (\sc0|sc2|sc1|sc0|Reg\(115)) # ((\sc0|sc2|sc1|sc0|Reg\(114)) # ((!\sc0|sc2|sc1|sc0|Reg\(117) & !\sc0|sc2|sc1|sc0|Reg\(116))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(115),
	datab => \sc0|sc2|sc1|sc0|Reg\(117),
	datac => \sc0|sc2|sc1|sc0|Reg\(116),
	datad => \sc0|sc2|sc1|sc0|Reg\(114),
	combout => \sc0|sc2|sc1|sc1|process_0~157_combout\);

-- Location: LCCOMB_X67_Y33_N22
\sc0|sc2|sc1|sc1|process_0~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~116_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(104) & (!\sc0|sc2|sc1|sc0|Reg\(105) & (!\sc0|sc2|sc1|sc1|process_0~50_combout\ & !\sc0|sc2|sc1|sc1|process_0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(104),
	datab => \sc0|sc2|sc1|sc0|Reg\(105),
	datac => \sc0|sc2|sc1|sc1|process_0~50_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~7_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~116_combout\);

-- Location: LCCOMB_X69_Y32_N24
\sc0|sc2|sc1|sc1|process_0~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~154_combout\ = (\sc0|sc2|sc1|sc0|Reg\(99)) # ((!\sc0|sc2|sc1|sc0|Reg\(101) & !\sc0|sc2|sc1|sc0|Reg\(100)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(101),
	datac => \sc0|sc2|sc1|sc0|Reg\(99),
	datad => \sc0|sc2|sc1|sc0|Reg\(100),
	combout => \sc0|sc2|sc1|sc1|process_0~154_combout\);

-- Location: LCCOMB_X68_Y34_N30
\sc0|sc2|sc1|sc1|process_0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~61_combout\ = (\sc0|sc2|sc1|sc0|Reg\(88)) # ((\sc0|sc2|sc1|sc1|process_0~47_combout\) # (!\sc0|sc2|sc1|sc1|process_0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc0|sc2|sc1|sc0|Reg\(88),
	datac => \sc0|sc2|sc1|sc1|process_0~11_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~47_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~61_combout\);

-- Location: LCCOMB_X69_Y33_N26
\sc0|sc2|sc1|sc1|process_0~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~119_combout\ = (\sc0|sc2|sc1|sc0|Reg\(79)) # ((!\sc0|sc2|sc1|sc0|Reg\(81) & !\sc0|sc2|sc1|sc0|Reg\(80)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(79),
	datab => \sc0|sc2|sc1|sc0|Reg\(81),
	datad => \sc0|sc2|sc1|sc0|Reg\(80),
	combout => \sc0|sc2|sc1|sc1|process_0~119_combout\);

-- Location: LCCOMB_X68_Y33_N16
\sc0|sc2|sc1|sc1|process_0~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~120_combout\ = (\sc0|sc2|sc1|sc1|process_0~119_combout\ & (!\sc0|sc2|sc1|sc1|process_0~65_combout\ & \sc0|sc2|sc1|sc1|process_0~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc0|sc2|sc1|sc1|process_0~119_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~65_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~47_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~120_combout\);

-- Location: LCCOMB_X67_Y32_N28
\sc0|sc2|sc1|sc1|process_0~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~117_combout\ = (\sc0|sc2|sc1|sc0|Reg\(94)) # ((\sc0|sc2|sc1|sc0|Reg\(95)) # ((!\sc0|sc2|sc1|sc0|Reg\(97) & !\sc0|sc2|sc1|sc0|Reg\(96))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(97),
	datab => \sc0|sc2|sc1|sc0|Reg\(96),
	datac => \sc0|sc2|sc1|sc0|Reg\(94),
	datad => \sc0|sc2|sc1|sc0|Reg\(95),
	combout => \sc0|sc2|sc1|sc1|process_0~117_combout\);

-- Location: LCCOMB_X68_Y33_N26
\sc0|sc2|sc1|sc1|process_0~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~118_combout\ = (\sc0|sc2|sc1|sc1|process_0~48_combout\ & (((\sc0|sc2|sc1|sc1|process_0~117_combout\ & !\sc0|sc2|sc1|sc1|process_0~49_combout\)) # (!\sc0|sc2|sc1|sc1|process_0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~117_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~10_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~49_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~48_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~118_combout\);

-- Location: LCCOMB_X69_Y33_N18
\sc0|sc2|sc1|sc1|process_0~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~151_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(85) & (!\sc0|sc2|sc1|sc0|Reg\(84) & ((\sc0|sc2|sc1|sc0|Reg\(87)) # (\sc0|sc2|sc1|sc0|Reg\(86)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(85),
	datab => \sc0|sc2|sc1|sc0|Reg\(84),
	datac => \sc0|sc2|sc1|sc0|Reg\(87),
	datad => \sc0|sc2|sc1|sc0|Reg\(86),
	combout => \sc0|sc2|sc1|sc1|process_0~151_combout\);

-- Location: LCCOMB_X66_Y34_N14
\sc0|sc2|sc1|sc1|process_0~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~121_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(69) & ((\sc0|sc2|sc1|sc0|Reg\(71)) # (\sc0|sc2|sc1|sc0|Reg\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc0|sc2|sc1|sc0|Reg\(71),
	datac => \sc0|sc2|sc1|sc0|Reg\(70),
	datad => \sc0|sc2|sc1|sc0|Reg\(69),
	combout => \sc0|sc2|sc1|sc1|process_0~121_combout\);

-- Location: LCCOMB_X68_Y33_N22
\sc0|sc2|sc1|sc1|process_0~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~122_combout\ = (\sc0|sc2|sc1|sc1|process_0~121_combout\ & (!\sc0|sc2|sc1|sc1|process_0~44_combout\ & ((\sc0|sc2|sc1|sc1|process_0~45_combout\) # (!\sc0|sc2|sc1|sc1|process_0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~15_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~121_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~45_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~44_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~122_combout\);

-- Location: LCCOMB_X69_Y33_N8
\sc0|sc2|sc1|sc1|process_0~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~149_combout\ = (\sc0|sc2|sc1|sc0|Reg\(75)) # ((\sc0|sc2|sc1|sc0|Reg\(74)) # ((!\sc0|sc2|sc1|sc0|Reg\(77) & !\sc0|sc2|sc1|sc0|Reg\(76))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(75),
	datab => \sc0|sc2|sc1|sc0|Reg\(77),
	datac => \sc0|sc2|sc1|sc0|Reg\(76),
	datad => \sc0|sc2|sc1|sc0|Reg\(74),
	combout => \sc0|sc2|sc1|sc1|process_0~149_combout\);

-- Location: LCCOMB_X68_Y33_N0
\sc0|sc2|sc1|sc1|process_0~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~123_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(65) & (!\sc0|sc2|sc1|sc0|Reg\(64) & (!\sc0|sc2|sc1|sc1|process_0~43_combout\ & !\sc0|sc2|sc1|sc1|process_0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(65),
	datab => \sc0|sc2|sc1|sc0|Reg\(64),
	datac => \sc0|sc2|sc1|sc1|process_0~43_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~67_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~123_combout\);

-- Location: LCCOMB_X66_Y34_N4
\sc0|sc2|sc1|sc1|process_0~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~145_combout\ = (\sc0|sc2|sc1|sc0|Reg\(59)) # ((!\sc0|sc2|sc1|sc0|Reg\(60) & !\sc0|sc2|sc1|sc0|Reg\(61)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc0|sc2|sc1|sc0|Reg\(59),
	datac => \sc0|sc2|sc1|sc0|Reg\(60),
	datad => \sc0|sc2|sc1|sc0|Reg\(61),
	combout => \sc0|sc2|sc1|sc1|process_0~145_combout\);

-- Location: LCCOMB_X69_Y35_N12
\sc0|sc2|sc1|sc1|process_0~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~124_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(49) & ((\sc0|sc2|sc1|sc0|Reg\(50)) # (\sc0|sc2|sc1|sc0|Reg\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc0|sc2|sc1|sc0|Reg\(49),
	datac => \sc0|sc2|sc1|sc0|Reg\(50),
	datad => \sc0|sc2|sc1|sc0|Reg\(51),
	combout => \sc0|sc2|sc1|sc1|process_0~124_combout\);

-- Location: LCCOMB_X68_Y33_N30
\sc0|sc2|sc1|sc1|process_0~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~125_combout\ = (\sc0|sc2|sc1|sc1|process_0~124_combout\ & (!\sc0|sc2|sc1|sc1|process_0~93_combout\ & ((\sc0|sc2|sc1|sc1|process_0~16_combout\) # (!\sc0|sc2|sc1|sc1|process_0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~39_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~124_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~16_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~93_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~125_combout\);

-- Location: LCCOMB_X69_Y34_N26
\sc0|sc2|sc1|sc1|process_0~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~143_combout\ = (\sc0|sc2|sc1|sc0|Reg\(55)) # ((\sc0|sc2|sc1|sc0|Reg\(54)) # ((!\sc0|sc2|sc1|sc0|Reg\(57) & !\sc0|sc2|sc1|sc0|Reg\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(57),
	datab => \sc0|sc2|sc1|sc0|Reg\(55),
	datac => \sc0|sc2|sc1|sc0|Reg\(56),
	datad => \sc0|sc2|sc1|sc0|Reg\(54),
	combout => \sc0|sc2|sc1|sc1|process_0~143_combout\);

-- Location: LCCOMB_X69_Y36_N16
\sc0|sc2|sc1|sc1|process_0~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~140_combout\ = (\sc0|sc2|sc1|sc0|Reg\(35)) # ((\sc0|sc2|sc1|sc0|Reg\(34)) # ((!\sc0|sc2|sc1|sc0|Reg\(36) & !\sc0|sc2|sc1|sc0|Reg\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(35),
	datab => \sc0|sc2|sc1|sc0|Reg\(36),
	datac => \sc0|sc2|sc1|sc0|Reg\(34),
	datad => \sc0|sc2|sc1|sc0|Reg\(37),
	combout => \sc0|sc2|sc1|sc1|process_0~140_combout\);

-- Location: LCCOMB_X69_Y37_N14
\sc0|sc2|sc1|sc1|process_0~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~129_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(29) & ((\sc0|sc2|sc1|sc0|Reg\(30)) # (\sc0|sc2|sc1|sc0|Reg\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(29),
	datab => \sc0|sc2|sc1|sc0|Reg\(30),
	datad => \sc0|sc2|sc1|sc0|Reg\(31),
	combout => \sc0|sc2|sc1|sc1|process_0~129_combout\);

-- Location: LCCOMB_X69_Y37_N22
\sc0|sc2|sc1|sc1|process_0~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~130_combout\ = (\sc0|sc2|sc1|sc1|process_0~129_combout\ & (!\sc0|sc2|sc1|sc1|process_0~35_combout\ & ((\sc0|sc2|sc1|sc1|process_0~36_combout\) # (!\sc0|sc2|sc1|sc1|count_out[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|count_out[5]~8_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~36_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~129_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~35_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~130_combout\);

-- Location: LCCOMB_X68_Y37_N26
\sc0|sc2|sc1|sc1|process_0~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~138_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(25) & (!\sc0|sc2|sc1|sc0|Reg\(24) & !\sc0|sc2|sc1|sc1|process_0~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(25),
	datac => \sc0|sc2|sc1|sc0|Reg\(24),
	datad => \sc0|sc2|sc1|sc1|process_0~76_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~138_combout\);

-- Location: LCCOMB_X67_Y37_N30
\sc0|sc2|sc1|sc1|process_0~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~131_combout\ = (\sc0|sc2|sc1|sc0|Reg\(18)) # ((\sc0|sc2|sc1|sc0|Reg\(19)) # ((!\sc0|sc2|sc1|sc0|Reg\(21) & !\sc0|sc2|sc1|sc0|Reg\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(18),
	datab => \sc0|sc2|sc1|sc0|Reg\(19),
	datac => \sc0|sc2|sc1|sc0|Reg\(21),
	datad => \sc0|sc2|sc1|sc0|Reg\(20),
	combout => \sc0|sc2|sc1|sc1|process_0~131_combout\);

-- Location: LCCOMB_X67_Y37_N24
\sc0|sc2|sc1|sc1|process_0~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~132_combout\ = ((!\sc0|sc2|sc1|sc0|Reg\(17) & (!\sc0|sc2|sc1|sc0|Reg\(16) & \sc0|sc2|sc1|sc1|process_0~131_combout\))) # (!\sc0|sc2|sc1|sc1|process_0~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(17),
	datab => \sc0|sc2|sc1|sc0|Reg\(16),
	datac => \sc0|sc2|sc1|sc1|process_0~131_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~27_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~132_combout\);

-- Location: LCCOMB_X67_Y37_N18
\sc0|sc2|sc1|sc1|process_0~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~133_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(13) & (!\sc0|sc2|sc1|sc0|Reg\(12) & \sc0|sc2|sc1|sc1|process_0~132_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(13),
	datac => \sc0|sc2|sc1|sc0|Reg\(12),
	datad => \sc0|sc2|sc1|sc1|process_0~132_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~133_combout\);

-- Location: LCCOMB_X67_Y37_N8
\sc0|sc2|sc1|sc1|process_0~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~134_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(9) & ((\sc0|sc2|sc1|sc0|Reg\(11)) # ((\sc0|sc2|sc1|sc0|Reg\(10)) # (\sc0|sc2|sc1|sc1|process_0~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(11),
	datab => \sc0|sc2|sc1|sc0|Reg\(10),
	datac => \sc0|sc2|sc1|sc0|Reg\(9),
	datad => \sc0|sc2|sc1|sc1|process_0~133_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~134_combout\);

-- Location: LCCOMB_X68_Y37_N0
\sc0|sc2|sc1|sc1|process_0~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~135_combout\ = (\sc0|sc2|sc1|sc0|Reg\(6)) # ((\sc0|sc2|sc1|sc0|Reg\(7)) # ((!\sc0|sc2|sc1|sc0|Reg\(8) & \sc0|sc2|sc1|sc1|process_0~134_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(6),
	datab => \sc0|sc2|sc1|sc0|Reg\(8),
	datac => \sc0|sc2|sc1|sc0|Reg\(7),
	datad => \sc0|sc2|sc1|sc1|process_0~134_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~135_combout\);

-- Location: LCCOMB_X68_Y37_N10
\sc0|sc2|sc1|sc1|process_0~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~136_combout\ = (\sc0|sc2|sc1|sc0|Reg\(2)) # ((\sc0|sc2|sc1|sc0|Reg\(3)) # ((\sc0|sc2|sc1|sc1|process_0~28_combout\ & \sc0|sc2|sc1|sc1|process_0~135_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(2),
	datab => \sc0|sc2|sc1|sc1|process_0~28_combout\,
	datac => \sc0|sc2|sc1|sc0|Reg\(3),
	datad => \sc0|sc2|sc1|sc1|process_0~135_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~136_combout\);

-- Location: LCCOMB_X68_Y37_N24
\sc0|sc2|sc1|sc1|process_0~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~137_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(0) & (\sc0|sc2|sc1|sc1|process_0~76_combout\ & (!\sc0|sc2|sc1|sc0|Reg\(1) & \sc0|sc2|sc1|sc1|process_0~136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(0),
	datab => \sc0|sc2|sc1|sc1|process_0~76_combout\,
	datac => \sc0|sc2|sc1|sc0|Reg\(1),
	datad => \sc0|sc2|sc1|sc1|process_0~136_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~137_combout\);

-- Location: LCCOMB_X68_Y37_N16
\sc0|sc2|sc1|sc1|process_0~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~139_combout\ = (\sc0|sc2|sc1|sc1|process_0~138_combout\ & (((\sc0|sc2|sc1|sc0|Reg\(28) & \sc0|sc2|sc1|sc1|process_0~137_combout\)) # (!\sc0|sc2|sc1|sc1|process_0~34_combout\))) # (!\sc0|sc2|sc1|sc1|process_0~138_combout\ & 
-- (((\sc0|sc2|sc1|sc1|process_0~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~34_combout\,
	datab => \sc0|sc2|sc1|sc0|Reg\(28),
	datac => \sc0|sc2|sc1|sc1|process_0~138_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~137_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~139_combout\);

-- Location: LCCOMB_X68_Y37_N30
\sc0|sc2|sc1|sc1|process_0~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~141_combout\ = (\sc0|sc2|sc1|sc1|process_0~130_combout\) # ((\sc0|sc2|sc1|sc1|process_0~139_combout\) # ((\sc0|sc2|sc1|sc1|process_0~140_combout\ & !\sc0|sc2|sc1|sc1|process_0~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~140_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~130_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~86_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~139_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~141_combout\);

-- Location: LCCOMB_X69_Y35_N26
\sc0|sc2|sc1|sc1|process_0~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~126_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(44) & (!\sc0|sc2|sc1|sc0|Reg\(45) & ((\sc0|sc2|sc1|sc0|Reg\(47)) # (\sc0|sc2|sc1|sc0|Reg\(46)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(47),
	datab => \sc0|sc2|sc1|sc0|Reg\(44),
	datac => \sc0|sc2|sc1|sc0|Reg\(45),
	datad => \sc0|sc2|sc1|sc0|Reg\(46),
	combout => \sc0|sc2|sc1|sc1|process_0~126_combout\);

-- Location: LCCOMB_X69_Y35_N8
\sc0|sc2|sc1|sc1|process_0~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~127_combout\ = (\sc0|sc2|sc1|sc0|Reg\(39)) # ((!\sc0|sc2|sc1|sc0|Reg\(41) & !\sc0|sc2|sc1|sc0|Reg\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(41),
	datac => \sc0|sc2|sc1|sc0|Reg\(40),
	datad => \sc0|sc2|sc1|sc0|Reg\(39),
	combout => \sc0|sc2|sc1|sc1|process_0~127_combout\);

-- Location: LCCOMB_X69_Y35_N10
\sc0|sc2|sc1|sc1|process_0~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~128_combout\ = (\sc0|sc2|sc1|sc1|process_0~38_combout\ & (((!\sc0|sc2|sc1|sc1|process_0~188_combout\ & \sc0|sc2|sc1|sc1|process_0~127_combout\)))) # (!\sc0|sc2|sc1|sc1|process_0~38_combout\ & 
-- (\sc0|sc2|sc1|sc1|process_0~126_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~126_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~188_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~127_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~38_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~128_combout\);

-- Location: LCCOMB_X68_Y33_N20
\sc0|sc2|sc1|sc1|process_0~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~142_combout\ = (\sc0|sc2|sc1|sc1|process_0~93_combout\ & ((\sc0|sc2|sc1|sc1|process_0~128_combout\) # ((\sc0|sc2|sc1|sc1|process_0~188_combout\ & \sc0|sc2|sc1|sc1|process_0~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~93_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~188_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~141_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~128_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~142_combout\);

-- Location: LCCOMB_X68_Y33_N6
\sc0|sc2|sc1|sc1|process_0~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~144_combout\ = (\sc0|sc2|sc1|sc1|process_0~125_combout\) # ((\sc0|sc2|sc1|sc1|process_0~142_combout\) # ((\sc0|sc2|sc1|sc1|process_0~143_combout\ & !\sc0|sc2|sc1|sc1|process_0~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~125_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~143_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~94_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~142_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~144_combout\);

-- Location: LCCOMB_X68_Y33_N12
\sc0|sc2|sc1|sc1|process_0~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~146_combout\ = (\sc0|sc2|sc1|sc1|process_0~40_combout\ & (((\sc0|sc2|sc1|sc1|process_0~144_combout\)))) # (!\sc0|sc2|sc1|sc1|process_0~40_combout\ & (\sc0|sc2|sc1|sc1|process_0~145_combout\ & 
-- (\sc0|sc2|sc1|sc1|process_0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~145_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~67_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~40_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~144_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~146_combout\);

-- Location: LCCOMB_X68_Y33_N28
\sc0|sc2|sc1|sc1|process_0~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~148_combout\ = (\sc0|sc2|sc1|sc0|Reg\(68) & ((\sc0|sc2|sc1|sc1|process_0~123_combout\) # ((\sc0|sc2|sc1|sc1|process_0~146_combout\)))) # (!\sc0|sc2|sc1|sc0|Reg\(68) & (!\sc0|sc2|sc1|sc1|process_0~147_combout\ & 
-- ((\sc0|sc2|sc1|sc1|process_0~123_combout\) # (\sc0|sc2|sc1|sc1|process_0~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(68),
	datab => \sc0|sc2|sc1|sc1|process_0~123_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~147_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~146_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~148_combout\);

-- Location: LCCOMB_X68_Y33_N10
\sc0|sc2|sc1|sc1|process_0~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~150_combout\ = (\sc0|sc2|sc1|sc1|process_0~122_combout\) # ((\sc0|sc2|sc1|sc1|process_0~148_combout\) # ((\sc0|sc2|sc1|sc1|process_0~149_combout\ & !\sc0|sc2|sc1|sc1|process_0~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~122_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~149_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~71_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~148_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~150_combout\);

-- Location: LCCOMB_X68_Y33_N24
\sc0|sc2|sc1|sc1|process_0~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~152_combout\ = (\sc0|sc2|sc1|sc1|process_0~47_combout\ & (((\sc0|sc2|sc1|sc1|process_0~65_combout\ & \sc0|sc2|sc1|sc1|process_0~150_combout\)))) # (!\sc0|sc2|sc1|sc1|process_0~47_combout\ & 
-- ((\sc0|sc2|sc1|sc1|process_0~151_combout\) # ((\sc0|sc2|sc1|sc1|process_0~65_combout\ & \sc0|sc2|sc1|sc1|process_0~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~47_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~151_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~65_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~150_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~152_combout\);

-- Location: LCCOMB_X68_Y33_N2
\sc0|sc2|sc1|sc1|process_0~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~153_combout\ = (\sc0|sc2|sc1|sc1|process_0~118_combout\) # ((\sc0|sc2|sc1|sc1|process_0~61_combout\ & ((\sc0|sc2|sc1|sc1|process_0~120_combout\) # (\sc0|sc2|sc1|sc1|process_0~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~61_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~120_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~118_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~152_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~153_combout\);

-- Location: LCCOMB_X67_Y33_N24
\sc0|sc2|sc1|sc1|process_0~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~155_combout\ = (\sc0|sc2|sc1|sc1|process_0~102_combout\ & (((\sc0|sc2|sc1|sc1|process_0~153_combout\)))) # (!\sc0|sc2|sc1|sc1|process_0~102_combout\ & (\sc0|sc2|sc1|sc1|process_0~154_combout\ & 
-- (\sc0|sc2|sc1|sc1|process_0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~154_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~102_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~50_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~153_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~155_combout\);

-- Location: LCCOMB_X67_Y33_N18
\sc0|sc2|sc1|sc1|process_0~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~156_combout\ = (\sc0|sc2|sc1|sc1|process_0~51_combout\ & (\sc0|sc2|sc1|sc0|Reg\(108) & ((\sc0|sc2|sc1|sc1|process_0~116_combout\) # (\sc0|sc2|sc1|sc1|process_0~155_combout\)))) # (!\sc0|sc2|sc1|sc1|process_0~51_combout\ & 
-- (((\sc0|sc2|sc1|sc1|process_0~116_combout\) # (\sc0|sc2|sc1|sc1|process_0~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~51_combout\,
	datab => \sc0|sc2|sc1|sc0|Reg\(108),
	datac => \sc0|sc2|sc1|sc1|process_0~116_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~155_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~156_combout\);

-- Location: LCCOMB_X67_Y33_N28
\sc0|sc2|sc1|sc1|process_0~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~158_combout\ = (\sc0|sc2|sc1|sc1|process_0~156_combout\) # ((!\sc0|sc2|sc1|sc1|process_0~52_combout\ & \sc0|sc2|sc1|sc1|process_0~157_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~52_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~157_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~156_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~158_combout\);

-- Location: LCCOMB_X67_Y33_N2
\sc0|sc2|sc1|sc1|count_out[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[1]~17_combout\ = (\sc0|sc2|sc1|sc1|process_0~54_combout\ & (\RST~input_o\ & ((\sc0|sc2|sc1|sc1|process_0~115_combout\) # (\sc0|sc2|sc1|sc1|process_0~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~54_combout\,
	datab => \RST~input_o\,
	datac => \sc0|sc2|sc1|sc1|process_0~115_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~158_combout\,
	combout => \sc0|sc2|sc1|sc1|count_out[1]~17_combout\);

-- Location: LCCOMB_X66_Y33_N10
\sc0|sc2|sc1|sc1|count_out[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[1]~19_combout\ = (\sc0|sc2|sc1|sc1|count_out[1]~16_combout\) # ((\sc0|sc2|sc1|sc1|count_out[1]~17_combout\) # ((\sc0|sc2|sc1|sc1|count_out[0]~11_combout\ & \sc0|sc2|sc1|sc1|count_out[1]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|count_out[0]~11_combout\,
	datab => \sc0|sc2|sc1|sc1|count_out[1]~18_combout\,
	datac => \sc0|sc2|sc1|sc1|count_out[1]~16_combout\,
	datad => \sc0|sc2|sc1|sc1|count_out[1]~17_combout\,
	combout => \sc0|sc2|sc1|sc1|count_out[1]~19_combout\);

-- Location: LCCOMB_X69_Y33_N28
\sc1|sc4|sc1|count_out[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[1]~17_combout\ = (!\sc1|sc4|sc0|Reg\(125) & ((\sc1|sc4|sc0|Reg\(126)) # (\sc1|sc4|sc0|Reg\(127))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(126),
	datac => \sc1|sc4|sc0|Reg\(127),
	datad => \sc1|sc4|sc0|Reg\(125),
	combout => \sc1|sc4|sc1|count_out[1]~17_combout\);

-- Location: LCCOMB_X74_Y30_N16
\sc1|sc4|sc1|count_out[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[1]~14_combout\ = (\sc1|sc4|sc0|Reg\(119)) # ((!\sc1|sc4|sc0|Reg\(121) & !\sc1|sc4|sc0|Reg\(120)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(121),
	datac => \sc1|sc4|sc0|Reg\(120),
	datad => \sc1|sc4|sc0|Reg\(119),
	combout => \sc1|sc4|sc1|count_out[1]~14_combout\);

-- Location: LCCOMB_X74_Y33_N12
\sc1|sc4|sc1|count_out[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[1]~15_combout\ = (\RST~input_o\ & (\sc1|sc4|sc1|count_out[1]~14_combout\ & (!\sc1|sc4|sc1|process_0~56_combout\ & \sc1|sc4|sc1|process_0~115_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \sc1|sc4|sc1|count_out[1]~14_combout\,
	datac => \sc1|sc4|sc1|process_0~56_combout\,
	datad => \sc1|sc4|sc1|process_0~115_combout\,
	combout => \sc1|sc4|sc1|count_out[1]~15_combout\);

-- Location: LCCOMB_X74_Y31_N20
\sc1|sc4|sc1|process_0~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~116_combout\ = (!\sc1|sc4|sc0|Reg\(109) & ((\sc1|sc4|sc0|Reg\(110)) # (\sc1|sc4|sc0|Reg\(111))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(110),
	datac => \sc1|sc4|sc0|Reg\(111),
	datad => \sc1|sc4|sc0|Reg\(109),
	combout => \sc1|sc4|sc1|process_0~116_combout\);

-- Location: LCCOMB_X76_Y35_N4
\sc1|sc4|sc1|process_0~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~117_combout\ = (\sc1|sc4|sc1|process_0~53_combout\ & (!\sc1|sc4|sc0|Reg\(108) & (\sc1|sc4|sc1|process_0~116_combout\ & \sc1|sc4|sc1|process_0~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~53_combout\,
	datab => \sc1|sc4|sc0|Reg\(108),
	datac => \sc1|sc4|sc1|process_0~116_combout\,
	datad => \sc1|sc4|sc1|process_0~54_combout\,
	combout => \sc1|sc4|sc1|process_0~117_combout\);

-- Location: LCCOMB_X72_Y33_N20
\sc1|sc4|sc1|process_0~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~156_combout\ = (\sc1|sc4|sc0|Reg\(115)) # ((\sc1|sc4|sc0|Reg\(114)) # ((!\sc1|sc4|sc0|Reg\(117) & !\sc1|sc4|sc0|Reg\(116))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(117),
	datab => \sc1|sc4|sc0|Reg\(115),
	datac => \sc1|sc4|sc0|Reg\(116),
	datad => \sc1|sc4|sc0|Reg\(114),
	combout => \sc1|sc4|sc1|process_0~156_combout\);

-- Location: LCCOMB_X75_Y35_N4
\sc1|sc4|sc1|process_0~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~118_combout\ = (!\sc1|sc4|sc0|Reg\(105) & (!\sc1|sc4|sc1|process_0~11_combout\ & (!\sc1|sc4|sc0|Reg\(104) & !\sc1|sc4|sc1|process_0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(105),
	datab => \sc1|sc4|sc1|process_0~11_combout\,
	datac => \sc1|sc4|sc0|Reg\(104),
	datad => \sc1|sc4|sc1|process_0~52_combout\,
	combout => \sc1|sc4|sc1|process_0~118_combout\);

-- Location: LCCOMB_X74_Y32_N10
\sc1|sc4|sc1|process_0~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~153_combout\ = (\sc1|sc4|sc0|Reg\(99)) # ((!\sc1|sc4|sc0|Reg\(100) & !\sc1|sc4|sc0|Reg\(101)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc4|sc0|Reg\(100),
	datac => \sc1|sc4|sc0|Reg\(101),
	datad => \sc1|sc4|sc0|Reg\(99),
	combout => \sc1|sc4|sc1|process_0~153_combout\);

-- Location: LCCOMB_X76_Y34_N22
\sc1|sc4|sc1|process_0~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~121_combout\ = (\sc1|sc4|sc0|Reg\(79)) # ((!\sc1|sc4|sc0|Reg\(80) & !\sc1|sc4|sc0|Reg\(81)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(80),
	datac => \sc1|sc4|sc0|Reg\(81),
	datad => \sc1|sc4|sc0|Reg\(79),
	combout => \sc1|sc4|sc1|process_0~121_combout\);

-- Location: LCCOMB_X75_Y33_N26
\sc1|sc4|sc1|process_0~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~122_combout\ = (!\sc1|sc4|sc1|process_0~106_combout\ & (\sc1|sc4|sc1|process_0~121_combout\ & ((\sc1|sc4|sc1|process_0~17_combout\) # (\sc1|sc4|sc0|Reg\(79)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~17_combout\,
	datab => \sc1|sc4|sc0|Reg\(79),
	datac => \sc1|sc4|sc1|process_0~106_combout\,
	datad => \sc1|sc4|sc1|process_0~121_combout\,
	combout => \sc1|sc4|sc1|process_0~122_combout\);

-- Location: LCCOMB_X75_Y33_N14
\sc1|sc4|sc1|process_0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~69_combout\ = ((\sc1|sc4|sc1|process_0~49_combout\) # (\sc1|sc4|sc0|Reg\(88))) # (!\sc1|sc4|sc1|process_0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc4|sc1|process_0~15_combout\,
	datac => \sc1|sc4|sc1|process_0~49_combout\,
	datad => \sc1|sc4|sc0|Reg\(88),
	combout => \sc1|sc4|sc1|process_0~69_combout\);

-- Location: LCCOMB_X74_Y32_N24
\sc1|sc4|sc1|process_0~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~119_combout\ = (\sc1|sc4|sc0|Reg\(95)) # ((\sc1|sc4|sc0|Reg\(94)) # ((!\sc1|sc4|sc0|Reg\(97) & !\sc1|sc4|sc0|Reg\(96))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(95),
	datab => \sc1|sc4|sc0|Reg\(97),
	datac => \sc1|sc4|sc0|Reg\(96),
	datad => \sc1|sc4|sc0|Reg\(94),
	combout => \sc1|sc4|sc1|process_0~119_combout\);

-- Location: LCCOMB_X75_Y33_N4
\sc1|sc4|sc1|process_0~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~120_combout\ = (\sc1|sc4|sc1|process_0~50_combout\ & (((!\sc1|sc4|sc1|process_0~51_combout\ & \sc1|sc4|sc1|process_0~119_combout\)) # (!\sc1|sc4|sc1|process_0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~14_combout\,
	datab => \sc1|sc4|sc1|process_0~51_combout\,
	datac => \sc1|sc4|sc1|process_0~119_combout\,
	datad => \sc1|sc4|sc1|process_0~50_combout\,
	combout => \sc1|sc4|sc1|process_0~120_combout\);

-- Location: LCCOMB_X76_Y33_N28
\sc1|sc4|sc1|process_0~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~150_combout\ = (!\sc1|sc4|sc0|Reg\(85) & (!\sc1|sc4|sc0|Reg\(84) & ((\sc1|sc4|sc0|Reg\(87)) # (\sc1|sc4|sc0|Reg\(86)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(87),
	datab => \sc1|sc4|sc0|Reg\(86),
	datac => \sc1|sc4|sc0|Reg\(85),
	datad => \sc1|sc4|sc0|Reg\(84),
	combout => \sc1|sc4|sc1|process_0~150_combout\);

-- Location: LCCOMB_X74_Y34_N24
\sc1|sc4|sc1|process_0~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~123_combout\ = (!\sc1|sc4|sc0|Reg\(69) & ((\sc1|sc4|sc0|Reg\(71)) # (\sc1|sc4|sc0|Reg\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(71),
	datab => \sc1|sc4|sc0|Reg\(70),
	datac => \sc1|sc4|sc0|Reg\(69),
	combout => \sc1|sc4|sc1|process_0~123_combout\);

-- Location: LCCOMB_X74_Y34_N6
\sc1|sc4|sc1|process_0~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~124_combout\ = (\sc1|sc4|sc1|process_0~123_combout\ & (!\sc1|sc4|sc1|process_0~46_combout\ & ((\sc1|sc4|sc1|process_0~47_combout\) # (!\sc1|sc4|sc1|process_0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~47_combout\,
	datab => \sc1|sc4|sc1|process_0~123_combout\,
	datac => \sc1|sc4|sc1|process_0~46_combout\,
	datad => \sc1|sc4|sc1|process_0~19_combout\,
	combout => \sc1|sc4|sc1|process_0~124_combout\);

-- Location: LCCOMB_X75_Y33_N16
\sc1|sc4|sc1|process_0~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~148_combout\ = (\sc1|sc4|sc0|Reg\(75)) # ((\sc1|sc4|sc0|Reg\(74)) # ((!\sc1|sc4|sc0|Reg\(76) & !\sc1|sc4|sc0|Reg\(77))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(75),
	datab => \sc1|sc4|sc0|Reg\(76),
	datac => \sc1|sc4|sc0|Reg\(74),
	datad => \sc1|sc4|sc0|Reg\(77),
	combout => \sc1|sc4|sc1|process_0~148_combout\);

-- Location: LCCOMB_X74_Y34_N26
\sc1|sc4|sc1|process_0~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~144_combout\ = (\sc1|sc4|sc0|Reg\(59)) # ((!\sc1|sc4|sc0|Reg\(61) & !\sc1|sc4|sc0|Reg\(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(61),
	datab => \sc1|sc4|sc0|Reg\(59),
	datad => \sc1|sc4|sc0|Reg\(60),
	combout => \sc1|sc4|sc1|process_0~144_combout\);

-- Location: LCCOMB_X76_Y35_N22
\sc1|sc4|sc1|process_0~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~191_combout\ = (!\sc1|sc4|sc0|Reg\(49) & (!\sc1|sc4|sc1|process_0~77_combout\ & ((\sc1|sc4|sc0|Reg\(51)) # (\sc1|sc4|sc0|Reg\(50)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(51),
	datab => \sc1|sc4|sc0|Reg\(50),
	datac => \sc1|sc4|sc0|Reg\(49),
	datad => \sc1|sc4|sc1|process_0~77_combout\,
	combout => \sc1|sc4|sc1|process_0~191_combout\);

-- Location: LCCOMB_X76_Y35_N24
\sc1|sc4|sc1|process_0~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~142_combout\ = (\sc1|sc4|sc0|Reg\(55)) # ((\sc1|sc4|sc0|Reg\(54)) # ((!\sc1|sc4|sc0|Reg\(56) & !\sc1|sc4|sc0|Reg\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(56),
	datab => \sc1|sc4|sc0|Reg\(55),
	datac => \sc1|sc4|sc0|Reg\(54),
	datad => \sc1|sc4|sc0|Reg\(57),
	combout => \sc1|sc4|sc1|process_0~142_combout\);

-- Location: LCCOMB_X74_Y36_N20
\sc1|sc4|sc1|process_0~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~128_combout\ = (!\sc1|sc4|sc0|Reg\(29) & ((\sc1|sc4|sc0|Reg\(31)) # (\sc1|sc4|sc0|Reg\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(31),
	datac => \sc1|sc4|sc0|Reg\(29),
	datad => \sc1|sc4|sc0|Reg\(30),
	combout => \sc1|sc4|sc1|process_0~128_combout\);

-- Location: LCCOMB_X74_Y35_N22
\sc1|sc4|sc1|process_0~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~129_combout\ = (\sc1|sc4|sc1|process_0~128_combout\ & (!\sc1|sc4|sc1|process_0~94_combout\ & ((\sc1|sc4|sc1|process_0~25_combout\) # (!\sc1|sc4|sc1|count_out[5]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~25_combout\,
	datab => \sc1|sc4|sc1|process_0~128_combout\,
	datac => \sc1|sc4|sc1|process_0~94_combout\,
	datad => \sc1|sc4|sc1|count_out[5]~7_combout\,
	combout => \sc1|sc4|sc1|process_0~129_combout\);

-- Location: LCCOMB_X74_Y36_N18
\sc1|sc4|sc1|process_0~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~139_combout\ = (\sc1|sc4|sc0|Reg\(34)) # ((\sc1|sc4|sc0|Reg\(35)) # ((!\sc1|sc4|sc0|Reg\(36) & !\sc1|sc4|sc0|Reg\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(36),
	datab => \sc1|sc4|sc0|Reg\(34),
	datac => \sc1|sc4|sc0|Reg\(37),
	datad => \sc1|sc4|sc0|Reg\(35),
	combout => \sc1|sc4|sc1|process_0~139_combout\);

-- Location: LCCOMB_X73_Y38_N10
\sc1|sc4|sc1|process_0~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~130_combout\ = (!\sc1|sc4|sc0|Reg\(5) & !\sc1|sc4|sc0|Reg\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(5),
	datad => \sc1|sc4|sc0|Reg\(4),
	combout => \sc1|sc4|sc1|process_0~130_combout\);

-- Location: LCCOMB_X75_Y37_N18
\sc1|sc4|sc1|process_0~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~131_combout\ = (\sc1|sc4|sc0|Reg\(18)) # ((\sc1|sc4|sc0|Reg\(19)) # ((!\sc1|sc4|sc0|Reg\(20) & !\sc1|sc4|sc0|Reg\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(20),
	datab => \sc1|sc4|sc0|Reg\(18),
	datac => \sc1|sc4|sc0|Reg\(19),
	datad => \sc1|sc4|sc0|Reg\(21),
	combout => \sc1|sc4|sc1|process_0~131_combout\);

-- Location: LCCOMB_X75_Y37_N0
\sc1|sc4|sc1|process_0~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~132_combout\ = ((!\sc1|sc4|sc0|Reg\(16) & (!\sc1|sc4|sc0|Reg\(17) & \sc1|sc4|sc1|process_0~131_combout\))) # (!\sc1|sc4|sc1|process_0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(16),
	datab => \sc1|sc4|sc1|process_0~28_combout\,
	datac => \sc1|sc4|sc0|Reg\(17),
	datad => \sc1|sc4|sc1|process_0~131_combout\,
	combout => \sc1|sc4|sc1|process_0~132_combout\);

-- Location: LCCOMB_X74_Y37_N18
\sc1|sc4|sc1|process_0~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~133_combout\ = (!\sc1|sc4|sc0|Reg\(13) & (\sc1|sc4|sc1|process_0~132_combout\ & !\sc1|sc4|sc0|Reg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(13),
	datac => \sc1|sc4|sc1|process_0~132_combout\,
	datad => \sc1|sc4|sc0|Reg\(12),
	combout => \sc1|sc4|sc1|process_0~133_combout\);

-- Location: LCCOMB_X74_Y37_N0
\sc1|sc4|sc1|process_0~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~134_combout\ = (!\sc1|sc4|sc0|Reg\(9) & ((\sc1|sc4|sc0|Reg\(10)) # ((\sc1|sc4|sc0|Reg\(11)) # (\sc1|sc4|sc1|process_0~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(9),
	datab => \sc1|sc4|sc0|Reg\(10),
	datac => \sc1|sc4|sc0|Reg\(11),
	datad => \sc1|sc4|sc1|process_0~133_combout\,
	combout => \sc1|sc4|sc1|process_0~134_combout\);

-- Location: LCCOMB_X74_Y37_N14
\sc1|sc4|sc1|process_0~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~135_combout\ = (\sc1|sc4|sc0|Reg\(7)) # ((\sc1|sc4|sc0|Reg\(6)) # ((!\sc1|sc4|sc0|Reg\(8) & \sc1|sc4|sc1|process_0~134_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(8),
	datab => \sc1|sc4|sc0|Reg\(7),
	datac => \sc1|sc4|sc0|Reg\(6),
	datad => \sc1|sc4|sc1|process_0~134_combout\,
	combout => \sc1|sc4|sc1|process_0~135_combout\);

-- Location: LCCOMB_X74_Y37_N16
\sc1|sc4|sc1|process_0~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~136_combout\ = (\sc1|sc4|sc0|Reg\(3)) # ((\sc1|sc4|sc0|Reg\(2)) # ((\sc1|sc4|sc1|process_0~130_combout\ & \sc1|sc4|sc1|process_0~135_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(3),
	datab => \sc1|sc4|sc1|process_0~130_combout\,
	datac => \sc1|sc4|sc1|process_0~135_combout\,
	datad => \sc1|sc4|sc0|Reg\(2),
	combout => \sc1|sc4|sc1|process_0~136_combout\);

-- Location: LCCOMB_X74_Y37_N2
\sc1|sc4|sc1|process_0~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~137_combout\ = (!\sc1|sc4|sc0|Reg\(1) & (!\sc1|sc4|sc0|Reg\(0) & (\sc1|sc4|sc1|process_0~34_combout\ & \sc1|sc4|sc1|process_0~136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(1),
	datab => \sc1|sc4|sc0|Reg\(0),
	datac => \sc1|sc4|sc1|process_0~34_combout\,
	datad => \sc1|sc4|sc1|process_0~136_combout\,
	combout => \sc1|sc4|sc1|process_0~137_combout\);

-- Location: LCCOMB_X74_Y37_N8
\sc1|sc4|sc1|process_0~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~138_combout\ = (\sc1|sc4|sc1|process_0~35_combout\ & (((\sc1|sc4|sc0|Reg\(28) & \sc1|sc4|sc1|process_0~137_combout\)) # (!\sc1|sc4|sc1|process_0~36_combout\))) # (!\sc1|sc4|sc1|process_0~35_combout\ & 
-- (((\sc1|sc4|sc1|process_0~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(28),
	datab => \sc1|sc4|sc1|process_0~36_combout\,
	datac => \sc1|sc4|sc1|process_0~35_combout\,
	datad => \sc1|sc4|sc1|process_0~137_combout\,
	combout => \sc1|sc4|sc1|process_0~138_combout\);

-- Location: LCCOMB_X74_Y37_N26
\sc1|sc4|sc1|process_0~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~140_combout\ = (\sc1|sc4|sc1|process_0~129_combout\) # ((\sc1|sc4|sc1|process_0~138_combout\) # ((\sc1|sc4|sc1|process_0~139_combout\ & !\sc1|sc4|sc1|process_0~189_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~129_combout\,
	datab => \sc1|sc4|sc1|process_0~139_combout\,
	datac => \sc1|sc4|sc1|process_0~138_combout\,
	datad => \sc1|sc4|sc1|process_0~189_combout\,
	combout => \sc1|sc4|sc1|process_0~140_combout\);

-- Location: LCCOMB_X74_Y36_N10
\sc1|sc4|sc1|process_0~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~125_combout\ = (!\sc1|sc4|sc0|Reg\(45) & (!\sc1|sc4|sc0|Reg\(44) & ((\sc1|sc4|sc0|Reg\(46)) # (\sc1|sc4|sc0|Reg\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(46),
	datab => \sc1|sc4|sc0|Reg\(45),
	datac => \sc1|sc4|sc0|Reg\(44),
	datad => \sc1|sc4|sc0|Reg\(47),
	combout => \sc1|sc4|sc1|process_0~125_combout\);

-- Location: LCCOMB_X76_Y35_N30
\sc1|sc4|sc1|process_0~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~126_combout\ = (\sc1|sc4|sc0|Reg\(39)) # ((!\sc1|sc4|sc0|Reg\(40) & !\sc1|sc4|sc0|Reg\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(40),
	datab => \sc1|sc4|sc0|Reg\(39),
	datad => \sc1|sc4|sc0|Reg\(41),
	combout => \sc1|sc4|sc1|process_0~126_combout\);

-- Location: LCCOMB_X74_Y37_N12
\sc1|sc4|sc1|process_0~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~127_combout\ = (\sc1|sc4|sc1|process_0~40_combout\ & (!\sc1|sc4|sc1|process_0~38_combout\ & ((\sc1|sc4|sc1|process_0~126_combout\)))) # (!\sc1|sc4|sc1|process_0~40_combout\ & (((\sc1|sc4|sc1|process_0~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~38_combout\,
	datab => \sc1|sc4|sc1|process_0~125_combout\,
	datac => \sc1|sc4|sc1|process_0~40_combout\,
	datad => \sc1|sc4|sc1|process_0~126_combout\,
	combout => \sc1|sc4|sc1|process_0~127_combout\);

-- Location: LCCOMB_X74_Y37_N4
\sc1|sc4|sc1|process_0~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~141_combout\ = (\sc1|sc4|sc1|process_0~77_combout\ & ((\sc1|sc4|sc1|process_0~127_combout\) # ((\sc1|sc4|sc1|process_0~38_combout\ & \sc1|sc4|sc1|process_0~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~38_combout\,
	datab => \sc1|sc4|sc1|process_0~77_combout\,
	datac => \sc1|sc4|sc1|process_0~140_combout\,
	datad => \sc1|sc4|sc1|process_0~127_combout\,
	combout => \sc1|sc4|sc1|process_0~141_combout\);

-- Location: LCCOMB_X74_Y37_N10
\sc1|sc4|sc1|process_0~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~143_combout\ = (\sc1|sc4|sc1|process_0~191_combout\) # ((\sc1|sc4|sc1|process_0~141_combout\) # ((\sc1|sc4|sc1|process_0~142_combout\ & !\sc1|sc4|sc1|process_0~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~191_combout\,
	datab => \sc1|sc4|sc1|process_0~142_combout\,
	datac => \sc1|sc4|sc1|process_0~141_combout\,
	datad => \sc1|sc4|sc1|process_0~98_combout\,
	combout => \sc1|sc4|sc1|process_0~143_combout\);

-- Location: LCCOMB_X74_Y37_N20
\sc1|sc4|sc1|process_0~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~145_combout\ = (\sc1|sc4|sc1|process_0~42_combout\ & (((\sc1|sc4|sc1|process_0~143_combout\)))) # (!\sc1|sc4|sc1|process_0~42_combout\ & (\sc1|sc4|sc1|process_0~144_combout\ & (\sc1|sc4|sc1|process_0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~42_combout\,
	datab => \sc1|sc4|sc1|process_0~144_combout\,
	datac => \sc1|sc4|sc1|process_0~44_combout\,
	datad => \sc1|sc4|sc1|process_0~143_combout\,
	combout => \sc1|sc4|sc1|process_0~145_combout\);

-- Location: LCCOMB_X74_Y37_N30
\sc1|sc4|sc1|process_0~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~147_combout\ = (\sc1|sc4|sc1|process_0~45_combout\ & (((\sc1|sc4|sc0|Reg\(68) & \sc1|sc4|sc1|process_0~145_combout\)) # (!\sc1|sc4|sc1|process_0~146_combout\))) # (!\sc1|sc4|sc1|process_0~45_combout\ & 
-- (((\sc1|sc4|sc1|process_0~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(68),
	datab => \sc1|sc4|sc1|process_0~146_combout\,
	datac => \sc1|sc4|sc1|process_0~45_combout\,
	datad => \sc1|sc4|sc1|process_0~145_combout\,
	combout => \sc1|sc4|sc1|process_0~147_combout\);

-- Location: LCCOMB_X75_Y33_N10
\sc1|sc4|sc1|process_0~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~149_combout\ = (\sc1|sc4|sc1|process_0~124_combout\) # ((\sc1|sc4|sc1|process_0~147_combout\) # ((\sc1|sc4|sc1|process_0~148_combout\ & !\sc1|sc4|sc1|process_0~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~124_combout\,
	datab => \sc1|sc4|sc1|process_0~148_combout\,
	datac => \sc1|sc4|sc1|process_0~75_combout\,
	datad => \sc1|sc4|sc1|process_0~147_combout\,
	combout => \sc1|sc4|sc1|process_0~149_combout\);

-- Location: LCCOMB_X75_Y33_N20
\sc1|sc4|sc1|process_0~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~151_combout\ = (\sc1|sc4|sc1|process_0~106_combout\ & ((\sc1|sc4|sc1|process_0~149_combout\) # ((\sc1|sc4|sc1|process_0~150_combout\ & !\sc1|sc4|sc1|process_0~49_combout\)))) # (!\sc1|sc4|sc1|process_0~106_combout\ & 
-- (\sc1|sc4|sc1|process_0~150_combout\ & (!\sc1|sc4|sc1|process_0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~106_combout\,
	datab => \sc1|sc4|sc1|process_0~150_combout\,
	datac => \sc1|sc4|sc1|process_0~49_combout\,
	datad => \sc1|sc4|sc1|process_0~149_combout\,
	combout => \sc1|sc4|sc1|process_0~151_combout\);

-- Location: LCCOMB_X75_Y33_N2
\sc1|sc4|sc1|process_0~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~152_combout\ = (\sc1|sc4|sc1|process_0~120_combout\) # ((\sc1|sc4|sc1|process_0~69_combout\ & ((\sc1|sc4|sc1|process_0~122_combout\) # (\sc1|sc4|sc1|process_0~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~122_combout\,
	datab => \sc1|sc4|sc1|process_0~69_combout\,
	datac => \sc1|sc4|sc1|process_0~120_combout\,
	datad => \sc1|sc4|sc1|process_0~151_combout\,
	combout => \sc1|sc4|sc1|process_0~152_combout\);

-- Location: LCCOMB_X75_Y33_N24
\sc1|sc4|sc1|process_0~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~154_combout\ = (\sc1|sc4|sc1|process_0~62_combout\ & (((\sc1|sc4|sc1|process_0~152_combout\)))) # (!\sc1|sc4|sc1|process_0~62_combout\ & (\sc1|sc4|sc1|process_0~153_combout\ & (\sc1|sc4|sc1|process_0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~153_combout\,
	datab => \sc1|sc4|sc1|process_0~52_combout\,
	datac => \sc1|sc4|sc1|process_0~62_combout\,
	datad => \sc1|sc4|sc1|process_0~152_combout\,
	combout => \sc1|sc4|sc1|process_0~154_combout\);

-- Location: LCCOMB_X75_Y33_N18
\sc1|sc4|sc1|process_0~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~155_combout\ = (\sc1|sc4|sc0|Reg\(108) & (((\sc1|sc4|sc1|process_0~118_combout\) # (\sc1|sc4|sc1|process_0~154_combout\)))) # (!\sc1|sc4|sc0|Reg\(108) & (!\sc1|sc4|sc1|process_0~53_combout\ & ((\sc1|sc4|sc1|process_0~118_combout\) # 
-- (\sc1|sc4|sc1|process_0~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(108),
	datab => \sc1|sc4|sc1|process_0~53_combout\,
	datac => \sc1|sc4|sc1|process_0~118_combout\,
	datad => \sc1|sc4|sc1|process_0~154_combout\,
	combout => \sc1|sc4|sc1|process_0~155_combout\);

-- Location: LCCOMB_X75_Y33_N12
\sc1|sc4|sc1|process_0~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~157_combout\ = (\sc1|sc4|sc1|process_0~155_combout\) # ((\sc1|sc4|sc1|process_0~156_combout\ & !\sc1|sc4|sc1|process_0~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc4|sc1|process_0~156_combout\,
	datac => \sc1|sc4|sc1|process_0~54_combout\,
	datad => \sc1|sc4|sc1|process_0~155_combout\,
	combout => \sc1|sc4|sc1|process_0~157_combout\);

-- Location: LCCOMB_X66_Y33_N0
\sc1|sc4|sc1|count_out[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[1]~16_combout\ = (\RST~input_o\ & (\sc1|sc4|sc1|process_0~56_combout\ & ((\sc1|sc4|sc1|process_0~117_combout\) # (\sc1|sc4|sc1|process_0~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \sc1|sc4|sc1|process_0~117_combout\,
	datac => \sc1|sc4|sc1|process_0~157_combout\,
	datad => \sc1|sc4|sc1|process_0~56_combout\,
	combout => \sc1|sc4|sc1|count_out[1]~16_combout\);

-- Location: LCCOMB_X66_Y33_N2
\sc1|sc4|sc1|count_out[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[1]~18_combout\ = (\sc1|sc4|sc1|count_out[1]~15_combout\) # ((\sc1|sc4|sc1|count_out[1]~16_combout\) # ((\sc1|sc4|sc1|count_out[1]~17_combout\ & \sc1|sc4|sc1|count_out[0]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|count_out[1]~17_combout\,
	datab => \sc1|sc4|sc1|count_out[0]~10_combout\,
	datac => \sc1|sc4|sc1|count_out[1]~15_combout\,
	datad => \sc1|sc4|sc1|count_out[1]~16_combout\,
	combout => \sc1|sc4|sc1|count_out[1]~18_combout\);

-- Location: LCCOMB_X74_Y33_N6
\sc1|sc4|sc1|count_out[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[0]~12_combout\ = (\RST~input_o\ & ((\sc1|sc4|sc0|Reg\(119)) # ((\sc1|sc4|sc1|process_0~57_combout\) # (\sc1|sc4|sc1|process_0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(119),
	datab => \sc1|sc4|sc1|process_0~57_combout\,
	datac => \sc1|sc4|sc1|process_0~56_combout\,
	datad => \RST~input_o\,
	combout => \sc1|sc4|sc1|count_out[0]~12_combout\);

-- Location: LCCOMB_X74_Y33_N8
\sc1|sc4|sc1|count_out[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[0]~11_combout\ = (\sc1|sc4|sc1|count_out[0]~10_combout\ & ((\sc1|sc4|sc0|Reg\(125)) # ((\sc1|sc4|sc0|Reg\(127) & !\sc1|sc4|sc0|Reg\(126)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(127),
	datab => \sc1|sc4|sc0|Reg\(126),
	datac => \sc1|sc4|sc0|Reg\(125),
	datad => \sc1|sc4|sc1|count_out[0]~10_combout\,
	combout => \sc1|sc4|sc1|count_out[0]~11_combout\);

-- Location: LCCOMB_X74_Y31_N14
\sc1|sc4|sc1|process_0~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~112_combout\ = (\sc1|sc4|sc0|Reg\(109)) # ((!\sc1|sc4|sc0|Reg\(110) & ((\sc1|sc4|sc0|Reg\(111)) # (!\sc1|sc4|sc0|Reg\(112)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(110),
	datab => \sc1|sc4|sc0|Reg\(111),
	datac => \sc1|sc4|sc0|Reg\(112),
	datad => \sc1|sc4|sc0|Reg\(109),
	combout => \sc1|sc4|sc1|process_0~112_combout\);

-- Location: LCCOMB_X76_Y32_N0
\sc1|sc4|sc1|process_0~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~109_combout\ = (!\sc1|sc4|sc0|Reg\(94) & ((\sc1|sc4|sc0|Reg\(95)) # ((!\sc1|sc4|sc0|Reg\(96) & \sc1|sc4|sc0|Reg\(97)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(96),
	datab => \sc1|sc4|sc0|Reg\(97),
	datac => \sc1|sc4|sc0|Reg\(95),
	datad => \sc1|sc4|sc0|Reg\(94),
	combout => \sc1|sc4|sc1|process_0~109_combout\);

-- Location: LCCOMB_X76_Y33_N22
\sc1|sc4|sc1|process_0~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~110_combout\ = (\sc1|sc4|sc1|process_0~109_combout\ & (!\sc1|sc4|sc1|process_0~66_combout\ & ((\sc1|sc4|sc1|process_0~12_combout\) # (!\sc1|sc4|sc1|count_out[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|count_out[5]~5_combout\,
	datab => \sc1|sc4|sc1|process_0~109_combout\,
	datac => \sc1|sc4|sc1|process_0~12_combout\,
	datad => \sc1|sc4|sc1|process_0~66_combout\,
	combout => \sc1|sc4|sc1|process_0~110_combout\);

-- Location: LCCOMB_X74_Y32_N18
\sc1|sc4|sc1|process_0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~64_combout\ = (\sc1|sc4|sc0|Reg\(107) & !\sc1|sc4|sc0|Reg\(106))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc1|sc4|sc0|Reg\(107),
	datad => \sc1|sc4|sc0|Reg\(106),
	combout => \sc1|sc4|sc1|process_0~64_combout\);

-- Location: LCCOMB_X74_Y32_N0
\sc1|sc4|sc1|process_0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~65_combout\ = (!\sc1|sc4|sc1|process_0~52_combout\ & (!\sc1|sc4|sc0|Reg\(104) & ((\sc1|sc4|sc0|Reg\(105)) # (\sc1|sc4|sc1|process_0~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(105),
	datab => \sc1|sc4|sc1|process_0~64_combout\,
	datac => \sc1|sc4|sc1|process_0~52_combout\,
	datad => \sc1|sc4|sc0|Reg\(104),
	combout => \sc1|sc4|sc1|process_0~65_combout\);

-- Location: LCCOMB_X74_Y32_N28
\sc1|sc4|sc1|process_0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~61_combout\ = (!\sc1|sc4|sc0|Reg\(100) & ((\sc1|sc4|sc0|Reg\(101)) # (!\sc1|sc4|sc0|Reg\(102))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc4|sc0|Reg\(102),
	datac => \sc1|sc4|sc0|Reg\(101),
	datad => \sc1|sc4|sc0|Reg\(100),
	combout => \sc1|sc4|sc1|process_0~61_combout\);

-- Location: LCCOMB_X75_Y33_N8
\sc1|sc4|sc1|process_0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~63_combout\ = (!\sc1|sc4|sc1|process_0~62_combout\ & (\sc1|sc4|sc1|process_0~52_combout\ & ((\sc1|sc4|sc1|process_0~61_combout\) # (\sc1|sc4|sc0|Reg\(99)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~62_combout\,
	datab => \sc1|sc4|sc1|process_0~52_combout\,
	datac => \sc1|sc4|sc1|process_0~61_combout\,
	datad => \sc1|sc4|sc0|Reg\(99),
	combout => \sc1|sc4|sc1|process_0~63_combout\);

-- Location: LCCOMB_X76_Y34_N20
\sc1|sc4|sc1|process_0~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~105_combout\ = (\sc1|sc4|sc0|Reg\(79)) # ((!\sc1|sc4|sc0|Reg\(80) & ((\sc1|sc4|sc0|Reg\(81)) # (!\sc1|sc4|sc0|Reg\(82)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(80),
	datab => \sc1|sc4|sc0|Reg\(82),
	datac => \sc1|sc4|sc0|Reg\(81),
	datad => \sc1|sc4|sc0|Reg\(79),
	combout => \sc1|sc4|sc1|process_0~105_combout\);

-- Location: LCCOMB_X74_Y34_N28
\sc1|sc4|sc1|process_0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~71_combout\ = (\sc1|sc4|sc0|Reg\(65)) # ((!\sc1|sc4|sc0|Reg\(66) & \sc1|sc4|sc0|Reg\(67)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc4|sc0|Reg\(66),
	datac => \sc1|sc4|sc0|Reg\(67),
	datad => \sc1|sc4|sc0|Reg\(65),
	combout => \sc1|sc4|sc1|process_0~71_combout\);

-- Location: LCCOMB_X74_Y34_N14
\sc1|sc4|sc1|process_0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~72_combout\ = (!\sc1|sc4|sc0|Reg\(64) & (\sc1|sc4|sc1|process_0~71_combout\ & (\sc1|sc4|sc1|process_0~46_combout\ & !\sc1|sc4|sc1|process_0~187_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(64),
	datab => \sc1|sc4|sc1|process_0~71_combout\,
	datac => \sc1|sc4|sc1|process_0~46_combout\,
	datad => \sc1|sc4|sc1|process_0~187_combout\,
	combout => \sc1|sc4|sc1|process_0~72_combout\);

-- Location: LCCOMB_X74_Y34_N22
\sc1|sc4|sc1|process_0~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~102_combout\ = (\sc1|sc4|sc0|Reg\(59)) # ((!\sc1|sc4|sc0|Reg\(60) & ((\sc1|sc4|sc0|Reg\(61)) # (!\sc1|sc4|sc0|Reg\(62)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(61),
	datab => \sc1|sc4|sc0|Reg\(62),
	datac => \sc1|sc4|sc0|Reg\(59),
	datad => \sc1|sc4|sc0|Reg\(60),
	combout => \sc1|sc4|sc1|process_0~102_combout\);

-- Location: LCCOMB_X76_Y35_N16
\sc1|sc4|sc1|process_0~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~99_combout\ = (\sc1|sc4|sc0|Reg\(49)) # ((!\sc1|sc4|sc0|Reg\(50) & ((\sc1|sc4|sc0|Reg\(51)) # (!\sc1|sc4|sc0|Reg\(52)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(51),
	datab => \sc1|sc4|sc0|Reg\(50),
	datac => \sc1|sc4|sc0|Reg\(49),
	datad => \sc1|sc4|sc0|Reg\(52),
	combout => \sc1|sc4|sc1|process_0~99_combout\);

-- Location: LCCOMB_X74_Y36_N22
\sc1|sc4|sc1|process_0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~78_combout\ = (!\sc1|sc4|sc0|Reg\(44) & ((\sc1|sc4|sc0|Reg\(45)) # ((!\sc1|sc4|sc0|Reg\(46) & \sc1|sc4|sc0|Reg\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(46),
	datab => \sc1|sc4|sc0|Reg\(45),
	datac => \sc1|sc4|sc0|Reg\(44),
	datad => \sc1|sc4|sc0|Reg\(47),
	combout => \sc1|sc4|sc1|process_0~78_combout\);

-- Location: LCCOMB_X76_Y35_N20
\sc1|sc4|sc1|process_0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~79_combout\ = (\sc1|sc4|sc0|Reg\(39)) # ((!\sc1|sc4|sc0|Reg\(40) & ((\sc1|sc4|sc0|Reg\(41)) # (!\sc1|sc4|sc0|Reg\(42)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(41),
	datab => \sc1|sc4|sc0|Reg\(42),
	datac => \sc1|sc4|sc0|Reg\(39),
	datad => \sc1|sc4|sc0|Reg\(40),
	combout => \sc1|sc4|sc1|process_0~79_combout\);

-- Location: LCCOMB_X75_Y34_N6
\sc1|sc4|sc1|process_0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~80_combout\ = (\sc1|sc4|sc1|process_0~40_combout\ & (((\sc1|sc4|sc1|process_0~79_combout\ & !\sc1|sc4|sc1|process_0~38_combout\)))) # (!\sc1|sc4|sc1|process_0~40_combout\ & (\sc1|sc4|sc1|process_0~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~78_combout\,
	datab => \sc1|sc4|sc1|process_0~79_combout\,
	datac => \sc1|sc4|sc1|process_0~38_combout\,
	datad => \sc1|sc4|sc1|process_0~40_combout\,
	combout => \sc1|sc4|sc1|process_0~80_combout\);

-- Location: LCCOMB_X74_Y36_N2
\sc1|sc4|sc1|process_0~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~91_combout\ = (\sc1|sc4|sc0|Reg\(25)) # ((\sc1|sc4|sc0|Reg\(27) & !\sc1|sc4|sc0|Reg\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc4|sc0|Reg\(25),
	datac => \sc1|sc4|sc0|Reg\(27),
	datad => \sc1|sc4|sc0|Reg\(26),
	combout => \sc1|sc4|sc1|process_0~91_combout\);

-- Location: LCCOMB_X74_Y35_N0
\sc1|sc4|sc1|process_0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~92_combout\ = (!\sc1|sc4|sc0|Reg\(24) & (\sc1|sc4|sc1|process_0~91_combout\ & !\sc1|sc4|sc1|process_0~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(24),
	datab => \sc1|sc4|sc1|process_0~91_combout\,
	datad => \sc1|sc4|sc1|process_0~34_combout\,
	combout => \sc1|sc4|sc1|process_0~92_combout\);

-- Location: LCCOMB_X74_Y36_N12
\sc1|sc4|sc1|process_0~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~93_combout\ = (\sc1|sc4|sc0|Reg\(29)) # ((!\sc1|sc4|sc0|Reg\(30) & ((\sc1|sc4|sc0|Reg\(31)) # (!\sc1|sc4|sc0|Reg\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(30),
	datab => \sc1|sc4|sc0|Reg\(32),
	datac => \sc1|sc4|sc0|Reg\(29),
	datad => \sc1|sc4|sc0|Reg\(31),
	combout => \sc1|sc4|sc1|process_0~93_combout\);

-- Location: LCCOMB_X74_Y35_N4
\sc1|sc4|sc1|process_0~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~95_combout\ = (\sc1|sc4|sc1|process_0~94_combout\ & (\sc1|sc4|sc1|process_0~92_combout\)) # (!\sc1|sc4|sc1|process_0~94_combout\ & (((\sc1|sc4|sc1|process_0~93_combout\ & \sc1|sc4|sc1|process_0~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~92_combout\,
	datab => \sc1|sc4|sc1|process_0~93_combout\,
	datac => \sc1|sc4|sc1|process_0~94_combout\,
	datad => \sc1|sc4|sc1|process_0~189_combout\,
	combout => \sc1|sc4|sc1|process_0~95_combout\);

-- Location: LCCOMB_X74_Y36_N28
\sc1|sc4|sc1|process_0~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~89_combout\ = (!\sc1|sc4|sc0|Reg\(34) & ((\sc1|sc4|sc0|Reg\(35)) # ((\sc1|sc4|sc0|Reg\(37) & !\sc1|sc4|sc0|Reg\(36)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(35),
	datab => \sc1|sc4|sc0|Reg\(34),
	datac => \sc1|sc4|sc0|Reg\(37),
	datad => \sc1|sc4|sc0|Reg\(36),
	combout => \sc1|sc4|sc1|process_0~89_combout\);

-- Location: LCCOMB_X75_Y38_N28
\sc1|sc4|sc1|process_0~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~87_combout\ = (\sc1|sc4|sc0|Reg\(19)) # ((!\sc1|sc4|sc0|Reg\(20) & ((\sc1|sc4|sc0|Reg\(21)) # (!\sc1|sc4|sc0|Reg\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(20),
	datab => \sc1|sc4|sc0|Reg\(19),
	datac => \sc1|sc4|sc0|Reg\(22),
	datad => \sc1|sc4|sc0|Reg\(21),
	combout => \sc1|sc4|sc1|process_0~87_combout\);

-- Location: LCCOMB_X75_Y37_N30
\sc1|sc4|sc1|process_0~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~81_combout\ = (!\sc1|sc4|sc0|Reg\(14) & ((\sc1|sc4|sc0|Reg\(15)) # ((\sc1|sc4|sc0|Reg\(17) & !\sc1|sc4|sc0|Reg\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(15),
	datab => \sc1|sc4|sc0|Reg\(14),
	datac => \sc1|sc4|sc0|Reg\(17),
	datad => \sc1|sc4|sc0|Reg\(16),
	combout => \sc1|sc4|sc1|process_0~81_combout\);

-- Location: LCCOMB_X74_Y37_N28
\sc1|sc4|sc1|process_0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~82_combout\ = (\sc1|sc4|sc0|Reg\(11)) # ((!\sc1|sc4|sc0|Reg\(12) & ((\sc1|sc4|sc1|process_0~81_combout\) # (\sc1|sc4|sc0|Reg\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(12),
	datab => \sc1|sc4|sc0|Reg\(11),
	datac => \sc1|sc4|sc1|process_0~81_combout\,
	datad => \sc1|sc4|sc0|Reg\(13),
	combout => \sc1|sc4|sc1|process_0~82_combout\);

-- Location: LCCOMB_X74_Y37_N22
\sc1|sc4|sc1|process_0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~83_combout\ = (!\sc1|sc4|sc0|Reg\(8) & ((\sc1|sc4|sc0|Reg\(9)) # ((!\sc1|sc4|sc0|Reg\(10) & \sc1|sc4|sc1|process_0~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(9),
	datab => \sc1|sc4|sc0|Reg\(10),
	datac => \sc1|sc4|sc0|Reg\(8),
	datad => \sc1|sc4|sc1|process_0~82_combout\,
	combout => \sc1|sc4|sc1|process_0~83_combout\);

-- Location: LCCOMB_X73_Y38_N2
\sc1|sc4|sc1|process_0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~84_combout\ = (\sc1|sc4|sc0|Reg\(5)) # ((!\sc1|sc4|sc0|Reg\(6) & ((\sc1|sc4|sc0|Reg\(7)) # (\sc1|sc4|sc1|process_0~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(5),
	datab => \sc1|sc4|sc0|Reg\(7),
	datac => \sc1|sc4|sc1|process_0~83_combout\,
	datad => \sc1|sc4|sc0|Reg\(6),
	combout => \sc1|sc4|sc1|process_0~84_combout\);

-- Location: LCCOMB_X73_Y38_N0
\sc1|sc4|sc1|process_0~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~85_combout\ = (!\sc1|sc4|sc0|Reg\(2) & ((\sc1|sc4|sc0|Reg\(3)) # ((!\sc1|sc4|sc0|Reg\(4) & \sc1|sc4|sc1|process_0~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(3),
	datab => \sc1|sc4|sc0|Reg\(4),
	datac => \sc1|sc4|sc0|Reg\(2),
	datad => \sc1|sc4|sc1|process_0~84_combout\,
	combout => \sc1|sc4|sc1|process_0~85_combout\);

-- Location: LCCOMB_X73_Y38_N4
\sc1|sc4|sc1|process_0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~86_combout\ = (!\sc1|sc4|sc0|Reg\(0) & ((\sc1|sc4|sc0|Reg\(1)) # (\sc1|sc4|sc1|process_0~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(1),
	datab => \sc1|sc4|sc0|Reg\(0),
	datad => \sc1|sc4|sc1|process_0~85_combout\,
	combout => \sc1|sc4|sc1|process_0~86_combout\);

-- Location: LCCOMB_X74_Y38_N12
\sc1|sc4|sc1|process_0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~88_combout\ = (\sc1|sc4|sc1|process_0~34_combout\ & ((\sc1|sc4|sc1|process_0~86_combout\) # ((\sc1|sc4|sc1|process_0~87_combout\ & !\sc1|sc4|sc1|process_0~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~34_combout\,
	datab => \sc1|sc4|sc1|process_0~87_combout\,
	datac => \sc1|sc4|sc1|process_0~86_combout\,
	datad => \sc1|sc4|sc1|process_0~188_combout\,
	combout => \sc1|sc4|sc1|process_0~88_combout\);

-- Location: LCCOMB_X75_Y34_N12
\sc1|sc4|sc1|process_0~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~90_combout\ = (\sc1|sc4|sc1|process_0~88_combout\) # ((!\sc1|sc4|sc1|process_0~189_combout\ & (\sc1|sc4|sc1|process_0~89_combout\ & \sc1|sc4|sc1|process_0~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~189_combout\,
	datab => \sc1|sc4|sc1|process_0~89_combout\,
	datac => \sc1|sc4|sc1|process_0~38_combout\,
	datad => \sc1|sc4|sc1|process_0~88_combout\,
	combout => \sc1|sc4|sc1|process_0~90_combout\);

-- Location: LCCOMB_X75_Y34_N10
\sc1|sc4|sc1|process_0~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~96_combout\ = (\sc1|sc4|sc1|process_0~77_combout\ & ((\sc1|sc4|sc1|process_0~80_combout\) # ((\sc1|sc4|sc1|process_0~95_combout\) # (\sc1|sc4|sc1|process_0~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~80_combout\,
	datab => \sc1|sc4|sc1|process_0~77_combout\,
	datac => \sc1|sc4|sc1|process_0~95_combout\,
	datad => \sc1|sc4|sc1|process_0~90_combout\,
	combout => \sc1|sc4|sc1|process_0~96_combout\);

-- Location: LCCOMB_X75_Y34_N8
\sc1|sc4|sc1|process_0~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~100_combout\ = (\sc1|sc4|sc1|process_0~96_combout\) # ((\sc1|sc4|sc1|process_0~99_combout\ & (!\sc1|sc4|sc1|process_0~77_combout\ & \sc1|sc4|sc1|process_0~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~99_combout\,
	datab => \sc1|sc4|sc1|process_0~77_combout\,
	datac => \sc1|sc4|sc1|process_0~98_combout\,
	datad => \sc1|sc4|sc1|process_0~96_combout\,
	combout => \sc1|sc4|sc1|process_0~100_combout\);

-- Location: LCCOMB_X76_Y35_N10
\sc1|sc4|sc1|process_0~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~101_combout\ = (!\sc1|sc4|sc0|Reg\(54) & ((\sc1|sc4|sc0|Reg\(55)) # ((\sc1|sc4|sc0|Reg\(57) & !\sc1|sc4|sc0|Reg\(56)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(57),
	datab => \sc1|sc4|sc0|Reg\(56),
	datac => \sc1|sc4|sc0|Reg\(54),
	datad => \sc1|sc4|sc0|Reg\(55),
	combout => \sc1|sc4|sc1|process_0~101_combout\);

-- Location: LCCOMB_X76_Y35_N0
\sc1|sc4|sc1|process_0~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~190_combout\ = (!\sc1|sc4|sc0|Reg\(53) & (!\sc1|sc4|sc0|Reg\(52) & (\sc1|sc4|sc1|process_0~41_combout\ & \sc1|sc4|sc1|process_0~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(53),
	datab => \sc1|sc4|sc0|Reg\(52),
	datac => \sc1|sc4|sc1|process_0~41_combout\,
	datad => \sc1|sc4|sc1|process_0~101_combout\,
	combout => \sc1|sc4|sc1|process_0~190_combout\);

-- Location: LCCOMB_X75_Y34_N22
\sc1|sc4|sc1|process_0~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~103_combout\ = (\sc1|sc4|sc1|process_0~100_combout\) # ((\sc1|sc4|sc1|process_0~42_combout\ & ((\sc1|sc4|sc1|process_0~190_combout\))) # (!\sc1|sc4|sc1|process_0~42_combout\ & (\sc1|sc4|sc1|process_0~102_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~42_combout\,
	datab => \sc1|sc4|sc1|process_0~102_combout\,
	datac => \sc1|sc4|sc1|process_0~100_combout\,
	datad => \sc1|sc4|sc1|process_0~190_combout\,
	combout => \sc1|sc4|sc1|process_0~103_combout\);

-- Location: LCCOMB_X75_Y33_N30
\sc1|sc4|sc1|process_0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~73_combout\ = (!\sc1|sc4|sc0|Reg\(74) & ((\sc1|sc4|sc0|Reg\(75)) # ((!\sc1|sc4|sc0|Reg\(76) & \sc1|sc4|sc0|Reg\(77)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(75),
	datab => \sc1|sc4|sc0|Reg\(76),
	datac => \sc1|sc4|sc0|Reg\(74),
	datad => \sc1|sc4|sc0|Reg\(77),
	combout => \sc1|sc4|sc1|process_0~73_combout\);

-- Location: LCCOMB_X74_Y34_N16
\sc1|sc4|sc1|process_0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~74_combout\ = (\sc1|sc4|sc0|Reg\(69)) # ((!\sc1|sc4|sc0|Reg\(70) & ((\sc1|sc4|sc0|Reg\(71)) # (!\sc1|sc4|sc0|Reg\(72)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(71),
	datab => \sc1|sc4|sc0|Reg\(70),
	datac => \sc1|sc4|sc0|Reg\(69),
	datad => \sc1|sc4|sc0|Reg\(72),
	combout => \sc1|sc4|sc1|process_0~74_combout\);

-- Location: LCCOMB_X74_Y34_N8
\sc1|sc4|sc1|process_0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~76_combout\ = (\sc1|sc4|sc1|process_0~75_combout\ & (((\sc1|sc4|sc1|process_0~74_combout\ & !\sc1|sc4|sc1|process_0~46_combout\)))) # (!\sc1|sc4|sc1|process_0~75_combout\ & (\sc1|sc4|sc1|process_0~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~73_combout\,
	datab => \sc1|sc4|sc1|process_0~74_combout\,
	datac => \sc1|sc4|sc1|process_0~46_combout\,
	datad => \sc1|sc4|sc1|process_0~75_combout\,
	combout => \sc1|sc4|sc1|process_0~76_combout\);

-- Location: LCCOMB_X75_Y34_N24
\sc1|sc4|sc1|process_0~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~104_combout\ = (\sc1|sc4|sc1|process_0~72_combout\) # ((\sc1|sc4|sc1|process_0~76_combout\) # ((\sc1|sc4|sc1|process_0~187_combout\ & \sc1|sc4|sc1|process_0~103_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~72_combout\,
	datab => \sc1|sc4|sc1|process_0~187_combout\,
	datac => \sc1|sc4|sc1|process_0~103_combout\,
	datad => \sc1|sc4|sc1|process_0~76_combout\,
	combout => \sc1|sc4|sc1|process_0~104_combout\);

-- Location: LCCOMB_X75_Y34_N4
\sc1|sc4|sc1|process_0~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~107_combout\ = (\sc1|sc4|sc1|process_0~106_combout\ & (((\sc1|sc4|sc1|process_0~104_combout\)))) # (!\sc1|sc4|sc1|process_0~106_combout\ & (\sc1|sc4|sc1|process_0~105_combout\ & (\sc1|sc4|sc1|process_0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~105_combout\,
	datab => \sc1|sc4|sc1|process_0~49_combout\,
	datac => \sc1|sc4|sc1|process_0~106_combout\,
	datad => \sc1|sc4|sc1|process_0~104_combout\,
	combout => \sc1|sc4|sc1|process_0~107_combout\);

-- Location: LCCOMB_X76_Y33_N16
\sc1|sc4|sc1|process_0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~68_combout\ = (!\sc1|sc4|sc0|Reg\(84) & ((\sc1|sc4|sc0|Reg\(85)) # ((\sc1|sc4|sc0|Reg\(87) & !\sc1|sc4|sc0|Reg\(86)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(87),
	datab => \sc1|sc4|sc0|Reg\(86),
	datac => \sc1|sc4|sc0|Reg\(85),
	datad => \sc1|sc4|sc0|Reg\(84),
	combout => \sc1|sc4|sc1|process_0~68_combout\);

-- Location: LCCOMB_X74_Y32_N14
\sc1|sc4|sc1|process_0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~67_combout\ = (\sc1|sc4|sc0|Reg\(89)) # ((!\sc1|sc4|sc0|Reg\(90) & ((\sc1|sc4|sc0|Reg\(91)) # (!\sc1|sc4|sc0|Reg\(92)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(92),
	datab => \sc1|sc4|sc0|Reg\(90),
	datac => \sc1|sc4|sc0|Reg\(91),
	datad => \sc1|sc4|sc0|Reg\(89),
	combout => \sc1|sc4|sc1|process_0~67_combout\);

-- Location: LCCOMB_X75_Y33_N0
\sc1|sc4|sc1|process_0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~70_combout\ = (\sc1|sc4|sc1|process_0~69_combout\ & (!\sc1|sc4|sc1|process_0~49_combout\ & (\sc1|sc4|sc1|process_0~68_combout\))) # (!\sc1|sc4|sc1|process_0~69_combout\ & (((\sc1|sc4|sc1|process_0~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~49_combout\,
	datab => \sc1|sc4|sc1|process_0~68_combout\,
	datac => \sc1|sc4|sc1|process_0~69_combout\,
	datad => \sc1|sc4|sc1|process_0~67_combout\,
	combout => \sc1|sc4|sc1|process_0~70_combout\);

-- Location: LCCOMB_X75_Y34_N26
\sc1|sc4|sc1|process_0~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~108_combout\ = (\sc1|sc4|sc1|process_0~66_combout\ & ((\sc1|sc4|sc1|process_0~107_combout\) # (\sc1|sc4|sc1|process_0~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~66_combout\,
	datac => \sc1|sc4|sc1|process_0~107_combout\,
	datad => \sc1|sc4|sc1|process_0~70_combout\,
	combout => \sc1|sc4|sc1|process_0~108_combout\);

-- Location: LCCOMB_X74_Y33_N16
\sc1|sc4|sc1|process_0~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~111_combout\ = (\sc1|sc4|sc1|process_0~110_combout\) # ((\sc1|sc4|sc1|process_0~65_combout\) # ((\sc1|sc4|sc1|process_0~63_combout\) # (\sc1|sc4|sc1|process_0~108_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~110_combout\,
	datab => \sc1|sc4|sc1|process_0~65_combout\,
	datac => \sc1|sc4|sc1|process_0~63_combout\,
	datad => \sc1|sc4|sc1|process_0~108_combout\,
	combout => \sc1|sc4|sc1|process_0~111_combout\);

-- Location: LCCOMB_X74_Y33_N26
\sc1|sc4|sc1|process_0~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~114_combout\ = (\sc1|sc4|sc1|process_0~113_combout\ & (((\sc1|sc4|sc1|process_0~111_combout\)))) # (!\sc1|sc4|sc1|process_0~113_combout\ & (\sc1|sc4|sc1|process_0~112_combout\ & (\sc1|sc4|sc1|process_0~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~112_combout\,
	datab => \sc1|sc4|sc1|process_0~54_combout\,
	datac => \sc1|sc4|sc1|process_0~113_combout\,
	datad => \sc1|sc4|sc1|process_0~111_combout\,
	combout => \sc1|sc4|sc1|process_0~114_combout\);

-- Location: LCCOMB_X72_Y33_N12
\sc1|sc4|sc1|process_0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~59_combout\ = (!\sc1|sc4|sc0|Reg\(114) & ((\sc1|sc4|sc0|Reg\(115)) # ((\sc1|sc4|sc0|Reg\(117) & !\sc1|sc4|sc0|Reg\(116)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(117),
	datab => \sc1|sc4|sc0|Reg\(115),
	datac => \sc1|sc4|sc0|Reg\(116),
	datad => \sc1|sc4|sc0|Reg\(114),
	combout => \sc1|sc4|sc1|process_0~59_combout\);

-- Location: LCCOMB_X73_Y30_N28
\sc1|sc4|sc1|process_0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~58_combout\ = (\sc1|sc4|sc0|Reg\(119)) # ((!\sc1|sc4|sc0|Reg\(120) & ((\sc1|sc4|sc0|Reg\(121)) # (!\sc1|sc4|sc0|Reg\(122)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc0|Reg\(119),
	datab => \sc1|sc4|sc0|Reg\(120),
	datac => \sc1|sc4|sc0|Reg\(122),
	datad => \sc1|sc4|sc0|Reg\(121),
	combout => \sc1|sc4|sc1|process_0~58_combout\);

-- Location: LCCOMB_X72_Y33_N10
\sc1|sc4|sc1|process_0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|process_0~60_combout\ = (\sc1|sc4|sc1|process_0~56_combout\ & (\sc1|sc4|sc1|process_0~59_combout\ & ((!\sc1|sc4|sc1|process_0~54_combout\)))) # (!\sc1|sc4|sc1|process_0~56_combout\ & (((\sc1|sc4|sc1|process_0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|process_0~59_combout\,
	datab => \sc1|sc4|sc1|process_0~58_combout\,
	datac => \sc1|sc4|sc1|process_0~54_combout\,
	datad => \sc1|sc4|sc1|process_0~56_combout\,
	combout => \sc1|sc4|sc1|process_0~60_combout\);

-- Location: LCCOMB_X74_Y33_N24
\sc1|sc4|sc1|count_out[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc1|sc4|sc1|count_out[0]~13_combout\ = (\sc1|sc4|sc1|count_out[0]~11_combout\) # ((\sc1|sc4|sc1|count_out[0]~12_combout\ & ((\sc1|sc4|sc1|process_0~114_combout\) # (\sc1|sc4|sc1|process_0~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|count_out[0]~12_combout\,
	datab => \sc1|sc4|sc1|count_out[0]~11_combout\,
	datac => \sc1|sc4|sc1|process_0~114_combout\,
	datad => \sc1|sc4|sc1|process_0~60_combout\,
	combout => \sc1|sc4|sc1|count_out[0]~13_combout\);

-- Location: LCCOMB_X66_Y31_N18
\sc0|sc2|sc1|sc1|process_0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~57_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(114) & ((\sc0|sc2|sc1|sc0|Reg\(115)) # ((\sc0|sc2|sc1|sc0|Reg\(117) & !\sc0|sc2|sc1|sc0|Reg\(116)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(115),
	datab => \sc0|sc2|sc1|sc0|Reg\(117),
	datac => \sc0|sc2|sc1|sc0|Reg\(116),
	datad => \sc0|sc2|sc1|sc0|Reg\(114),
	combout => \sc0|sc2|sc1|sc1|process_0~57_combout\);

-- Location: LCCOMB_X70_Y30_N28
\sc0|sc2|sc1|sc1|process_0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~56_combout\ = (\sc0|sc2|sc1|sc0|Reg\(119)) # ((!\sc0|sc2|sc1|sc0|Reg\(120) & ((\sc0|sc2|sc1|sc0|Reg\(121)) # (!\sc0|sc2|sc1|sc0|Reg\(122)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(119),
	datab => \sc0|sc2|sc1|sc0|Reg\(120),
	datac => \sc0|sc2|sc1|sc0|Reg\(122),
	datad => \sc0|sc2|sc1|sc0|Reg\(121),
	combout => \sc0|sc2|sc1|sc1|process_0~56_combout\);

-- Location: LCCOMB_X65_Y33_N22
\sc0|sc2|sc1|sc1|process_0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~58_combout\ = (\sc0|sc2|sc1|sc1|process_0~54_combout\ & (\sc0|sc2|sc1|sc1|process_0~57_combout\ & ((!\sc0|sc2|sc1|sc1|process_0~52_combout\)))) # (!\sc0|sc2|sc1|sc1|process_0~54_combout\ & 
-- (((\sc0|sc2|sc1|sc1|process_0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~57_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~56_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~52_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~54_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~58_combout\);

-- Location: LCCOMB_X65_Y33_N16
\sc0|sc2|sc1|sc1|count_out[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[0]~13_combout\ = (\RST~input_o\ & ((\sc0|sc2|sc1|sc1|process_0~55_combout\) # ((\sc0|sc2|sc1|sc0|Reg\(119)) # (\sc0|sc2|sc1|sc1|process_0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~55_combout\,
	datab => \RST~input_o\,
	datac => \sc0|sc2|sc1|sc0|Reg\(119),
	datad => \sc0|sc2|sc1|sc1|process_0~54_combout\,
	combout => \sc0|sc2|sc1|sc1|count_out[0]~13_combout\);

-- Location: LCCOMB_X67_Y31_N24
\sc0|sc2|sc1|sc1|process_0~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~110_combout\ = (\sc0|sc2|sc1|sc0|Reg\(109)) # ((!\sc0|sc2|sc1|sc0|Reg\(110) & ((\sc0|sc2|sc1|sc0|Reg\(111)) # (!\sc0|sc2|sc1|sc0|Reg\(112)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(111),
	datab => \sc0|sc2|sc1|sc0|Reg\(110),
	datac => \sc0|sc2|sc1|sc0|Reg\(112),
	datad => \sc0|sc2|sc1|sc0|Reg\(109),
	combout => \sc0|sc2|sc1|sc1|process_0~110_combout\);

-- Location: LCCOMB_X69_Y32_N6
\sc0|sc2|sc1|sc1|process_0~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~108_combout\ = (\sc0|sc2|sc1|sc0|Reg\(99)) # ((!\sc0|sc2|sc1|sc0|Reg\(100) & ((\sc0|sc2|sc1|sc0|Reg\(101)) # (!\sc0|sc2|sc1|sc0|Reg\(102)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(101),
	datab => \sc0|sc2|sc1|sc0|Reg\(102),
	datac => \sc0|sc2|sc1|sc0|Reg\(99),
	datad => \sc0|sc2|sc1|sc0|Reg\(100),
	combout => \sc0|sc2|sc1|sc1|process_0~108_combout\);

-- Location: LCCOMB_X69_Y32_N12
\sc0|sc2|sc1|sc1|process_0~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~106_combout\ = (\sc0|sc2|sc1|sc0|Reg\(105)) # ((\sc0|sc2|sc1|sc0|Reg\(107) & !\sc0|sc2|sc1|sc0|Reg\(106)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(105),
	datac => \sc0|sc2|sc1|sc0|Reg\(107),
	datad => \sc0|sc2|sc1|sc0|Reg\(106),
	combout => \sc0|sc2|sc1|sc1|process_0~106_combout\);

-- Location: LCCOMB_X67_Y32_N26
\sc0|sc2|sc1|sc1|process_0~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~103_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(94) & ((\sc0|sc2|sc1|sc0|Reg\(95)) # ((\sc0|sc2|sc1|sc0|Reg\(97) & !\sc0|sc2|sc1|sc0|Reg\(96)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(97),
	datab => \sc0|sc2|sc1|sc0|Reg\(96),
	datac => \sc0|sc2|sc1|sc0|Reg\(94),
	datad => \sc0|sc2|sc1|sc0|Reg\(95),
	combout => \sc0|sc2|sc1|sc1|process_0~103_combout\);

-- Location: LCCOMB_X69_Y33_N12
\sc0|sc2|sc1|sc1|process_0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~63_combout\ = (\sc0|sc2|sc1|sc0|Reg\(79)) # ((!\sc0|sc2|sc1|sc0|Reg\(80) & ((\sc0|sc2|sc1|sc0|Reg\(81)) # (!\sc0|sc2|sc1|sc0|Reg\(82)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(79),
	datab => \sc0|sc2|sc1|sc0|Reg\(81),
	datac => \sc0|sc2|sc1|sc0|Reg\(82),
	datad => \sc0|sc2|sc1|sc0|Reg\(80),
	combout => \sc0|sc2|sc1|sc1|process_0~63_combout\);

-- Location: LCCOMB_X69_Y33_N30
\sc0|sc2|sc1|sc1|process_0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~64_combout\ = (!\sc0|sc2|sc1|sc1|process_0~12_combout\ & (\sc0|sc2|sc1|sc1|process_0~47_combout\ & (\sc0|sc2|sc1|sc1|process_0~63_combout\ & \sc0|sc2|sc1|sc1|process_0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~12_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~47_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~63_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~46_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~64_combout\);

-- Location: LCCOMB_X69_Y33_N10
\sc0|sc2|sc1|sc1|process_0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~60_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(84) & ((\sc0|sc2|sc1|sc0|Reg\(85)) # ((\sc0|sc2|sc1|sc0|Reg\(87) & !\sc0|sc2|sc1|sc0|Reg\(86)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(85),
	datab => \sc0|sc2|sc1|sc0|Reg\(84),
	datac => \sc0|sc2|sc1|sc0|Reg\(87),
	datad => \sc0|sc2|sc1|sc0|Reg\(86),
	combout => \sc0|sc2|sc1|sc1|process_0~60_combout\);

-- Location: LCCOMB_X67_Y32_N0
\sc0|sc2|sc1|sc1|process_0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~59_combout\ = (\sc0|sc2|sc1|sc0|Reg\(89)) # ((!\sc0|sc2|sc1|sc0|Reg\(90) & ((\sc0|sc2|sc1|sc0|Reg\(91)) # (!\sc0|sc2|sc1|sc0|Reg\(92)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(89),
	datab => \sc0|sc2|sc1|sc0|Reg\(92),
	datac => \sc0|sc2|sc1|sc0|Reg\(91),
	datad => \sc0|sc2|sc1|sc0|Reg\(90),
	combout => \sc0|sc2|sc1|sc1|process_0~59_combout\);

-- Location: LCCOMB_X65_Y33_N8
\sc0|sc2|sc1|sc1|process_0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~62_combout\ = (\sc0|sc2|sc1|sc1|process_0~61_combout\ & (\sc0|sc2|sc1|sc1|process_0~60_combout\ & ((!\sc0|sc2|sc1|sc1|process_0~47_combout\)))) # (!\sc0|sc2|sc1|sc1|process_0~61_combout\ & 
-- (((\sc0|sc2|sc1|sc1|process_0~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~60_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~59_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~61_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~47_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~62_combout\);

-- Location: LCCOMB_X69_Y34_N18
\sc0|sc2|sc1|sc1|process_0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~66_combout\ = (\sc0|sc2|sc1|sc0|Reg\(65)) # ((!\sc0|sc2|sc1|sc0|Reg\(66) & \sc0|sc2|sc1|sc0|Reg\(67)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(66),
	datab => \sc0|sc2|sc1|sc0|Reg\(67),
	datad => \sc0|sc2|sc1|sc0|Reg\(65),
	combout => \sc0|sc2|sc1|sc1|process_0~66_combout\);

-- Location: LCCOMB_X69_Y34_N12
\sc0|sc2|sc1|sc1|process_0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~68_combout\ = (!\sc0|sc2|sc1|sc1|process_0~67_combout\ & (\sc0|sc2|sc1|sc1|process_0~66_combout\ & (!\sc0|sc2|sc1|sc0|Reg\(64) & \sc0|sc2|sc1|sc1|process_0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~67_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~66_combout\,
	datac => \sc0|sc2|sc1|sc0|Reg\(64),
	datad => \sc0|sc2|sc1|sc1|process_0~44_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~68_combout\);

-- Location: LCCOMB_X69_Y33_N24
\sc0|sc2|sc1|sc1|process_0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~69_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(74) & ((\sc0|sc2|sc1|sc0|Reg\(75)) # ((\sc0|sc2|sc1|sc0|Reg\(77) & !\sc0|sc2|sc1|sc0|Reg\(76)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(75),
	datab => \sc0|sc2|sc1|sc0|Reg\(77),
	datac => \sc0|sc2|sc1|sc0|Reg\(76),
	datad => \sc0|sc2|sc1|sc0|Reg\(74),
	combout => \sc0|sc2|sc1|sc1|process_0~69_combout\);

-- Location: LCCOMB_X66_Y34_N16
\sc0|sc2|sc1|sc1|process_0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~70_combout\ = (\sc0|sc2|sc1|sc0|Reg\(69)) # ((!\sc0|sc2|sc1|sc0|Reg\(70) & ((\sc0|sc2|sc1|sc0|Reg\(71)) # (!\sc0|sc2|sc1|sc0|Reg\(72)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(70),
	datab => \sc0|sc2|sc1|sc0|Reg\(71),
	datac => \sc0|sc2|sc1|sc0|Reg\(72),
	datad => \sc0|sc2|sc1|sc0|Reg\(69),
	combout => \sc0|sc2|sc1|sc1|process_0~70_combout\);

-- Location: LCCOMB_X66_Y34_N12
\sc0|sc2|sc1|sc1|process_0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~72_combout\ = (\sc0|sc2|sc1|sc1|process_0~71_combout\ & (((\sc0|sc2|sc1|sc1|process_0~70_combout\ & !\sc0|sc2|sc1|sc1|process_0~44_combout\)))) # (!\sc0|sc2|sc1|sc1|process_0~71_combout\ & 
-- (\sc0|sc2|sc1|sc1|process_0~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~69_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~70_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~71_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~44_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~72_combout\);

-- Location: LCCOMB_X66_Y34_N26
\sc0|sc2|sc1|sc1|process_0~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~98_combout\ = (\sc0|sc2|sc1|sc0|Reg\(59)) # ((!\sc0|sc2|sc1|sc0|Reg\(60) & ((\sc0|sc2|sc1|sc0|Reg\(61)) # (!\sc0|sc2|sc1|sc0|Reg\(62)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(62),
	datab => \sc0|sc2|sc1|sc0|Reg\(59),
	datac => \sc0|sc2|sc1|sc0|Reg\(60),
	datad => \sc0|sc2|sc1|sc0|Reg\(61),
	combout => \sc0|sc2|sc1|sc1|process_0~98_combout\);

-- Location: LCCOMB_X69_Y34_N2
\sc0|sc2|sc1|sc1|process_0~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~97_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(54) & ((\sc0|sc2|sc1|sc0|Reg\(55)) # ((\sc0|sc2|sc1|sc0|Reg\(57) & !\sc0|sc2|sc1|sc0|Reg\(56)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(57),
	datab => \sc0|sc2|sc1|sc0|Reg\(56),
	datac => \sc0|sc2|sc1|sc0|Reg\(55),
	datad => \sc0|sc2|sc1|sc0|Reg\(54),
	combout => \sc0|sc2|sc1|sc1|process_0~97_combout\);

-- Location: LCCOMB_X69_Y34_N0
\sc0|sc2|sc1|sc1|process_0~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~189_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(52) & (\sc0|sc2|sc1|sc1|process_0~97_combout\ & (!\sc0|sc2|sc1|sc0|Reg\(53) & \sc0|sc2|sc1|sc1|process_0~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(52),
	datab => \sc0|sc2|sc1|sc1|process_0~97_combout\,
	datac => \sc0|sc2|sc1|sc0|Reg\(53),
	datad => \sc0|sc2|sc1|sc1|process_0~39_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~189_combout\);

-- Location: LCCOMB_X69_Y34_N20
\sc0|sc2|sc1|sc1|process_0~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~95_combout\ = (\sc0|sc2|sc1|sc0|Reg\(49)) # ((!\sc0|sc2|sc1|sc0|Reg\(50) & ((\sc0|sc2|sc1|sc0|Reg\(51)) # (!\sc0|sc2|sc1|sc0|Reg\(52)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(52),
	datab => \sc0|sc2|sc1|sc0|Reg\(49),
	datac => \sc0|sc2|sc1|sc0|Reg\(51),
	datad => \sc0|sc2|sc1|sc0|Reg\(50),
	combout => \sc0|sc2|sc1|sc1|process_0~95_combout\);

-- Location: LCCOMB_X69_Y36_N20
\sc0|sc2|sc1|sc1|process_0~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~85_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(34) & ((\sc0|sc2|sc1|sc0|Reg\(35)) # ((\sc0|sc2|sc1|sc0|Reg\(37) & !\sc0|sc2|sc1|sc0|Reg\(36)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(37),
	datab => \sc0|sc2|sc1|sc0|Reg\(36),
	datac => \sc0|sc2|sc1|sc0|Reg\(34),
	datad => \sc0|sc2|sc1|sc0|Reg\(35),
	combout => \sc0|sc2|sc1|sc1|process_0~85_combout\);

-- Location: LCCOMB_X69_Y33_N22
\sc0|sc2|sc1|sc1|process_0~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~87_combout\ = (!\sc0|sc2|sc1|sc1|process_0~86_combout\ & (\sc0|sc2|sc1|sc1|process_0~85_combout\ & ((\sc0|sc2|sc1|sc1|process_0~21_combout\) # (!\sc0|sc2|sc1|sc1|process_0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~21_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~37_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~86_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~85_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~87_combout\);

-- Location: LCCOMB_X69_Y36_N22
\sc0|sc2|sc1|sc1|process_0~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~90_combout\ = (\sc0|sc2|sc1|sc0|Reg\(29)) # ((!\sc0|sc2|sc1|sc0|Reg\(30) & ((\sc0|sc2|sc1|sc0|Reg\(31)) # (!\sc0|sc2|sc1|sc0|Reg\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(30),
	datab => \sc0|sc2|sc1|sc0|Reg\(32),
	datac => \sc0|sc2|sc1|sc0|Reg\(31),
	datad => \sc0|sc2|sc1|sc0|Reg\(29),
	combout => \sc0|sc2|sc1|sc1|process_0~90_combout\);

-- Location: LCCOMB_X68_Y37_N14
\sc0|sc2|sc1|sc1|process_0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~88_combout\ = (\sc0|sc2|sc1|sc0|Reg\(25)) # ((!\sc0|sc2|sc1|sc0|Reg\(26) & \sc0|sc2|sc1|sc0|Reg\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(26),
	datab => \sc0|sc2|sc1|sc0|Reg\(27),
	datad => \sc0|sc2|sc1|sc0|Reg\(25),
	combout => \sc0|sc2|sc1|sc1|process_0~88_combout\);

-- Location: LCCOMB_X68_Y37_N20
\sc0|sc2|sc1|sc1|process_0~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~89_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(24) & (\sc0|sc2|sc1|sc1|process_0~88_combout\ & !\sc0|sc2|sc1|sc1|process_0~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc0|sc2|sc1|sc0|Reg\(24),
	datac => \sc0|sc2|sc1|sc1|process_0~88_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~76_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~89_combout\);

-- Location: LCCOMB_X68_Y37_N18
\sc0|sc2|sc1|sc1|process_0~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~91_combout\ = (\sc0|sc2|sc1|sc1|process_0~35_combout\ & (((\sc0|sc2|sc1|sc1|process_0~89_combout\)))) # (!\sc0|sc2|sc1|sc1|process_0~35_combout\ & (\sc0|sc2|sc1|sc1|process_0~86_combout\ & 
-- (\sc0|sc2|sc1|sc1|process_0~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~86_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~35_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~90_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~89_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~91_combout\);

-- Location: LCCOMB_X67_Y37_N16
\sc0|sc2|sc1|sc1|process_0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~83_combout\ = (\sc0|sc2|sc1|sc0|Reg\(19)) # ((!\sc0|sc2|sc1|sc0|Reg\(20) & ((\sc0|sc2|sc1|sc0|Reg\(21)) # (!\sc0|sc2|sc1|sc0|Reg\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(21),
	datab => \sc0|sc2|sc1|sc0|Reg\(20),
	datac => \sc0|sc2|sc1|sc0|Reg\(19),
	datad => \sc0|sc2|sc1|sc0|Reg\(22),
	combout => \sc0|sc2|sc1|sc1|process_0~83_combout\);

-- Location: LCCOMB_X69_Y38_N20
\sc0|sc2|sc1|sc1|process_0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~77_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(14) & ((\sc0|sc2|sc1|sc0|Reg\(15)) # ((!\sc0|sc2|sc1|sc0|Reg\(16) & \sc0|sc2|sc1|sc0|Reg\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(16),
	datab => \sc0|sc2|sc1|sc0|Reg\(14),
	datac => \sc0|sc2|sc1|sc0|Reg\(15),
	datad => \sc0|sc2|sc1|sc0|Reg\(17),
	combout => \sc0|sc2|sc1|sc1|process_0~77_combout\);

-- Location: LCCOMB_X69_Y38_N22
\sc0|sc2|sc1|sc1|process_0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~78_combout\ = (\sc0|sc2|sc1|sc0|Reg\(11)) # ((!\sc0|sc2|sc1|sc0|Reg\(12) & ((\sc0|sc2|sc1|sc0|Reg\(13)) # (\sc0|sc2|sc1|sc1|process_0~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(12),
	datab => \sc0|sc2|sc1|sc0|Reg\(11),
	datac => \sc0|sc2|sc1|sc0|Reg\(13),
	datad => \sc0|sc2|sc1|sc1|process_0~77_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~78_combout\);

-- Location: LCCOMB_X70_Y38_N10
\sc0|sc2|sc1|sc1|process_0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~79_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(8) & ((\sc0|sc2|sc1|sc0|Reg\(9)) # ((!\sc0|sc2|sc1|sc0|Reg\(10) & \sc0|sc2|sc1|sc1|process_0~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(9),
	datab => \sc0|sc2|sc1|sc0|Reg\(8),
	datac => \sc0|sc2|sc1|sc0|Reg\(10),
	datad => \sc0|sc2|sc1|sc1|process_0~78_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~79_combout\);

-- Location: LCCOMB_X70_Y38_N12
\sc0|sc2|sc1|sc1|process_0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~80_combout\ = (\sc0|sc2|sc1|sc0|Reg\(5)) # ((!\sc0|sc2|sc1|sc0|Reg\(6) & ((\sc0|sc2|sc1|sc0|Reg\(7)) # (\sc0|sc2|sc1|sc1|process_0~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(5),
	datab => \sc0|sc2|sc1|sc0|Reg\(6),
	datac => \sc0|sc2|sc1|sc0|Reg\(7),
	datad => \sc0|sc2|sc1|sc1|process_0~79_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~80_combout\);

-- Location: LCCOMB_X70_Y38_N6
\sc0|sc2|sc1|sc1|process_0~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~81_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(2) & ((\sc0|sc2|sc1|sc0|Reg\(3)) # ((!\sc0|sc2|sc1|sc0|Reg\(4) & \sc0|sc2|sc1|sc1|process_0~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(3),
	datab => \sc0|sc2|sc1|sc0|Reg\(4),
	datac => \sc0|sc2|sc1|sc0|Reg\(2),
	datad => \sc0|sc2|sc1|sc1|process_0~80_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~81_combout\);

-- Location: LCCOMB_X69_Y38_N28
\sc0|sc2|sc1|sc1|process_0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~82_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(0) & ((\sc0|sc2|sc1|sc0|Reg\(1)) # (\sc0|sc2|sc1|sc1|process_0~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc0|sc2|sc1|sc0|Reg\(1),
	datac => \sc0|sc2|sc1|sc0|Reg\(0),
	datad => \sc0|sc2|sc1|sc1|process_0~81_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~82_combout\);

-- Location: LCCOMB_X68_Y37_N8
\sc0|sc2|sc1|sc1|process_0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~84_combout\ = (\sc0|sc2|sc1|sc1|process_0~76_combout\ & ((\sc0|sc2|sc1|sc1|process_0~82_combout\) # ((!\sc0|sc2|sc1|sc1|process_0~31_combout\ & \sc0|sc2|sc1|sc1|process_0~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~31_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~76_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~83_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~82_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~84_combout\);

-- Location: LCCOMB_X69_Y35_N6
\sc0|sc2|sc1|sc1|process_0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~73_combout\ = (!\sc0|sc2|sc1|sc0|Reg\(44) & ((\sc0|sc2|sc1|sc0|Reg\(45)) # ((\sc0|sc2|sc1|sc0|Reg\(47) & !\sc0|sc2|sc1|sc0|Reg\(46)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(47),
	datab => \sc0|sc2|sc1|sc0|Reg\(44),
	datac => \sc0|sc2|sc1|sc0|Reg\(45),
	datad => \sc0|sc2|sc1|sc0|Reg\(46),
	combout => \sc0|sc2|sc1|sc1|process_0~73_combout\);

-- Location: LCCOMB_X69_Y35_N16
\sc0|sc2|sc1|sc1|process_0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~74_combout\ = (\sc0|sc2|sc1|sc0|Reg\(39)) # ((!\sc0|sc2|sc1|sc0|Reg\(40) & ((\sc0|sc2|sc1|sc0|Reg\(41)) # (!\sc0|sc2|sc1|sc0|Reg\(42)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(41),
	datab => \sc0|sc2|sc1|sc0|Reg\(40),
	datac => \sc0|sc2|sc1|sc0|Reg\(42),
	datad => \sc0|sc2|sc1|sc0|Reg\(39),
	combout => \sc0|sc2|sc1|sc1|process_0~74_combout\);

-- Location: LCCOMB_X69_Y35_N18
\sc0|sc2|sc1|sc1|process_0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~75_combout\ = (\sc0|sc2|sc1|sc1|process_0~38_combout\ & (((!\sc0|sc2|sc1|sc1|process_0~188_combout\ & \sc0|sc2|sc1|sc1|process_0~74_combout\)))) # (!\sc0|sc2|sc1|sc1|process_0~38_combout\ & 
-- (\sc0|sc2|sc1|sc1|process_0~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~73_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~188_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~74_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~38_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~75_combout\);

-- Location: LCCOMB_X65_Y33_N18
\sc0|sc2|sc1|sc1|process_0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~92_combout\ = (\sc0|sc2|sc1|sc1|process_0~87_combout\) # ((\sc0|sc2|sc1|sc1|process_0~91_combout\) # ((\sc0|sc2|sc1|sc1|process_0~84_combout\) # (\sc0|sc2|sc1|sc1|process_0~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~87_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~91_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~84_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~75_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~92_combout\);

-- Location: LCCOMB_X65_Y33_N28
\sc0|sc2|sc1|sc1|process_0~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~96_combout\ = (\sc0|sc2|sc1|sc1|process_0~93_combout\ & (((\sc0|sc2|sc1|sc1|process_0~92_combout\)))) # (!\sc0|sc2|sc1|sc1|process_0~93_combout\ & (\sc0|sc2|sc1|sc1|process_0~95_combout\ & 
-- (\sc0|sc2|sc1|sc1|process_0~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~95_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~93_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~94_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~92_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~96_combout\);

-- Location: LCCOMB_X65_Y33_N10
\sc0|sc2|sc1|sc1|process_0~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~99_combout\ = (\sc0|sc2|sc1|sc1|process_0~96_combout\) # ((\sc0|sc2|sc1|sc1|process_0~40_combout\ & ((\sc0|sc2|sc1|sc1|process_0~189_combout\))) # (!\sc0|sc2|sc1|sc1|process_0~40_combout\ & 
-- (\sc0|sc2|sc1|sc1|process_0~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~98_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~40_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~189_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~96_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~99_combout\);

-- Location: LCCOMB_X65_Y33_N0
\sc0|sc2|sc1|sc1|process_0~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~100_combout\ = (\sc0|sc2|sc1|sc1|process_0~68_combout\) # ((\sc0|sc2|sc1|sc1|process_0~72_combout\) # ((\sc0|sc2|sc1|sc1|process_0~67_combout\ & \sc0|sc2|sc1|sc1|process_0~99_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~68_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~67_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~72_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~99_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~100_combout\);

-- Location: LCCOMB_X65_Y33_N2
\sc0|sc2|sc1|sc1|process_0~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~101_combout\ = (\sc0|sc2|sc1|sc1|process_0~64_combout\) # ((\sc0|sc2|sc1|sc1|process_0~62_combout\) # ((\sc0|sc2|sc1|sc1|process_0~65_combout\ & \sc0|sc2|sc1|sc1|process_0~100_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~64_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~65_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~62_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~100_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~101_combout\);

-- Location: LCCOMB_X65_Y33_N24
\sc0|sc2|sc1|sc1|process_0~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~105_combout\ = (\sc0|sc2|sc1|sc1|process_0~104_combout\ & (((\sc0|sc2|sc1|sc1|process_0~101_combout\)))) # (!\sc0|sc2|sc1|sc1|process_0~104_combout\ & (\sc0|sc2|sc1|sc1|process_0~103_combout\ & 
-- (\sc0|sc2|sc1|sc1|process_0~102_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~104_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~103_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~102_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~101_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~105_combout\);

-- Location: LCCOMB_X65_Y33_N6
\sc0|sc2|sc1|sc1|process_0~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~107_combout\ = (\sc0|sc2|sc1|sc1|process_0~105_combout\) # ((\sc0|sc2|sc1|sc1|process_0~106_combout\ & (!\sc0|sc2|sc1|sc0|Reg\(104) & !\sc0|sc2|sc1|sc1|process_0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~106_combout\,
	datab => \sc0|sc2|sc1|sc0|Reg\(104),
	datac => \sc0|sc2|sc1|sc1|process_0~50_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~105_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~107_combout\);

-- Location: LCCOMB_X65_Y33_N12
\sc0|sc2|sc1|sc1|process_0~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~109_combout\ = (\sc0|sc2|sc1|sc1|process_0~107_combout\) # ((!\sc0|sc2|sc1|sc1|process_0~102_combout\ & (\sc0|sc2|sc1|sc1|process_0~108_combout\ & \sc0|sc2|sc1|sc1|process_0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~102_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~108_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~50_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~107_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~109_combout\);

-- Location: LCCOMB_X65_Y33_N30
\sc0|sc2|sc1|sc1|process_0~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|process_0~112_combout\ = (\sc0|sc2|sc1|sc1|process_0~111_combout\ & (((\sc0|sc2|sc1|sc1|process_0~109_combout\)))) # (!\sc0|sc2|sc1|sc1|process_0~111_combout\ & (\sc0|sc2|sc1|sc1|process_0~110_combout\ & 
-- (\sc0|sc2|sc1|sc1|process_0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~110_combout\,
	datab => \sc0|sc2|sc1|sc1|process_0~52_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~111_combout\,
	datad => \sc0|sc2|sc1|sc1|process_0~109_combout\,
	combout => \sc0|sc2|sc1|sc1|process_0~112_combout\);

-- Location: LCCOMB_X67_Y34_N30
\sc0|sc2|sc1|sc1|count_out[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[0]~12_combout\ = (\sc0|sc2|sc1|sc1|count_out[0]~11_combout\ & ((\sc0|sc2|sc1|sc0|Reg\(125)) # ((\sc0|sc2|sc1|sc0|Reg\(127) & !\sc0|sc2|sc1|sc0|Reg\(126)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc0|Reg\(127),
	datab => \sc0|sc2|sc1|sc0|Reg\(125),
	datac => \sc0|sc2|sc1|sc0|Reg\(126),
	datad => \sc0|sc2|sc1|sc1|count_out[0]~11_combout\,
	combout => \sc0|sc2|sc1|sc1|count_out[0]~12_combout\);

-- Location: LCCOMB_X65_Y33_N4
\sc0|sc2|sc1|sc1|count_out[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc1|sc1|count_out[0]~14_combout\ = (\sc0|sc2|sc1|sc1|count_out[0]~12_combout\) # ((\sc0|sc2|sc1|sc1|count_out[0]~13_combout\ & ((\sc0|sc2|sc1|sc1|process_0~58_combout\) # (\sc0|sc2|sc1|sc1|process_0~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|process_0~58_combout\,
	datab => \sc0|sc2|sc1|sc1|count_out[0]~13_combout\,
	datac => \sc0|sc2|sc1|sc1|process_0~112_combout\,
	datad => \sc0|sc2|sc1|sc1|count_out[0]~12_combout\,
	combout => \sc0|sc2|sc1|sc1|count_out[0]~14_combout\);

-- Location: LCCOMB_X66_Y33_N14
\sc0|sc3|R[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc3|R[0]~0_combout\ = (\sc1|sc4|sc1|count_out[0]~13_combout\ & ((GND) # (!\sc0|sc2|sc1|sc1|count_out[0]~14_combout\))) # (!\sc1|sc4|sc1|count_out[0]~13_combout\ & (\sc0|sc2|sc1|sc1|count_out[0]~14_combout\ $ (GND)))
-- \sc0|sc3|R[0]~1\ = CARRY((\sc1|sc4|sc1|count_out[0]~13_combout\) # (!\sc0|sc2|sc1|sc1|count_out[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|count_out[0]~13_combout\,
	datab => \sc0|sc2|sc1|sc1|count_out[0]~14_combout\,
	datad => VCC,
	combout => \sc0|sc3|R[0]~0_combout\,
	cout => \sc0|sc3|R[0]~1\);

-- Location: LCCOMB_X66_Y33_N16
\sc0|sc3|R[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc3|R[1]~2_combout\ = (\sc0|sc2|sc1|sc1|count_out[1]~19_combout\ & ((\sc1|sc4|sc1|count_out[1]~18_combout\ & (!\sc0|sc3|R[0]~1\)) # (!\sc1|sc4|sc1|count_out[1]~18_combout\ & ((\sc0|sc3|R[0]~1\) # (GND))))) # 
-- (!\sc0|sc2|sc1|sc1|count_out[1]~19_combout\ & ((\sc1|sc4|sc1|count_out[1]~18_combout\ & (\sc0|sc3|R[0]~1\ & VCC)) # (!\sc1|sc4|sc1|count_out[1]~18_combout\ & (!\sc0|sc3|R[0]~1\))))
-- \sc0|sc3|R[1]~3\ = CARRY((\sc0|sc2|sc1|sc1|count_out[1]~19_combout\ & ((!\sc0|sc3|R[0]~1\) # (!\sc1|sc4|sc1|count_out[1]~18_combout\))) # (!\sc0|sc2|sc1|sc1|count_out[1]~19_combout\ & (!\sc1|sc4|sc1|count_out[1]~18_combout\ & !\sc0|sc3|R[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|count_out[1]~19_combout\,
	datab => \sc1|sc4|sc1|count_out[1]~18_combout\,
	datad => VCC,
	cin => \sc0|sc3|R[0]~1\,
	combout => \sc0|sc3|R[1]~2_combout\,
	cout => \sc0|sc3|R[1]~3\);

-- Location: LCCOMB_X66_Y33_N18
\sc0|sc3|R[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc3|R[2]~4_combout\ = ((\sc1|sc4|sc1|count_out[2]~19_combout\ $ (\sc0|sc2|sc1|sc1|count_out[2]~20_combout\ $ (\sc0|sc3|R[1]~3\)))) # (GND)
-- \sc0|sc3|R[2]~5\ = CARRY((\sc1|sc4|sc1|count_out[2]~19_combout\ & ((!\sc0|sc3|R[1]~3\) # (!\sc0|sc2|sc1|sc1|count_out[2]~20_combout\))) # (!\sc1|sc4|sc1|count_out[2]~19_combout\ & (!\sc0|sc2|sc1|sc1|count_out[2]~20_combout\ & !\sc0|sc3|R[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|count_out[2]~19_combout\,
	datab => \sc0|sc2|sc1|sc1|count_out[2]~20_combout\,
	datad => VCC,
	cin => \sc0|sc3|R[1]~3\,
	combout => \sc0|sc3|R[2]~4_combout\,
	cout => \sc0|sc3|R[2]~5\);

-- Location: LCCOMB_X66_Y33_N20
\sc0|sc3|R[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc3|R[3]~6_combout\ = (\sc1|sc4|sc1|count_out[3]~29_combout\ & ((\sc0|sc2|sc1|sc1|count_out[3]~29_combout\ & (!\sc0|sc3|R[2]~5\)) # (!\sc0|sc2|sc1|sc1|count_out[3]~29_combout\ & (\sc0|sc3|R[2]~5\ & VCC)))) # (!\sc1|sc4|sc1|count_out[3]~29_combout\ & 
-- ((\sc0|sc2|sc1|sc1|count_out[3]~29_combout\ & ((\sc0|sc3|R[2]~5\) # (GND))) # (!\sc0|sc2|sc1|sc1|count_out[3]~29_combout\ & (!\sc0|sc3|R[2]~5\))))
-- \sc0|sc3|R[3]~7\ = CARRY((\sc1|sc4|sc1|count_out[3]~29_combout\ & (\sc0|sc2|sc1|sc1|count_out[3]~29_combout\ & !\sc0|sc3|R[2]~5\)) # (!\sc1|sc4|sc1|count_out[3]~29_combout\ & ((\sc0|sc2|sc1|sc1|count_out[3]~29_combout\) # (!\sc0|sc3|R[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc1|sc4|sc1|count_out[3]~29_combout\,
	datab => \sc0|sc2|sc1|sc1|count_out[3]~29_combout\,
	datad => VCC,
	cin => \sc0|sc3|R[2]~5\,
	combout => \sc0|sc3|R[3]~6_combout\,
	cout => \sc0|sc3|R[3]~7\);

-- Location: LCCOMB_X66_Y33_N22
\sc0|sc3|R[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc3|R[4]~8_combout\ = ((\sc0|sc2|sc1|sc1|count_out[4]~32_combout\ $ (\sc1|sc4|sc1|count_out[4]~32_combout\ $ (\sc0|sc3|R[3]~7\)))) # (GND)
-- \sc0|sc3|R[4]~9\ = CARRY((\sc0|sc2|sc1|sc1|count_out[4]~32_combout\ & (\sc1|sc4|sc1|count_out[4]~32_combout\ & !\sc0|sc3|R[3]~7\)) # (!\sc0|sc2|sc1|sc1|count_out[4]~32_combout\ & ((\sc1|sc4|sc1|count_out[4]~32_combout\) # (!\sc0|sc3|R[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|count_out[4]~32_combout\,
	datab => \sc1|sc4|sc1|count_out[4]~32_combout\,
	datad => VCC,
	cin => \sc0|sc3|R[3]~7\,
	combout => \sc0|sc3|R[4]~8_combout\,
	cout => \sc0|sc3|R[4]~9\);

-- Location: LCCOMB_X66_Y33_N24
\sc0|sc3|R[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc3|R[5]~10_combout\ = (\sc0|sc2|sc1|sc1|count_out[5]~34_combout\ & ((\sc1|sc4|sc1|count_out[5]~34_combout\ & (!\sc0|sc3|R[4]~9\)) # (!\sc1|sc4|sc1|count_out[5]~34_combout\ & ((\sc0|sc3|R[4]~9\) # (GND))))) # 
-- (!\sc0|sc2|sc1|sc1|count_out[5]~34_combout\ & ((\sc1|sc4|sc1|count_out[5]~34_combout\ & (\sc0|sc3|R[4]~9\ & VCC)) # (!\sc1|sc4|sc1|count_out[5]~34_combout\ & (!\sc0|sc3|R[4]~9\))))
-- \sc0|sc3|R[5]~11\ = CARRY((\sc0|sc2|sc1|sc1|count_out[5]~34_combout\ & ((!\sc0|sc3|R[4]~9\) # (!\sc1|sc4|sc1|count_out[5]~34_combout\))) # (!\sc0|sc2|sc1|sc1|count_out[5]~34_combout\ & (!\sc1|sc4|sc1|count_out[5]~34_combout\ & !\sc0|sc3|R[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|count_out[5]~34_combout\,
	datab => \sc1|sc4|sc1|count_out[5]~34_combout\,
	datad => VCC,
	cin => \sc0|sc3|R[4]~9\,
	combout => \sc0|sc3|R[5]~10_combout\,
	cout => \sc0|sc3|R[5]~11\);

-- Location: LCCOMB_X66_Y33_N26
\sc0|sc3|R[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc3|R[6]~12_combout\ = ((\sc0|sc2|sc1|sc1|count_out[6]~35_combout\ $ (\sc1|sc4|sc1|count_out[6]~35_combout\ $ (\sc0|sc3|R[5]~11\)))) # (GND)
-- \sc0|sc3|R[6]~13\ = CARRY((\sc0|sc2|sc1|sc1|count_out[6]~35_combout\ & (\sc1|sc4|sc1|count_out[6]~35_combout\ & !\sc0|sc3|R[5]~11\)) # (!\sc0|sc2|sc1|sc1|count_out[6]~35_combout\ & ((\sc1|sc4|sc1|count_out[6]~35_combout\) # (!\sc0|sc3|R[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|count_out[6]~35_combout\,
	datab => \sc1|sc4|sc1|count_out[6]~35_combout\,
	datad => VCC,
	cin => \sc0|sc3|R[5]~11\,
	combout => \sc0|sc3|R[6]~12_combout\,
	cout => \sc0|sc3|R[6]~13\);

-- Location: LCCOMB_X66_Y33_N28
\sc0|sc3|R[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc3|R[7]~14_combout\ = \sc0|sc2|sc1|sc1|count_out[7]~36_combout\ $ (\sc0|sc3|R[6]~13\ $ (!\sc1|sc4|sc1|count_out[7]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sc0|sc2|sc1|sc1|count_out[7]~36_combout\,
	datad => \sc1|sc4|sc1|count_out[7]~36_combout\,
	cin => \sc0|sc3|R[6]~13\,
	combout => \sc0|sc3|R[7]~14_combout\);

-- Location: M9K_X64_Y13_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a182\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2003w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a182_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a182_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a182_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y18_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a168\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1993w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a168_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a168_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a168_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y16_N30
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~114_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a182~portbdataout\)) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a168~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a182~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a168~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~114_combout\);

-- Location: M9K_X78_Y12_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a196\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2013w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a196_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a196_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a196_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y18_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a210\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2023w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a210_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a210_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a210_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y16_N24
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~115_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a210~portbdataout\))) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a196~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a196~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a210~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~115_combout\);

-- Location: LCCOMB_X63_Y16_N26
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~116_combout\ = ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~114_combout\) # (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~115_combout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~114_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~115_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~116_combout\);

-- Location: M9K_X51_Y16_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a112\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1952w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a112_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y20_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a126\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1963w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a126_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y16_N8
\sc5|ram_block_rtl_0|auto_generated|mux3|_~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~67_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a126~portbdataout\))) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a112~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a112~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a126~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~67_combout\);

-- Location: M9K_X78_Y16_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a140\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1973w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a140_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a140_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a140_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y15_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a154\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1983w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a154_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a154_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a154_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y16_N18
\sc5|ram_block_rtl_0|auto_generated|mux3|_~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~68_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a154~portbdataout\))) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a140~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a140~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a154~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~68_combout\);

-- Location: LCCOMB_X63_Y16_N0
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~113_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2)) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~67_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|_~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|_~67_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~68_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~113_combout\);

-- Location: M9K_X64_Y11_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1893w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y12_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1883w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y16_N10
\sc5|ram_block_rtl_0|auto_generated|mux3|_~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~66_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a42~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a28~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a42~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a28~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~66_combout\);

-- Location: M9K_X78_Y13_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1856w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y11_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1873w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y16_N28
\sc5|ram_block_rtl_0|auto_generated|mux3|_~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~65_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a14~portbdataout\))) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a14~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~65_combout\);

-- Location: LCCOMB_X63_Y16_N4
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~127_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2) & (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3) & ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~66_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|_~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|_~66_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datac => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3),
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~65_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~127_combout\);

-- Location: M9K_X51_Y13_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1923w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y15_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a98\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1933w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a98_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y16_N14
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~112_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a98~portbdataout\))) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a84~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a84~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a98~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~112_combout\);

-- Location: M9K_X78_Y17_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~1_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y10_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~1_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y16_N20
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~111_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a70~portbdataout\))) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a56~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a56~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a70~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~111_combout\);

-- Location: LCCOMB_X63_Y16_N6
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~128_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2) & (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3) & 
-- ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~112_combout\) # (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~112_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~111_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~128_combout\);

-- Location: LCCOMB_X63_Y16_N16
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~117_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~128_combout\) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~116_combout\ & 
-- ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~113_combout\) # (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~116_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~113_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~127_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~128_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~117_combout\);

-- Location: M9K_X64_Y36_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1883w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y37_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1893w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y36_N8
\sc5|ram_block_rtl_0|auto_generated|mux3|_~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~52_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a46~portbdataout\))) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a32~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a32~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a46~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~52_combout\);

-- Location: M9K_X64_Y34_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1856w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y35_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1873w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y36_N18
\sc5|ram_block_rtl_0|auto_generated|mux3|_~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~51_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a18~portbdataout\))) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a18~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~51_combout\);

-- Location: LCCOMB_X63_Y36_N6
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~123_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2) & (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3) & ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~52_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|_~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|_~52_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~51_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~123_combout\);

-- Location: M9K_X64_Y30_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a144\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1973w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a144_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a144_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a144_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y31_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a158\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1983w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a158_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a158_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a158_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y28_N22
\sc5|ram_block_rtl_0|auto_generated|mux3|_~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~50_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a158~portbdataout\))) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a144~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a144~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a158~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~50_combout\);

-- Location: M9K_X64_Y28_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a130\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1963w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a130_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a130_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a130_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y25_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a116\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1952w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a116_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y28_N28
\sc5|ram_block_rtl_0|auto_generated|mux3|_~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~49_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a130~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a116~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a130~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a116~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~49_combout\);

-- Location: LCCOMB_X60_Y28_N0
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~81_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2)) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~50_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|_~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|_~50_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~49_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~81_combout\);

-- Location: M9K_X64_Y32_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a186\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2003w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a186_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a186_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a186_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y22_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a172\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1993w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a172_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a172_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a172_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X61_Y33_N8
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~82_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a186~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a172~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a186~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a172~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~82_combout\);

-- Location: M9K_X64_Y19_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a214\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2023w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a214_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a214_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a214_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y33_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a200\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2013w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a200_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a200_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a200_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X61_Y33_N18
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~83_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a214~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a200~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a214~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a200~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~83_combout\);

-- Location: LCCOMB_X61_Y33_N12
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~84_combout\ = ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~82_combout\) # (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~83_combout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~82_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~83_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~84_combout\);

-- Location: M9K_X64_Y14_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~1_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y17_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~1_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y16_N22
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~86_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a74~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a60~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a74~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a60~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~86_combout\);

-- Location: M9K_X64_Y16_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1923w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y15_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a102\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1933w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a102_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y16_N12
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~85_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a102~portbdataout\))) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a88~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a88~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a102~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~85_combout\);

-- Location: LCCOMB_X63_Y16_N2
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~124_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2) & (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3) & 
-- ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~86_combout\) # (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~86_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~85_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~124_combout\);

-- Location: LCCOMB_X60_Y36_N6
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~87_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~124_combout\) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~84_combout\ & 
-- ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~123_combout\) # (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~123_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~81_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~84_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~124_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~87_combout\);

-- Location: M9K_X51_Y17_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a198\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2013w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a198_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a198_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a198_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y31_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a212\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2023w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a212_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a212_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a212_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y33_N4
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~102_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a212~portbdataout\))) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a198~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a198~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a212~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~102_combout\);

-- Location: M9K_X51_Y32_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a184\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2003w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a184_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a184_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a184_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y19_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a170\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1993w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a170_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a170_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a170_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y33_N18
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~101_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a184~portbdataout\)) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a170~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|ram_block1a184~portbdataout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a170~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~101_combout\);

-- Location: LCCOMB_X59_Y33_N22
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~103_combout\ = ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~102_combout\) # (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~101_combout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~102_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~101_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~103_combout\);

-- Location: M9K_X51_Y26_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1893w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y22_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1883w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y28_N8
\sc5|ram_block_rtl_0|auto_generated|mux3|_~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~56_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a44~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a30~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a44~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a30~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~56_combout\);

-- Location: M9K_X51_Y20_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1873w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y27_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1856w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y28_N10
\sc5|ram_block_rtl_0|auto_generated|mux3|_~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~55_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a16~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a2~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a16~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a2~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~55_combout\);

-- Location: LCCOMB_X60_Y28_N12
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~125_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2) & (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3) & ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~56_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|_~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|_~56_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~55_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~125_combout\);

-- Location: M9K_X51_Y24_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a114\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1952w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a114_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y24_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a128\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1963w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a128_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a128_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a128_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y28_N30
\sc5|ram_block_rtl_0|auto_generated|mux3|_~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~57_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a128~portbdataout\))) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a114~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a114~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a128~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~57_combout\);

-- Location: M9K_X78_Y26_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a142\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1973w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a142_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a142_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a142_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y28_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a156\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1983w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a156_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a156_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a156_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y28_N16
\sc5|ram_block_rtl_0|auto_generated|mux3|_~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~58_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a156~portbdataout\))) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a142~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a142~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a156~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~58_combout\);

-- Location: LCCOMB_X60_Y28_N6
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~100_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2)) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~57_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|_~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|_~57_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~58_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~100_combout\);

-- Location: M9K_X51_Y29_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~1_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y28_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~1_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y28_N26
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~98_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a72~portbdataout\))) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a58~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a58~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a72~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~98_combout\);

-- Location: M9K_X78_Y24_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a100\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1933w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a100_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y14_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1923w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y28_N24
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~99_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a100~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a86~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|ram_block1a100~portbdataout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a86~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~99_combout\);

-- Location: LCCOMB_X60_Y28_N18
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~126_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2) & (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3) & 
-- ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~98_combout\) # (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~98_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~99_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~126_combout\);

-- Location: LCCOMB_X60_Y36_N0
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~104_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~126_combout\) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~103_combout\ & 
-- ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~125_combout\) # (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~103_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~125_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~100_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~126_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~104_combout\);

-- Location: M9K_X51_Y33_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a173\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1993w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a173_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a173_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a173_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y30_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a187\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2003w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a187_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a187_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a187_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y33_N8
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~75_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a187~portbdataout\))) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a173~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|ram_block1a173~portbdataout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a187~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~75_combout\);

-- Location: M9K_X37_Y33_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a201\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2013w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a201_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a201_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a201_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y27_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a215\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2023w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a215_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a215_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a215_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y33_N2
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~76_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a215~portbdataout\))) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a201~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|ram_block1a201~portbdataout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a215~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~76_combout\);

-- Location: LCCOMB_X59_Y33_N24
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~77_combout\ = ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~75_combout\) # (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~76_combout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~75_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~76_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~77_combout\);

-- Location: M9K_X64_Y26_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a131\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1963w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a131_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a131_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a131_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y29_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a117\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1952w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a117_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y28_N4
\sc5|ram_block_rtl_0|auto_generated|mux3|_~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~45_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a131~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a117~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a131~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a117~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~45_combout\);

-- Location: M9K_X64_Y27_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a145\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1973w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a145_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a145_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a145_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y27_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a159\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1983w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a159_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a159_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a159_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y27_N0
\sc5|ram_block_rtl_0|auto_generated|mux3|_~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~46_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a159~portbdataout\))) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a145~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a145~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a159~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~46_combout\);

-- Location: LCCOMB_X60_Y28_N14
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~74_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2)) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~45_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|_~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|_~45_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~46_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~74_combout\);

-- Location: M9K_X51_Y39_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~1_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y41_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~1_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y39_N4
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~78_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a75~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a61~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|ram_block1a75~portbdataout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a61~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~78_combout\);

-- Location: M9K_X51_Y38_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a103\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1933w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a103_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y39_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1923w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y39_N2
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~79_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a103~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a89~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|ram_block1a103~portbdataout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a89~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~79_combout\);

-- Location: LCCOMB_X59_Y39_N16
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~122_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3) & (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~78_combout\) # (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~78_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~79_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~122_combout\);

-- Location: M9K_X64_Y46_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1873w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y41_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1856w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y44_N26
\sc5|ram_block_rtl_0|auto_generated|mux3|_~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~47_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a19~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a5~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a19~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a5~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~47_combout\);

-- Location: M9K_X64_Y45_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1883w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y42_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1893w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y44_N24
\sc5|ram_block_rtl_0|auto_generated|mux3|_~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~48_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a47~portbdataout\))) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a33~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|ram_block1a33~portbdataout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a47~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~48_combout\);

-- Location: LCCOMB_X60_Y44_N18
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~121_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2) & (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3) & ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~47_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|_~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|_~47_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~48_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~121_combout\);

-- Location: LCCOMB_X60_Y36_N22
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~80_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~122_combout\) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~77_combout\ & 
-- ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~74_combout\) # (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~77_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~74_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~122_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~121_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~80_combout\);

-- Location: M9K_X64_Y47_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a101\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1933w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a101_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y49_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1923w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y49_N4
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~96_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a101~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a87~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a101~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a87~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~96_combout\);

-- Location: M9K_X37_Y32_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a171\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1993w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a171_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a171_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a171_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y35_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a199\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2013w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a199_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a199_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a199_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y35_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a213\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2023w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a213_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a213_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a213_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y36_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a185\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2003w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a185_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a185_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a185_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y36_N24
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~92_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a213~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a185~portbdataout\))))) # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a213~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a185~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~92_combout\);

-- Location: LCCOMB_X59_Y36_N6
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~93_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~92_combout\)))) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~92_combout\ & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a199~portbdataout\))) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~92_combout\ & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a171~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|ram_block1a171~portbdataout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a199~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~92_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~93_combout\);

-- Location: M9K_X51_Y37_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1873w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y40_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1893w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y40_N8
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~88_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a45~portbdataout\))) # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & 
-- (\sc5|ram_block_rtl_0|auto_generated|ram_block1a17~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a17~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a45~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~88_combout\);

-- Location: M9K_X64_Y40_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1883w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y39_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1856w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y40_N18
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~89_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a31~portbdataout\)) # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & 
-- ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a3~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a31~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a3~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~89_combout\);

-- Location: LCCOMB_X59_Y40_N20
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~90_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|_~3_combout\ & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~88_combout\)) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~89_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|_~3_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~88_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~89_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~90_combout\);

-- Location: M9K_X51_Y34_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a157\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1983w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a157_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a157_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a157_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y41_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a143\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1973w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a143_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a143_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a143_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y36_N8
\sc5|ram_block_rtl_0|auto_generated|mux3|_~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~54_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a157~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a143~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a157~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a143~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~54_combout\);

-- Location: M9K_X51_Y36_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a115\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1952w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a115_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y44_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a129\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1963w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a129_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a129_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a129_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y36_N10
\sc5|ram_block_rtl_0|auto_generated|mux3|_~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~53_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a129~portbdataout\))) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a115~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a115~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a129~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~53_combout\);

-- Location: LCCOMB_X59_Y36_N30
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~91_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2)) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~54_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|_~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|_~54_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~53_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~91_combout\);

-- Location: LCCOMB_X60_Y36_N30
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~94_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2) & (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~93_combout\ & 
-- ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~90_combout\) # (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~91_combout\)))) # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2) & 
-- (((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~90_combout\) # (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~93_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~90_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~91_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~94_combout\);

-- Location: M9K_X78_Y29_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~1_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y31_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~1_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y31_N8
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~95_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a73~portbdataout\))) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a59~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a59~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a73~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~95_combout\);

-- Location: LCCOMB_X60_Y36_N24
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~97_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~94_combout\) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~25_combout\ & 
-- ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~96_combout\) # (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~96_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~25_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~94_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~95_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~97_combout\);

-- Location: LCCOMB_X60_Y36_N4
\sc6|tx_parity[16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_parity[16]~2_combout\ = \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~87_combout\ $ (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~104_combout\ $ (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~80_combout\ $ 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~97_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~87_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~104_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~80_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~97_combout\,
	combout => \sc6|tx_parity[16]~2_combout\);

-- Location: M9K_X78_Y14_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1923w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y19_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a99\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1933w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a99_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y36_N22
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~109_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a99~portbdataout\))) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a85~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a85~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a99~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~109_combout\);

-- Location: M9K_X78_Y18_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~1_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y20_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~1_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y36_N4
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~108_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a71~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a57~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a71~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a57~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~108_combout\);

-- Location: M9K_X104_Y35_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a197\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2013w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a197_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a197_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a197_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y33_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a211\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2023w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a211_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a211_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a211_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y36_N28
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~106_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a211~portbdataout\))) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a197~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a197~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a211~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~106_combout\);

-- Location: M9K_X104_Y33_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a183\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2003w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a183_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a183_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a183_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y34_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a169\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1993w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a169_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a169_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a169_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y36_N26
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~105_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a183~portbdataout\)) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a169~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a183~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a169~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~105_combout\);

-- Location: M9K_X78_Y32_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1873w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y35_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1856w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y36_N8
\sc5|ram_block_rtl_0|auto_generated|mux3|_~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~62_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a15~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a1~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a15~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a1~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~62_combout\);

-- Location: M9K_X104_Y37_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1893w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y37_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1883w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y36_N30
\sc5|ram_block_rtl_0|auto_generated|mux3|_~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~63_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a43~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a29~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a43~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a29~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~63_combout\);

-- Location: M9K_X78_Y38_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a113\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1952w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a113_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y36_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a127\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1963w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a127_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y36_N14
\sc5|ram_block_rtl_0|auto_generated|mux3|_~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~59_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a127~portbdataout\))) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a113~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a113~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a127~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~59_combout\);

-- Location: M9K_X78_Y34_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a155\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1983w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a155_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a155_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a155_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y36_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a141\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1973w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a141_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a141_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a141_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y36_N12
\sc5|ram_block_rtl_0|auto_generated|mux3|_~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~60_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a155~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a141~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a155~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a141~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~60_combout\);

-- Location: LCCOMB_X77_Y36_N6
\sc5|ram_block_rtl_0|auto_generated|mux3|_~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~61_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2)) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~59_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|_~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|_~59_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~60_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~61_combout\);

-- Location: LCCOMB_X77_Y36_N20
\sc5|ram_block_rtl_0|auto_generated|mux3|_~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~64_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|_~61_combout\) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~3_combout\ & ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~62_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|_~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|_~3_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|_~62_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|_~63_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~61_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~64_combout\);

-- Location: LCCOMB_X77_Y36_N2
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~107_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|_~64_combout\ & (((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~106_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~105_combout\)) # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~106_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~105_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~64_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~107_combout\);

-- Location: LCCOMB_X77_Y36_N16
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~110_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~107_combout\) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~25_combout\ & 
-- ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~109_combout\) # (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~109_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~25_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~108_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~107_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~110_combout\);

-- Location: LCCOMB_X60_Y36_N26
\sc6|tx_parity[16]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_parity[16]~3_combout\ = \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~117_combout\ $ (\sc6|tx_parity[16]~2_combout\ $ (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~117_combout\,
	datac => \sc6|tx_parity[16]~2_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~110_combout\,
	combout => \sc6|tx_parity[16]~3_combout\);

-- Location: M9K_X51_Y41_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a91\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1923w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y42_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a105\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1933w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a105_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y42_N28
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~66_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a105~portbdataout\))) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a91~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a91~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a105~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~66_combout\);

-- Location: M9K_X37_Y18_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~1_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y17_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~1_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y36_N26
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~65_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a77~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a63~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a77~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a63~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~65_combout\);

-- Location: M9K_X37_Y26_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a175\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1993w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a175_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a175_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a175_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y28_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a189\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2003w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a189_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a189_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a189_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y28_N4
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~62_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a189~portbdataout\))) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a175~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|ram_block1a175~portbdataout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a189~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~62_combout\);

-- Location: M9K_X37_Y19_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a217\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2023w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a217_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a217_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a217_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y20_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a203\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2013w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a203_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a203_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a203_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y36_N14
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~63_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a217~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a203~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a217~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a203~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~63_combout\);

-- Location: M9K_X51_Y21_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1856w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y12_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1873w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y36_N0
\sc5|ram_block_rtl_0|auto_generated|mux3|_~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~36_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a21~portbdataout\))) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a7~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a7~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a21~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~36_combout\);

-- Location: M9K_X51_Y11_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1893w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y23_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1883w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y36_N22
\sc5|ram_block_rtl_0|auto_generated|mux3|_~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~37_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a49~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a35~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a49~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a35~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~37_combout\);

-- Location: M9K_X51_Y25_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a161\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1983w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a161_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a161_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a161_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y23_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a147\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1973w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a147_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a147_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a147_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y36_N4
\sc5|ram_block_rtl_0|auto_generated|mux3|_~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~34_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a161~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a147~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a161~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a147~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~34_combout\);

-- Location: M9K_X78_Y23_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a133\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1963w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a133_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a133_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a133_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y38_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a119\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1952w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a119_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y36_N2
\sc5|ram_block_rtl_0|auto_generated|mux3|_~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~33_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a133~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a119~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a133~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a119~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~33_combout\);

-- Location: LCCOMB_X59_Y36_N18
\sc5|ram_block_rtl_0|auto_generated|mux3|_~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~35_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2)) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~34_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|_~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|_~34_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~33_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~35_combout\);

-- Location: LCCOMB_X59_Y36_N20
\sc5|ram_block_rtl_0|auto_generated|mux3|_~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~38_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|_~35_combout\) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~3_combout\ & ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~36_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|_~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|_~3_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|_~36_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|_~37_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~35_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~38_combout\);

-- Location: LCCOMB_X59_Y36_N12
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~64_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|_~38_combout\ & ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~62_combout\) # 
-- ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~63_combout\) # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~62_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~63_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~38_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~64_combout\);

-- Location: LCCOMB_X59_Y36_N16
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~67_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~64_combout\) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~25_combout\ & 
-- ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~66_combout\) # (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~66_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~25_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~65_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~64_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~67_combout\);

-- Location: LCCOMB_X66_Y51_N28
\sc0|sc2|sc0|Reg[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc0|Reg[4]~feeder_combout\ = \sc1|sc0|sc0|qp\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc0|sc0|qp\(4),
	combout => \sc0|sc2|sc0|Reg[4]~feeder_combout\);

-- Location: FF_X66_Y51_N29
\sc0|sc2|sc0|Reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc2|sc0|Reg[4]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc0|Reg\(4));

-- Location: M9K_X78_Y40_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~1_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y49_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~1_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X61_Y36_N2
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~51_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a79~portbdataout\))) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a65~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a65~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a79~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~51_combout\);

-- Location: M9K_X37_Y47_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a107\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1933w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a107_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y40_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1923w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y40_N12
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~52_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a107~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a93~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a107~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a93~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~52_combout\);

-- Location: M9K_X78_Y46_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a219\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2023w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a219_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a219_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a219_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y47_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a205\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2013w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a205_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a205_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a205_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y47_N16
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~49_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a219~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a205~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a219~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a205~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~49_combout\);

-- Location: M9K_X78_Y48_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a177\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1993w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a177_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a177_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a177_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y49_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a191\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2003w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a191_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a191_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a191_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y48_N4
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~48_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a191~portbdataout\))) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a177~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a177~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a191~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~48_combout\);

-- Location: M9K_X51_Y46_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1883w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y47_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1893w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y39_N20
\sc5|ram_block_rtl_0|auto_generated|mux3|_~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~27_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a51~portbdataout\))) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a37~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a37~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a51~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~27_combout\);

-- Location: M9K_X64_Y39_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1873w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y43_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1856w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y39_N30
\sc5|ram_block_rtl_0|auto_generated|mux3|_~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~26_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a23~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a9~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a23~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a9~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~26_combout\);

-- Location: M9K_X51_Y43_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a163\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1983w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a163_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a163_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a163_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y45_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a149\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1973w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a149_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a149_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a149_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y39_N26
\sc5|ram_block_rtl_0|auto_generated|mux3|_~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~24_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a163~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a149~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|ram_block1a163~portbdataout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a149~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~24_combout\);

-- Location: M9K_X51_Y50_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a121\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1952w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a121_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y43_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a135\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1963w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a135_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a135_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a135_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y39_N28
\sc5|ram_block_rtl_0|auto_generated|mux3|_~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~23_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a135~portbdataout\))) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a121~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a121~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a135~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~23_combout\);

-- Location: LCCOMB_X59_Y39_N12
\sc5|ram_block_rtl_0|auto_generated|mux3|_~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~25_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2)) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~24_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|_~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|_~24_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~23_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~25_combout\);

-- Location: LCCOMB_X59_Y39_N14
\sc5|ram_block_rtl_0|auto_generated|mux3|_~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~28_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|_~25_combout\) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~3_combout\ & ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~27_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|_~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|_~3_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|_~27_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|_~26_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~25_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~28_combout\);

-- Location: LCCOMB_X60_Y36_N20
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~50_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|_~28_combout\ & (((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~49_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~48_combout\)) # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~49_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~48_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~28_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~50_combout\);

-- Location: LCCOMB_X60_Y36_N2
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~53_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~50_combout\) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~25_combout\ & 
-- ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~51_combout\) # (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~51_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~25_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~52_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~50_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~53_combout\);

-- Location: M9K_X37_Y29_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~1_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y30_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~1_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X61_Y36_N28
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~71_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a76~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a62~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a76~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a62~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~71_combout\);

-- Location: M9K_X78_Y22_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a104\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1933w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a104_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y25_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1923w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y25_N24
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~72_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a104~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a90~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a104~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a90~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~72_combout\);

-- Location: M9K_X37_Y31_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a174\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1993w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a174_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a174_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a174_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y24_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a188\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2003w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a188_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a188_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a188_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X61_Y36_N18
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~68_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a188~portbdataout\))) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a174~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a174~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a188~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~68_combout\);

-- Location: M9K_X37_Y21_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a216\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2023w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a216_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a216_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a216_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y21_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a202\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2013w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a202_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a202_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a202_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X61_Y36_N8
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~69_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a216~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a202~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a216~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a202~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~69_combout\);

-- Location: M9K_X78_Y30_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1873w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y21_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1856w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X61_Y36_N24
\sc5|ram_block_rtl_0|auto_generated|mux3|_~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~42_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a20~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a6~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a20~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a6~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~42_combout\);

-- Location: M9K_X37_Y37_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1883w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y22_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1893w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X61_Y36_N26
\sc5|ram_block_rtl_0|auto_generated|mux3|_~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~43_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a48~portbdataout\))) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a34~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a34~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a48~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~43_combout\);

-- Location: M9K_X37_Y34_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a118\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1952w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a118_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y38_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a132\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1963w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a132_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a132_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a132_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X61_Y36_N14
\sc5|ram_block_rtl_0|auto_generated|mux3|_~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~39_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a132~portbdataout\))) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a118~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a118~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a132~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~39_combout\);

-- Location: M9K_X64_Y23_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a160\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1983w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a160_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a160_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a160_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y25_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a146\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1973w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a146_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a146_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a146_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X61_Y36_N0
\sc5|ram_block_rtl_0|auto_generated|mux3|_~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~40_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a160~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a146~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a160~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a146~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~40_combout\);

-- Location: LCCOMB_X61_Y36_N10
\sc5|ram_block_rtl_0|auto_generated|mux3|_~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~41_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2)) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~39_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|_~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|_~39_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~40_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~41_combout\);

-- Location: LCCOMB_X61_Y36_N20
\sc5|ram_block_rtl_0|auto_generated|mux3|_~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~44_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|_~41_combout\) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~3_combout\ & ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~42_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|_~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|_~3_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|_~42_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|_~43_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~41_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~44_combout\);

-- Location: LCCOMB_X61_Y36_N6
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~70_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|_~44_combout\ & (((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~68_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~69_combout\)) # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~68_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~69_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~44_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~70_combout\);

-- Location: LCCOMB_X61_Y36_N30
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~73_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~70_combout\) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~25_combout\ & 
-- ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~71_combout\) # (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~25_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~71_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~72_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~70_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~73_combout\);

-- Location: LCCOMB_X66_Y51_N0
\sc0|sc2|sc0|Reg[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc0|sc2|sc0|Reg[5]~feeder_combout\ = \sc1|sc0|sc0|qp\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc1|sc0|sc0|qp\(5),
	combout => \sc0|sc2|sc0|Reg[5]~feeder_combout\);

-- Location: FF_X66_Y51_N1
\sc0|sc2|sc0|Reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc0|sc4|Q~clkctrl_outclk\,
	d => \sc0|sc2|sc0|Reg[5]~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc0|sc2|sc0|Reg\(5));

-- Location: M9K_X37_Y64_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a176\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1993w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a176_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a176_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a176_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y63_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a190\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2003w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a190_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a190_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a190_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y52_N10
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~54_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a190~portbdataout\))) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a176~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a176~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a190~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~54_combout\);

-- Location: M9K_X37_Y59_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a218\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2023w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a218_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a218_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a218_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y56_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a204\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode2013w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a204_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a204_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a204_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y52_N28
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~59_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a218~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a204~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a218~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a204~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~59_combout\);

-- Location: LCCOMB_X38_Y52_N14
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~60_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~59_combout\) # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~59_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~60_combout\);

-- Location: M9K_X37_Y57_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1913w[3]~1_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y55_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1903w[3]~1_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y52_N26
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~56_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a78~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a64~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|ram_block1a78~portbdataout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a64~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~56_combout\);

-- Location: M9K_X15_Y51_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1923w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y61_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a106\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1933w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a106_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y52_N24
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~55_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a106~portbdataout\))) 
-- # (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a92~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|ram_block1a92~portbdataout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a106~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~55_combout\);

-- Location: LCCOMB_X38_Y52_N30
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~120_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2) & (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3) & 
-- ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~56_combout\) # (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~56_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~55_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~120_combout\);

-- Location: M9K_X37_Y60_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1883w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y51_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1893w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y52_N2
\sc5|ram_block_rtl_0|auto_generated|mux3|_~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~30_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a50~portbdataout\))) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a36~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|ram_block1a36~portbdataout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a50~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~30_combout\);

-- Location: M9K_X37_Y50_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1856w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y58_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1873w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y52_N8
\sc5|ram_block_rtl_0|auto_generated|mux3|_~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~29_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a22~portbdataout\))) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a8~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datab => \sc5|ram_block_rtl_0|auto_generated|ram_block1a8~portbdataout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a22~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~29_combout\);

-- Location: M9K_X37_Y52_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a148\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1973w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a148_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a148_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a148_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y54_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a162\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1983w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a162_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a162_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a162_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y52_N22
\sc5|ram_block_rtl_0|auto_generated|mux3|_~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~32_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a162~portbdataout\))) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a148~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|ram_block1a148~portbdataout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a162~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~32_combout\);

-- Location: M9K_X37_Y53_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a134\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1963w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a134_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a134_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a134_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y52_N0
\sc5|ram_block_rtl_0|auto_generated|ram_block1a120\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \sc5|ram_block_rtl_0|auto_generated|decode2|w_anode1952w[3]~0_combout\,
	portbre => VCC,
	clk0 => \sc2|sc1|Y~clkctrl_outclk\,
	portadatain => \sc5|ram_block_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\,
	portbaddr => \sc5|ram_block_rtl_0|auto_generated|ram_block1a120_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sc5|ram_block_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y52_N12
\sc5|ram_block_rtl_0|auto_generated|mux3|_~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|_~31_combout\ = (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & (\sc5|ram_block_rtl_0|auto_generated|ram_block1a134~portbdataout\)) # 
-- (!\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0) & ((\sc5|ram_block_rtl_0|auto_generated|ram_block1a120~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|ram_block1a134~portbdataout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(1),
	datac => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(0),
	datad => \sc5|ram_block_rtl_0|auto_generated|ram_block1a120~portbdataout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|_~31_combout\);

-- Location: LCCOMB_X38_Y52_N16
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~57_combout\ = (\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3) & ((\sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2)) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~32_combout\) # 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|_~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(2),
	datab => \sc5|ram_block_rtl_0|auto_generated|address_reg_b\(3),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|_~32_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|_~31_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~57_combout\);

-- Location: LCCOMB_X38_Y52_N18
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~58_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~57_combout\) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~3_combout\ & 
-- ((\sc5|ram_block_rtl_0|auto_generated|mux3|_~30_combout\) # (\sc5|ram_block_rtl_0|auto_generated|mux3|_~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|_~3_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|_~30_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|_~29_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~57_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~58_combout\);

-- Location: LCCOMB_X38_Y52_N20
\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~61_combout\ = (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~120_combout\) # ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~58_combout\ & 
-- ((\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~54_combout\) # (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~54_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~60_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~120_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~58_combout\,
	combout => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~61_combout\);

-- Location: LCCOMB_X60_Y36_N18
\sc6|tx_parity[16]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_parity[16]~1_combout\ = \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~67_combout\ $ (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~53_combout\ $ (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~73_combout\ $ 
-- (\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~67_combout\,
	datab => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~53_combout\,
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~73_combout\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~61_combout\,
	combout => \sc6|tx_parity[16]~1_combout\);

-- Location: LCCOMB_X60_Y36_N10
\sc6|tx_buffer~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_buffer~20_combout\ = (!\sc6|tx_state~q\ & (\sc6|tx_parity[16]~0_combout\ $ (\sc6|tx_parity[16]~3_combout\ $ (!\sc6|tx_parity[16]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc6|tx_state~q\,
	datab => \sc6|tx_parity[16]~0_combout\,
	datac => \sc6|tx_parity[16]~3_combout\,
	datad => \sc6|tx_parity[16]~1_combout\,
	combout => \sc6|tx_buffer~20_combout\);

-- Location: LCCOMB_X66_Y40_N14
\sc6|tx_buffer[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_buffer[0]~2_combout\ = (\RST~input_o\ & ((\sc6|tx_buffer~1_combout\) # ((\sc6|baud_pulse~q\ & \sc6|tx_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc6|baud_pulse~q\,
	datab => \sc6|tx_state~q\,
	datac => \RST~input_o\,
	datad => \sc6|tx_buffer~1_combout\,
	combout => \sc6|tx_buffer[0]~2_combout\);

-- Location: FF_X60_Y36_N11
\sc6|tx_buffer[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|tx_buffer~20_combout\,
	ena => \sc6|tx_buffer[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|tx_buffer\(18));

-- Location: LCCOMB_X62_Y16_N4
\sc6|tx_buffer~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_buffer~19_combout\ = (\sc6|tx_state~q\ & (\sc6|tx_buffer\(18))) # (!\sc6|tx_state~q\ & ((!\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~117_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc6|tx_buffer\(18),
	datac => \sc6|tx_state~q\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[0]~117_combout\,
	combout => \sc6|tx_buffer~19_combout\);

-- Location: FF_X62_Y16_N5
\sc6|tx_buffer[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|tx_buffer~19_combout\,
	ena => \sc6|tx_buffer[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|tx_buffer\(17));

-- Location: LCCOMB_X77_Y36_N24
\sc6|tx_buffer~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_buffer~18_combout\ = (\sc6|tx_state~q\ & (\sc6|tx_buffer\(17))) # (!\sc6|tx_state~q\ & ((!\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~110_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc6|tx_buffer\(17),
	datab => \sc6|tx_state~q\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[1]~110_combout\,
	combout => \sc6|tx_buffer~18_combout\);

-- Location: FF_X77_Y36_N25
\sc6|tx_buffer[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|tx_buffer~18_combout\,
	ena => \sc6|tx_buffer[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|tx_buffer\(16));

-- Location: LCCOMB_X60_Y36_N14
\sc6|tx_buffer~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_buffer~17_combout\ = (\sc6|tx_state~q\ & (\sc6|tx_buffer\(16))) # (!\sc6|tx_state~q\ & ((!\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~104_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc6|tx_state~q\,
	datac => \sc6|tx_buffer\(16),
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[2]~104_combout\,
	combout => \sc6|tx_buffer~17_combout\);

-- Location: FF_X60_Y36_N15
\sc6|tx_buffer[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|tx_buffer~17_combout\,
	ena => \sc6|tx_buffer[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|tx_buffer\(15));

-- Location: LCCOMB_X60_Y36_N16
\sc6|tx_buffer~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_buffer~16_combout\ = (\sc6|tx_state~q\ & (\sc6|tx_buffer\(15))) # (!\sc6|tx_state~q\ & ((!\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~97_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc6|tx_state~q\,
	datac => \sc6|tx_buffer\(15),
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[3]~97_combout\,
	combout => \sc6|tx_buffer~16_combout\);

-- Location: FF_X60_Y36_N17
\sc6|tx_buffer[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|tx_buffer~16_combout\,
	ena => \sc6|tx_buffer[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|tx_buffer\(14));

-- Location: LCCOMB_X60_Y36_N12
\sc6|tx_buffer~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_buffer~15_combout\ = (\sc6|tx_state~q\ & (\sc6|tx_buffer\(14))) # (!\sc6|tx_state~q\ & ((!\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc6|tx_state~q\,
	datab => \sc6|tx_buffer\(14),
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[4]~87_combout\,
	combout => \sc6|tx_buffer~15_combout\);

-- Location: FF_X60_Y36_N13
\sc6|tx_buffer[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|tx_buffer~15_combout\,
	ena => \sc6|tx_buffer[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|tx_buffer\(13));

-- Location: LCCOMB_X60_Y36_N28
\sc6|tx_buffer~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_buffer~14_combout\ = (\sc6|tx_state~q\ & (\sc6|tx_buffer\(13))) # (!\sc6|tx_state~q\ & ((!\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc6|tx_buffer\(13),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[5]~80_combout\,
	datad => \sc6|tx_state~q\,
	combout => \sc6|tx_buffer~14_combout\);

-- Location: FF_X60_Y36_N29
\sc6|tx_buffer[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|tx_buffer~14_combout\,
	ena => \sc6|tx_buffer[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|tx_buffer\(12));

-- Location: LCCOMB_X61_Y36_N12
\sc6|tx_buffer~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_buffer~13_combout\ = (\sc6|tx_state~q\ & (\sc6|tx_buffer\(12))) # (!\sc6|tx_state~q\ & ((!\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc6|tx_state~q\,
	datab => \sc6|tx_buffer\(12),
	datac => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[6]~73_combout\,
	combout => \sc6|tx_buffer~13_combout\);

-- Location: FF_X61_Y36_N13
\sc6|tx_buffer[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|tx_buffer~13_combout\,
	ena => \sc6|tx_buffer[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|tx_buffer\(11));

-- Location: LCCOMB_X59_Y36_N28
\sc6|tx_buffer~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_buffer~12_combout\ = (\sc6|tx_state~q\ & (\sc6|tx_buffer\(11))) # (!\sc6|tx_state~q\ & ((!\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc6|tx_buffer\(11),
	datab => \sc6|tx_state~q\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[7]~67_combout\,
	combout => \sc6|tx_buffer~12_combout\);

-- Location: FF_X59_Y36_N29
\sc6|tx_buffer[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|tx_buffer~12_combout\,
	ena => \sc6|tx_buffer[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|tx_buffer\(10));

-- Location: LCCOMB_X52_Y52_N10
\sc6|tx_buffer~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_buffer~11_combout\ = (\sc6|tx_buffer\(10)) # (!\sc6|tx_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc6|tx_state~q\,
	datad => \sc6|tx_buffer\(10),
	combout => \sc6|tx_buffer~11_combout\);

-- Location: FF_X52_Y52_N11
\sc6|tx_buffer[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|tx_buffer~11_combout\,
	ena => \sc6|tx_buffer[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|tx_buffer\(9));

-- Location: LCCOMB_X52_Y52_N28
\sc6|tx_buffer~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_buffer~10_combout\ = (\sc6|tx_buffer\(9)) # (!\sc6|tx_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc6|tx_state~q\,
	datad => \sc6|tx_buffer\(9),
	combout => \sc6|tx_buffer~10_combout\);

-- Location: FF_X52_Y52_N29
\sc6|tx_buffer[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|tx_buffer~10_combout\,
	ena => \sc6|tx_buffer[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|tx_buffer\(8));

-- Location: LCCOMB_X38_Y52_N4
\sc6|tx_buffer~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_buffer~9_combout\ = (\sc6|tx_state~q\ & (\sc6|tx_buffer\(8))) # (!\sc6|tx_state~q\ & ((!\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc6|tx_state~q\,
	datac => \sc6|tx_buffer\(8),
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[8]~61_combout\,
	combout => \sc6|tx_buffer~9_combout\);

-- Location: FF_X38_Y52_N5
\sc6|tx_buffer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|tx_buffer~9_combout\,
	ena => \sc6|tx_buffer[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|tx_buffer\(7));

-- Location: LCCOMB_X61_Y36_N4
\sc6|tx_buffer~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_buffer~8_combout\ = (\sc6|tx_state~q\ & (\sc6|tx_buffer\(7))) # (!\sc6|tx_state~q\ & ((!\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc6|tx_buffer\(7),
	datac => \sc6|tx_state~q\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[9]~53_combout\,
	combout => \sc6|tx_buffer~8_combout\);

-- Location: FF_X61_Y36_N5
\sc6|tx_buffer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|tx_buffer~8_combout\,
	ena => \sc6|tx_buffer[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|tx_buffer\(6));

-- Location: LCCOMB_X60_Y44_N16
\sc6|tx_buffer~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_buffer~7_combout\ = (\sc6|tx_state~q\ & (\sc6|tx_buffer\(6))) # (!\sc6|tx_state~q\ & ((!\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc6|tx_buffer\(6),
	datac => \sc6|tx_state~q\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[10]~47_combout\,
	combout => \sc6|tx_buffer~7_combout\);

-- Location: FF_X60_Y44_N17
\sc6|tx_buffer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|tx_buffer~7_combout\,
	ena => \sc6|tx_buffer[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|tx_buffer\(5));

-- Location: LCCOMB_X65_Y56_N0
\sc6|tx_buffer~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_buffer~6_combout\ = (\sc6|tx_state~q\ & (\sc6|tx_buffer\(5))) # (!\sc6|tx_state~q\ & ((!\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc6|tx_state~q\,
	datac => \sc6|tx_buffer\(5),
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[11]~41_combout\,
	combout => \sc6|tx_buffer~6_combout\);

-- Location: FF_X65_Y56_N1
\sc6|tx_buffer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|tx_buffer~6_combout\,
	ena => \sc6|tx_buffer[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|tx_buffer\(4));

-- Location: LCCOMB_X65_Y52_N28
\sc6|tx_buffer~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_buffer~5_combout\ = (\sc6|tx_state~q\ & (\sc6|tx_buffer\(4))) # (!\sc6|tx_state~q\ & ((!\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sc6|tx_buffer\(4),
	datac => \sc6|tx_state~q\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[12]~34_combout\,
	combout => \sc6|tx_buffer~5_combout\);

-- Location: FF_X65_Y52_N29
\sc6|tx_buffer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|tx_buffer~5_combout\,
	ena => \sc6|tx_buffer[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|tx_buffer\(3));

-- Location: LCCOMB_X52_Y52_N4
\sc6|tx_buffer~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_buffer~4_combout\ = (\sc6|tx_state~q\ & (\sc6|tx_buffer\(3))) # (!\sc6|tx_state~q\ & ((!\sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc6|tx_buffer\(3),
	datab => \sc6|tx_state~q\,
	datad => \sc5|ram_block_rtl_0|auto_generated|mux3|result_node[13]~28_combout\,
	combout => \sc6|tx_buffer~4_combout\);

-- Location: FF_X52_Y52_N5
\sc6|tx_buffer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|tx_buffer~4_combout\,
	ena => \sc6|tx_buffer[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|tx_buffer\(2));

-- Location: LCCOMB_X63_Y44_N4
\sc6|tx_buffer~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_buffer~3_combout\ = (\sc6|tx_buffer\(2)) # (!\sc6|tx_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sc6|tx_buffer\(2),
	datad => \sc6|tx_state~q\,
	combout => \sc6|tx_buffer~3_combout\);

-- Location: FF_X63_Y44_N5
\sc6|tx_buffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|tx_buffer~3_combout\,
	ena => \sc6|tx_buffer[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|tx_buffer\(1));

-- Location: LCCOMB_X63_Y44_N6
\sc6|tx_buffer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx_buffer~0_combout\ = (\sc6|tx_state~q\ & \sc6|tx_buffer\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sc6|tx_state~q\,
	datac => \sc6|tx_buffer\(1),
	combout => \sc6|tx_buffer~0_combout\);

-- Location: FF_X63_Y44_N7
\sc6|tx_buffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|tx_buffer~0_combout\,
	ena => \sc6|tx_buffer[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|tx_buffer\(0));

-- Location: LCCOMB_X63_Y44_N28
\sc6|tx~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sc6|tx~feeder_combout\ = \sc6|tx_buffer\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sc6|tx_buffer\(0),
	combout => \sc6|tx~feeder_combout\);

-- Location: FF_X63_Y44_N29
\sc6|tx\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sc2|sc1|Y~clkctrl_outclk\,
	d => \sc6|tx~feeder_combout\,
	clrn => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sc6|tx~q\);

-- Location: IOIBUF_X115_Y37_N8
\rx~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rx,
	o => \rx~input_o\);
END structure;


