Warning (10268): Verilog HDL information at topLevel.v(37): always construct contains both blocking and non-blocking assignments File: C:/Users/shem-/OneDrive/Documents/ECE3710/VGA/topLevel.v Line: 37
