tile_prci_domain_core2/element_reset_domain_rockettile/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_0||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_1||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_10||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_11||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_12||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_13||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_14||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_15||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_2||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_3||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_4||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_5||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_6||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_7||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_8||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_data_rockettile_dcache_data_arrays_0_rockettile_dcache_data_arrays_0_ext_mem_0_9   313.69   0   418   616
tile_prci_domain_core2/element_reset_domain_rockettile/dcache_rockettile_dcache_tag_array_rockettile_dcache_tag_array_ext_mem_0_0||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_rockettile_dcache_tag_array_rockettile_dcache_tag_array_ext_mem_0_1||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_rockettile_dcache_tag_array_rockettile_dcache_tag_array_ext_mem_0_2||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_rockettile_dcache_tag_array_rockettile_dcache_tag_array_ext_mem_0_3||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_rockettile_dcache_tag_array_rockettile_dcache_tag_array_ext_mem_0_4||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_rockettile_dcache_tag_array_rockettile_dcache_tag_array_ext_mem_0_5||tile_prci_domain_core2/element_reset_domain_rockettile/frontend_icache_rockettile_icache_tag_array_rockettile_icache_tag_array_ext_mem_0_0||tile_prci_domain_core2/element_reset_domain_rockettile/frontend_icache_rockettile_icache_tag_array_rockettile_icache_tag_array_ext_mem_0_1||tile_prci_domain_core2/element_reset_domain_rockettile/frontend_icache_rockettile_icache_tag_array_rockettile_icache_tag_array_ext_mem_0_2||tile_prci_domain_core2/element_reset_domain_rockettile/frontend_icache_rockettile_icache_tag_array_rockettile_icache_tag_array_ext_mem_0_3||tile_prci_domain_core2/element_reset_domain_rockettile/frontend_icache_rockettile_icache_tag_array_rockettile_icache_tag_array_ext_mem_0_4   261.25   0   52.44   235.2
tile_prci_domain_core2/element_reset_domain_rockettile/frontend_icache_rockettile_icache_data_arrays_0_rockettile_icache_data_arrays_0_ext_mem_0_0   209   308   52.25   308
tile_prci_domain_core2/element_reset_domain_rockettile/frontend_icache_rockettile_icache_data_arrays_0_rockettile_icache_data_arrays_0_ext_mem_0_1   261.25   235.2   52.25   308
tile_prci_domain_core2/element_reset_domain_rockettile/frontend_icache_rockettile_icache_data_arrays_0_rockettile_icache_data_arrays_0_ext_mem_0_2   104.5   655.2   52.25   308
tile_prci_domain_core2/element_reset_domain_rockettile/frontend_icache_rockettile_icache_data_arrays_0_rockettile_icache_data_arrays_0_ext_mem_0_3   783.94   0   52.25   308
tile_prci_domain_core2/element_reset_domain_rockettile/frontend_icache_rockettile_icache_data_arrays_0_rockettile_icache_data_arrays_0_ext_mem_0_4   0   655.2   52.25   308
tile_prci_domain_core2/element_reset_domain_rockettile/frontend_icache_rockettile_icache_data_arrays_0_rockettile_icache_data_arrays_0_ext_mem_0_5   731.69   0   52.25   308
tile_prci_domain_core2/element_reset_domain_rockettile/frontend_icache_rockettile_icache_data_arrays_0_rockettile_icache_data_arrays_0_ext_mem_0_6   52.25   655.2   52.25   308
tile_prci_domain_core2/element_reset_domain_rockettile/frontend_icache_rockettile_icache_data_arrays_0_rockettile_icache_data_arrays_0_ext_mem_0_7   731.69   308   52.25   308
tile_prci_domain_core2/element_reset_domain_rockettile/frontend_icache_rockettile_icache_data_arrays_1_rockettile_icache_data_arrays_0_ext_mem_0_0   104.5   39.2   52.25   308
tile_prci_domain_core2/element_reset_domain_rockettile/frontend_icache_rockettile_icache_data_arrays_1_rockettile_icache_data_arrays_0_ext_mem_0_1   0   347.2   52.25   308
tile_prci_domain_core2/element_reset_domain_rockettile/frontend_icache_rockettile_icache_data_arrays_1_rockettile_icache_data_arrays_0_ext_mem_0_2   52.25   0   52.25   308
tile_prci_domain_core2/element_reset_domain_rockettile/frontend_icache_rockettile_icache_data_arrays_1_rockettile_icache_data_arrays_0_ext_mem_0_3   0   0   52.25   308
tile_prci_domain_core2/element_reset_domain_rockettile/frontend_icache_rockettile_icache_data_arrays_1_rockettile_icache_data_arrays_0_ext_mem_0_4   209   0   52.25   308
tile_prci_domain_core2/element_reset_domain_rockettile/frontend_icache_rockettile_icache_data_arrays_1_rockettile_icache_data_arrays_0_ext_mem_0_5   52.25   347.2   52.25   308
tile_prci_domain_core2/element_reset_domain_rockettile/frontend_icache_rockettile_icache_data_arrays_1_rockettile_icache_data_arrays_0_ext_mem_0_6   156.75   308   52.25   308
tile_prci_domain_core2/element_reset_domain_rockettile/frontend_icache_rockettile_icache_data_arrays_1_rockettile_icache_data_arrays_0_ext_mem_0_7   156.75   0   52.25   308
tile_prci_domain_core2/element_reset_domain_rockettile/frontend_icache_rockettile_icache_tag_array_rockettile_icache_tag_array_ext_mem_0_5   104.5   0   26.22   39.2
(tile_prci_domain_core2/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_amoalus_0   156.75   616   701.195   585.399
NONE   -229.14   -21   1984.9   2957.34
bank   -72.9933   1232   0   0
coh_wrapper_l2_inclusive_cache_bank_sched_0   1296.71   1458.1   0   0
serial_tl_domain_phy_in_phits_in_async_4_source   -208.999   1232   0   0
(root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   235.278   1353.17   0   0
(tile_prci_domain_core1)_glue_logic   332.067   1741.09   0   0
(tile_prci_domain_core2)_glue_logic   470.555   1201.4   0   0
(tile_prci_domain_core1/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/dcache_amoalus_0   324.472   2328.65   0   0
tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/dfma_fma   -104.5   1368.47   0   0
tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/fpiu   174.873   1741.09   0   0
tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/ifpu   332.067   1741.09   0   0
(tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/fpmu||tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/hfma_fma_mulAddRecFNToRaw_postMul||tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/sfma_fma_mulAddRecFNToRaw_postMul   -17.064   1623.02   0   0
tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/dfma_fma   253.469   1623.02   0   0
tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/fpiu   470.555   1398.36   0   0
tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/ifpu   470.556   1201.4   0   0
(tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/fpmu||tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/hfma_fma_mulAddRecFNToRaw_postMul||tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/sfma_fma_mulAddRecFNToRaw_postMul   525.496   1623.02   0   0
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_0   0.00050354   0.000499725   0   0
coh_wrapper_l2_inclusive_cache_bank_sched_1_1   972.354   1458.1   0   0
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_1   715.888   1398.36   0   0
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_1   715.888   1398.37   0   0
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_0   594.74   1353.17   0   0
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_1   788.435   1471.25   0   0
bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   -104.5   616   0   0
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   1611.15   1229.2   0   0
