// Seed: 1566332860
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input wire id_2,
    input wor id_3,
    output supply0 id_4,
    output supply0 id_5,
    input supply1 id_6,
    output supply1 id_7,
    output wor id_8,
    input tri id_9,
    input wire id_10,
    input tri id_11,
    input tri0 id_12,
    input tri id_13,
    input wor id_14,
    input tri1 id_15,
    input tri0 id_16,
    output tri id_17,
    input wire id_18,
    output wire id_19,
    output tri0 id_20,
    input tri0 id_21,
    output tri0 id_22
);
endmodule
module module_1 (
    input  uwire id_0,
    output tri0  id_1,
    output tri1  id_2,
    output tri0  id_3,
    output uwire id_4
);
  id_6 :
  assert property (@(1 or negedge id_6) 1)
  else;
  module_0(
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_3,
      id_0,
      id_4,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_4,
      id_0,
      id_3,
      id_3,
      id_0,
      id_3
  ); id_7(
      .id_0(),
      .id_1(id_6),
      .id_2(id_0),
      .id_3(id_0),
      .id_4(id_1 - 1),
      .id_5(1'b0),
      .id_6(1),
      .id_7(id_2),
      .id_8(1),
      .id_9(id_1)
  );
endmodule
