// Seed: 3592640476
module module_0;
  initial @(1, posedge id_1) if (1 > id_1) $display();
  assign module_1.id_1 = 0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always_latch id_5 = 1'b0;
  always begin : LABEL_0
    #1 id_5 <= "";
    if (id_4 - 1) id_11 = 1;
    else if (id_1 != id_10) $display(id_4);
  end
  module_0 modCall_1 ();
  wire id_15, id_16;
endmodule
