
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F4)
	S7= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F6)
	S9= FU.OutID1=>A_EX.In                                      Premise(F7)
	S10= A_MEM.Out=>A_WB.In                                     Premise(F8)
	S11= FU.OutID2=>B_EX.In                                     Premise(F9)
	S12= B_MEM.Out=>B_WB.In                                     Premise(F10)
	S13= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F11)
	S14= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F12)
	S15= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F13)
	S16= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F14)
	S17= FU.Bub_ID=>CU_ID.Bub                                   Premise(F15)
	S18= FU.Halt_ID=>CU_ID.Halt                                 Premise(F16)
	S19= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F17)
	S20= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F18)
	S21= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S22= FU.Halt_IF=>CU_IF.Halt                                 Premise(F20)
	S23= ICache.Hit=>CU_IF.ICacheHit                            Premise(F21)
	S24= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F22)
	S25= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F23)
	S26= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F24)
	S27= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F25)
	S28= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F26)
	S29= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F27)
	S30= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F28)
	S31= ICache.Hit=>FU.ICacheHit                               Premise(F29)
	S32= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F30)
	S33= IR_ID.Out=>FU.IR_ID                                    Premise(F31)
	S34= IR_MEM.Out=>FU.IR_MEM                                  Premise(F32)
	S35= IR_WB.Out=>FU.IR_WB                                    Premise(F33)
	S36= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F34)
	S37= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F35)
	S38= GPR.Rdata1=>FU.InID1                                   Premise(F36)
	S39= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F37)
	S40= GPR.Rdata2=>FU.InID2                                   Premise(F38)
	S41= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F39)
	S42= ALUOut_MEM.Out=>FU.InMEM                               Premise(F40)
	S43= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F41)
	S44= ALUOut_WB.Out=>FU.InWB                                 Premise(F42)
	S45= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F43)
	S46= IR_ID.Out25_21=>GPR.RReg1                              Premise(F44)
	S47= IR_ID.Out20_16=>GPR.RReg2                              Premise(F45)
	S48= ALUOut_WB.Out=>GPR.WData                               Premise(F46)
	S49= IR_WB.Out15_11=>GPR.WReg                               Premise(F47)
	S50= IMMU.Addr=>IAddrReg.In                                 Premise(F48)
	S51= PC.Out=>ICache.IEA                                     Premise(F49)
	S52= ICache.IEA=addr                                        Path(S5,S51)
	S53= ICache.Hit=ICacheHit(addr)                             ICache-Search(S52)
	S54= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S52,S3)
	S55= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S53,S23)
	S56= FU.ICacheHit=ICacheHit(addr)                           Path(S53,S31)
	S57= ICache.Out=>ICacheReg.In                               Premise(F50)
	S58= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S54,S57)
	S59= PC.Out=>IMMU.IEA                                       Premise(F51)
	S60= IMMU.IEA=addr                                          Path(S5,S59)
	S61= CP0.ASID=>IMMU.PID                                     Premise(F52)
	S62= IMMU.PID=pid                                           Path(S4,S61)
	S63= IMMU.Addr={pid,addr}                                   IMMU-Search(S62,S60)
	S64= IAddrReg.In={pid,addr}                                 Path(S63,S50)
	S65= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S62,S60)
	S66= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S65,S24)
	S67= IR_MEM.Out=>IR_DMMU1.In                                Premise(F53)
	S68= IR_ID.Out=>IR_EX.In                                    Premise(F54)
	S69= ICache.Out=>IR_ID.In                                   Premise(F55)
	S70= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S54,S69)
	S71= ICache.Out=>IR_IMMU.In                                 Premise(F56)
	S72= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S54,S71)
	S73= IR_DMMU2.Out=>IR_WB.In                                 Premise(F57)
	S74= IR_MEM.Out=>IR_WB.In                                   Premise(F58)
	S75= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F59)
	S76= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F60)
	S77= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F61)
	S78= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F62)
	S79= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F63)
	S80= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F64)
	S81= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F65)
	S82= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F66)
	S83= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F67)
	S84= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F68)
	S85= IR_EX.Out31_26=>CU_EX.Op                               Premise(F69)
	S86= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F70)
	S87= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F71)
	S88= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F72)
	S89= IR_ID.Out31_26=>CU_ID.Op                               Premise(F73)
	S90= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F74)
	S91= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F75)
	S92= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F76)
	S93= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F77)
	S94= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F78)
	S95= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F79)
	S96= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F80)
	S97= IR_WB.Out31_26=>CU_WB.Op                               Premise(F81)
	S98= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F82)
	S99= CtrlA_EX=0                                             Premise(F83)
	S100= CtrlB_EX=0                                            Premise(F84)
	S101= CtrlALUOut_MEM=0                                      Premise(F85)
	S102= CtrlALUOut_DMMU1=0                                    Premise(F86)
	S103= CtrlALUOut_DMMU2=0                                    Premise(F87)
	S104= CtrlALUOut_WB=0                                       Premise(F88)
	S105= CtrlA_MEM=0                                           Premise(F89)
	S106= CtrlA_WB=0                                            Premise(F90)
	S107= CtrlB_MEM=0                                           Premise(F91)
	S108= CtrlB_WB=0                                            Premise(F92)
	S109= CtrlICache=0                                          Premise(F93)
	S110= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S3,S109)
	S111= CtrlIMMU=0                                            Premise(F94)
	S112= CtrlIR_DMMU1=0                                        Premise(F95)
	S113= CtrlIR_DMMU2=0                                        Premise(F96)
	S114= CtrlIR_EX=0                                           Premise(F97)
	S115= CtrlIR_ID=1                                           Premise(F98)
	S116= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S70,S115)
	S117= CtrlIR_IMMU=0                                         Premise(F99)
	S118= CtrlIR_MEM=0                                          Premise(F100)
	S119= CtrlIR_WB=0                                           Premise(F101)
	S120= CtrlGPR=0                                             Premise(F102)
	S121= CtrlIAddrReg=0                                        Premise(F103)
	S122= CtrlPC=0                                              Premise(F104)
	S123= CtrlPCInc=1                                           Premise(F105)
	S124= PC[Out]=addr+4                                        PC-Inc(S1,S122,S123)
	S125= PC[CIA]=addr                                          PC-Inc(S1,S122,S123)
	S126= CtrlIMem=0                                            Premise(F106)
	S127= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S126)
	S128= CtrlICacheReg=0                                       Premise(F107)
	S129= CtrlASIDIn=0                                          Premise(F108)
	S130= CtrlCP0=0                                             Premise(F109)
	S131= CP0[ASID]=pid                                         CP0-Hold(S0,S130)
	S132= CtrlEPCIn=0                                           Premise(F110)
	S133= CtrlExCodeIn=0                                        Premise(F111)
	S134= CtrlIRMux=0                                           Premise(F112)
	S135= GPR[rS]=a                                             Premise(F113)
	S136= GPR[rT]=b                                             Premise(F114)

ID	S137= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S116)
	S138= IR_ID.Out31_26=0                                      IR-Out(S116)
	S139= IR_ID.Out25_21=rS                                     IR-Out(S116)
	S140= IR_ID.Out20_16=rT                                     IR-Out(S116)
	S141= IR_ID.Out15_11=rD                                     IR-Out(S116)
	S142= IR_ID.Out10_6=0                                       IR-Out(S116)
	S143= IR_ID.Out5_0=37                                       IR-Out(S116)
	S144= PC.Out=addr+4                                         PC-Out(S124)
	S145= PC.CIA=addr                                           PC-Out(S125)
	S146= PC.CIA31_28=addr[31:28]                               PC-Out(S125)
	S147= CP0.ASID=pid                                          CP0-Read-ASID(S131)
	S148= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F224)
	S149= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F225)
	S150= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F226)
	S151= FU.OutID1=>A_EX.In                                    Premise(F227)
	S152= A_MEM.Out=>A_WB.In                                    Premise(F228)
	S153= FU.OutID2=>B_EX.In                                    Premise(F229)
	S154= B_MEM.Out=>B_WB.In                                    Premise(F230)
	S155= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F231)
	S156= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F232)
	S157= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F233)
	S158= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F234)
	S159= FU.Bub_ID=>CU_ID.Bub                                  Premise(F235)
	S160= FU.Halt_ID=>CU_ID.Halt                                Premise(F236)
	S161= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F237)
	S162= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F238)
	S163= FU.Bub_IF=>CU_IF.Bub                                  Premise(F239)
	S164= FU.Halt_IF=>CU_IF.Halt                                Premise(F240)
	S165= ICache.Hit=>CU_IF.ICacheHit                           Premise(F241)
	S166= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F242)
	S167= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F243)
	S168= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F244)
	S169= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F245)
	S170= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F246)
	S171= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F247)
	S172= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F248)
	S173= ICache.Hit=>FU.ICacheHit                              Premise(F249)
	S174= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F250)
	S175= IR_ID.Out=>FU.IR_ID                                   Premise(F251)
	S176= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S137,S175)
	S177= IR_MEM.Out=>FU.IR_MEM                                 Premise(F252)
	S178= IR_WB.Out=>FU.IR_WB                                   Premise(F253)
	S179= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F254)
	S180= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F255)
	S181= GPR.Rdata1=>FU.InID1                                  Premise(F256)
	S182= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F257)
	S183= FU.InID1_RReg=rS                                      Path(S139,S182)
	S184= GPR.Rdata2=>FU.InID2                                  Premise(F258)
	S185= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F259)
	S186= FU.InID2_RReg=rT                                      Path(S140,S185)
	S187= ALUOut_MEM.Out=>FU.InMEM                              Premise(F260)
	S188= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F261)
	S189= ALUOut_WB.Out=>FU.InWB                                Premise(F262)
	S190= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F263)
	S191= IR_ID.Out25_21=>GPR.RReg1                             Premise(F264)
	S192= GPR.RReg1=rS                                          Path(S139,S191)
	S193= GPR.Rdata1=a                                          GPR-Read(S192,S135)
	S194= FU.InID1=a                                            Path(S193,S181)
	S195= FU.OutID1=FU(a)                                       FU-Forward(S194)
	S196= A_EX.In=FU(a)                                         Path(S195,S151)
	S197= IR_ID.Out20_16=>GPR.RReg2                             Premise(F265)
	S198= GPR.RReg2=rT                                          Path(S140,S197)
	S199= GPR.Rdata2=b                                          GPR-Read(S198,S136)
	S200= FU.InID2=b                                            Path(S199,S184)
	S201= FU.OutID2=FU(b)                                       FU-Forward(S200)
	S202= B_EX.In=FU(b)                                         Path(S201,S153)
	S203= ALUOut_WB.Out=>GPR.WData                              Premise(F266)
	S204= IR_WB.Out15_11=>GPR.WReg                              Premise(F267)
	S205= IMMU.Addr=>IAddrReg.In                                Premise(F268)
	S206= PC.Out=>ICache.IEA                                    Premise(F269)
	S207= ICache.IEA=addr+4                                     Path(S144,S206)
	S208= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S207)
	S209= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S208,S165)
	S210= FU.ICacheHit=ICacheHit(addr+4)                        Path(S208,S173)
	S211= ICache.Out=>ICacheReg.In                              Premise(F270)
	S212= PC.Out=>IMMU.IEA                                      Premise(F271)
	S213= IMMU.IEA=addr+4                                       Path(S144,S212)
	S214= CP0.ASID=>IMMU.PID                                    Premise(F272)
	S215= IMMU.PID=pid                                          Path(S147,S214)
	S216= IMMU.Addr={pid,addr+4}                                IMMU-Search(S215,S213)
	S217= IAddrReg.In={pid,addr+4}                              Path(S216,S205)
	S218= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S215,S213)
	S219= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S218,S166)
	S220= IR_MEM.Out=>IR_DMMU1.In                               Premise(F273)
	S221= IR_ID.Out=>IR_EX.In                                   Premise(F274)
	S222= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S137,S221)
	S223= ICache.Out=>IR_ID.In                                  Premise(F275)
	S224= ICache.Out=>IR_IMMU.In                                Premise(F276)
	S225= IR_DMMU2.Out=>IR_WB.In                                Premise(F277)
	S226= IR_MEM.Out=>IR_WB.In                                  Premise(F278)
	S227= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F279)
	S228= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F280)
	S229= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F281)
	S230= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F282)
	S231= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F283)
	S232= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F284)
	S233= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F285)
	S234= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F286)
	S235= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F287)
	S236= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F288)
	S237= IR_EX.Out31_26=>CU_EX.Op                              Premise(F289)
	S238= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F290)
	S239= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F291)
	S240= CU_ID.IRFunc1=rT                                      Path(S140,S239)
	S241= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F292)
	S242= CU_ID.IRFunc2=rS                                      Path(S139,S241)
	S243= IR_ID.Out31_26=>CU_ID.Op                              Premise(F293)
	S244= CU_ID.Op=0                                            Path(S138,S243)
	S245= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F294)
	S246= CU_ID.IRFunc=37                                       Path(S143,S245)
	S247= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F295)
	S248= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F296)
	S249= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F297)
	S250= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F298)
	S251= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F299)
	S252= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F300)
	S253= IR_WB.Out31_26=>CU_WB.Op                              Premise(F301)
	S254= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F302)
	S255= CtrlA_EX=1                                            Premise(F303)
	S256= [A_EX]=FU(a)                                          A_EX-Write(S196,S255)
	S257= CtrlB_EX=1                                            Premise(F304)
	S258= [B_EX]=FU(b)                                          B_EX-Write(S202,S257)
	S259= CtrlALUOut_MEM=0                                      Premise(F305)
	S260= CtrlALUOut_DMMU1=0                                    Premise(F306)
	S261= CtrlALUOut_DMMU2=0                                    Premise(F307)
	S262= CtrlALUOut_WB=0                                       Premise(F308)
	S263= CtrlA_MEM=0                                           Premise(F309)
	S264= CtrlA_WB=0                                            Premise(F310)
	S265= CtrlB_MEM=0                                           Premise(F311)
	S266= CtrlB_WB=0                                            Premise(F312)
	S267= CtrlICache=0                                          Premise(F313)
	S268= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S110,S267)
	S269= CtrlIMMU=0                                            Premise(F314)
	S270= CtrlIR_DMMU1=0                                        Premise(F315)
	S271= CtrlIR_DMMU2=0                                        Premise(F316)
	S272= CtrlIR_EX=1                                           Premise(F317)
	S273= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Write(S222,S272)
	S274= CtrlIR_ID=0                                           Premise(F318)
	S275= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S116,S274)
	S276= CtrlIR_IMMU=0                                         Premise(F319)
	S277= CtrlIR_MEM=0                                          Premise(F320)
	S278= CtrlIR_WB=0                                           Premise(F321)
	S279= CtrlGPR=0                                             Premise(F322)
	S280= GPR[rS]=a                                             GPR-Hold(S135,S279)
	S281= GPR[rT]=b                                             GPR-Hold(S136,S279)
	S282= CtrlIAddrReg=0                                        Premise(F323)
	S283= CtrlPC=0                                              Premise(F324)
	S284= CtrlPCInc=0                                           Premise(F325)
	S285= PC[CIA]=addr                                          PC-Hold(S125,S284)
	S286= PC[Out]=addr+4                                        PC-Hold(S124,S283,S284)
	S287= CtrlIMem=0                                            Premise(F326)
	S288= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S127,S287)
	S289= CtrlICacheReg=0                                       Premise(F327)
	S290= CtrlASIDIn=0                                          Premise(F328)
	S291= CtrlCP0=0                                             Premise(F329)
	S292= CP0[ASID]=pid                                         CP0-Hold(S131,S291)
	S293= CtrlEPCIn=0                                           Premise(F330)
	S294= CtrlExCodeIn=0                                        Premise(F331)
	S295= CtrlIRMux=0                                           Premise(F332)

EX	S296= A_EX.Out=FU(a)                                        A_EX-Out(S256)
	S297= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S256)
	S298= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S256)
	S299= B_EX.Out=FU(b)                                        B_EX-Out(S258)
	S300= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S258)
	S301= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S258)
	S302= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S273)
	S303= IR_EX.Out31_26=0                                      IR_EX-Out(S273)
	S304= IR_EX.Out25_21=rS                                     IR_EX-Out(S273)
	S305= IR_EX.Out20_16=rT                                     IR_EX-Out(S273)
	S306= IR_EX.Out15_11=rD                                     IR_EX-Out(S273)
	S307= IR_EX.Out10_6=0                                       IR_EX-Out(S273)
	S308= IR_EX.Out5_0=37                                       IR_EX-Out(S273)
	S309= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S275)
	S310= IR_ID.Out31_26=0                                      IR-Out(S275)
	S311= IR_ID.Out25_21=rS                                     IR-Out(S275)
	S312= IR_ID.Out20_16=rT                                     IR-Out(S275)
	S313= IR_ID.Out15_11=rD                                     IR-Out(S275)
	S314= IR_ID.Out10_6=0                                       IR-Out(S275)
	S315= IR_ID.Out5_0=37                                       IR-Out(S275)
	S316= PC.CIA=addr                                           PC-Out(S285)
	S317= PC.CIA31_28=addr[31:28]                               PC-Out(S285)
	S318= PC.Out=addr+4                                         PC-Out(S286)
	S319= CP0.ASID=pid                                          CP0-Read-ASID(S292)
	S320= ALU.Func=6'b000001                                    Premise(F333)
	S321= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F334)
	S322= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F335)
	S323= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F336)
	S324= FU.OutID1=>A_EX.In                                    Premise(F337)
	S325= A_MEM.Out=>A_WB.In                                    Premise(F338)
	S326= FU.OutID2=>B_EX.In                                    Premise(F339)
	S327= B_MEM.Out=>B_WB.In                                    Premise(F340)
	S328= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F341)
	S329= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F342)
	S330= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F343)
	S331= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F344)
	S332= FU.Bub_ID=>CU_ID.Bub                                  Premise(F345)
	S333= FU.Halt_ID=>CU_ID.Halt                                Premise(F346)
	S334= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F347)
	S335= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F348)
	S336= FU.Bub_IF=>CU_IF.Bub                                  Premise(F349)
	S337= FU.Halt_IF=>CU_IF.Halt                                Premise(F350)
	S338= ICache.Hit=>CU_IF.ICacheHit                           Premise(F351)
	S339= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F352)
	S340= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F353)
	S341= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F354)
	S342= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F355)
	S343= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F356)
	S344= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F357)
	S345= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F358)
	S346= ICache.Hit=>FU.ICacheHit                              Premise(F359)
	S347= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F360)
	S348= IR_ID.Out=>FU.IR_ID                                   Premise(F361)
	S349= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S309,S348)
	S350= IR_MEM.Out=>FU.IR_MEM                                 Premise(F362)
	S351= IR_WB.Out=>FU.IR_WB                                   Premise(F363)
	S352= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F364)
	S353= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F365)
	S354= GPR.Rdata1=>FU.InID1                                  Premise(F366)
	S355= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F367)
	S356= FU.InID1_RReg=rS                                      Path(S311,S355)
	S357= GPR.Rdata2=>FU.InID2                                  Premise(F368)
	S358= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F369)
	S359= FU.InID2_RReg=rT                                      Path(S312,S358)
	S360= ALUOut_MEM.Out=>FU.InMEM                              Premise(F370)
	S361= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F371)
	S362= ALUOut_WB.Out=>FU.InWB                                Premise(F372)
	S363= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F373)
	S364= IR_ID.Out25_21=>GPR.RReg1                             Premise(F374)
	S365= GPR.RReg1=rS                                          Path(S311,S364)
	S366= GPR.Rdata1=a                                          GPR-Read(S365,S280)
	S367= FU.InID1=a                                            Path(S366,S354)
	S368= FU.OutID1=FU(a)                                       FU-Forward(S367)
	S369= A_EX.In=FU(a)                                         Path(S368,S324)
	S370= IR_ID.Out20_16=>GPR.RReg2                             Premise(F375)
	S371= GPR.RReg2=rT                                          Path(S312,S370)
	S372= GPR.Rdata2=b                                          GPR-Read(S371,S281)
	S373= FU.InID2=b                                            Path(S372,S357)
	S374= FU.OutID2=FU(b)                                       FU-Forward(S373)
	S375= B_EX.In=FU(b)                                         Path(S374,S326)
	S376= ALUOut_WB.Out=>GPR.WData                              Premise(F376)
	S377= IR_WB.Out15_11=>GPR.WReg                              Premise(F377)
	S378= IMMU.Addr=>IAddrReg.In                                Premise(F378)
	S379= PC.Out=>ICache.IEA                                    Premise(F379)
	S380= ICache.IEA=addr+4                                     Path(S318,S379)
	S381= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S380)
	S382= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S381,S338)
	S383= FU.ICacheHit=ICacheHit(addr+4)                        Path(S381,S346)
	S384= ICache.Out=>ICacheReg.In                              Premise(F380)
	S385= PC.Out=>IMMU.IEA                                      Premise(F381)
	S386= IMMU.IEA=addr+4                                       Path(S318,S385)
	S387= CP0.ASID=>IMMU.PID                                    Premise(F382)
	S388= IMMU.PID=pid                                          Path(S319,S387)
	S389= IMMU.Addr={pid,addr+4}                                IMMU-Search(S388,S386)
	S390= IAddrReg.In={pid,addr+4}                              Path(S389,S378)
	S391= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S388,S386)
	S392= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S391,S339)
	S393= IR_MEM.Out=>IR_DMMU1.In                               Premise(F383)
	S394= IR_ID.Out=>IR_EX.In                                   Premise(F384)
	S395= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S309,S394)
	S396= ICache.Out=>IR_ID.In                                  Premise(F385)
	S397= ICache.Out=>IR_IMMU.In                                Premise(F386)
	S398= IR_DMMU2.Out=>IR_WB.In                                Premise(F387)
	S399= IR_MEM.Out=>IR_WB.In                                  Premise(F388)
	S400= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F389)
	S401= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F390)
	S402= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F391)
	S403= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F392)
	S404= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F393)
	S405= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F394)
	S406= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F395)
	S407= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F396)
	S408= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F397)
	S409= CU_EX.IRFunc1=rT                                      Path(S305,S408)
	S410= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F398)
	S411= CU_EX.IRFunc2=rS                                      Path(S304,S410)
	S412= IR_EX.Out31_26=>CU_EX.Op                              Premise(F399)
	S413= CU_EX.Op=0                                            Path(S303,S412)
	S414= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F400)
	S415= CU_EX.IRFunc=37                                       Path(S308,S414)
	S416= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F401)
	S417= CU_ID.IRFunc1=rT                                      Path(S312,S416)
	S418= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F402)
	S419= CU_ID.IRFunc2=rS                                      Path(S311,S418)
	S420= IR_ID.Out31_26=>CU_ID.Op                              Premise(F403)
	S421= CU_ID.Op=0                                            Path(S310,S420)
	S422= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F404)
	S423= CU_ID.IRFunc=37                                       Path(S315,S422)
	S424= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F405)
	S425= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F406)
	S426= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F407)
	S427= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F408)
	S428= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F409)
	S429= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F410)
	S430= IR_WB.Out31_26=>CU_WB.Op                              Premise(F411)
	S431= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F412)
	S432= CtrlA_EX=0                                            Premise(F413)
	S433= [A_EX]=FU(a)                                          A_EX-Hold(S256,S432)
	S434= CtrlB_EX=0                                            Premise(F414)
	S435= [B_EX]=FU(b)                                          B_EX-Hold(S258,S434)
	S436= CtrlALUOut_MEM=1                                      Premise(F415)
	S437= CtrlALUOut_DMMU1=0                                    Premise(F416)
	S438= CtrlALUOut_DMMU2=0                                    Premise(F417)
	S439= CtrlALUOut_WB=0                                       Premise(F418)
	S440= CtrlA_MEM=0                                           Premise(F419)
	S441= CtrlA_WB=0                                            Premise(F420)
	S442= CtrlB_MEM=0                                           Premise(F421)
	S443= CtrlB_WB=0                                            Premise(F422)
	S444= CtrlICache=0                                          Premise(F423)
	S445= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S268,S444)
	S446= CtrlIMMU=0                                            Premise(F424)
	S447= CtrlIR_DMMU1=0                                        Premise(F425)
	S448= CtrlIR_DMMU2=0                                        Premise(F426)
	S449= CtrlIR_EX=0                                           Premise(F427)
	S450= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S273,S449)
	S451= CtrlIR_ID=0                                           Premise(F428)
	S452= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S275,S451)
	S453= CtrlIR_IMMU=0                                         Premise(F429)
	S454= CtrlIR_MEM=1                                          Premise(F430)
	S455= CtrlIR_WB=0                                           Premise(F431)
	S456= CtrlGPR=0                                             Premise(F432)
	S457= GPR[rS]=a                                             GPR-Hold(S280,S456)
	S458= GPR[rT]=b                                             GPR-Hold(S281,S456)
	S459= CtrlIAddrReg=0                                        Premise(F433)
	S460= CtrlPC=0                                              Premise(F434)
	S461= CtrlPCInc=0                                           Premise(F435)
	S462= PC[CIA]=addr                                          PC-Hold(S285,S461)
	S463= PC[Out]=addr+4                                        PC-Hold(S286,S460,S461)
	S464= CtrlIMem=0                                            Premise(F436)
	S465= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S288,S464)
	S466= CtrlICacheReg=0                                       Premise(F437)
	S467= CtrlASIDIn=0                                          Premise(F438)
	S468= CtrlCP0=0                                             Premise(F439)
	S469= CP0[ASID]=pid                                         CP0-Hold(S292,S468)
	S470= CtrlEPCIn=0                                           Premise(F440)
	S471= CtrlExCodeIn=0                                        Premise(F441)
	S472= CtrlIRMux=0                                           Premise(F442)

MEM	S473= A_EX.Out=FU(a)                                        A_EX-Out(S433)
	S474= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S433)
	S475= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S433)
	S476= B_EX.Out=FU(b)                                        B_EX-Out(S435)
	S477= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S435)
	S478= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S435)
	S479= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S450)
	S480= IR_EX.Out31_26=0                                      IR_EX-Out(S450)
	S481= IR_EX.Out25_21=rS                                     IR_EX-Out(S450)
	S482= IR_EX.Out20_16=rT                                     IR_EX-Out(S450)
	S483= IR_EX.Out15_11=rD                                     IR_EX-Out(S450)
	S484= IR_EX.Out10_6=0                                       IR_EX-Out(S450)
	S485= IR_EX.Out5_0=37                                       IR_EX-Out(S450)
	S486= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S452)
	S487= IR_ID.Out31_26=0                                      IR-Out(S452)
	S488= IR_ID.Out25_21=rS                                     IR-Out(S452)
	S489= IR_ID.Out20_16=rT                                     IR-Out(S452)
	S490= IR_ID.Out15_11=rD                                     IR-Out(S452)
	S491= IR_ID.Out10_6=0                                       IR-Out(S452)
	S492= IR_ID.Out5_0=37                                       IR-Out(S452)
	S493= PC.CIA=addr                                           PC-Out(S462)
	S494= PC.CIA31_28=addr[31:28]                               PC-Out(S462)
	S495= PC.Out=addr+4                                         PC-Out(S463)
	S496= CP0.ASID=pid                                          CP0-Read-ASID(S469)
	S497= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F443)
	S498= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F444)
	S499= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F445)
	S500= FU.OutID1=>A_EX.In                                    Premise(F446)
	S501= A_MEM.Out=>A_WB.In                                    Premise(F447)
	S502= FU.OutID2=>B_EX.In                                    Premise(F448)
	S503= B_MEM.Out=>B_WB.In                                    Premise(F449)
	S504= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F450)
	S505= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F451)
	S506= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F452)
	S507= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F453)
	S508= FU.Bub_ID=>CU_ID.Bub                                  Premise(F454)
	S509= FU.Halt_ID=>CU_ID.Halt                                Premise(F455)
	S510= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F456)
	S511= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F457)
	S512= FU.Bub_IF=>CU_IF.Bub                                  Premise(F458)
	S513= FU.Halt_IF=>CU_IF.Halt                                Premise(F459)
	S514= ICache.Hit=>CU_IF.ICacheHit                           Premise(F460)
	S515= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F461)
	S516= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F462)
	S517= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F463)
	S518= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F464)
	S519= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F465)
	S520= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F466)
	S521= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F467)
	S522= ICache.Hit=>FU.ICacheHit                              Premise(F468)
	S523= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F469)
	S524= IR_ID.Out=>FU.IR_ID                                   Premise(F470)
	S525= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S486,S524)
	S526= IR_MEM.Out=>FU.IR_MEM                                 Premise(F471)
	S527= IR_WB.Out=>FU.IR_WB                                   Premise(F472)
	S528= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F473)
	S529= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F474)
	S530= GPR.Rdata1=>FU.InID1                                  Premise(F475)
	S531= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F476)
	S532= FU.InID1_RReg=rS                                      Path(S488,S531)
	S533= GPR.Rdata2=>FU.InID2                                  Premise(F477)
	S534= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F478)
	S535= FU.InID2_RReg=rT                                      Path(S489,S534)
	S536= ALUOut_MEM.Out=>FU.InMEM                              Premise(F479)
	S537= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F480)
	S538= ALUOut_WB.Out=>FU.InWB                                Premise(F481)
	S539= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F482)
	S540= IR_ID.Out25_21=>GPR.RReg1                             Premise(F483)
	S541= GPR.RReg1=rS                                          Path(S488,S540)
	S542= GPR.Rdata1=a                                          GPR-Read(S541,S457)
	S543= FU.InID1=a                                            Path(S542,S530)
	S544= FU.OutID1=FU(a)                                       FU-Forward(S543)
	S545= A_EX.In=FU(a)                                         Path(S544,S500)
	S546= IR_ID.Out20_16=>GPR.RReg2                             Premise(F484)
	S547= GPR.RReg2=rT                                          Path(S489,S546)
	S548= GPR.Rdata2=b                                          GPR-Read(S547,S458)
	S549= FU.InID2=b                                            Path(S548,S533)
	S550= FU.OutID2=FU(b)                                       FU-Forward(S549)
	S551= B_EX.In=FU(b)                                         Path(S550,S502)
	S552= ALUOut_WB.Out=>GPR.WData                              Premise(F485)
	S553= IR_WB.Out15_11=>GPR.WReg                              Premise(F486)
	S554= IMMU.Addr=>IAddrReg.In                                Premise(F487)
	S555= PC.Out=>ICache.IEA                                    Premise(F488)
	S556= ICache.IEA=addr+4                                     Path(S495,S555)
	S557= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S556)
	S558= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S557,S514)
	S559= FU.ICacheHit=ICacheHit(addr+4)                        Path(S557,S522)
	S560= ICache.Out=>ICacheReg.In                              Premise(F489)
	S561= PC.Out=>IMMU.IEA                                      Premise(F490)
	S562= IMMU.IEA=addr+4                                       Path(S495,S561)
	S563= CP0.ASID=>IMMU.PID                                    Premise(F491)
	S564= IMMU.PID=pid                                          Path(S496,S563)
	S565= IMMU.Addr={pid,addr+4}                                IMMU-Search(S564,S562)
	S566= IAddrReg.In={pid,addr+4}                              Path(S565,S554)
	S567= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S564,S562)
	S568= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S567,S515)
	S569= IR_MEM.Out=>IR_DMMU1.In                               Premise(F492)
	S570= IR_ID.Out=>IR_EX.In                                   Premise(F493)
	S571= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S486,S570)
	S572= ICache.Out=>IR_ID.In                                  Premise(F494)
	S573= ICache.Out=>IR_IMMU.In                                Premise(F495)
	S574= IR_DMMU2.Out=>IR_WB.In                                Premise(F496)
	S575= IR_MEM.Out=>IR_WB.In                                  Premise(F497)
	S576= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F498)
	S577= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F499)
	S578= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F500)
	S579= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F501)
	S580= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F502)
	S581= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F503)
	S582= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F504)
	S583= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F505)
	S584= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F506)
	S585= CU_EX.IRFunc1=rT                                      Path(S482,S584)
	S586= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F507)
	S587= CU_EX.IRFunc2=rS                                      Path(S481,S586)
	S588= IR_EX.Out31_26=>CU_EX.Op                              Premise(F508)
	S589= CU_EX.Op=0                                            Path(S480,S588)
	S590= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F509)
	S591= CU_EX.IRFunc=37                                       Path(S485,S590)
	S592= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F510)
	S593= CU_ID.IRFunc1=rT                                      Path(S489,S592)
	S594= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F511)
	S595= CU_ID.IRFunc2=rS                                      Path(S488,S594)
	S596= IR_ID.Out31_26=>CU_ID.Op                              Premise(F512)
	S597= CU_ID.Op=0                                            Path(S487,S596)
	S598= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F513)
	S599= CU_ID.IRFunc=37                                       Path(S492,S598)
	S600= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F514)
	S601= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F515)
	S602= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F516)
	S603= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F517)
	S604= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F518)
	S605= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F519)
	S606= IR_WB.Out31_26=>CU_WB.Op                              Premise(F520)
	S607= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F521)
	S608= CtrlA_EX=0                                            Premise(F522)
	S609= [A_EX]=FU(a)                                          A_EX-Hold(S433,S608)
	S610= CtrlB_EX=0                                            Premise(F523)
	S611= [B_EX]=FU(b)                                          B_EX-Hold(S435,S610)
	S612= CtrlALUOut_MEM=0                                      Premise(F524)
	S613= CtrlALUOut_DMMU1=1                                    Premise(F525)
	S614= CtrlALUOut_DMMU2=0                                    Premise(F526)
	S615= CtrlALUOut_WB=1                                       Premise(F527)
	S616= CtrlA_MEM=0                                           Premise(F528)
	S617= CtrlA_WB=1                                            Premise(F529)
	S618= CtrlB_MEM=0                                           Premise(F530)
	S619= CtrlB_WB=1                                            Premise(F531)
	S620= CtrlICache=0                                          Premise(F532)
	S621= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S445,S620)
	S622= CtrlIMMU=0                                            Premise(F533)
	S623= CtrlIR_DMMU1=1                                        Premise(F534)
	S624= CtrlIR_DMMU2=0                                        Premise(F535)
	S625= CtrlIR_EX=0                                           Premise(F536)
	S626= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S450,S625)
	S627= CtrlIR_ID=0                                           Premise(F537)
	S628= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S452,S627)
	S629= CtrlIR_IMMU=0                                         Premise(F538)
	S630= CtrlIR_MEM=0                                          Premise(F539)
	S631= CtrlIR_WB=1                                           Premise(F540)
	S632= CtrlGPR=0                                             Premise(F541)
	S633= GPR[rS]=a                                             GPR-Hold(S457,S632)
	S634= GPR[rT]=b                                             GPR-Hold(S458,S632)
	S635= CtrlIAddrReg=0                                        Premise(F542)
	S636= CtrlPC=0                                              Premise(F543)
	S637= CtrlPCInc=0                                           Premise(F544)
	S638= PC[CIA]=addr                                          PC-Hold(S462,S637)
	S639= PC[Out]=addr+4                                        PC-Hold(S463,S636,S637)
	S640= CtrlIMem=0                                            Premise(F545)
	S641= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S465,S640)
	S642= CtrlICacheReg=0                                       Premise(F546)
	S643= CtrlASIDIn=0                                          Premise(F547)
	S644= CtrlCP0=0                                             Premise(F548)
	S645= CP0[ASID]=pid                                         CP0-Hold(S469,S644)
	S646= CtrlEPCIn=0                                           Premise(F549)
	S647= CtrlExCodeIn=0                                        Premise(F550)
	S648= CtrlIRMux=0                                           Premise(F551)

WB	S649= A_EX.Out=FU(a)                                        A_EX-Out(S609)
	S650= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S609)
	S651= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S609)
	S652= B_EX.Out=FU(b)                                        B_EX-Out(S611)
	S653= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S611)
	S654= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S611)
	S655= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S626)
	S656= IR_EX.Out31_26=0                                      IR_EX-Out(S626)
	S657= IR_EX.Out25_21=rS                                     IR_EX-Out(S626)
	S658= IR_EX.Out20_16=rT                                     IR_EX-Out(S626)
	S659= IR_EX.Out15_11=rD                                     IR_EX-Out(S626)
	S660= IR_EX.Out10_6=0                                       IR_EX-Out(S626)
	S661= IR_EX.Out5_0=37                                       IR_EX-Out(S626)
	S662= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S628)
	S663= IR_ID.Out31_26=0                                      IR-Out(S628)
	S664= IR_ID.Out25_21=rS                                     IR-Out(S628)
	S665= IR_ID.Out20_16=rT                                     IR-Out(S628)
	S666= IR_ID.Out15_11=rD                                     IR-Out(S628)
	S667= IR_ID.Out10_6=0                                       IR-Out(S628)
	S668= IR_ID.Out5_0=37                                       IR-Out(S628)
	S669= PC.CIA=addr                                           PC-Out(S638)
	S670= PC.CIA31_28=addr[31:28]                               PC-Out(S638)
	S671= PC.Out=addr+4                                         PC-Out(S639)
	S672= CP0.ASID=pid                                          CP0-Read-ASID(S645)
	S673= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F770)
	S674= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F771)
	S675= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F772)
	S676= FU.OutID1=>A_EX.In                                    Premise(F773)
	S677= A_MEM.Out=>A_WB.In                                    Premise(F774)
	S678= FU.OutID2=>B_EX.In                                    Premise(F775)
	S679= B_MEM.Out=>B_WB.In                                    Premise(F776)
	S680= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F777)
	S681= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F778)
	S682= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F779)
	S683= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F780)
	S684= FU.Bub_ID=>CU_ID.Bub                                  Premise(F781)
	S685= FU.Halt_ID=>CU_ID.Halt                                Premise(F782)
	S686= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F783)
	S687= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F784)
	S688= FU.Bub_IF=>CU_IF.Bub                                  Premise(F785)
	S689= FU.Halt_IF=>CU_IF.Halt                                Premise(F786)
	S690= ICache.Hit=>CU_IF.ICacheHit                           Premise(F787)
	S691= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F788)
	S692= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F789)
	S693= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F790)
	S694= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F791)
	S695= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F792)
	S696= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F793)
	S697= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F794)
	S698= ICache.Hit=>FU.ICacheHit                              Premise(F795)
	S699= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F796)
	S700= IR_ID.Out=>FU.IR_ID                                   Premise(F797)
	S701= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S662,S700)
	S702= IR_MEM.Out=>FU.IR_MEM                                 Premise(F798)
	S703= IR_WB.Out=>FU.IR_WB                                   Premise(F799)
	S704= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F800)
	S705= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F801)
	S706= GPR.Rdata1=>FU.InID1                                  Premise(F802)
	S707= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F803)
	S708= FU.InID1_RReg=rS                                      Path(S664,S707)
	S709= GPR.Rdata2=>FU.InID2                                  Premise(F804)
	S710= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F805)
	S711= FU.InID2_RReg=rT                                      Path(S665,S710)
	S712= ALUOut_MEM.Out=>FU.InMEM                              Premise(F806)
	S713= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F807)
	S714= ALUOut_WB.Out=>FU.InWB                                Premise(F808)
	S715= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F809)
	S716= IR_ID.Out25_21=>GPR.RReg1                             Premise(F810)
	S717= GPR.RReg1=rS                                          Path(S664,S716)
	S718= GPR.Rdata1=a                                          GPR-Read(S717,S633)
	S719= FU.InID1=a                                            Path(S718,S706)
	S720= FU.OutID1=FU(a)                                       FU-Forward(S719)
	S721= A_EX.In=FU(a)                                         Path(S720,S676)
	S722= IR_ID.Out20_16=>GPR.RReg2                             Premise(F811)
	S723= GPR.RReg2=rT                                          Path(S665,S722)
	S724= GPR.Rdata2=b                                          GPR-Read(S723,S634)
	S725= FU.InID2=b                                            Path(S724,S709)
	S726= FU.OutID2=FU(b)                                       FU-Forward(S725)
	S727= B_EX.In=FU(b)                                         Path(S726,S678)
	S728= ALUOut_WB.Out=>GPR.WData                              Premise(F812)
	S729= IR_WB.Out15_11=>GPR.WReg                              Premise(F813)
	S730= IMMU.Addr=>IAddrReg.In                                Premise(F814)
	S731= PC.Out=>ICache.IEA                                    Premise(F815)
	S732= ICache.IEA=addr+4                                     Path(S671,S731)
	S733= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S732)
	S734= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S733,S690)
	S735= FU.ICacheHit=ICacheHit(addr+4)                        Path(S733,S698)
	S736= ICache.Out=>ICacheReg.In                              Premise(F816)
	S737= PC.Out=>IMMU.IEA                                      Premise(F817)
	S738= IMMU.IEA=addr+4                                       Path(S671,S737)
	S739= CP0.ASID=>IMMU.PID                                    Premise(F818)
	S740= IMMU.PID=pid                                          Path(S672,S739)
	S741= IMMU.Addr={pid,addr+4}                                IMMU-Search(S740,S738)
	S742= IAddrReg.In={pid,addr+4}                              Path(S741,S730)
	S743= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S740,S738)
	S744= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S743,S691)
	S745= IR_MEM.Out=>IR_DMMU1.In                               Premise(F819)
	S746= IR_ID.Out=>IR_EX.In                                   Premise(F820)
	S747= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S662,S746)
	S748= ICache.Out=>IR_ID.In                                  Premise(F821)
	S749= ICache.Out=>IR_IMMU.In                                Premise(F822)
	S750= IR_DMMU2.Out=>IR_WB.In                                Premise(F823)
	S751= IR_MEM.Out=>IR_WB.In                                  Premise(F824)
	S752= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F825)
	S753= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F826)
	S754= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F827)
	S755= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F828)
	S756= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F829)
	S757= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F830)
	S758= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F831)
	S759= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F832)
	S760= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F833)
	S761= CU_EX.IRFunc1=rT                                      Path(S658,S760)
	S762= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F834)
	S763= CU_EX.IRFunc2=rS                                      Path(S657,S762)
	S764= IR_EX.Out31_26=>CU_EX.Op                              Premise(F835)
	S765= CU_EX.Op=0                                            Path(S656,S764)
	S766= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F836)
	S767= CU_EX.IRFunc=37                                       Path(S661,S766)
	S768= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F837)
	S769= CU_ID.IRFunc1=rT                                      Path(S665,S768)
	S770= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F838)
	S771= CU_ID.IRFunc2=rS                                      Path(S664,S770)
	S772= IR_ID.Out31_26=>CU_ID.Op                              Premise(F839)
	S773= CU_ID.Op=0                                            Path(S663,S772)
	S774= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F840)
	S775= CU_ID.IRFunc=37                                       Path(S668,S774)
	S776= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F841)
	S777= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F842)
	S778= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F843)
	S779= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F844)
	S780= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F845)
	S781= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F846)
	S782= IR_WB.Out31_26=>CU_WB.Op                              Premise(F847)
	S783= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F848)
	S784= CtrlA_EX=0                                            Premise(F849)
	S785= [A_EX]=FU(a)                                          A_EX-Hold(S609,S784)
	S786= CtrlB_EX=0                                            Premise(F850)
	S787= [B_EX]=FU(b)                                          B_EX-Hold(S611,S786)
	S788= CtrlALUOut_MEM=0                                      Premise(F851)
	S789= CtrlALUOut_DMMU1=0                                    Premise(F852)
	S790= CtrlALUOut_DMMU2=0                                    Premise(F853)
	S791= CtrlALUOut_WB=0                                       Premise(F854)
	S792= CtrlA_MEM=0                                           Premise(F855)
	S793= CtrlA_WB=0                                            Premise(F856)
	S794= CtrlB_MEM=0                                           Premise(F857)
	S795= CtrlB_WB=0                                            Premise(F858)
	S796= CtrlICache=0                                          Premise(F859)
	S797= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S621,S796)
	S798= CtrlIMMU=0                                            Premise(F860)
	S799= CtrlIR_DMMU1=0                                        Premise(F861)
	S800= CtrlIR_DMMU2=0                                        Premise(F862)
	S801= CtrlIR_EX=0                                           Premise(F863)
	S802= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S626,S801)
	S803= CtrlIR_ID=0                                           Premise(F864)
	S804= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S628,S803)
	S805= CtrlIR_IMMU=0                                         Premise(F865)
	S806= CtrlIR_MEM=0                                          Premise(F866)
	S807= CtrlIR_WB=0                                           Premise(F867)
	S808= CtrlGPR=1                                             Premise(F868)
	S809= CtrlIAddrReg=0                                        Premise(F869)
	S810= CtrlPC=0                                              Premise(F870)
	S811= CtrlPCInc=0                                           Premise(F871)
	S812= PC[CIA]=addr                                          PC-Hold(S638,S811)
	S813= PC[Out]=addr+4                                        PC-Hold(S639,S810,S811)
	S814= CtrlIMem=0                                            Premise(F872)
	S815= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S641,S814)
	S816= CtrlICacheReg=0                                       Premise(F873)
	S817= CtrlASIDIn=0                                          Premise(F874)
	S818= CtrlCP0=0                                             Premise(F875)
	S819= CP0[ASID]=pid                                         CP0-Hold(S645,S818)
	S820= CtrlEPCIn=0                                           Premise(F876)
	S821= CtrlExCodeIn=0                                        Premise(F877)
	S822= CtrlIRMux=0                                           Premise(F878)

POST	S785= [A_EX]=FU(a)                                          A_EX-Hold(S609,S784)
	S787= [B_EX]=FU(b)                                          B_EX-Hold(S611,S786)
	S797= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S621,S796)
	S802= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S626,S801)
	S804= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S628,S803)
	S812= PC[CIA]=addr                                          PC-Hold(S638,S811)
	S813= PC[Out]=addr+4                                        PC-Hold(S639,S810,S811)
	S815= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S641,S814)
	S819= CP0[ASID]=pid                                         CP0-Hold(S645,S818)

