/* Generated by Yosys 0.62+55 (git sha1 29a270c4b, g++ 11.5.0 -fPIC -O3) */

module DualEdgeTrigerredFlipFlop(clk, d, q);
  input clk;
  wire clk;
  input d;
  wire d;
  output q;
  wire q;
  reg temp1;
  reg temp2;
  always @(negedge clk)
    temp2 <= d;
  always @(posedge clk)
    temp1 <= d;
  assign q = clk ? temp1 : temp2;
endmodule
