Timing Analyzer report for dvp_capture
Wed Jan 11 04:13:54 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'sdrclk_out_clock'
 16. Slow 1200mV 85C Model Setup: 'sdram_clock'
 17. Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Setup: 'DVP_PCLK'
 19. Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Hold: 'DVP_PCLK'
 22. Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 24. Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 85C Model Hold: 'sdrclk_out_clock'
 26. Slow 1200mV 85C Model Hold: 'sdram_clock'
 27. Slow 1200mV 85C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 85C Model Recovery: 'DVP_PCLK'
 29. Slow 1200mV 85C Model Recovery: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 31. Slow 1200mV 85C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 85C Model Removal: 'DVP_PCLK'
 33. Slow 1200mV 85C Model Removal: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 85C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 35. Slow 1200mV 85C Model Metastability Summary
 36. Slow 1200mV 0C Model Fmax Summary
 37. Slow 1200mV 0C Model Setup Summary
 38. Slow 1200mV 0C Model Hold Summary
 39. Slow 1200mV 0C Model Recovery Summary
 40. Slow 1200mV 0C Model Removal Summary
 41. Slow 1200mV 0C Model Minimum Pulse Width Summary
 42. Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 43. Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 44. Slow 1200mV 0C Model Setup: 'sdrclk_out_clock'
 45. Slow 1200mV 0C Model Setup: 'sdram_clock'
 46. Slow 1200mV 0C Model Setup: 'DVP_PCLK'
 47. Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 49. Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 50. Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Hold: 'DVP_PCLK'
 52. Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 53. Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 54. Slow 1200mV 0C Model Hold: 'sdrclk_out_clock'
 55. Slow 1200mV 0C Model Hold: 'sdram_clock'
 56. Slow 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 57. Slow 1200mV 0C Model Recovery: 'DVP_PCLK'
 58. Slow 1200mV 0C Model Recovery: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 60. Slow 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 61. Slow 1200mV 0C Model Removal: 'DVP_PCLK'
 62. Slow 1200mV 0C Model Removal: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 63. Slow 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 64. Slow 1200mV 0C Model Metastability Summary
 65. Fast 1200mV 0C Model Setup Summary
 66. Fast 1200mV 0C Model Hold Summary
 67. Fast 1200mV 0C Model Recovery Summary
 68. Fast 1200mV 0C Model Removal Summary
 69. Fast 1200mV 0C Model Minimum Pulse Width Summary
 70. Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 71. Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 72. Fast 1200mV 0C Model Setup: 'sdrclk_out_clock'
 73. Fast 1200mV 0C Model Setup: 'sdram_clock'
 74. Fast 1200mV 0C Model Setup: 'DVP_PCLK'
 75. Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 76. Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 77. Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 78. Fast 1200mV 0C Model Hold: 'DVP_PCLK'
 79. Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 80. Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 81. Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 82. Fast 1200mV 0C Model Hold: 'sdrclk_out_clock'
 83. Fast 1200mV 0C Model Hold: 'sdram_clock'
 84. Fast 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 85. Fast 1200mV 0C Model Recovery: 'DVP_PCLK'
 86. Fast 1200mV 0C Model Recovery: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 87. Fast 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 88. Fast 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 89. Fast 1200mV 0C Model Removal: 'DVP_PCLK'
 90. Fast 1200mV 0C Model Removal: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 91. Fast 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 92. Fast 1200mV 0C Model Metastability Summary
 93. Multicorner Timing Analysis Summary
 94. Board Trace Model Assignments
 95. Input Transition Times
 96. Signal Integrity Metrics (Slow 1200mv 0c Model)
 97. Signal Integrity Metrics (Slow 1200mv 85c Model)
 98. Signal Integrity Metrics (Fast 1200mv 0c Model)
 99. Setup Transfers
100. Hold Transfers
101. Recovery Transfers
102. Removal Transfers
103. Report TCCS
104. Report RSKM
105. Unconstrained Paths Summary
106. Clock Status Summary
107. Unconstrained Input Ports
108. Unconstrained Output Ports
109. Unconstrained Input Ports
110. Unconstrained Output Ports
111. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; dvp_capture                                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.32        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.4%      ;
;     Processor 3            ;  11.1%      ;
;     Processor 4            ;   5.6%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                      ;
+--------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                  ; Status ; Read at                  ;
+--------------------------------------------------------------------------------+--------+--------------------------+
; c4e_dvp_core/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Wed Jan 11 04:13:49 2023 ;
; c4e_dvp_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Wed Jan 11 04:13:49 2023 ;
; c4e_dvp_core/synthesis/submodules/peridot_cam.sdc                              ; OK     ; Wed Jan 11 04:13:49 2023 ;
; peridot_air.sdc                                                                ; OK     ; Wed Jan 11 04:13:49 2023 ;
+--------------------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------+-------------------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+------------------------------------------------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type              ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                         ; Source                                           ; Targets                                            ;
+------------------------------------------------+-------------------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+------------------------------------------------+--------------------------------------------------+----------------------------------------------------+
; CLOCK_50                                       ; Base              ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;                                                ;                                                  ; { CLOCK_50 }                                       ;
; DVP_PCLK                                       ; Base              ; 10.416 ; 96.0 MHz  ; 0.000  ; 5.208  ;            ;           ;             ;        ;        ;           ;            ;          ;                                                ;                                                  ; { DVP_PCLK }                                       ;
; sdram_clock                                    ; Virtual Generated ; 10.000 ; 100.0 MHz ; 9.821  ; 14.821 ;            ; 1         ; 1           ;        ; 3.154  ;           ;            ; false    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0]   ; { }                                                ;
; sdrclk_out_clock                               ; Virtual Generated ; 10.000 ; 100.0 MHz ; 6.667  ; 11.667 ;            ; 1         ; 1           ;        ;        ;           ;            ; false    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0]   ; { }                                                ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; Generated         ; 10.000 ; 100.0 MHz ; -3.333 ; 1.667  ; 50.00      ; 1         ; 2           ; -120.0 ;        ;           ;            ; false    ; CLOCK_50                                       ; u0|altpll_component|auto_generated|pll1|inclk[0] ; { u0|altpll_component|auto_generated|pll1|clk[0] } ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; Generated         ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50                                       ; u0|altpll_component|auto_generated|pll1|inclk[0] ; { u0|altpll_component|auto_generated|pll1|clk[1] } ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; Generated         ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK_50                                       ; u0|altpll_component|auto_generated|pll1|inclk[0] ; { u0|altpll_component|auto_generated|pll1|clk[2] } ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; Generated         ; 41.666 ; 24.0 MHz  ; 0.000  ; 20.833 ; 50.00      ; 25        ; 12          ;        ;        ;           ;            ; false    ; CLOCK_50                                       ; u0|altpll_component|auto_generated|pll1|inclk[0] ; { u0|altpll_component|auto_generated|pll1|clk[3] } ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; Generated         ; 15.384 ; 65.0 MHz  ; 0.000  ; 7.692  ; 50.00      ; 10        ; 13          ;        ;        ;           ;            ; false    ; CLOCK_50                                       ; u1|altpll_component|auto_generated|pll1|inclk[0] ; { u1|altpll_component|auto_generated|pll1|clk[0] } ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; Generated         ; 3.076  ; 325.0 MHz ; 0.000  ; 1.538  ; 50.00      ; 2         ; 13          ;        ;        ;           ;            ; false    ; CLOCK_50                                       ; u1|altpll_component|auto_generated|pll1|inclk[0] ; { u1|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------+-------------------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+------------------------------------------------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                             ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note                                           ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
; 73.39 MHz  ; 73.39 MHz       ; u0|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 94.16 MHz  ; 94.16 MHz       ; u1|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 96.8 MHz   ; 96.8 MHz        ; u0|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 183.65 MHz ; 183.65 MHz      ; DVP_PCLK                                       ;                                                ;
; 416.15 MHz ; 402.09 MHz      ; u1|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; -0.331 ; -0.395        ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.673  ; 0.000         ;
; sdrclk_out_clock                               ; 2.041  ; 0.000         ;
; sdram_clock                                    ; 3.135  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.764  ; 0.000         ;
; DVP_PCLK                                       ; 4.971  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 26.375 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.411 ; 0.000         ;
; DVP_PCLK                                       ; 0.417 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.435 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.452 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.464 ; 0.000         ;
; sdrclk_out_clock                               ; 2.638 ; 0.000         ;
; sdram_clock                                    ; 4.632 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                  ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 5.135  ; 0.000         ;
; DVP_PCLK                                       ; 7.697  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 11.616 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 34.702 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                  ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.100 ; 0.000         ;
; DVP_PCLK                                       ; 1.143 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 1.564 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 4.043 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.589  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; 4.693  ; 0.000         ;
; DVP_PCLK                                       ; 4.843  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 7.222  ; 0.000         ;
; CLOCK_50                                       ; 9.832  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 19.715 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                            ; To Node                                                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.331 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 10.098     ;
; -0.064 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 9.831      ;
; -0.026 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[39]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 9.792      ;
; 0.083  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 9.682      ;
; 0.089  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 9.692      ;
; 0.129  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 9.636      ;
; 0.176  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                                                          ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.364      ; 10.189     ;
; 0.231  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[0]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 9.550      ;
; 0.241  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[39]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 9.525      ;
; 0.254  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_0[39]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 9.512      ;
; 0.277  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 9.654      ;
; 0.278  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 9.653      ;
; 0.278  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 9.661      ;
; 0.279  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 9.660      ;
; 0.286  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 9.653      ;
; 0.287  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 9.652      ;
; 0.288  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 9.643      ;
; 0.289  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 9.650      ;
; 0.291  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[40]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 9.475      ;
; 0.297  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 9.642      ;
; 0.301  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[4]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.122     ; 9.448      ;
; 0.353  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                                                          ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.321      ; 9.969      ;
; 0.357  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                                                          ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.321      ; 9.965      ;
; 0.388  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[39]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 9.376      ;
; 0.394  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[39]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 9.386      ;
; 0.411  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                                                          ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.362      ; 9.952      ;
; 0.434  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[39]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 9.330      ;
; 0.445  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.324      ; 9.927      ;
; 0.445  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.324      ; 9.927      ;
; 0.446  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.331      ; 9.933      ;
; 0.446  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.332      ; 9.934      ;
; 0.446  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.332      ; 9.934      ;
; 0.447  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.339      ; 9.940      ;
; 0.448  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 9.318      ;
; 0.451  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                             ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 9.488      ;
; 0.452  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                             ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 9.487      ;
; 0.454  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.332      ; 9.926      ;
; 0.454  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.332      ; 9.926      ;
; 0.455  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.339      ; 9.932      ;
; 0.462  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                             ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 9.477      ;
; 0.469  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                                                          ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.370      ; 9.902      ;
; 0.488  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 9.451      ;
; 0.489  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 9.450      ;
; 0.499  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 9.440      ;
; 0.499  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                                                          ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 9.393      ;
; 0.515  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[5]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 9.260      ;
; 0.521  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_0[39]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 9.245      ;
; 0.535  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[2]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 9.245      ;
; 0.536  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[39]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[0]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 9.244      ;
; 0.555  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[6]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 9.220      ;
; 0.558  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[40]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 9.208      ;
; 0.569  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_0[40]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 9.197      ;
; 0.580  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                        ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 9.357      ;
; 0.581  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 9.198      ;
; 0.581  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                        ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 9.356      ;
; 0.582  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[0]                                                                          ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.370      ; 9.789      ;
; 0.591  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                        ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 9.346      ;
; 0.603  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                                                                                  ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_IDLE                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 9.293      ;
; 0.604  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                                                                                  ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|write_reg                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 9.292      ;
; 0.606  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[39]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[4]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.123     ; 9.142      ;
; 0.608  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[7]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 9.170      ;
; 0.619  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                             ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.332      ; 9.761      ;
; 0.619  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                             ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.332      ; 9.761      ;
; 0.620  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                             ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.339      ; 9.767      ;
; 0.621  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 9.318      ;
; 0.622  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 9.317      ;
; 0.628  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[1]                                                                          ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.370      ; 9.743      ;
; 0.632  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 9.307      ;
; 0.643  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.330      ; 9.688      ;
; 0.644  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.338      ; 9.695      ;
; 0.646  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                                                          ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.327      ; 9.682      ;
; 0.647  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.330      ; 9.684      ;
; 0.648  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.338      ; 9.691      ;
; 0.650  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                                                          ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.327      ; 9.678      ;
; 0.652  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.338      ; 9.687      ;
; 0.656  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                           ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 9.281      ;
; 0.656  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.332      ; 9.724      ;
; 0.656  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.332      ; 9.724      ;
; 0.656  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.338      ; 9.683      ;
; 0.657  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                           ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 9.280      ;
; 0.657  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.339      ; 9.730      ;
; 0.667  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                           ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 9.270      ;
; 0.668  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_0[39]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 9.096      ;
; 0.668  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[2]                                                                          ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.370      ; 9.703      ;
; 0.674  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_0[39]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 9.106      ;
; 0.678  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[3]              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 9.284      ;
; 0.678  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[5]              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 9.284      ;
; 0.684  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[3]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 9.095      ;
; 0.686  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[1]              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 9.275      ;
; 0.686  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[2]              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 9.275      ;
; 0.688  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                                                                                  ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_IDLE                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 9.208      ;
; 0.689  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                                                                                  ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|write_reg                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 9.207      ;
; 0.694  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[1]                                                                                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[3]              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 9.256      ;
; 0.694  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[1]                                                                                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[5]              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 9.256      ;
; 0.702  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[1]                                                                                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[1]              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 9.247      ;
; 0.702  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[1]                                                                                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[2]              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 9.247      ;
; 0.704  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 9.227      ;
; 0.704  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 9.227      ;
; 0.704  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                                                          ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.368      ; 9.665      ;
; 0.705  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[40]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 9.059      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.673 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.106     ; 2.165      ;
; 0.747 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.251      ;
; 0.752 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.246      ;
; 0.755 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.243      ;
; 0.756 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.242      ;
; 0.756 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.242      ;
; 0.757 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.241      ;
; 0.760 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.238      ;
; 0.765 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.233      ;
; 0.768 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.109     ; 1.742      ;
; 0.769 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.229      ;
; 0.774 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.224      ;
; 0.785 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.211      ;
; 0.876 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.108     ; 1.635      ;
; 0.896 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.119     ; 1.476      ;
; 0.956 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.042      ;
; 0.961 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.106     ; 1.552      ;
; 0.973 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.110     ; 1.861      ;
; 0.984 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.014      ;
; 1.009 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.107     ; 1.503      ;
; 1.060 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.108     ; 1.451      ;
; 1.062 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.934      ;
; 1.072 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.924      ;
; 1.086 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.910      ;
; 1.106 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.116     ; 1.725      ;
; 1.156 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.120     ; 1.215      ;
; 1.167 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.120     ; 1.204      ;
; 1.177 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.819      ;
; 1.179 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.817      ;
; 1.180 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.816      ;
; 1.190 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 1.805      ;
; 1.200 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 1.795      ;
; 1.226 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.182     ; 1.669      ;
; 1.233 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.763      ;
; 1.234 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 1.761      ;
; 1.238 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 1.757      ;
; 1.239 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 1.760      ;
; 1.250 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.110     ; 1.584      ;
; 1.251 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.746      ;
; 1.255 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.182     ; 1.640      ;
; 1.257 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.182     ; 1.638      ;
; 1.262 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.182     ; 1.633      ;
; 1.271 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.109     ; 1.564      ;
; 1.276 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.119     ; 1.552      ;
; 1.318 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.119     ; 1.510      ;
; 1.365 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.182     ; 1.530      ;
; 1.369 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.110     ; 1.465      ;
; 1.374 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.083     ; 1.620      ;
; 1.387 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.182     ; 1.508      ;
; 1.395 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.182     ; 1.500      ;
; 1.404 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.182     ; 1.491      ;
; 1.409 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.182     ; 1.486      ;
; 1.417 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.182     ; 1.478      ;
; 1.422 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.087     ; 1.568      ;
; 1.434 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.181     ; 1.462      ;
; 1.436 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.181     ; 1.460      ;
; 1.437 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.181     ; 1.459      ;
; 1.437 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.181     ; 1.459      ;
; 1.439 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.182     ; 1.456      ;
; 1.451 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 1.544      ;
; 1.456 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.181     ; 1.440      ;
; 1.463 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.182     ; 1.432      ;
; 1.466 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.182     ; 1.429      ;
; 1.468 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.182     ; 1.427      ;
; 1.470 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.182     ; 1.425      ;
; 1.474 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.182     ; 1.421      ;
; 1.475 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.182     ; 1.420      ;
; 1.479 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.181     ; 1.417      ;
; 1.488 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.181     ; 1.408      ;
; 1.491 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.181     ; 1.405      ;
; 1.491 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.181     ; 1.405      ;
; 1.502 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 1.493      ;
; 1.505 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.491      ;
; 1.507 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.491      ;
; 1.509 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.489      ;
; 1.510 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.488      ;
; 1.514 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.484      ;
; 1.536 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.462      ;
; 1.536 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.462      ;
; 1.566 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.181     ; 1.330      ;
; 1.573 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.423      ;
; 1.586 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.086     ; 1.405      ;
; 1.596 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.181     ; 1.300      ;
; 1.597 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.181     ; 1.299      ;
; 1.606 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.182     ; 1.289      ;
; 1.634 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.362      ;
; 1.641 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 1.354      ;
; 1.725 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 1.270      ;
; 1.730 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 1.265      ;
; 1.733 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 1.262      ;
; 1.733 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 1.262      ;
; 1.748 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 1.247      ;
; 1.750 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 1.245      ;
; 1.764 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 1.231      ;
; 1.807 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 1.188      ;
; 1.811 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 1.184      ;
; 1.899 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 1.096      ;
; 1.901 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 1.094      ;
; 1.902 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 1.093      ;
; 1.918 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.078      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sdrclk_out_clock'                                                                                                                                  ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node    ; Launch Clock                                   ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; 2.041 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 5.000        ; 3.631      ; 6.590      ;
; 6.863 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 10.000       ; 3.631      ; 6.768      ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sdram_clock'                                                                                                                                             ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node    ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; 3.135 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[10]       ; SDR_A[10]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.284     ; 4.812      ;
; 3.140 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[2]        ; SDR_A[2]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.279     ; 4.812      ;
; 3.140 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[0]        ; SDR_A[0]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.279     ; 4.812      ;
; 3.142 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[1]        ; SDR_A[1]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.277     ; 4.812      ;
; 3.445 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[3]        ; SDR_A[3]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.277     ; 4.509      ;
; 3.447 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[5]        ; SDR_A[5]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.275     ; 4.509      ;
; 3.449 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[2]         ; SDR_RAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.305     ; 4.477      ;
; 3.449 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[1]        ; SDR_BA[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.305     ; 4.477      ;
; 3.449 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[0]        ; SDR_BA[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.305     ; 4.477      ;
; 3.449 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[3]         ; SDR_CS_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.305     ; 4.477      ;
; 3.450 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[4]        ; SDR_A[4]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.272     ; 4.509      ;
; 3.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[0]         ; SDR_WE_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.302     ; 4.477      ;
; 3.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[1]         ; SDR_CAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.302     ; 4.477      ;
; 3.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]        ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.302     ; 4.477      ;
; 3.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[0]        ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.302     ; 4.477      ;
; 3.454 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]        ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.300     ; 4.477      ;
; 3.454 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[3]        ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.300     ; 4.477      ;
; 3.454 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[2]        ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.300     ; 4.477      ;
; 3.455 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[0]         ; SDR_DQM[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.299     ; 4.477      ;
; 3.455 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[7]        ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.299     ; 4.477      ;
; 3.457 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[12]       ; SDR_A[12]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.297     ; 4.477      ;
; 3.457 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[11]       ; SDR_A[11]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.297     ; 4.477      ;
; 3.457 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[9]        ; SDR_A[9]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.297     ; 4.477      ;
; 3.457 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[8]        ; SDR_A[8]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.297     ; 4.477      ;
; 3.458 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[1]         ; SDR_DQM[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.296     ; 4.477      ;
; 3.458 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[6]        ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.296     ; 4.477      ;
; 3.458 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[5]        ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.296     ; 4.477      ;
; 3.460 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]       ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.294     ; 4.477      ;
; 3.460 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]       ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.294     ; 4.477      ;
; 3.460 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[7]        ; SDR_A[7]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.262     ; 4.509      ;
; 3.460 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[6]        ; SDR_A[6]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.262     ; 4.509      ;
; 3.461 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]       ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.293     ; 4.477      ;
; 3.461 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[9]        ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.293     ; 4.477      ;
; 3.461 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[8]        ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.293     ; 4.477      ;
; 3.462 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]       ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.292     ; 4.477      ;
; 3.463 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]       ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.291     ; 4.477      ;
; 3.463 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]       ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.291     ; 4.477      ;
; 3.768 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_1  ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.310     ; 4.153      ;
; 3.768 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe               ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.310     ; 4.153      ;
; 3.770 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_4  ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.308     ; 4.153      ;
; 3.770 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_3  ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.308     ; 4.153      ;
; 3.770 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_2  ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.308     ; 4.153      ;
; 3.771 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_7  ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.307     ; 4.153      ;
; 3.774 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_6  ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.304     ; 4.153      ;
; 3.774 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_5  ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.304     ; 4.153      ;
; 3.776 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_15 ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.302     ; 4.153      ;
; 3.776 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_14 ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.302     ; 4.153      ;
; 3.777 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_13 ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.301     ; 4.153      ;
; 3.777 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_9  ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.301     ; 4.153      ;
; 3.777 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_8  ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.301     ; 4.153      ;
; 3.778 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_10 ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.300     ; 4.153      ;
; 3.779 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_12 ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.299     ; 4.153      ;
; 3.779 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_11 ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.299     ; 4.153      ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 4.764 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.083     ; 10.538     ;
; 4.767 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.083     ; 10.535     ;
; 4.955 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.083     ; 10.347     ;
; 4.958 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.083     ; 10.344     ;
; 5.132 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[4]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.083     ; 10.170     ;
; 5.154 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.075      ; 10.306     ;
; 5.154 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.075      ; 10.306     ;
; 5.154 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.075      ; 10.306     ;
; 5.154 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.075      ; 10.306     ;
; 5.154 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.075      ; 10.306     ;
; 5.154 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.075      ; 10.306     ;
; 5.154 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.075      ; 10.306     ;
; 5.154 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.075      ; 10.306     ;
; 5.323 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[4]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.083     ; 9.979      ;
; 5.362 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.083     ; 9.940      ;
; 5.365 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.083     ; 9.937      ;
; 5.496 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[0]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.083     ; 9.806      ;
; 5.499 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[0]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.083     ; 9.803      ;
; 5.709 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 9.597      ;
; 5.730 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[4]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.083     ; 9.572      ;
; 5.838 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[2]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.611      ;
; 5.838 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[3]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.611      ;
; 5.838 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[2]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.611      ;
; 5.838 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[2]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.611      ;
; 5.838 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[2]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.611      ;
; 5.838 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[2]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.611      ;
; 5.838 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[2]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.611      ;
; 5.838 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[2]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.611      ;
; 5.838 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[2]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.611      ;
; 5.838 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[3]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.611      ;
; 5.838 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[3]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.611      ;
; 5.838 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[3]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.611      ;
; 5.838 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[3]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.611      ;
; 5.838 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[3]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.611      ;
; 5.838 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[3]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.611      ;
; 5.838 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[3]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.611      ;
; 5.839 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[7]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.610      ;
; 5.839 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[4]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.610      ;
; 5.839 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[7]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.610      ;
; 5.839 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[7]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.610      ;
; 5.839 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[7]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.610      ;
; 5.839 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[7]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.610      ;
; 5.839 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[7]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.610      ;
; 5.839 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[7]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.610      ;
; 5.839 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[7]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.610      ;
; 5.839 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[4]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.610      ;
; 5.839 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[4]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.610      ;
; 5.839 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[4]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.610      ;
; 5.839 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[4]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.610      ;
; 5.839 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[4]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.610      ;
; 5.839 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[4]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.610      ;
; 5.839 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[4]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.610      ;
; 5.840 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[6]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.609      ;
; 5.840 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[1]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.609      ;
; 5.840 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[6]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.609      ;
; 5.840 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[6]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.609      ;
; 5.840 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[6]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.609      ;
; 5.840 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[6]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.609      ;
; 5.840 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[6]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.609      ;
; 5.840 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[6]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.609      ;
; 5.840 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[6]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.609      ;
; 5.840 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[1]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.609      ;
; 5.840 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[1]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.609      ;
; 5.840 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[1]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.609      ;
; 5.840 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[1]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.609      ;
; 5.840 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[1]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.609      ;
; 5.840 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[1]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.609      ;
; 5.840 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[1]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.609      ;
; 5.841 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[5]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.608      ;
; 5.841 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[5]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.608      ;
; 5.841 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[5]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.608      ;
; 5.841 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[5]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.608      ;
; 5.841 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[5]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.608      ;
; 5.841 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[5]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.608      ;
; 5.841 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[5]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.608      ;
; 5.841 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[5]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.064      ; 9.608      ;
; 5.864 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[4]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[0]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.083     ; 9.438      ;
; 5.901 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 9.402      ;
; 5.906 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 9.397      ;
; 5.951 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 9.352      ;
; 5.956 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 9.347      ;
; 5.958 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 9.348      ;
; 6.233 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 9.071      ;
; 6.263 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|rout_reg[1]                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[7] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 9.057      ;
; 6.301 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[4]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.083     ; 9.001      ;
; 6.351 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[4]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.083     ; 8.951      ;
; 6.369 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 8.934      ;
; 6.412 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|rout_reg[1]                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 8.909      ;
; 6.419 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 8.884      ;
; 6.424 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 8.880      ;
; 6.439 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 8.864      ;
; 6.440 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 8.864      ;
; 6.444 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 8.859      ;
; 6.520 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 8.785      ;
; 6.522 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[2]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 8.782      ;
; 6.543 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[1]                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 8.763      ;
; 6.570 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 8.735      ;
; 6.651 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[1]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 8.653      ;
; 6.689 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 8.615      ;
; 6.705 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[4]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 8.599      ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DVP_PCLK'                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.971 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 5.366      ;
; 4.972 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 5.365      ;
; 5.014 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 5.323      ;
; 5.015 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 5.322      ;
; 5.159 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 5.178      ;
; 5.160 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[12]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 5.177      ;
; 5.161 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 5.176      ;
; 5.161 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[12]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 5.176      ;
; 5.174 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.085     ; 5.158      ;
; 5.175 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.040      ; 5.282      ;
; 5.175 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.085     ; 5.157      ;
; 5.176 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.040      ; 5.281      ;
; 5.202 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 5.135      ;
; 5.204 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 5.133      ;
; 5.216 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 5.121      ;
; 5.217 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 5.120      ;
; 5.279 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 5.058      ;
; 5.280 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 5.057      ;
; 5.287 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 5.050      ;
; 5.288 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 5.049      ;
; 5.348 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[12]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.989      ;
; 5.350 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[12]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.987      ;
; 5.362 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.085     ; 4.970      ;
; 5.363 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.040      ; 5.094      ;
; 5.364 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.085     ; 4.968      ;
; 5.365 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.040      ; 5.092      ;
; 5.386 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.441      ; 5.519      ;
; 5.386 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.441      ; 5.519      ;
; 5.387 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.448      ; 5.525      ;
; 5.387 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.950      ;
; 5.388 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.949      ;
; 5.394 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.440      ; 5.510      ;
; 5.394 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.440      ; 5.510      ;
; 5.395 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.447      ; 5.516      ;
; 5.395 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[7]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.942      ;
; 5.396 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[7]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.941      ;
; 5.404 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.933      ;
; 5.404 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.933      ;
; 5.405 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.932      ;
; 5.406 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.931      ;
; 5.412 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.439      ; 5.491      ;
; 5.412 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.439      ; 5.491      ;
; 5.413 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.446      ; 5.497      ;
; 5.422 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.321      ; 5.363      ;
; 5.422 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.321      ; 5.363      ;
; 5.423 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.328      ; 5.369      ;
; 5.430 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.320      ; 5.354      ;
; 5.430 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.320      ; 5.354      ;
; 5.431 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.327      ; 5.360      ;
; 5.448 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.319      ; 5.335      ;
; 5.448 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.319      ; 5.335      ;
; 5.449 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.326      ; 5.341      ;
; 5.460 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.877      ;
; 5.462 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.875      ;
; 5.465 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.321      ; 5.320      ;
; 5.465 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.321      ; 5.320      ;
; 5.466 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.328      ; 5.326      ;
; 5.467 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.870      ;
; 5.469 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.868      ;
; 5.473 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.320      ; 5.311      ;
; 5.473 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.320      ; 5.311      ;
; 5.474 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.327      ; 5.317      ;
; 5.475 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.862      ;
; 5.477 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.860      ;
; 5.491 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.319      ; 5.292      ;
; 5.491 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.319      ; 5.292      ;
; 5.492 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.326      ; 5.298      ;
; 5.561 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.040      ; 4.896      ;
; 5.561 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                        ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.040      ; 4.896      ;
; 5.561 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                        ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.040      ; 4.896      ;
; 5.561 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.040      ; 4.896      ;
; 5.561 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[7]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.040      ; 4.896      ;
; 5.561 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.040      ; 4.896      ;
; 5.561 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.040      ; 4.896      ;
; 5.561 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                                               ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.040      ; 4.896      ;
; 5.561 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                                               ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.040      ; 4.896      ;
; 5.561 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[12]                                               ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.040      ; 4.896      ;
; 5.561 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[1]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.040      ; 4.896      ;
; 5.561 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[0]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.040      ; 4.896      ;
; 5.575 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.762      ;
; 5.577 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.040      ; 4.880      ;
; 5.577 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.040      ; 4.880      ;
; 5.577 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.040      ; 4.880      ;
; 5.577 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.040      ; 4.880      ;
; 5.577 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.040      ; 4.880      ;
; 5.577 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.760      ;
; 5.583 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[7]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.754      ;
; 5.585 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[7]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.752      ;
; 5.589 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.044      ; 4.872      ;
; 5.592 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.745      ;
; 5.594 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.743      ;
; 5.597 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.740      ;
; 5.597 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                        ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.740      ;
; 5.597 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                        ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.740      ;
; 5.597 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.740      ;
; 5.597 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[7]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.740      ;
; 5.597 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.740      ;
; 5.597 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.740      ;
; 5.597 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                                               ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.740      ;
; 5.597 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                                               ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.740      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 26.375 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 13.546     ;
; 26.375 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 13.546     ;
; 26.375 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 13.546     ;
; 26.375 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 13.546     ;
; 26.375 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 13.546     ;
; 26.375 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 13.546     ;
; 26.385 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 13.536     ;
; 26.385 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 13.536     ;
; 26.385 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 13.536     ;
; 26.385 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 13.536     ;
; 26.385 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 13.536     ;
; 26.385 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 13.536     ;
; 26.586 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 13.335     ;
; 26.586 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 13.335     ;
; 26.586 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 13.335     ;
; 26.586 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 13.335     ;
; 26.586 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 13.335     ;
; 26.586 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 13.335     ;
; 26.720 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 13.201     ;
; 26.720 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 13.201     ;
; 26.720 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 13.201     ;
; 26.720 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 13.201     ;
; 26.720 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 13.201     ;
; 26.720 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 13.201     ;
; 26.874 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 13.068     ;
; 26.874 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 13.068     ;
; 26.874 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 13.068     ;
; 26.874 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 13.068     ;
; 26.874 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[13] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 13.068     ;
; 26.874 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 13.068     ;
; 26.874 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 13.068     ;
; 26.874 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 13.068     ;
; 26.884 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 13.058     ;
; 26.884 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 13.058     ;
; 26.884 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 13.058     ;
; 26.884 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 13.058     ;
; 26.884 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[13] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 13.058     ;
; 26.884 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 13.058     ;
; 26.884 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 13.058     ;
; 26.884 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 13.058     ;
; 26.891 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[9]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 13.031     ;
; 26.891 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 13.031     ;
; 26.891 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[30] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 13.031     ;
; 26.891 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 13.031     ;
; 26.891 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[16] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 13.031     ;
; 26.891 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 13.031     ;
; 26.891 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[18] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 13.031     ;
; 26.901 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[9]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 13.021     ;
; 26.901 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 13.021     ;
; 26.901 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[30] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 13.021     ;
; 26.901 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 13.021     ;
; 26.901 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[16] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 13.021     ;
; 26.901 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 13.021     ;
; 26.901 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[18] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 13.021     ;
; 27.072 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.849     ;
; 27.072 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.849     ;
; 27.072 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.849     ;
; 27.072 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.849     ;
; 27.072 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.849     ;
; 27.072 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 12.849     ;
; 27.085 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 12.857     ;
; 27.085 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 12.857     ;
; 27.085 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 12.857     ;
; 27.085 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 12.857     ;
; 27.085 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[13] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 12.857     ;
; 27.085 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 12.857     ;
; 27.085 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 12.857     ;
; 27.085 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 12.857     ;
; 27.102 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[9]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 12.820     ;
; 27.102 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 12.820     ;
; 27.102 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[30] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 12.820     ;
; 27.102 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 12.820     ;
; 27.102 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[16] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 12.820     ;
; 27.102 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 12.820     ;
; 27.102 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[18] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 12.820     ;
; 27.219 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 12.723     ;
; 27.219 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 12.723     ;
; 27.219 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 12.723     ;
; 27.219 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 12.723     ;
; 27.219 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[13] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 12.723     ;
; 27.219 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 12.723     ;
; 27.219 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 12.723     ;
; 27.219 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 12.723     ;
; 27.236 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[9]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 12.686     ;
; 27.236 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 12.686     ;
; 27.236 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[30] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 12.686     ;
; 27.236 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 12.686     ;
; 27.236 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[16] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 12.686     ;
; 27.236 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 12.686     ;
; 27.236 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[18] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 12.686     ;
; 27.250 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[0]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 12.678     ;
; 27.250 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[2]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 12.678     ;
; 27.250 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[3]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 12.678     ;
; 27.250 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 12.678     ;
; 27.250 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[4]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 12.678     ;
; 27.250 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[6]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 12.678     ;
; 27.250 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[8]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 12.678     ;
; 27.260 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[0]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 12.668     ;
; 27.260 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[2]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 12.668     ;
; 27.260 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[3]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 12.668     ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.411 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[7]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.485      ; 1.150      ;
; 0.413 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[4]                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.148      ;
; 0.415 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[3]                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.150      ;
; 0.416 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[7]                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.151      ;
; 0.420 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[2]                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.155      ;
; 0.421 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[0]                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.156      ;
; 0.421 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[1]                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.156      ;
; 0.432 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_CMD_WAIT                                                       ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_CMD_WAIT                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avmm_bridge_avm_limiter|has_pending_responses                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avmm_bridge_avm_limiter|has_pending_responses                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avmm_bridge_avm_limiter|pending_response_count[0]                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avmm_bridge_avm_limiter|pending_response_count[0]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|full                                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|full                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|empty                                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|empty                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[5]                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[5]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outvalid_reg                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outvalid_reg                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.433 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.WRITE_WAIT                                                          ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.WRITE_WAIT                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_EXTRA                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_EXTRA                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_START                                                                                                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_START                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE1                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE1                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                                                                                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                                                                                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                                                                                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.436 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[3]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.485      ; 1.175      ;
; 0.440 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[2]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.485      ; 1.179      ;
; 0.451 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|current_byte[0]                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|current_byte[0]                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[0]                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[0]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_eop                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_eop                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_esc                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_esc                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_sop                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_sop                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_channel                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_channel                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_esc                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_esc                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_SEND_WAIT                                                      ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_SEND_WAIT                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_DATA_WAIT                                                      ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_DATA_WAIT                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                             ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                             ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                             ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                             ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                            ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                             ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                             ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                             ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.0000                                                                ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.0000                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel_char                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel_char                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[3]                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[3]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[2]                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[2]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[1]                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[1]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[0]                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[0]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|out_valid                                                                                   ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|out_valid                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|first_trans                                                               ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|first_trans                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                    ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[4]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.485      ; 1.191      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|last_trans                                                                ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|last_trans                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[0]                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[0]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[2]                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[2]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[3]                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[3]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[1]                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[1]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[3]                                                                                                                                                                        ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[3]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000000100                                                                                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000000100                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_count[2]                                                                                                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_count[2]                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_next.010000000                                                                                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_next.010000000                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000100000                                                                                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000100000                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|refresh_request                                                                                                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|refresh_request                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000000001                                                                                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000000001                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|ack_refresh_request                                                                                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|ack_refresh_request                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|wr_address                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|wr_address                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DVP_PCLK'                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.417 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[0]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.477      ; 1.148      ;
; 0.435 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.099      ; 0.746      ;
; 0.436 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[7]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.477      ; 1.167      ;
; 0.440 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.477      ; 1.171      ;
; 0.454 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.473      ; 1.191      ;
; 0.472 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.477      ; 1.203      ;
; 0.473 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.477      ; 1.204      ;
; 0.485 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[1]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.477      ; 1.216      ;
; 0.485 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.477      ; 1.216      ;
; 0.486 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                         ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 0.778      ;
; 0.501 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[1]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.478      ; 1.233      ;
; 0.501 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe12a[0]                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                               ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[0]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.480      ; 1.236      ;
; 0.503 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 0.796      ;
; 0.508 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[1]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.479      ; 1.241      ;
; 0.626 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                         ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 0.918      ;
; 0.652 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 0.944      ;
; 0.700 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 0.992      ;
; 0.701 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 0.993      ;
; 0.702 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 0.994      ;
; 0.706 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[12]                                                 ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 0.998      ;
; 0.707 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[1]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 0.999      ;
; 0.726 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.018      ;
; 0.742 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                         ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.034      ;
; 0.746 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.038      ;
; 0.753 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.478      ; 1.485      ;
; 0.757 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.478      ; 1.489      ;
; 0.763 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.055      ;
; 0.765 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.474      ; 1.493      ;
; 0.767 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[0]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.059      ;
; 0.772 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.064      ;
; 0.775 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.475      ; 1.504      ;
; 0.775 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.067      ;
; 0.776 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.068      ;
; 0.778 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.070      ;
; 0.780 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[0]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.479      ; 1.513      ;
; 0.783 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.075      ;
; 0.785 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.480      ; 1.519      ;
; 0.785 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.077      ;
; 0.785 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.077      ;
; 0.786 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.480      ; 1.520      ;
; 0.786 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.478      ; 1.518      ;
; 0.800 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.092      ;
; 0.802 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.480      ; 1.536      ;
; 0.805 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.097      ;
; 0.808 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[2]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.475      ; 1.537      ;
; 0.812 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[0]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.478      ; 1.544      ;
; 0.814 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[2]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.476      ; 1.544      ;
; 0.815 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.476      ; 1.545      ;
; 0.816 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.479      ; 1.549      ;
; 0.817 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[3]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.476      ; 1.547      ;
; 0.818 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[1]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.480      ; 1.552      ;
; 0.838 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[3]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.475      ; 1.567      ;
; 0.849 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[2]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.474      ; 1.577      ;
; 0.864 ; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[0]                                                                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_datain_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.637      ; 1.755      ;
; 0.872 ; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[3]                                                                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_datain_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.637      ; 1.763      ;
; 0.884 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.176      ;
; 0.892 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[3]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.474      ; 1.620      ;
; 0.924 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.216      ;
; 0.929 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.221      ;
; 0.931 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.223      ;
; 0.949 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.241      ;
; 0.954 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.534      ; 1.700      ;
; 0.955 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.248      ;
; 0.967 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                                                 ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; -0.359     ; 0.820      ;
; 0.982 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.274      ;
; 0.991 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.538      ; 1.741      ;
; 1.032 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[12]                                                ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[10]                                         ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.085      ; 1.329      ;
; 1.034 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.076      ; 1.322      ;
; 1.037 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                                                ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[9]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.085      ; 1.334      ;
; 1.047 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[4]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.085      ; 1.344      ;
; 1.050 ; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[5]                                                                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_datain_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.574      ; 1.878      ;
; 1.065 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.357      ;
; 1.069 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[3]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.084      ; 1.365      ;
; 1.074 ; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[2]                                                                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_datain_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.638      ; 1.966      ;
; 1.081 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.479      ; 1.814      ;
; 1.088 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.076      ; 1.376      ;
; 1.089 ; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[1]                                                                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_datain_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.637      ; 1.980      ;
; 1.089 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.538      ; 1.839      ;
; 1.099 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.391      ;
; 1.112 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                                                ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.480      ; 1.846      ;
; 1.128 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[3]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[1]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.083      ; 1.423      ;
; 1.149 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.480      ; 1.883      ;
; 1.150 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.479      ; 1.883      ;
; 1.160 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.478      ; 1.892      ;
; 1.169 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.099      ; 1.480      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                  ; To Node                                                                                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.435 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                    ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                           ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                           ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|uv_sel_reg                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|uv_sel_reg                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.484 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                    ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.778      ;
; 0.484 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[5]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.795      ;
; 0.484 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[7]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[7]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.795      ;
; 0.485 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|c_reg[1]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cout_reg[9]                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.778      ;
; 0.485 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.778      ;
; 0.490 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[4]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[4]                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.784      ;
; 0.500 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_in_reg[2]                                                              ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_hold_reg[2]                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_in_reg[6]                                                              ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_hold_reg[6]                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[10] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_reg[0]                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[3]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[9]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[9]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_in_reg[1]                                                              ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_hold_reg[1]                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.522 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                          ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.816      ;
; 0.527 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                          ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.821      ;
; 0.527 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.529 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.822      ;
; 0.546 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.195      ;
; 0.554 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.203      ;
; 0.555 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.849      ;
; 0.561 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.210      ;
; 0.563 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.212      ;
; 0.607 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.256      ;
; 0.611 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.260      ;
; 0.622 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                    ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.916      ;
; 0.625 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|c_reg[0]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.918      ;
; 0.639 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[2]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.933      ;
; 0.640 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[2]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[9]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.641 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[5]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[9]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[6]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[8]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[9]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[8]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[7]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[3]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[2]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.642 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[3]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[7]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[0]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.936      ;
; 0.643 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[4]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.937      ;
; 0.643 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[5]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.937      ;
; 0.650 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|c_reg[0]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cout_reg[9]                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.943      ;
; 0.658 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.952      ;
; 0.665 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.959      ;
; 0.675 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[0]                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.968      ;
; 0.681 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[2]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[2]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.992      ;
; 0.682 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[4]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.993      ;
; 0.694 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[4]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.989      ;
; 0.697 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[8]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[8]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.991      ;
; 0.698 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[0]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[0]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[1]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[1]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.701 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[6]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[6]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.994      ;
; 0.707 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                                                           ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.000      ;
; 0.739 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[3]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[3]                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.033      ;
; 0.741 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a2                    ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.035      ;
; 0.741 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[1]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.035      ;
; 0.741 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[0]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.036      ;
; 0.743 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[8]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.744 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[0]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[0]                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.747 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.041      ;
; 0.747 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.041      ;
; 0.750 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.061      ;
; 0.752 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a2                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.046      ;
; 0.752 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.045      ;
; 0.753 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.761 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.763 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.765 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.768 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                    ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a2                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.062      ;
; 0.768 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[1]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[1]                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.062      ;
; 0.771 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.066      ;
; 0.773 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.774 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.068      ;
; 0.777 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[1]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[1]                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.070      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|camreset_reg                                                                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|camreset_reg                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|irqreq_reg                                                                                                                                                       ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|irqreq_reg                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                                                                                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][83]                                                                                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][83]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][83]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][83]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|waitreq_reg                                                                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|waitreq_reg                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|ready_reg                                                                                                                                ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|ready_reg                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_IDLE                                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_IDLE                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][0]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][0]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|txdara_reg[0]                                                                                                                            ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|txdara_reg[0]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                                                                      ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][113]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][113]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][26]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][26]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][10]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][10]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][18]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][18]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][2]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][2]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][21]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][21]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][25]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][25]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][9]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][9]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][1]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][1]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][28]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][28]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][4]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][4]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][23]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][23]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][7]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][7]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][27]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][27]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][3]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][3]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                          ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][83]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][83]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_START                                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_START                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|iostart_req_reg                                                                                                                          ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|iostart_req_reg                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][83]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][83]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[0][83]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[0][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[1][83]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[1][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_SET1                                                                                                               ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_SET1                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_SET0                                                                                                               ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_SET0                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_HOLD                                                                                                               ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_HOLD                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_DONE                                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_DONE                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_WAIT                                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_WAIT                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_STOP                                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_STOP                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_BIT                                                                                                                      ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_BIT                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][112]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][112]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][17]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][17]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][12]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][12]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][20]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][20]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][19]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][19]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][14]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][14]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirq_reg                                                                                                                                                        ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirq_reg                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][30]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][30]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|execution_reg                                                                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|execution_reg                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsflag_reg                                                                                                                                                       ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsflag_reg                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.490 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.784      ;
; 0.493 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_DONE                                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|iostart_req_reg                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.787      ;
; 0.500 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[26]                                                                                  ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[26]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[13]                                                                                 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[13]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[9]                                                                                   ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[9]                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|cdb_vsyncin_reg[0]                                                                                                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|cdb_vsyncin_reg[1]                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|capaddress_reg[25]                                                                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[25]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[28]                                                                                 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[28]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[20]                                                                                 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[20]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fsync_in_reg[2]                                                                                                                                                  ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fiforeset_reg                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[10]                                                                                 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[10]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[15]                                                                                 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[15]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[7]                                                                                  ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[7]                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[14]                                                                                  ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[14]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[22]                                                                                  ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[22]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                               ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|capaddress_reg[27]                                                                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[27]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.797      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.464 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.758      ;
; 0.508 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.803      ;
; 0.527 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.821      ;
; 0.547 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.841      ;
; 0.549 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.843      ;
; 0.550 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.844      ;
; 0.553 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.847      ;
; 0.553 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.847      ;
; 0.554 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.848      ;
; 0.639 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.933      ;
; 0.640 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.641 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[38]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.642 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.643 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.937      ;
; 0.643 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.937      ;
; 0.645 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.938      ;
; 0.669 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.963      ;
; 0.693 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.987      ;
; 0.693 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.987      ;
; 0.699 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.993      ;
; 0.700 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.994      ;
; 0.720 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.014      ;
; 0.721 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.015      ;
; 0.738 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.032      ;
; 0.739 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.033      ;
; 0.739 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.033      ;
; 0.740 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.034      ;
; 0.741 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.035      ;
; 0.742 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.036      ;
; 0.742 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.036      ;
; 0.743 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.037      ;
; 0.783 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.183      ; 1.194      ;
; 0.806 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.183      ; 1.217      ;
; 0.818 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.228      ;
; 0.823 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.233      ;
; 0.823 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.233      ;
; 0.826 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.236      ;
; 0.831 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.241      ;
; 0.834 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.244      ;
; 0.836 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.183      ; 1.247      ;
; 0.837 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.247      ;
; 0.839 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.183      ; 1.250      ;
; 0.842 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.136      ;
; 0.844 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.254      ;
; 0.847 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.257      ;
; 0.869 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.183      ; 1.280      ;
; 0.877 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.287      ;
; 0.914 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.324      ;
; 0.915 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.325      ;
; 0.917 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.327      ;
; 0.935 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.229      ;
; 0.953 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.183      ; 1.364      ;
; 0.953 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.247      ;
; 0.955 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.365      ;
; 0.975 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.385      ;
; 0.975 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.385      ;
; 0.980 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.390      ;
; 0.980 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.125      ;
; 0.980 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.269      ;
; 0.981 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.391      ;
; 0.985 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.280      ;
; 0.987 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.132      ;
; 0.988 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.398      ;
; 1.009 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.419      ;
; 1.010 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.304      ;
; 1.039 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.449      ;
; 1.067 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.364      ;
; 1.068 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.365      ;
; 1.080 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.490      ;
; 1.085 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.381      ;
; 1.089 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.385      ;
; 1.090 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.500      ;
; 1.101 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.511      ;
; 1.103 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.400      ;
; 1.103 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.398      ;
; 1.104 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.401      ;
; 1.122 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.410      ;
; 1.162 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 1.316      ;
; 1.169 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.463      ;
; 1.179 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.472      ;
; 1.207 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.353      ;
; 1.232 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.383      ;
; 1.244 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.395      ;
; 1.264 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.415      ;
; 1.271 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.417      ;
; 1.273 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.428      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sdrclk_out_clock'                                                                                                                                   ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node    ; Launch Clock                                   ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; 2.638 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 0.000        ; 3.877      ; 6.515      ;
; 7.464 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; -5.000       ; 3.877      ; 6.341      ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sdram_clock'                                                                                                                                              ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node    ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; 4.632 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_12 ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.104      ; 3.617      ;
; 4.632 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_11 ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.104      ; 3.617      ;
; 4.633 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_10 ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.103      ; 3.617      ;
; 4.634 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_15 ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.102      ; 3.617      ;
; 4.634 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_14 ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.102      ; 3.617      ;
; 4.634 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_13 ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.102      ; 3.617      ;
; 4.634 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_9  ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.102      ; 3.617      ;
; 4.634 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_8  ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.102      ; 3.617      ;
; 4.636 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_6  ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.100      ; 3.617      ;
; 4.636 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_5  ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.100      ; 3.617      ;
; 4.639 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_7  ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.097      ; 3.617      ;
; 4.640 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_4  ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.096      ; 3.617      ;
; 4.640 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_3  ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.096      ; 3.617      ;
; 4.641 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_2  ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.095      ; 3.617      ;
; 4.642 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_1  ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.094      ; 3.617      ;
; 4.642 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe               ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.094      ; 3.617      ;
; 5.031 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]       ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.112      ; 4.024      ;
; 5.031 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]       ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.112      ; 4.024      ;
; 5.032 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]       ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.111      ; 4.024      ;
; 5.033 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]       ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.110      ; 4.024      ;
; 5.033 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]       ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.110      ; 4.024      ;
; 5.033 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]       ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.110      ; 4.024      ;
; 5.033 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[9]        ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.110      ; 4.024      ;
; 5.033 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[8]        ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.110      ; 4.024      ;
; 5.035 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[6]        ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.108      ; 4.024      ;
; 5.035 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[5]        ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.108      ; 4.024      ;
; 5.036 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[1]         ; SDR_DQM[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.107      ; 4.024      ;
; 5.036 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[12]       ; SDR_A[12]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.107      ; 4.024      ;
; 5.036 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[11]       ; SDR_A[11]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.107      ; 4.024      ;
; 5.036 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[9]        ; SDR_A[9]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.107      ; 4.024      ;
; 5.036 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[8]        ; SDR_A[8]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.107      ; 4.024      ;
; 5.038 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[0]         ; SDR_DQM[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.105      ; 4.024      ;
; 5.038 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[7]        ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.105      ; 4.024      ;
; 5.039 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]        ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.104      ; 4.024      ;
; 5.039 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[3]        ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.104      ; 4.024      ;
; 5.040 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[2]        ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.103      ; 4.024      ;
; 5.041 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[0]         ; SDR_WE_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.102      ; 4.024      ;
; 5.041 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[1]         ; SDR_CAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.102      ; 4.024      ;
; 5.041 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]        ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.102      ; 4.024      ;
; 5.041 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[0]        ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.102      ; 4.024      ;
; 5.044 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[2]         ; SDR_RAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.099      ; 4.024      ;
; 5.044 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[1]        ; SDR_BA[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.099      ; 4.024      ;
; 5.044 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[0]        ; SDR_BA[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.099      ; 4.024      ;
; 5.044 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[3]         ; SDR_CS_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.099      ; 4.024      ;
; 5.055 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[7]        ; SDR_A[7]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.140      ; 4.076      ;
; 5.055 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[6]        ; SDR_A[6]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.140      ; 4.076      ;
; 5.064 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[4]        ; SDR_A[4]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.131      ; 4.076      ;
; 5.067 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[5]        ; SDR_A[5]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.128      ; 4.076      ;
; 5.069 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[3]        ; SDR_A[3]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.126      ; 4.076      ;
; 5.296 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[1]        ; SDR_A[1]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.126      ; 4.303      ;
; 5.298 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[2]        ; SDR_A[2]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.124      ; 4.303      ;
; 5.298 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[0]        ; SDR_A[0]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.124      ; 4.303      ;
; 5.303 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[10]       ; SDR_A[10]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.119      ; 4.303      ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.135 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[0]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.151     ; 4.715      ;
; 5.135 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[1]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.151     ; 4.715      ;
; 5.135 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[3]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.151     ; 4.715      ;
; 5.135 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[2]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.151     ; 4.715      ;
; 5.135 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[4]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.151     ; 4.715      ;
; 5.135 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.174     ; 4.692      ;
; 5.135 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|fiforeset_reg                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.151     ; 4.715      ;
; 5.135 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_fstart_reg[2]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 4.690      ;
; 5.135 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_START                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 4.702      ;
; 5.135 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_IDLE                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 4.696      ;
; 5.135 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_BURSTWRITE                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 4.696      ;
; 5.135 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_LOOP                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 4.696      ;
; 5.135 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_SETUP                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 4.696      ;
; 5.135 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|done_reg                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 4.696      ;
; 5.135 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|write_reg                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 4.696      ;
; 5.145 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|cdb_vsyncin_reg[1]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.153     ; 4.703      ;
; 5.145 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|cdb_vsyncin_reg[2]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.153     ; 4.703      ;
; 5.147 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|exec_in_reg[0]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.144     ; 4.710      ;
; 5.147 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|fsync_in_reg[0]                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.144     ; 4.710      ;
; 5.147 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|fsync_in_reg[1]                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.144     ; 4.710      ;
; 5.568 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_SETUP                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.256      ; 4.689      ;
; 5.568 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.256      ; 4.689      ;
; 5.568 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.256      ; 4.689      ;
; 5.606 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[14]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.205     ; 4.050      ;
; 5.606 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[11]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.207     ; 4.048      ;
; 5.606 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[15]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.205     ; 4.050      ;
; 5.606 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[12]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.207     ; 4.048      ;
; 5.606 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[9]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.205     ; 4.050      ;
; 5.606 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[10]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.206     ; 4.049      ;
; 5.606 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[8]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.205     ; 4.050      ;
; 5.607 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[13]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.205     ; 4.049      ;
; 5.609 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[7]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.194     ; 4.058      ;
; 5.610 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[3]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 4.058      ;
; 5.610 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[4]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 4.058      ;
; 5.610 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[1]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 4.060      ;
; 5.610 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[0]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 4.060      ;
; 5.610 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_LOOP                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.299      ; 4.690      ;
; 5.610 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.297      ; 4.688      ;
; 5.610 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_fstart_reg[1]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.299      ; 4.690      ;
; 5.610 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.299      ; 4.690      ;
; 5.611 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[6]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.197     ; 4.053      ;
; 5.611 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[5]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.197     ; 4.053      ;
; 5.611 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[2]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.192     ; 4.058      ;
; 5.613 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_START                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.298      ; 4.686      ;
; 5.646 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|exec_in_reg[1]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.341      ; 4.696      ;
; 5.646 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|fsync_in_reg[2]                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.341      ; 4.696      ;
; 5.689 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.074      ;
; 5.689 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.074      ;
; 5.689 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[9]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.074      ;
; 5.689 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[8]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.077      ;
; 5.689 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[12]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.077      ;
; 5.689 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[11]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.077      ;
; 5.689 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[9]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.077      ;
; 5.689 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[8]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.074      ;
; 5.689 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 4.073      ;
; 5.690 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[1]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.076      ;
; 5.690 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.073      ;
; 5.690 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.071      ;
; 5.690 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.071      ;
; 5.695 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[0]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 4.079      ;
; 5.695 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[7]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 4.079      ;
; 5.695 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 4.080      ;
; 5.695 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[3]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 4.080      ;
; 5.695 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[2]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 4.081      ;
; 5.695 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 4.082      ;
; 5.695 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[0]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 4.082      ;
; 5.695 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[0]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 4.085      ;
; 5.695 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[1]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 4.085      ;
; 5.696 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[6]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 4.075      ;
; 5.696 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[5]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 4.075      ;
; 5.719 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[4]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.126     ; 4.026      ;
; 5.721 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[5]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.123     ; 4.027      ;
; 5.728 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[7]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 4.008      ;
; 5.728 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[6]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 4.008      ;
; 5.745 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[2]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.113     ; 4.013      ;
; 5.745 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[0]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.113     ; 4.013      ;
; 5.746 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[3]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 4.010      ;
; 5.746 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[1]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 4.010      ;
; 5.746 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[10]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 4.017      ;
; 5.870 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_15                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.868      ;
; 5.870 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_8                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.868      ;
; 5.870 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_9                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.868      ;
; 5.870 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_10                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 3.867      ;
; 5.870 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_14                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.868      ;
; 5.871 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_11                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 3.865      ;
; 5.871 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_12                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 3.865      ;
; 5.871 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_13                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.867      ;
; 5.876 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 3.876      ;
; 5.876 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_1                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 3.876      ;
; 5.876 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_2                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.875      ;
; 5.876 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_3                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 3.874      ;
; 5.876 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_4                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 3.874      ;
; 5.876 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_7                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 3.873      ;
; 5.877 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_5                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 3.869      ;
; 5.877 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_6                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 3.869      ;
; 5.919 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[3]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 3.861      ;
; 5.919 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[1]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 3.858      ;
; 5.919 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[2]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 3.861      ;
; 5.919 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[0]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 3.858      ;
; 6.045 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|out_payload[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.282      ; 4.153      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'DVP_PCLK'                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.697 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[1]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.078     ; 2.642      ;
; 7.795 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[7]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.079     ; 2.543      ;
; 7.795 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[3]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.079     ; 2.543      ;
; 7.826 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[8]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 2.511      ;
; 7.826 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[2]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 2.511      ;
; 7.826 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[5]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 2.511      ;
; 7.826 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[0]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 2.511      ;
; 7.890 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.085     ; 2.442      ;
; 7.890 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.085     ; 2.442      ;
; 7.890 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                         ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.085     ; 2.442      ;
; 7.890 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.085     ; 2.442      ;
; 7.890 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.085     ; 2.442      ;
; 7.890 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.085     ; 2.442      ;
; 7.890 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.085     ; 2.442      ;
; 7.890 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.085     ; 2.442      ;
; 7.890 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.085     ; 2.442      ;
; 7.890 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.085     ; 2.442      ;
; 7.890 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.085     ; 2.442      ;
; 8.054 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.085     ; 2.278      ;
; 8.054 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.085     ; 2.278      ;
; 8.054 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.085     ; 2.278      ;
; 8.054 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.085     ; 2.278      ;
; 8.054 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[7]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.085     ; 2.278      ;
; 8.054 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.085     ; 2.278      ;
; 8.054 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.085     ; 2.278      ;
; 8.054 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.085     ; 2.278      ;
; 8.054 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.085     ; 2.278      ;
; 8.054 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[12]                                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.085     ; 2.278      ;
; 8.054 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[1]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.085     ; 2.278      ;
; 8.054 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[0]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.085     ; 2.278      ;
; 8.245 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[3]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 2.091      ;
; 8.245 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[2]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 2.091      ;
; 8.245 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 2.091      ;
; 8.245 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 2.091      ;
; 8.245 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 2.091      ;
; 8.245 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 2.091      ;
; 8.245 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 2.091      ;
; 8.245 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 2.091      ;
; 8.245 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 2.091      ;
; 8.245 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 2.091      ;
; 8.245 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 2.091      ;
; 8.245 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 2.091      ;
; 8.253 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 2.083      ;
; 8.253 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 2.083      ;
; 8.253 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 2.083      ;
; 8.253 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 2.083      ;
; 8.253 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 2.083      ;
; 8.253 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 2.083      ;
; 8.253 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 2.083      ;
; 8.253 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 2.083      ;
; 8.253 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 2.083      ;
; 8.253 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 2.083      ;
; 8.253 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 2.083      ;
; 8.253 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 2.083      ;
; 8.493 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.354      ; 2.278      ;
; 8.493 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.354      ; 2.278      ;
; 8.763 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 1.573      ;
; 8.763 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[10]                                         ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 1.573      ;
; 8.763 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[9]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 1.573      ;
; 8.763 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[6]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 1.573      ;
; 8.763 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[4]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 1.573      ;
; 8.763 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 1.573      ;
; 8.763 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 1.573      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 11.616 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.692      ;
; 11.616 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.692      ;
; 11.616 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.692      ;
; 11.616 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.692      ;
; 11.616 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.692      ;
; 11.616 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.692      ;
; 11.616 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.692      ;
; 11.616 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.692      ;
; 11.616 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.692      ;
; 11.764 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.543      ;
; 11.764 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.543      ;
; 11.764 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.543      ;
; 11.764 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.543      ;
; 11.764 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.543      ;
; 11.764 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.543      ;
; 11.764 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.543      ;
; 11.764 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.543      ;
; 11.764 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.543      ;
; 11.816 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.492      ;
; 11.816 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.492      ;
; 11.816 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.492      ;
; 11.816 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.492      ;
; 11.816 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.492      ;
; 11.816 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.492      ;
; 11.816 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.492      ;
; 11.834 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.472      ;
; 11.834 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.472      ;
; 11.834 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.472      ;
; 11.970 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.338      ;
; 11.970 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.338      ;
; 11.970 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.338      ;
; 11.970 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.338      ;
; 11.970 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.338      ;
; 11.970 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.338      ;
; 11.970 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.338      ;
; 11.970 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.338      ;
; 11.970 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.338      ;
; 12.131 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.176      ;
; 12.131 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.176      ;
; 12.131 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.176      ;
; 12.131 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.176      ;
; 12.131 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.176      ;
; 12.131 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.176      ;
; 12.131 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.176      ;
; 12.131 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.176      ;
; 12.131 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.078     ; 3.176      ;
; 12.180 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.128      ;
; 12.180 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.128      ;
; 12.180 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.128      ;
; 12.180 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.128      ;
; 12.180 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.128      ;
; 12.180 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.128      ;
; 12.180 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.128      ;
; 12.196 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.110      ;
; 12.196 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.110      ;
; 12.196 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.110      ;
; 12.635 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[6]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.100     ; 2.650      ;
; 12.635 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[9]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.100     ; 2.650      ;
; 12.635 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[6]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.100     ; 2.650      ;
; 12.635 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[9]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.100     ; 2.650      ;
; 12.799 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[7]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.093     ; 2.493      ;
; 12.799 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[4]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.093     ; 2.493      ;
; 12.799 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[2]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.093     ; 2.493      ;
; 12.799 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[5]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.093     ; 2.493      ;
; 12.909 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.231      ; 2.622      ;
; 12.909 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.231      ; 2.622      ;
; 12.909 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.231      ; 2.622      ;
; 12.909 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.231      ; 2.622      ;
; 12.941 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.218      ; 2.577      ;
; 12.941 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.218      ; 2.577      ;
; 12.941 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.218      ; 2.577      ;
; 12.941 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.218      ; 2.577      ;
; 12.948 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.219      ; 2.571      ;
; 12.948 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.219      ; 2.571      ;
; 12.948 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.219      ; 2.571      ;
; 12.948 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.219      ; 2.571      ;
; 12.965 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.221      ; 2.556      ;
; 12.965 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.221      ; 2.556      ;
; 12.965 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.221      ; 2.556      ;
; 12.965 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.221      ; 2.556      ;
; 13.005 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[10]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.094     ; 2.286      ;
; 13.005 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[8]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.094     ; 2.286      ;
; 13.005 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[3]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.094     ; 2.286      ;
; 13.005 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[1]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.094     ; 2.286      ;
; 13.005 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[0]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.094     ; 2.286      ;
; 13.005 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.094     ; 2.286      ;
; 13.005 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[1]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.094     ; 2.286      ;
; 13.005 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[8]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.094     ; 2.286      ;
; 13.005 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.094     ; 2.286      ;
; 13.005 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[0]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.094     ; 2.286      ;
; 13.005 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.094     ; 2.286      ;
; 13.005 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[1]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.094     ; 2.286      ;
; 13.005 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[8]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.094     ; 2.286      ;
; 13.005 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.094     ; 2.286      ;
; 13.046 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.238      ; 2.624      ;
; 13.071 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[0]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.336      ; 2.650      ;
; 13.071 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.336      ; 2.650      ;
; 13.071 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[9]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.336      ; 2.650      ;
; 13.071 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[6]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.336      ; 2.650      ;
; 13.078 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.225      ; 2.579      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 34.702 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.220      ;
; 34.702 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.220      ;
; 34.702 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.220      ;
; 34.702 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.220      ;
; 34.702 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.220      ;
; 34.702 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.220      ;
; 34.734 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 5.210      ;
; 34.734 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 5.210      ;
; 34.734 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 5.210      ;
; 34.734 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 5.210      ;
; 34.734 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 5.210      ;
; 34.734 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 5.187      ;
; 34.734 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 5.187      ;
; 34.734 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 5.187      ;
; 34.734 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 5.187      ;
; 34.734 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 5.187      ;
; 34.734 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 5.187      ;
; 34.734 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 5.187      ;
; 34.734 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 5.187      ;
; 34.734 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 5.210      ;
; 34.735 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 5.210      ;
; 34.735 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 5.210      ;
; 34.735 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[112]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 5.210      ;
; 34.735 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 5.210      ;
; 34.737 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 5.189      ;
; 34.737 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.186      ;
; 34.737 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.186      ;
; 34.737 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 5.189      ;
; 34.737 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 5.189      ;
; 34.737 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 5.189      ;
; 34.737 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 5.189      ;
; 34.737 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.186      ;
; 34.737 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 5.189      ;
; 34.737 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.186      ;
; 34.737 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.186      ;
; 34.737 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 5.189      ;
; 34.739 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 5.188      ;
; 34.739 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 5.188      ;
; 34.739 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 5.188      ;
; 34.739 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 5.188      ;
; 34.739 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 5.188      ;
; 34.739 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 5.188      ;
; 34.739 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 5.188      ;
; 34.740 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 5.215      ;
; 34.740 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 5.215      ;
; 34.740 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 5.215      ;
; 34.740 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 5.215      ;
; 34.740 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 5.215      ;
; 34.740 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 5.215      ;
; 34.773 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.149      ;
; 34.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 5.182      ;
; 34.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 5.182      ;
; 34.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 5.182      ;
; 34.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 5.182      ;
; 34.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 5.181      ;
; 34.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 5.182      ;
; 34.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 5.182      ;
; 34.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 5.182      ;
; 34.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 5.181      ;
; 34.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 5.181      ;
; 34.779 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 5.176      ;
; 34.779 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 5.176      ;
; 34.779 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 5.176      ;
; 34.779 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 5.176      ;
; 34.779 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 5.176      ;
; 34.779 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 5.176      ;
; 34.780 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 5.175      ;
; 34.780 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 5.175      ;
; 34.780 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 5.175      ;
; 34.780 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 5.175      ;
; 34.780 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 5.175      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][8]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.723      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.723      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[8]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.723      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][24]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 4.722      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 4.722      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[24]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 4.722      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[24]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 4.722      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[24]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 4.722      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.723      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[13]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.723      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[13]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.723      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][17]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.723      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[17]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.723      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][31]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.723      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.723      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[31]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.723      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[31]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.723      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][15]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.723      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.723      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[15]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.723      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[15]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.723      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][11]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.723      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 4.722      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[11]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 4.722      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][30]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.723      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[30]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.723      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[22]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.723      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[17]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.723      ;
; 35.218 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[16]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 4.722      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.100 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[2]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.620      ; 1.932      ;
; 1.151 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.444      ;
; 1.151 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.444      ;
; 1.151 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.444      ;
; 1.166 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[0]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.460      ;
; 1.166 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[1]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.460      ;
; 1.166 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[2]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.460      ;
; 1.166 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[5]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.460      ;
; 1.166 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[8]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.460      ;
; 1.166 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[4]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.460      ;
; 1.166 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[7]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.460      ;
; 1.320 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.110      ;
; 1.320 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.110      ;
; 1.320 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.110      ;
; 1.320 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.110      ;
; 1.320 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.110      ;
; 1.320 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.110      ;
; 1.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[0]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.731      ;
; 1.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.731      ;
; 1.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.731      ;
; 1.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.731      ;
; 1.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.731      ;
; 1.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.731      ;
; 1.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.731      ;
; 1.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[4]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.731      ;
; 1.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[6]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.731      ;
; 1.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[5]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.731      ;
; 1.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[1]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.731      ;
; 1.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.731      ;
; 1.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.731      ;
; 1.471 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.261      ;
; 1.471 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.261      ;
; 1.471 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.261      ;
; 1.471 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.261      ;
; 1.471 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.261      ;
; 1.553 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|first_burst_stalled                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.843      ;
; 1.564 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.858      ;
; 1.564 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.858      ;
; 1.564 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.858      ;
; 1.564 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.858      ;
; 1.564 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.858      ;
; 1.564 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.858      ;
; 1.564 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.858      ;
; 1.564 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.858      ;
; 1.564 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.858      ;
; 1.564 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.858      ;
; 1.633 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[7]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.929      ;
; 1.633 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.929      ;
; 1.633 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.929      ;
; 1.633 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.929      ;
; 1.633 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.929      ;
; 1.633 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.929      ;
; 1.633 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.929      ;
; 1.633 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.929      ;
; 1.633 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[9]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.929      ;
; 1.633 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[10]                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.929      ;
; 1.633 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[8]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.929      ;
; 1.633 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[3]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.929      ;
; 1.633 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[10]                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.929      ;
; 1.636 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[3]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.932      ;
; 1.679 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~portb_address_reg0                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 2.329      ;
; 1.791 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[24]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.083      ;
; 1.791 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|first_burst_stalled                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.083      ;
; 1.791 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[13]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.083      ;
; 1.791 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[14]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.083      ;
; 1.791 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[15]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.083      ;
; 1.791 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[16]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.083      ;
; 1.791 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[17]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.083      ;
; 1.791 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[18]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.083      ;
; 1.791 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[19]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.083      ;
; 1.791 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[20]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.083      ;
; 1.791 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[21]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.083      ;
; 1.791 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[23]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.083      ;
; 1.791 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[22]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.083      ;
; 1.817 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_8d9:wrfull_reg|dffe14a[0]                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.110      ;
; 1.817 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.110      ;
; 1.817 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.110      ;
; 1.817 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.110      ;
; 1.817 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.110      ;
; 1.817 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.110      ;
; 1.817 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.110      ;
; 1.817 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.110      ;
; 1.884 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[2]                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.176      ;
; 1.884 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[3]                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.176      ;
; 1.884 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[9]                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.176      ;
; 1.884 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[4]                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.176      ;
; 1.884 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[5]                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.176      ;
; 1.884 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[6]                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.176      ;
; 1.884 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[7]                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.176      ;
; 1.884 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[8]                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.176      ;
; 1.884 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[10]                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.176      ;
; 1.891 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[2]                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.184      ;
; 1.891 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[3]                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.184      ;
; 1.891 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[4]                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.184      ;
; 1.891 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[5]                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.184      ;
; 1.891 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[6]                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.184      ;
; 1.891 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[7]                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.184      ;
; 1.891 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[8]                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.184      ;
; 1.891 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[9]                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.184      ;
; 1.891 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[10]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.184      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'DVP_PCLK'                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.143 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.436      ;
; 1.143 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[10]                                         ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.436      ;
; 1.143 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[9]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.436      ;
; 1.143 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[6]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.436      ;
; 1.143 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[4]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.436      ;
; 1.143 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.436      ;
; 1.143 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.436      ;
; 1.369 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.534      ; 2.115      ;
; 1.369 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.534      ; 2.115      ;
; 1.627 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.919      ;
; 1.627 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.919      ;
; 1.627 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.919      ;
; 1.627 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.919      ;
; 1.627 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.919      ;
; 1.627 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.919      ;
; 1.627 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.919      ;
; 1.627 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.919      ;
; 1.627 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.919      ;
; 1.627 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.919      ;
; 1.627 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.919      ;
; 1.627 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.919      ;
; 1.636 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[3]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.928      ;
; 1.636 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[2]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.928      ;
; 1.636 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.928      ;
; 1.636 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.928      ;
; 1.636 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.928      ;
; 1.636 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.928      ;
; 1.636 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.928      ;
; 1.636 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.928      ;
; 1.636 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.928      ;
; 1.636 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.928      ;
; 1.636 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.928      ;
; 1.636 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.928      ;
; 1.827 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.076      ; 2.115      ;
; 1.827 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.076      ; 2.115      ;
; 1.827 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.076      ; 2.115      ;
; 1.827 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.076      ; 2.115      ;
; 1.827 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[7]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.076      ; 2.115      ;
; 1.827 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.076      ; 2.115      ;
; 1.827 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.076      ; 2.115      ;
; 1.827 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                                                 ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.076      ; 2.115      ;
; 1.827 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                                                 ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.076      ; 2.115      ;
; 1.827 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[12]                                                 ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.076      ; 2.115      ;
; 1.827 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[1]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.076      ; 2.115      ;
; 1.827 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[0]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.076      ; 2.115      ;
; 1.942 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.076      ; 2.230      ;
; 1.942 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.076      ; 2.230      ;
; 1.942 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                         ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.076      ; 2.230      ;
; 1.942 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.076      ; 2.230      ;
; 1.942 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.076      ; 2.230      ;
; 1.942 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.076      ; 2.230      ;
; 1.942 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.076      ; 2.230      ;
; 1.942 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.076      ; 2.230      ;
; 1.942 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.076      ; 2.230      ;
; 1.942 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.076      ; 2.230      ;
; 1.942 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.076      ; 2.230      ;
; 2.008 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[8]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.082      ; 2.302      ;
; 2.008 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[2]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.082      ; 2.302      ;
; 2.008 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[5]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.082      ; 2.302      ;
; 2.008 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[0]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.082      ; 2.302      ;
; 2.029 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[7]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.082      ; 2.323      ;
; 2.029 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[3]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.082      ; 2.323      ;
; 2.128 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[1]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.083      ; 2.423      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.564 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 2.299      ;
; 1.564 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 2.299      ;
; 1.564 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 2.299      ;
; 1.564 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[2]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 2.299      ;
; 1.564 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 2.299      ;
; 1.564 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 2.299      ;
; 1.564 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[7]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 2.299      ;
; 1.564 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[2]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 2.299      ;
; 1.564 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 2.299      ;
; 1.564 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 2.299      ;
; 1.564 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[7]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 2.299      ;
; 1.660 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.954      ;
; 1.660 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.954      ;
; 1.660 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.954      ;
; 1.660 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.954      ;
; 1.660 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.954      ;
; 1.660 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.954      ;
; 1.660 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a2                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.954      ;
; 1.660 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.954      ;
; 1.660 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.954      ;
; 1.660 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.954      ;
; 1.660 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.954      ;
; 1.660 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.954      ;
; 1.700 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.291      ;
; 1.700 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.291      ;
; 1.700 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.291      ;
; 1.700 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.291      ;
; 1.712 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[0]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 2.440      ;
; 1.712 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 2.440      ;
; 1.712 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[9]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 2.440      ;
; 1.712 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[6]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 2.440      ;
; 1.714 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 2.353      ;
; 1.718 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 2.307      ;
; 1.718 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 2.307      ;
; 1.718 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 2.307      ;
; 1.718 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 2.307      ;
; 1.725 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 2.313      ;
; 1.725 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 2.313      ;
; 1.725 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 2.313      ;
; 1.725 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 2.313      ;
; 1.727 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 2.328      ;
; 1.727 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 2.328      ;
; 1.727 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 2.328      ;
; 1.727 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 2.328      ;
; 1.732 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 2.369      ;
; 1.739 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 2.375      ;
; 1.741 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.390      ;
; 1.865 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[10]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.146      ;
; 1.865 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[8]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.146      ;
; 1.865 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[3]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.146      ;
; 1.865 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[1]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.146      ;
; 1.865 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[0]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.146      ;
; 1.865 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.146      ;
; 1.865 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[1]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.146      ;
; 1.865 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[8]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.146      ;
; 1.865 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.146      ;
; 1.865 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[0]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.146      ;
; 1.865 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.146      ;
; 1.865 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[1]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.146      ;
; 1.865 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[8]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.146      ;
; 1.865 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.146      ;
; 2.018 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[7]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.299      ;
; 2.018 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[4]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.299      ;
; 2.018 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[2]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.299      ;
; 2.018 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[5]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.299      ;
; 2.166 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[6]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.440      ;
; 2.166 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[9]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.440      ;
; 2.166 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[6]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.440      ;
; 2.166 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[9]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.440      ;
; 2.576 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.871      ;
; 2.576 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.871      ;
; 2.576 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.871      ;
; 2.594 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.891      ;
; 2.594 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.891      ;
; 2.594 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.891      ;
; 2.594 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.891      ;
; 2.594 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.891      ;
; 2.594 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.891      ;
; 2.594 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.891      ;
; 2.643 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.939      ;
; 2.643 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.939      ;
; 2.643 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.939      ;
; 2.643 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.939      ;
; 2.643 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.939      ;
; 2.643 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.939      ;
; 2.643 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.939      ;
; 2.643 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.939      ;
; 2.643 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.939      ;
; 2.752 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.050      ;
; 2.752 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.050      ;
; 2.752 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.050      ;
; 2.752 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.050      ;
; 2.752 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.050      ;
; 2.752 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.050      ;
; 2.752 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.050      ;
; 2.752 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.050      ;
; 2.752 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.050      ;
; 2.938 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.233      ;
; 2.938 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.233      ;
; 2.938 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.233      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 4.043 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.113      ; 4.368      ;
; 4.043 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.113      ; 4.368      ;
; 4.043 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.113      ; 4.368      ;
; 4.043 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.113      ; 4.368      ;
; 4.043 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.113      ; 4.368      ;
; 4.043 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[0]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.114      ; 4.369      ;
; 4.043 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_IDLE                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.114      ; 4.369      ;
; 4.043 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|ready_reg                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.114      ; 4.369      ;
; 4.043 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|waitreq_reg                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.114      ; 4.369      ;
; 4.043 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|camreset_reg                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.114      ; 4.369      ;
; 4.043 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|irqena_reg                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.113      ; 4.368      ;
; 4.043 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|continuous_reg                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.113      ; 4.368      ;
; 4.043 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|execution_reg                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.113      ; 4.368      ;
; 4.043 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[31]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.114      ; 4.369      ;
; 4.043 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][83]                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.113      ; 4.368      ;
; 4.043 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.113      ; 4.368      ;
; 4.044 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 4.340      ;
; 4.044 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[3]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 4.340      ;
; 4.044 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[8]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 4.340      ;
; 4.044 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[5]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 4.340      ;
; 4.044 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[6]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 4.340      ;
; 4.044 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[7]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 4.340      ;
; 4.044 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 4.340      ;
; 4.044 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 4.340      ;
; 4.044 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 4.340      ;
; 4.044 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 4.340      ;
; 4.044 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 4.340      ;
; 4.044 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 4.340      ;
; 4.045 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[0]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 4.361      ;
; 4.045 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[0]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 4.361      ;
; 4.045 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[2]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 4.361      ;
; 4.045 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[3]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 4.361      ;
; 4.045 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[5]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 4.361      ;
; 4.045 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[4]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 4.361      ;
; 4.045 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[6]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 4.361      ;
; 4.045 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[8]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 4.361      ;
; 4.045 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[2]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 4.361      ;
; 4.045 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[3]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 4.361      ;
; 4.045 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[5]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 4.361      ;
; 4.045 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[4]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 4.361      ;
; 4.045 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[6]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 4.361      ;
; 4.045 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[8]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 4.361      ;
; 4.046 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fsync_in_reg[1]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 4.366      ;
; 4.046 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fsync_in_reg[2]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 4.366      ;
; 4.046 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|done_in_reg[1]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 4.366      ;
; 4.046 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|done_in_reg[2]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 4.366      ;
; 4.046 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fiforeset_reg                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 4.366      ;
; 4.048 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.126      ; 4.386      ;
; 4.048 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.126      ; 4.386      ;
; 4.048 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.126      ; 4.386      ;
; 4.048 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.126      ; 4.386      ;
; 4.048 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.126      ; 4.386      ;
; 4.048 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[0]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.126      ; 4.386      ;
; 4.048 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[2]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.126      ; 4.386      ;
; 4.048 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[1]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.126      ; 4.386      ;
; 4.048 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[3]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.126      ; 4.386      ;
; 4.048 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[0]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.126      ; 4.386      ;
; 4.048 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[1]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.126      ; 4.386      ;
; 4.048 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|irqreq_reg                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.125      ; 4.385      ;
; 4.048 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[19]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.125      ; 4.385      ;
; 4.048 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[2]                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.125      ; 4.385      ;
; 4.048 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[27]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.125      ; 4.385      ;
; 4.048 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[30]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.125      ; 4.385      ;
; 4.048 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.126      ; 4.386      ;
; 4.048 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][83]                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.126      ; 4.386      ;
; 4.048 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][83]                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.126      ; 4.386      ;
; 4.053 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[9]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 4.363      ;
; 4.053 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 4.363      ;
; 4.053 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[30]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 4.363      ;
; 4.053 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 4.363      ;
; 4.053 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[16]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 4.363      ;
; 4.053 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 4.363      ;
; 4.053 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[18]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 4.363      ;
; 4.053 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[9]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 4.363      ;
; 4.053 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[27]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 4.363      ;
; 4.053 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[30]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 4.363      ;
; 4.053 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[31]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 4.363      ;
; 4.053 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[16]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 4.363      ;
; 4.053 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[17]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 4.363      ;
; 4.053 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[18]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 4.363      ;
; 4.054 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.119      ; 4.385      ;
; 4.054 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.119      ; 4.385      ;
; 4.054 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_waitrequest                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.119      ; 4.385      ;
; 4.054 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|read_latency_shift_reg[0]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.119      ; 4.385      ;
; 4.054 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[0]                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.119      ; 4.385      ;
; 4.054 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[1]                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.119      ; 4.385      ;
; 4.054 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[8]                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.120      ; 4.386      ;
; 4.054 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[0][83]                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.119      ; 4.385      ;
; 4.054 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[1][83]                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.119      ; 4.385      ;
; 4.055 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[16]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.118      ; 4.385      ;
; 4.055 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|read_latency_shift_reg[0]             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.120      ; 4.387      ;
; 4.055 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.120      ; 4.387      ;
; 4.055 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.120      ; 4.387      ;
; 4.055 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 4.373      ;
; 4.055 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 4.373      ;
; 4.055 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 4.373      ;
; 4.055 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 4.373      ;
; 4.055 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[13]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 4.373      ;
; 4.055 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[21]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 4.373      ;
; 4.055 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[20]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 4.373      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 66
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.273
Worst Case Available Settling Time: 11.547 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                              ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note                                           ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
; 77.39 MHz  ; 77.39 MHz       ; u0|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 99.43 MHz  ; 99.43 MHz       ; u1|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 101.46 MHz ; 101.46 MHz      ; u0|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 193.27 MHz ; 193.27 MHz      ; DVP_PCLK                                       ;                                                ;
; 438.98 MHz ; 402.09 MHz      ; u1|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.144  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.798  ; 0.000         ;
; sdrclk_out_clock                               ; 2.241  ; 0.000         ;
; sdram_clock                                    ; 3.671  ; 0.000         ;
; DVP_PCLK                                       ; 5.242  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.327  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 27.079 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.381 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.384 ; 0.000         ;
; DVP_PCLK                                       ; 0.385 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.400 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.415 ; 0.000         ;
; sdrclk_out_clock                               ; 2.505 ; 0.000         ;
; sdram_clock                                    ; 4.345 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 5.483  ; 0.000         ;
; DVP_PCLK                                       ; 7.867  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 11.828 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 35.063 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.954 ; 0.000         ;
; DVP_PCLK                                       ; 1.046 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 1.381 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 3.626 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.589  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; 4.664  ; 0.000         ;
; DVP_PCLK                                       ; 4.886  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 7.242  ; 0.000         ;
; CLOCK_50                                       ; 9.835  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 19.715 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.144 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 9.634      ;
; 0.377 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 9.400      ;
; 0.398 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[39]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 9.380      ;
; 0.549 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 9.226      ;
; 0.557 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 9.234      ;
; 0.580 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 9.195      ;
; 0.631 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[39]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 9.146      ;
; 0.659 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[0]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 9.132      ;
; 0.666 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 9.273      ;
; 0.666 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 9.273      ;
; 0.675 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 9.264      ;
; 0.679 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_0[39]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 9.099      ;
; 0.694 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[40]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 9.084      ;
; 0.767 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 9.179      ;
; 0.767 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 9.179      ;
; 0.772 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 9.174      ;
; 0.772 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 9.174      ;
; 0.776 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 9.170      ;
; 0.781 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 9.165      ;
; 0.803 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[39]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 8.972      ;
; 0.811 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[39]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.980      ;
; 0.814 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[4]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 8.952      ;
; 0.834 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[39]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 8.941      ;
; 0.841 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.291      ; 9.489      ;
; 0.842 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.286      ; 9.483      ;
; 0.842 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.286      ; 9.483      ;
; 0.856 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 9.090      ;
; 0.856 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 9.090      ;
; 0.865 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 9.081      ;
; 0.911 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.866      ;
; 0.912 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_0[39]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.865      ;
; 0.913 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[39]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[0]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.878      ;
; 0.927 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[40]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.850      ;
; 0.942 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.298      ; 9.395      ;
; 0.943 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 9.003      ;
; 0.943 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 9.003      ;
; 0.943 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.293      ; 9.389      ;
; 0.943 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.293      ; 9.389      ;
; 0.947 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.298      ; 9.390      ;
; 0.948 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.293      ; 9.384      ;
; 0.948 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.293      ; 9.384      ;
; 0.952 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 8.994      ;
; 0.964 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[2]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.826      ;
; 0.969 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[5]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.816      ;
; 0.975 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_0[40]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 8.803      ;
; 0.998 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[6]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.787      ;
; 1.020 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 8.924      ;
; 1.020 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 8.924      ;
; 1.029 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 8.915      ;
; 1.031 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.298      ; 9.306      ;
; 1.032 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.293      ; 9.300      ;
; 1.032 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.293      ; 9.300      ;
; 1.046 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 8.743      ;
; 1.046 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 8.898      ;
; 1.046 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 8.898      ;
; 1.051 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.315      ; 9.266      ;
; 1.053 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[7]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 8.735      ;
; 1.053 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                              ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.353      ; 9.302      ;
; 1.055 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 8.889      ;
; 1.062 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.315      ; 9.255      ;
; 1.068 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 8.878      ;
; 1.068 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 8.878      ;
; 1.068 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[39]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[4]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 8.698      ;
; 1.070 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 8.869      ;
; 1.070 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 8.869      ;
; 1.077 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 8.869      ;
; 1.084 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_0[39]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 8.691      ;
; 1.091 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][94]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 8.856      ;
; 1.091 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][94]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 8.856      ;
; 1.092 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_0[39]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.699      ;
; 1.099 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[40]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 8.676      ;
; 1.100 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][94]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 8.847      ;
; 1.107 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[40]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.684      ;
; 1.115 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_0[39]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 8.660      ;
; 1.118 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.298      ; 9.219      ;
; 1.119 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.293      ; 9.213      ;
; 1.119 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.293      ; 9.213      ;
; 1.130 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[40]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 8.645      ;
; 1.131 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[35]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.653      ;
; 1.140 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[3]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 8.649      ;
; 1.152 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.322      ; 9.172      ;
; 1.157 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.322      ; 9.167      ;
; 1.163 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.322      ; 9.161      ;
; 1.165 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[39]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.612      ;
; 1.168 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.322      ; 9.156      ;
; 1.171 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 8.775      ;
; 1.171 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 8.775      ;
; 1.172 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][19]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 8.775      ;
; 1.172 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][19]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 8.775      ;
; 1.176 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 8.770      ;
; 1.176 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 8.770      ;
; 1.181 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][19]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 8.766      ;
; 1.190 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][63]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 8.756      ;
; 1.190 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][63]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 8.756      ;
; 1.193 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 8.753      ;
; 1.193 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 8.753      ;
; 1.194 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_0[39]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[0]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.597      ;
; 1.195 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.296      ; 9.140      ;
; 1.196 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.291      ; 9.134      ;
; 1.196 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.291      ; 9.134      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.798 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.101     ; 2.052      ;
; 0.853 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 2.155      ;
; 0.858 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 2.150      ;
; 0.864 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 2.144      ;
; 0.865 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 2.143      ;
; 0.867 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 2.141      ;
; 0.869 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 2.139      ;
; 0.893 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 2.115      ;
; 0.896 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 2.112      ;
; 0.897 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 2.111      ;
; 0.899 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 2.109      ;
; 0.916 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.108     ; 1.637      ;
; 0.921 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 2.083      ;
; 1.006 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.105     ; 1.550      ;
; 1.029 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.108     ; 1.406      ;
; 1.058 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 1.950      ;
; 1.072 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 1.936      ;
; 1.096 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.101     ; 1.464      ;
; 1.096 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.109     ; 1.746      ;
; 1.173 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.101     ; 1.387      ;
; 1.182 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.822      ;
; 1.186 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.105     ; 1.370      ;
; 1.187 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.817      ;
; 1.204 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.800      ;
; 1.218 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.104     ; 1.630      ;
; 1.279 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.725      ;
; 1.281 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.723      ;
; 1.281 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.723      ;
; 1.298 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.706      ;
; 1.301 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.108     ; 1.134      ;
; 1.312 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.694      ;
; 1.316 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.688      ;
; 1.318 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.161     ; 1.599      ;
; 1.329 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.108     ; 1.106      ;
; 1.330 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.069     ; 1.679      ;
; 1.333 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.671      ;
; 1.336 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.668      ;
; 1.337 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.107     ; 1.507      ;
; 1.350 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.657      ;
; 1.359 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.161     ; 1.558      ;
; 1.361 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.161     ; 1.556      ;
; 1.361 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.106     ; 1.484      ;
; 1.365 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.161     ; 1.552      ;
; 1.369 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.108     ; 1.475      ;
; 1.442 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.108     ; 1.402      ;
; 1.452 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.161     ; 1.465      ;
; 1.460 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.544      ;
; 1.470 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.106     ; 1.375      ;
; 1.479 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.161     ; 1.438      ;
; 1.486 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.161     ; 1.431      ;
; 1.494 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.160     ; 1.424      ;
; 1.499 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.161     ; 1.418      ;
; 1.504 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.498      ;
; 1.506 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.160     ; 1.412      ;
; 1.527 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.160     ; 1.391      ;
; 1.534 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.161     ; 1.383      ;
; 1.538 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.466      ;
; 1.559 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.160     ; 1.359      ;
; 1.560 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.160     ; 1.358      ;
; 1.561 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.160     ; 1.357      ;
; 1.562 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.160     ; 1.356      ;
; 1.585 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 1.423      ;
; 1.589 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 1.419      ;
; 1.591 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.414      ;
; 1.603 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 1.405      ;
; 1.605 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 1.403      ;
; 1.611 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.161     ; 1.306      ;
; 1.613 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 1.395      ;
; 1.614 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.161     ; 1.303      ;
; 1.614 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 1.394      ;
; 1.615 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.160     ; 1.303      ;
; 1.617 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.161     ; 1.300      ;
; 1.617 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.160     ; 1.301      ;
; 1.617 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.160     ; 1.301      ;
; 1.618 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.160     ; 1.300      ;
; 1.618 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.160     ; 1.300      ;
; 1.619 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.161     ; 1.298      ;
; 1.620 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.161     ; 1.297      ;
; 1.634 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.370      ;
; 1.638 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.160     ; 1.280      ;
; 1.659 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.346      ;
; 1.665 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.337      ;
; 1.670 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.160     ; 1.248      ;
; 1.701 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.305      ;
; 1.709 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.160     ; 1.209      ;
; 1.713 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.292      ;
; 1.715 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.161     ; 1.202      ;
; 1.857 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.147      ;
; 1.861 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.144      ;
; 1.864 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.141      ;
; 1.865 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.140      ;
; 1.878 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.126      ;
; 1.882 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.123      ;
; 1.883 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.122      ;
; 1.935 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.069      ;
; 1.938 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.066      ;
; 1.969 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.036      ;
; 1.970 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.035      ;
; 1.980 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.025      ;
; 1.981 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.024      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sdrclk_out_clock'                                                                                                                                   ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node    ; Launch Clock                                   ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; 2.241 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 5.000        ; 3.080      ; 5.839      ;
; 7.034 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 10.000       ; 3.080      ; 6.046      ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sdram_clock'                                                                                                                                              ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node    ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; 3.671 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[10]       ; SDR_A[10]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.379     ; 4.181      ;
; 3.675 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[2]        ; SDR_A[2]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.375     ; 4.181      ;
; 3.675 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[0]        ; SDR_A[0]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.375     ; 4.181      ;
; 3.679 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[1]        ; SDR_A[1]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.371     ; 4.181      ;
; 3.931 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[2]         ; SDR_RAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.394     ; 3.906      ;
; 3.931 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[1]        ; SDR_BA[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.394     ; 3.906      ;
; 3.931 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[0]        ; SDR_BA[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.394     ; 3.906      ;
; 3.931 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[3]         ; SDR_CS_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.394     ; 3.906      ;
; 3.934 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[0]         ; SDR_WE_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.391     ; 3.906      ;
; 3.934 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[1]         ; SDR_CAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.391     ; 3.906      ;
; 3.934 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[3]        ; SDR_A[3]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.371     ; 3.926      ;
; 3.935 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]        ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.390     ; 3.906      ;
; 3.935 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[0]        ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.390     ; 3.906      ;
; 3.936 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[5]        ; SDR_A[5]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.369     ; 3.926      ;
; 3.936 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[2]        ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.389     ; 3.906      ;
; 3.937 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]        ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.388     ; 3.906      ;
; 3.937 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[3]        ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.388     ; 3.906      ;
; 3.937 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[4]        ; SDR_A[4]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.368     ; 3.926      ;
; 3.938 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[0]         ; SDR_DQM[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.387     ; 3.906      ;
; 3.938 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[7]        ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.387     ; 3.906      ;
; 3.940 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[1]         ; SDR_DQM[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.385     ; 3.906      ;
; 3.940 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[12]       ; SDR_A[12]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.385     ; 3.906      ;
; 3.940 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[11]       ; SDR_A[11]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.385     ; 3.906      ;
; 3.940 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[9]        ; SDR_A[9]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.385     ; 3.906      ;
; 3.940 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[8]        ; SDR_A[8]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.385     ; 3.906      ;
; 3.941 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[6]        ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.384     ; 3.906      ;
; 3.941 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[5]        ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.384     ; 3.906      ;
; 3.943 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[9]        ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.382     ; 3.906      ;
; 3.943 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[8]        ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.382     ; 3.906      ;
; 3.944 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]       ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.381     ; 3.906      ;
; 3.944 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]       ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.381     ; 3.906      ;
; 3.944 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]       ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.381     ; 3.906      ;
; 3.944 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]       ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.381     ; 3.906      ;
; 3.946 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]       ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.379     ; 3.906      ;
; 3.946 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]       ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.379     ; 3.906      ;
; 3.947 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[7]        ; SDR_A[7]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.358     ; 3.926      ;
; 3.947 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[6]        ; SDR_A[6]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.358     ; 3.926      ;
; 4.222 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_1  ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.397     ; 3.612      ;
; 4.222 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe               ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.397     ; 3.612      ;
; 4.223 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_2  ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.396     ; 3.612      ;
; 4.224 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_4  ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.395     ; 3.612      ;
; 4.224 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_3  ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.395     ; 3.612      ;
; 4.225 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_7  ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.394     ; 3.612      ;
; 4.228 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_6  ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.391     ; 3.612      ;
; 4.228 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_5  ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.391     ; 3.612      ;
; 4.230 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_9  ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.389     ; 3.612      ;
; 4.230 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_8  ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.389     ; 3.612      ;
; 4.231 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_15 ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.388     ; 3.612      ;
; 4.231 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_14 ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.388     ; 3.612      ;
; 4.231 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_13 ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.388     ; 3.612      ;
; 4.231 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_10 ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.388     ; 3.612      ;
; 4.233 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_12 ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.386     ; 3.612      ;
; 4.233 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_11 ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.386     ; 3.612      ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DVP_PCLK'                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.242 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.104      ;
; 5.243 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.103      ;
; 5.325 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.021      ;
; 5.326 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.020      ;
; 5.418 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.928      ;
; 5.419 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.927      ;
; 5.434 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.078     ; 4.906      ;
; 5.435 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.078     ; 4.905      ;
; 5.443 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.045      ; 5.020      ;
; 5.444 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.045      ; 5.019      ;
; 5.463 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[12]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.883      ;
; 5.464 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[12]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.882      ;
; 5.501 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.845      ;
; 5.502 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.844      ;
; 5.517 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.829      ;
; 5.518 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.828      ;
; 5.525 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.821      ;
; 5.526 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.820      ;
; 5.536 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.810      ;
; 5.537 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.809      ;
; 5.610 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.078     ; 4.730      ;
; 5.611 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.078     ; 4.729      ;
; 5.619 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.045      ; 4.844      ;
; 5.620 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.045      ; 4.843      ;
; 5.639 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[12]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.707      ;
; 5.640 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[12]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.706      ;
; 5.653 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.693      ;
; 5.654 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.692      ;
; 5.655 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[7]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.691      ;
; 5.656 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[7]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.690      ;
; 5.682 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.407      ; 5.180      ;
; 5.683 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.402      ; 5.174      ;
; 5.683 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.402      ; 5.174      ;
; 5.690 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.407      ; 5.172      ;
; 5.691 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.402      ; 5.166      ;
; 5.691 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.402      ; 5.166      ;
; 5.693 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.653      ;
; 5.694 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.652      ;
; 5.701 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.645      ;
; 5.702 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.644      ;
; 5.702 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.290      ; 5.043      ;
; 5.703 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.285      ; 5.037      ;
; 5.703 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.285      ; 5.037      ;
; 5.707 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.406      ; 5.154      ;
; 5.708 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.401      ; 5.148      ;
; 5.708 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.401      ; 5.148      ;
; 5.710 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.290      ; 5.035      ;
; 5.711 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.285      ; 5.029      ;
; 5.711 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.285      ; 5.029      ;
; 5.712 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.634      ;
; 5.713 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.633      ;
; 5.727 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.289      ; 5.017      ;
; 5.728 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.284      ; 5.011      ;
; 5.728 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.284      ; 5.011      ;
; 5.731 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.615      ;
; 5.732 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.614      ;
; 5.785 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.290      ; 4.960      ;
; 5.786 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.285      ; 4.954      ;
; 5.786 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.285      ; 4.954      ;
; 5.793 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.290      ; 4.952      ;
; 5.794 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.285      ; 4.946      ;
; 5.794 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.285      ; 4.946      ;
; 5.810 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.289      ; 4.934      ;
; 5.811 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.284      ; 4.928      ;
; 5.811 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.284      ; 4.928      ;
; 5.824 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.045      ; 4.639      ;
; 5.824 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                        ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.045      ; 4.639      ;
; 5.824 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                        ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.045      ; 4.639      ;
; 5.824 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.045      ; 4.639      ;
; 5.824 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[7]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.045      ; 4.639      ;
; 5.824 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.045      ; 4.639      ;
; 5.824 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.045      ; 4.639      ;
; 5.824 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                                               ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.045      ; 4.639      ;
; 5.824 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                                               ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.045      ; 4.639      ;
; 5.824 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[12]                                               ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.045      ; 4.639      ;
; 5.824 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[1]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.045      ; 4.639      ;
; 5.824 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[0]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.045      ; 4.639      ;
; 5.829 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.517      ;
; 5.830 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.516      ;
; 5.831 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[7]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.515      ;
; 5.832 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[7]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.514      ;
; 5.840 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.045      ; 4.623      ;
; 5.840 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.045      ; 4.623      ;
; 5.840 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.045      ; 4.623      ;
; 5.840 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.045      ; 4.623      ;
; 5.840 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.045      ; 4.623      ;
; 5.842 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.504      ;
; 5.842 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.504      ;
; 5.842 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.504      ;
; 5.842 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.504      ;
; 5.842 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.504      ;
; 5.844 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.502      ;
; 5.844 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                        ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.502      ;
; 5.844 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                        ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.502      ;
; 5.844 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.502      ;
; 5.844 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[7]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.502      ;
; 5.844 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.502      ;
; 5.844 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.502      ;
; 5.844 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                                               ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.502      ;
; 5.844 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                                               ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.502      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.327 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 9.985      ;
; 5.330 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 9.982      ;
; 5.474 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 9.838      ;
; 5.477 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 9.835      ;
; 5.652 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[4]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 9.660      ;
; 5.750 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.086      ; 9.722      ;
; 5.750 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.086      ; 9.722      ;
; 5.750 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.086      ; 9.722      ;
; 5.750 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.086      ; 9.722      ;
; 5.750 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.086      ; 9.722      ;
; 5.750 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.086      ; 9.722      ;
; 5.750 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.086      ; 9.722      ;
; 5.750 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.086      ; 9.722      ;
; 5.799 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[4]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 9.513      ;
; 5.889 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 9.423      ;
; 5.892 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 9.420      ;
; 5.982 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[0]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 9.330      ;
; 5.985 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[0]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 9.327      ;
; 6.214 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[4]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 9.098      ;
; 6.270 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 9.046      ;
; 6.307 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[4]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[0]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 9.005      ;
; 6.380 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 8.932      ;
; 6.380 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 8.932      ;
; 6.435 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[2]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.025      ;
; 6.435 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[3]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.025      ;
; 6.435 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[2]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.025      ;
; 6.435 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[2]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.025      ;
; 6.435 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[2]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.025      ;
; 6.435 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[2]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.025      ;
; 6.435 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[2]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.025      ;
; 6.435 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[2]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.025      ;
; 6.435 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[2]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.025      ;
; 6.435 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[3]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.025      ;
; 6.435 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[3]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.025      ;
; 6.435 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[3]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.025      ;
; 6.435 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[3]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.025      ;
; 6.435 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[3]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.025      ;
; 6.435 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[3]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.025      ;
; 6.435 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[3]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.025      ;
; 6.435 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 8.877      ;
; 6.435 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 8.877      ;
; 6.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[7]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.024      ;
; 6.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[4]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.024      ;
; 6.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[7]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.024      ;
; 6.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[7]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.024      ;
; 6.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[7]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.024      ;
; 6.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[7]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.024      ;
; 6.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[7]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.024      ;
; 6.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[7]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.024      ;
; 6.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[7]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.024      ;
; 6.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[4]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.024      ;
; 6.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[4]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.024      ;
; 6.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[4]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.024      ;
; 6.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[4]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.024      ;
; 6.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[4]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.024      ;
; 6.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[4]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.024      ;
; 6.436 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[4]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.024      ;
; 6.437 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[6]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.023      ;
; 6.437 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[1]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.023      ;
; 6.437 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[5]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.023      ;
; 6.437 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[6]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.023      ;
; 6.437 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[6]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.023      ;
; 6.437 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[6]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.023      ;
; 6.437 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[6]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.023      ;
; 6.437 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[6]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.023      ;
; 6.437 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[6]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.023      ;
; 6.437 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[6]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.023      ;
; 6.437 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[1]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.023      ;
; 6.437 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[1]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.023      ;
; 6.437 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[1]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.023      ;
; 6.437 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[1]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.023      ;
; 6.437 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[1]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.023      ;
; 6.437 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[1]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.023      ;
; 6.437 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[1]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.023      ;
; 6.437 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[5]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.023      ;
; 6.437 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[5]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.023      ;
; 6.437 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[5]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.023      ;
; 6.437 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[5]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.023      ;
; 6.437 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[5]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.023      ;
; 6.437 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[5]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.023      ;
; 6.437 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[5]                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.074      ; 9.023      ;
; 6.441 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 8.875      ;
; 6.760 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 8.556      ;
; 6.769 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|rout_reg[1]                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[7]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 8.562      ;
; 6.775 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[4]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 8.535      ;
; 6.775 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[4]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 8.535      ;
; 6.811 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 8.501      ;
; 6.866 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 8.446      ;
; 6.866 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 8.446      ;
; 6.866 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 8.446      ;
; 6.902 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|rout_reg[1]                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 8.429      ;
; 6.907 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 8.409      ;
; 6.982 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[1]                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 8.336      ;
; 6.983 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 8.330      ;
; 7.079 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 8.234      ;
; 7.079 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 8.234      ;
; 7.088 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[9] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 8.226      ;
; 7.091 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[9] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 8.223      ;
; 7.093 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[2]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 8.220      ;
; 7.146 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[1]      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 8.170      ;
+-------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 27.079 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.851     ;
; 27.079 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.851     ;
; 27.079 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.851     ;
; 27.079 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.851     ;
; 27.079 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.851     ;
; 27.079 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.851     ;
; 27.086 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.844     ;
; 27.086 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.844     ;
; 27.086 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.844     ;
; 27.086 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.844     ;
; 27.086 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.844     ;
; 27.086 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.844     ;
; 27.256 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.674     ;
; 27.256 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.674     ;
; 27.256 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.674     ;
; 27.256 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.674     ;
; 27.256 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.674     ;
; 27.256 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.674     ;
; 27.382 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.548     ;
; 27.382 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.548     ;
; 27.382 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.548     ;
; 27.382 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.548     ;
; 27.382 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.548     ;
; 27.382 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.548     ;
; 27.613 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.338     ;
; 27.613 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.338     ;
; 27.613 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.338     ;
; 27.613 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.338     ;
; 27.613 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[13] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.338     ;
; 27.613 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.338     ;
; 27.613 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.338     ;
; 27.613 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.338     ;
; 27.620 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.331     ;
; 27.620 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.331     ;
; 27.620 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.331     ;
; 27.620 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.331     ;
; 27.620 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[13] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.331     ;
; 27.620 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.331     ;
; 27.620 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.331     ;
; 27.620 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.331     ;
; 27.635 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[9]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 12.299     ;
; 27.635 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 12.299     ;
; 27.635 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[30] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 12.299     ;
; 27.635 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 12.299     ;
; 27.635 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[16] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 12.299     ;
; 27.635 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 12.299     ;
; 27.635 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[18] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 12.299     ;
; 27.642 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[9]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 12.292     ;
; 27.642 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 12.292     ;
; 27.642 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[30] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 12.292     ;
; 27.642 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 12.292     ;
; 27.642 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[16] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 12.292     ;
; 27.642 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 12.292     ;
; 27.642 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[18] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 12.292     ;
; 27.790 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.161     ;
; 27.790 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.161     ;
; 27.790 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.161     ;
; 27.790 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.161     ;
; 27.790 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[13] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.161     ;
; 27.790 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.161     ;
; 27.790 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.161     ;
; 27.790 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.161     ;
; 27.812 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[9]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 12.122     ;
; 27.812 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 12.122     ;
; 27.812 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[30] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 12.122     ;
; 27.812 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 12.122     ;
; 27.812 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[16] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 12.122     ;
; 27.812 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 12.122     ;
; 27.812 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[18] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 12.122     ;
; 27.822 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.108     ;
; 27.822 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.108     ;
; 27.822 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.108     ;
; 27.822 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.108     ;
; 27.822 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.108     ;
; 27.822 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.108     ;
; 27.880 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.050     ;
; 27.880 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.050     ;
; 27.880 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.050     ;
; 27.880 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.050     ;
; 27.880 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.050     ;
; 27.880 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 12.050     ;
; 27.916 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.035     ;
; 27.916 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.035     ;
; 27.916 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.035     ;
; 27.916 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.035     ;
; 27.916 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[13] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.035     ;
; 27.916 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.035     ;
; 27.916 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.035     ;
; 27.916 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 12.035     ;
; 27.938 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[9]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 11.996     ;
; 27.938 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 11.996     ;
; 27.938 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[30] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 11.996     ;
; 27.938 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 11.996     ;
; 27.938 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[16] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 11.996     ;
; 27.938 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 11.996     ;
; 27.938 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[18] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 11.996     ;
; 27.954 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[0]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 11.984     ;
; 27.954 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[2]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 11.984     ;
; 27.954 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[3]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 11.984     ;
; 27.954 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 11.984     ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.381 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|full                                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|full                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|empty                                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|empty                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[5]                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[5]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outvalid_reg                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outvalid_reg                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 0.669      ;
; 0.382 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.WRITE_WAIT                                                          ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.WRITE_WAIT                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_EXTRA                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_EXTRA                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_CMD_WAIT                                                       ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_CMD_WAIT                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avmm_bridge_avm_limiter|has_pending_responses                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avmm_bridge_avm_limiter|has_pending_responses                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avmm_bridge_avm_limiter|pending_response_count[0]                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avmm_bridge_avm_limiter|pending_response_count[0]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE1                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE1                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.383 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                                                                                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                                                                                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                                                                                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_START                                                                                                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_START                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.386 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[4]                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.041      ;
; 0.387 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[3]                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.042      ;
; 0.387 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[7]                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.042      ;
; 0.390 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[2]                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.045      ;
; 0.393 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[0]                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.048      ;
; 0.393 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[1]                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.048      ;
; 0.394 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[7]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.050      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|current_byte[0]                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|current_byte[0]                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[0]                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[0]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_eop                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_eop                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_esc                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_esc                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_sop                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_sop                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|first_trans                                                               ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|first_trans                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[0]                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[0]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[7]                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[7]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[6]                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[6]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[4]                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[4]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[3]                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[3]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[2]                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[2]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[1]                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[1]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_channel                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_channel                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_esc                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_esc                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                          ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[3]                                                                                                                                                                        ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[3]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000000100                                                                                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000000100                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_count[2]                                                                                                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_count[2]                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_next.010000000                                                                                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_next.010000000                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000100000                                                                                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000100000                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|refresh_request                                                                                                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|refresh_request                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000000001                                                                                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000000001                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|ack_refresh_request                                                                                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|ack_refresh_request                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[1]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[1]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|wr_address                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|wr_address                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][94]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][94]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][92]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][92]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][62]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][62]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][61]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][61]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][78]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][78]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                  ; To Node                                                                                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.384 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                    ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                           ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                           ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|uv_sel_reg                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|uv_sel_reg                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.448 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                    ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.716      ;
; 0.449 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|c_reg[1]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cout_reg[9]                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.717      ;
; 0.449 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.717      ;
; 0.454 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[5]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.739      ;
; 0.454 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[7]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[7]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.739      ;
; 0.456 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[4]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[4]                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.724      ;
; 0.470 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_in_reg[6]                                                              ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_hold_reg[6]                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_in_reg[2]                                                              ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_hold_reg[2]                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_reg[0]                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[10] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[9]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[9]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_in_reg[1]                                                              ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_hold_reg[1]                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.473 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[3]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.480 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                          ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.484 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.752      ;
; 0.485 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                          ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.753      ;
; 0.486 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.754      ;
; 0.511 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.088      ;
; 0.516 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.784      ;
; 0.519 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.096      ;
; 0.524 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.101      ;
; 0.524 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.101      ;
; 0.568 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.145      ;
; 0.572 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.149      ;
; 0.577 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                    ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.845      ;
; 0.578 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|c_reg[0]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.597 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[5]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[9]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[2]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.865      ;
; 0.597 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[8]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[9]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[2]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[8]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[7]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[9]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.866      ;
; 0.598 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[7]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[3]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.867      ;
; 0.599 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[3]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[6]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[0]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[4]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.868      ;
; 0.599 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[2]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.600 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[5]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.869      ;
; 0.600 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|c_reg[0]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cout_reg[9]                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.609 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.877      ;
; 0.616 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.884      ;
; 0.621 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[4]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.889      ;
; 0.626 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[0]                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.894      ;
; 0.628 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[2]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[2]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.913      ;
; 0.630 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[4]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.915      ;
; 0.646 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[8]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[8]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[0]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[0]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[1]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[1]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[6]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[6]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
; 0.654 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                                                           ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.922      ;
; 0.661 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[3]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[3]                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.930      ;
; 0.665 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[0]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[0]                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.934      ;
; 0.684 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a2                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[1]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[1]                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.954      ;
; 0.686 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.689 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[1]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.958      ;
; 0.691 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a2                    ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[0]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[8]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.696 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.698 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.700 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.968      ;
; 0.701 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.985      ;
; 0.701 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.969      ;
; 0.705 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.710 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.714 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                    ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a2                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.715 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.716 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.717 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.985      ;
; 0.719 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.987      ;
; 0.721 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.989      ;
; 0.724 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[1]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[1]                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.992      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DVP_PCLK'                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.385 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.089      ; 0.669      ;
; 0.393 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[0]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.423      ; 1.046      ;
; 0.402 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.414 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[7]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.423      ; 1.067      ;
; 0.417 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.423      ; 1.070      ;
; 0.435 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.418      ; 1.083      ;
; 0.443 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.423      ; 1.096      ;
; 0.444 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.423      ; 1.097      ;
; 0.449 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                         ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.716      ;
; 0.453 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[1]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.423      ; 1.106      ;
; 0.458 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.423      ; 1.111      ;
; 0.467 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[1]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.424      ; 1.121      ;
; 0.470 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe12a[0]                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                               ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[0]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.426      ; 1.127      ;
; 0.472 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.740      ;
; 0.479 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[1]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.425      ; 1.134      ;
; 0.580 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                         ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.847      ;
; 0.601 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.868      ;
; 0.626 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[12]                                                 ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.893      ;
; 0.646 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.914      ;
; 0.648 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.915      ;
; 0.654 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[1]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.921      ;
; 0.690 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                         ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.957      ;
; 0.694 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.424      ; 1.348      ;
; 0.694 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.961      ;
; 0.700 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.419      ; 1.349      ;
; 0.700 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.424      ; 1.354      ;
; 0.711 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.420      ; 1.362      ;
; 0.715 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.982      ;
; 0.717 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.984      ;
; 0.719 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[0]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.425      ; 1.374      ;
; 0.719 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.986      ;
; 0.719 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[0]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.986      ;
; 0.720 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.987      ;
; 0.724 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.424      ; 1.378      ;
; 0.726 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.426      ; 1.382      ;
; 0.726 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.426      ; 1.382      ;
; 0.728 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.995      ;
; 0.730 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.997      ;
; 0.731 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.998      ;
; 0.741 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.426      ; 1.397      ;
; 0.743 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.010      ;
; 0.744 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[0]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.424      ; 1.398      ;
; 0.745 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[2]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.420      ; 1.395      ;
; 0.748 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.421      ; 1.399      ;
; 0.750 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[1]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.426      ; 1.406      ;
; 0.752 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[2]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.421      ; 1.403      ;
; 0.752 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.019      ;
; 0.753 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.425      ; 1.408      ;
; 0.758 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[3]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.421      ; 1.409      ;
; 0.773 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[3]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.420      ; 1.423      ;
; 0.776 ; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[0]                                                                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_datain_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.573      ; 1.579      ;
; 0.781 ; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[3]                                                                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_datain_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.574      ; 1.585      ;
; 0.781 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[2]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.419      ; 1.430      ;
; 0.809 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.076      ;
; 0.819 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[3]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.419      ; 1.468      ;
; 0.837 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.492      ; 1.524      ;
; 0.849 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.116      ;
; 0.850 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.117      ;
; 0.851 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.118      ;
; 0.870 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.137      ;
; 0.877 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 1.145      ;
; 0.878 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.145      ;
; 0.882 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.497      ; 1.574      ;
; 0.900 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                                                 ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; -0.336     ; 0.759      ;
; 0.921 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[12]                                                ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[10]                                         ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.078      ; 1.194      ;
; 0.922 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.067      ; 1.184      ;
; 0.923 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                                                ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[9]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.078      ; 1.196      ;
; 0.931 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[4]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.078      ; 1.204      ;
; 0.953 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[3]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.077      ; 1.225      ;
; 0.956 ; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[5]                                                                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_datain_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.515      ; 1.701      ;
; 0.961 ; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[2]                                                                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_datain_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.574      ; 1.765      ;
; 0.967 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.067      ; 1.229      ;
; 0.977 ; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[1]                                                                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_datain_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.573      ; 1.780      ;
; 0.977 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.497      ; 1.669      ;
; 0.991 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.425      ; 1.646      ;
; 0.994 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.261      ;
; 1.002 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[3]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[1]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.075      ; 1.272      ;
; 1.014 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.281      ;
; 1.017 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                                                ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.426      ; 1.673      ;
; 1.051 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.426      ; 1.707      ;
; 1.051 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.425      ; 1.706      ;
; 1.062 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.424      ; 1.716      ;
; 1.070 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.089      ; 1.354      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][83]                                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][83]                                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|txdara_reg[0]                                                                                                                                 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|txdara_reg[0]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                                                                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                                                                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][28]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][28]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][27]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][27]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][14]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][14]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirq_reg                                                                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirq_reg                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][83]                                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][83]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_START                                                                                                                         ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_START                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|iostart_req_reg                                                                                                                               ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|iostart_req_reg                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][83]                                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][83]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[0][83]                                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[0][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[1][83]                                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[1][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_SET1                                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_SET1                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_SET0                                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_SET0                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_HOLD                                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_HOLD                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_DONE                                                                                                                          ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_DONE                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_WAIT                                                                                                                          ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_WAIT                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_STOP                                                                                                                          ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_STOP                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_BIT                                                                                                                           ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_BIT                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|camreset_reg                                                                                                                                                          ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|camreset_reg                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|irqreq_reg                                                                                                                                                            ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|irqreq_reg                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                                                                                        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][83]                                                                                        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][83]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|waitreq_reg                                                                                                                                   ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|waitreq_reg                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|ready_reg                                                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|ready_reg                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_IDLE                                                                                                                          ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_IDLE                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][0]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][0]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                                                                           ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][113]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][113]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][26]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][26]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][10]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][10]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][18]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][18]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][2]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][2]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][21]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][21]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][25]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][25]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][17]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][17]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][9]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][9]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][1]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][1]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][12]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][12]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][20]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][20]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][4]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][4]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][23]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][23]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][7]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][7]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][19]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][19]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][3]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][3]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][30]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][30]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][112]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][112]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.415 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|execution_reg                                                                                                                                                         ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|execution_reg                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsflag_reg                                                                                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsflag_reg                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.454 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.723      ;
; 0.458 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_DONE                                                                                                                          ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|iostart_req_reg                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.727      ;
; 0.465 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.734      ;
; 0.469 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[13]                                                                                      ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[13]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[26]                                                                                       ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[26]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[9]                                                                                        ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[9]                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[28]                                                                                      ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[28]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[20]                                                                                      ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[20]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[14]                                                                                       ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[14]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|cdb_vsyncin_reg[0]                                                                                                                                                    ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|cdb_vsyncin_reg[1]                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fsync_in_reg[2]                                                                                                                                                       ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fiforeset_reg                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|capaddress_reg[25]                                                                                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[25]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[15]                                                                                      ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[15]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[22]                                                                                       ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[22]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.740      ;
; 0.471 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                    ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|done_in_reg[0]                                                                                                                                                        ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|done_in_reg[1]                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[10]                                                                                      ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[10]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.740      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.415 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.684      ;
; 0.477 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.745      ;
; 0.492 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.761      ;
; 0.499 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.768      ;
; 0.501 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.770      ;
; 0.503 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.772      ;
; 0.505 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.774      ;
; 0.506 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.775      ;
; 0.507 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.776      ;
; 0.597 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.865      ;
; 0.597 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.598 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.867      ;
; 0.599 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[38]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.868      ;
; 0.599 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.868      ;
; 0.599 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.868      ;
; 0.600 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.869      ;
; 0.617 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.886      ;
; 0.617 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.886      ;
; 0.620 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.889      ;
; 0.621 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.890      ;
; 0.622 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.890      ;
; 0.641 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.909      ;
; 0.641 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.910      ;
; 0.657 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.925      ;
; 0.657 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.925      ;
; 0.685 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.954      ;
; 0.688 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.957      ;
; 0.689 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.959      ;
; 0.690 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.959      ;
; 0.692 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.065      ;
; 0.712 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.084      ;
; 0.741 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.113      ;
; 0.745 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.117      ;
; 0.746 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.118      ;
; 0.748 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.120      ;
; 0.749 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.121      ;
; 0.749 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 1.120      ;
; 0.751 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 1.122      ;
; 0.755 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.127      ;
; 0.758 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.130      ;
; 0.763 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 1.134      ;
; 0.774 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.146      ;
; 0.775 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 1.146      ;
; 0.783 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.052      ;
; 0.797 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.169      ;
; 0.819 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.191      ;
; 0.819 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.191      ;
; 0.821 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.193      ;
; 0.827 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.096      ;
; 0.846 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.115      ;
; 0.851 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.223      ;
; 0.856 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 1.227      ;
; 0.868 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 1.239      ;
; 0.868 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.134      ;
; 0.873 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 1.244      ;
; 0.876 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.248      ;
; 0.877 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.249      ;
; 0.878 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.146      ;
; 0.883 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.255      ;
; 0.892 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.016      ; 1.020      ;
; 0.895 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.267      ;
; 0.903 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.172      ;
; 0.913 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.016      ; 1.041      ;
; 0.919 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.291      ;
; 0.950 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.223      ;
; 0.950 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.223      ;
; 0.961 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.333      ;
; 0.962 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.235      ;
; 0.966 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.239      ;
; 0.971 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.343      ;
; 0.981 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.353      ;
; 0.982 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.251      ;
; 0.984 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.257      ;
; 0.985 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.258      ;
; 0.995 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.260      ;
; 1.046 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.314      ;
; 1.048 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.316      ;
; 1.050 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.178      ;
; 1.085 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.017      ; 1.214      ;
; 1.112 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.239      ;
; 1.123 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.018      ; 1.249      ;
; 1.138 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.406      ;
; 1.142 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.017      ; 1.271      ;
; 1.152 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 1.283      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sdrclk_out_clock'                                                                                                                                    ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node    ; Launch Clock                                   ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; 2.505 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 0.000        ; 3.295      ; 5.800      ;
; 7.302 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; -5.000       ; 3.295      ; 5.597      ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sdram_clock'                                                                                                                                               ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node    ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; 4.345 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_12 ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.032     ; 3.194      ;
; 4.345 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_11 ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.032     ; 3.194      ;
; 4.347 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_13 ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.034     ; 3.194      ;
; 4.347 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_10 ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.034     ; 3.194      ;
; 4.348 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_15 ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.035     ; 3.194      ;
; 4.348 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_14 ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.035     ; 3.194      ;
; 4.348 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_9  ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.035     ; 3.194      ;
; 4.348 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_8  ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.035     ; 3.194      ;
; 4.350 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_6  ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.037     ; 3.194      ;
; 4.350 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_5  ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.037     ; 3.194      ;
; 4.353 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_7  ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.040     ; 3.194      ;
; 4.354 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_4  ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.041     ; 3.194      ;
; 4.354 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_3  ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.041     ; 3.194      ;
; 4.355 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_2  ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.042     ; 3.194      ;
; 4.356 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_1  ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.043     ; 3.194      ;
; 4.356 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe               ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.043     ; 3.194      ;
; 4.718 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]       ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.026     ; 3.573      ;
; 4.718 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]       ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.026     ; 3.573      ;
; 4.720 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]       ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.028     ; 3.573      ;
; 4.720 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]       ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.028     ; 3.573      ;
; 4.721 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]       ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.029     ; 3.573      ;
; 4.721 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]       ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.029     ; 3.573      ;
; 4.721 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[9]        ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.029     ; 3.573      ;
; 4.721 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[8]        ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.029     ; 3.573      ;
; 4.723 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[6]        ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.031     ; 3.573      ;
; 4.723 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[5]        ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.031     ; 3.573      ;
; 4.724 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[1]         ; SDR_DQM[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.032     ; 3.573      ;
; 4.724 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[12]       ; SDR_A[12]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.032     ; 3.573      ;
; 4.724 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[11]       ; SDR_A[11]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.032     ; 3.573      ;
; 4.724 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[9]        ; SDR_A[9]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.032     ; 3.573      ;
; 4.724 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[8]        ; SDR_A[8]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.032     ; 3.573      ;
; 4.726 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[0]         ; SDR_DQM[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.034     ; 3.573      ;
; 4.726 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[7]        ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.034     ; 3.573      ;
; 4.727 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]        ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.035     ; 3.573      ;
; 4.727 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[3]        ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.035     ; 3.573      ;
; 4.728 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[2]        ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.036     ; 3.573      ;
; 4.729 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]        ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.037     ; 3.573      ;
; 4.729 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[0]        ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.037     ; 3.573      ;
; 4.730 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[0]         ; SDR_WE_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.038     ; 3.573      ;
; 4.730 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[1]         ; SDR_CAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.038     ; 3.573      ;
; 4.732 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[7]        ; SDR_A[7]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.006     ; 3.607      ;
; 4.732 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[6]        ; SDR_A[6]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.006     ; 3.607      ;
; 4.733 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[2]         ; SDR_RAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.041     ; 3.573      ;
; 4.733 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[1]        ; SDR_BA[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.041     ; 3.573      ;
; 4.733 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[0]        ; SDR_BA[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.041     ; 3.573      ;
; 4.733 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[3]         ; SDR_CS_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.041     ; 3.573      ;
; 4.742 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[4]        ; SDR_A[4]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.016     ; 3.607      ;
; 4.743 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[5]        ; SDR_A[5]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.017     ; 3.607      ;
; 4.745 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[3]        ; SDR_A[3]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.019     ; 3.607      ;
; 4.912 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[1]        ; SDR_A[1]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.019     ; 3.774      ;
; 4.915 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[2]        ; SDR_A[2]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.022     ; 3.774      ;
; 4.915 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[0]        ; SDR_A[0]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.022     ; 3.774      ;
; 4.919 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[10]       ; SDR_A[10]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.026     ; 3.774      ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.483 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[0]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.134     ; 4.385      ;
; 5.483 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[1]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.134     ; 4.385      ;
; 5.483 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[3]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.134     ; 4.385      ;
; 5.483 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[2]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.134     ; 4.385      ;
; 5.483 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[4]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.134     ; 4.385      ;
; 5.483 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|fiforeset_reg                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.134     ; 4.385      ;
; 5.484 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.153     ; 4.365      ;
; 5.484 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_fstart_reg[2]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.363      ;
; 5.484 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_START                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.142     ; 4.376      ;
; 5.484 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_IDLE                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.149     ; 4.369      ;
; 5.484 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_BURSTWRITE                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.149     ; 4.369      ;
; 5.484 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_LOOP                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.149     ; 4.369      ;
; 5.484 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_SETUP                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.149     ; 4.369      ;
; 5.484 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|done_reg                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.149     ; 4.369      ;
; 5.484 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|write_reg                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.149     ; 4.369      ;
; 5.495 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|cdb_vsyncin_reg[1]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.134     ; 4.373      ;
; 5.495 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|cdb_vsyncin_reg[2]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.134     ; 4.373      ;
; 5.495 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|exec_in_reg[0]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.124     ; 4.383      ;
; 5.495 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|fsync_in_reg[0]                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.124     ; 4.383      ;
; 5.495 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|fsync_in_reg[1]                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.124     ; 4.383      ;
; 5.891 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_SETUP                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.251      ; 4.362      ;
; 5.891 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.251      ; 4.362      ;
; 5.891 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.251      ; 4.362      ;
; 5.926 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[14]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 3.745      ;
; 5.926 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[11]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 3.742      ;
; 5.926 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[15]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 3.745      ;
; 5.926 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[12]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 3.742      ;
; 5.926 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[9]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 3.745      ;
; 5.926 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[13]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.197     ; 3.744      ;
; 5.926 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[10]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.197     ; 3.744      ;
; 5.926 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[8]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 3.745      ;
; 5.931 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[6]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.747      ;
; 5.931 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[3]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.185     ; 3.751      ;
; 5.931 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[7]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.186     ; 3.750      ;
; 5.931 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[4]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.185     ; 3.751      ;
; 5.931 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[1]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.183     ; 3.753      ;
; 5.931 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[5]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.747      ;
; 5.931 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[2]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.184     ; 3.752      ;
; 5.931 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[0]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.183     ; 3.753      ;
; 5.934 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_START                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.290      ; 4.358      ;
; 5.934 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.293      ; 4.361      ;
; 5.935 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_LOOP                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.296      ; 4.363      ;
; 5.935 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_fstart_reg[1]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.296      ; 4.363      ;
; 5.935 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.296      ; 4.363      ;
; 5.964 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|exec_in_reg[1]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.331      ; 4.369      ;
; 5.964 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|fsync_in_reg[2]                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.331      ; 4.369      ;
; 6.004 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[8]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 3.771      ;
; 6.004 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[12]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 3.771      ;
; 6.004 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[11]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 3.771      ;
; 6.004 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[9]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 3.771      ;
; 6.005 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[1]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 3.770      ;
; 6.005 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 3.767      ;
; 6.005 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 3.767      ;
; 6.005 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 3.766      ;
; 6.005 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[9]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 3.767      ;
; 6.005 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[8]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 3.767      ;
; 6.005 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 3.766      ;
; 6.005 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 3.764      ;
; 6.005 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 3.764      ;
; 6.009 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[1]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 3.780      ;
; 6.010 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[0]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 3.772      ;
; 6.010 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[7]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 3.772      ;
; 6.010 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[6]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.769      ;
; 6.010 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[5]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.769      ;
; 6.010 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 3.773      ;
; 6.010 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[3]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 3.773      ;
; 6.010 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[2]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 3.774      ;
; 6.010 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 3.775      ;
; 6.010 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[0]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 3.775      ;
; 6.010 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[0]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 3.779      ;
; 6.093 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[7]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.126     ; 3.657      ;
; 6.093 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[6]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.126     ; 3.657      ;
; 6.094 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[5]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 3.667      ;
; 6.094 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[4]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.116     ; 3.666      ;
; 6.109 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[2]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 3.662      ;
; 6.109 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[0]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 3.662      ;
; 6.109 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[10]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 3.666      ;
; 6.110 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[3]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 3.658      ;
; 6.110 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[1]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 3.658      ;
; 6.164 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_15                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.579      ;
; 6.164 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_8                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.579      ;
; 6.164 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_9                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.579      ;
; 6.164 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_10                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 3.578      ;
; 6.164 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_11                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 3.576      ;
; 6.164 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_12                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 3.576      ;
; 6.164 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_13                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 3.578      ;
; 6.164 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_14                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.579      ;
; 6.169 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.587      ;
; 6.169 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_1                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.587      ;
; 6.169 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_2                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 3.586      ;
; 6.169 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_3                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 3.585      ;
; 6.169 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_4                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 3.585      ;
; 6.169 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_5                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 3.581      ;
; 6.169 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_6                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 3.581      ;
; 6.169 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_7                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 3.584      ;
; 6.217 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[3]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 3.572      ;
; 6.217 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[1]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 3.569      ;
; 6.217 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[2]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 3.572      ;
; 6.217 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[0]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 3.569      ;
; 6.369 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|out_payload[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.242      ; 3.797      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'DVP_PCLK'                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.867 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[1]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.070     ; 2.481      ;
; 7.969 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[7]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.071     ; 2.378      ;
; 7.969 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[3]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.071     ; 2.378      ;
; 7.999 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[8]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.071     ; 2.348      ;
; 7.999 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[2]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.071     ; 2.348      ;
; 7.999 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[5]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.071     ; 2.348      ;
; 7.999 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[0]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.071     ; 2.348      ;
; 8.044 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.078     ; 2.296      ;
; 8.044 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.078     ; 2.296      ;
; 8.044 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                         ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.078     ; 2.296      ;
; 8.044 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.078     ; 2.296      ;
; 8.044 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.078     ; 2.296      ;
; 8.044 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.078     ; 2.296      ;
; 8.044 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.078     ; 2.296      ;
; 8.044 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.078     ; 2.296      ;
; 8.044 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.078     ; 2.296      ;
; 8.044 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.078     ; 2.296      ;
; 8.044 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.078     ; 2.296      ;
; 8.204 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.078     ; 2.136      ;
; 8.204 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.078     ; 2.136      ;
; 8.204 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.078     ; 2.136      ;
; 8.204 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.078     ; 2.136      ;
; 8.204 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[7]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.078     ; 2.136      ;
; 8.204 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.078     ; 2.136      ;
; 8.204 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.078     ; 2.136      ;
; 8.204 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.078     ; 2.136      ;
; 8.204 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.078     ; 2.136      ;
; 8.204 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[12]                                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.078     ; 2.136      ;
; 8.204 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[1]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.078     ; 2.136      ;
; 8.204 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[0]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.078     ; 2.136      ;
; 8.390 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[3]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.955      ;
; 8.390 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[2]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.955      ;
; 8.390 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.955      ;
; 8.390 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.955      ;
; 8.390 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.955      ;
; 8.390 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.955      ;
; 8.390 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.955      ;
; 8.390 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.955      ;
; 8.390 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.955      ;
; 8.390 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.955      ;
; 8.390 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.955      ;
; 8.390 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.955      ;
; 8.399 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.946      ;
; 8.399 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.946      ;
; 8.399 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.946      ;
; 8.399 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.946      ;
; 8.399 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.946      ;
; 8.399 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.946      ;
; 8.399 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.946      ;
; 8.399 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.946      ;
; 8.399 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.946      ;
; 8.399 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.946      ;
; 8.399 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.946      ;
; 8.399 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.946      ;
; 8.612 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.330      ; 2.136      ;
; 8.612 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.330      ; 2.136      ;
; 8.929 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.416      ;
; 8.929 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[10]                                         ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.416      ;
; 8.929 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[9]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.416      ;
; 8.929 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[6]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.416      ;
; 8.929 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[4]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.416      ;
; 8.929 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.416      ;
; 8.929 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 1.416      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 11.828 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.493      ;
; 11.828 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.493      ;
; 11.828 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.493      ;
; 11.828 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.493      ;
; 11.828 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.493      ;
; 11.828 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.493      ;
; 11.828 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.493      ;
; 11.828 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.493      ;
; 11.828 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.493      ;
; 11.983 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.336      ;
; 11.983 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.336      ;
; 11.983 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.336      ;
; 11.983 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.336      ;
; 11.983 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.336      ;
; 11.983 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.336      ;
; 11.983 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.336      ;
; 11.983 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.336      ;
; 11.983 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.336      ;
; 12.034 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.287      ;
; 12.034 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.287      ;
; 12.034 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.287      ;
; 12.034 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.287      ;
; 12.034 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.287      ;
; 12.034 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.287      ;
; 12.034 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.287      ;
; 12.052 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.267      ;
; 12.052 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.267      ;
; 12.052 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 3.267      ;
; 12.177 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.144      ;
; 12.177 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.144      ;
; 12.177 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.144      ;
; 12.177 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.144      ;
; 12.177 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.144      ;
; 12.177 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.144      ;
; 12.177 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.144      ;
; 12.177 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.144      ;
; 12.177 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.144      ;
; 12.332 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 2.987      ;
; 12.332 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 2.987      ;
; 12.332 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 2.987      ;
; 12.332 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 2.987      ;
; 12.332 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 2.987      ;
; 12.332 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 2.987      ;
; 12.332 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 2.987      ;
; 12.332 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 2.987      ;
; 12.332 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 2.987      ;
; 12.383 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 2.938      ;
; 12.383 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 2.938      ;
; 12.383 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 2.938      ;
; 12.383 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 2.938      ;
; 12.383 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 2.938      ;
; 12.383 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 2.938      ;
; 12.383 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 2.938      ;
; 12.401 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 2.918      ;
; 12.401 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 2.918      ;
; 12.401 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 2.918      ;
; 12.812 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[6]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 2.482      ;
; 12.812 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[9]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 2.482      ;
; 12.812 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[6]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 2.482      ;
; 12.812 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[9]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 2.482      ;
; 12.952 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[7]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.085     ; 2.349      ;
; 12.952 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[4]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.085     ; 2.349      ;
; 12.952 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[2]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.085     ; 2.349      ;
; 12.952 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[5]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.085     ; 2.349      ;
; 13.103 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.203      ; 2.408      ;
; 13.103 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.203      ; 2.408      ;
; 13.103 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.203      ; 2.408      ;
; 13.103 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.203      ; 2.408      ;
; 13.133 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.190      ; 2.365      ;
; 13.133 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.190      ; 2.365      ;
; 13.133 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.190      ; 2.365      ;
; 13.133 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.190      ; 2.365      ;
; 13.140 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.191      ; 2.359      ;
; 13.140 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.191      ; 2.359      ;
; 13.140 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.191      ; 2.359      ;
; 13.140 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.191      ; 2.359      ;
; 13.151 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[10]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.085     ; 2.150      ;
; 13.151 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[8]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.085     ; 2.150      ;
; 13.151 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[3]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.085     ; 2.150      ;
; 13.151 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[1]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.085     ; 2.150      ;
; 13.151 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[0]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.085     ; 2.150      ;
; 13.151 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.085     ; 2.150      ;
; 13.151 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[1]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.085     ; 2.150      ;
; 13.151 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[8]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.085     ; 2.150      ;
; 13.151 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.085     ; 2.150      ;
; 13.151 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[0]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.085     ; 2.150      ;
; 13.151 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.085     ; 2.150      ;
; 13.151 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[1]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.085     ; 2.150      ;
; 13.151 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[8]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.085     ; 2.150      ;
; 13.151 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.085     ; 2.150      ;
; 13.154 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.191      ; 2.345      ;
; 13.154 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.191      ; 2.345      ;
; 13.154 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.191      ; 2.345      ;
; 13.154 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.191      ; 2.345      ;
; 13.218 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[0]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.314      ; 2.482      ;
; 13.218 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.314      ; 2.482      ;
; 13.218 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[9]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.314      ; 2.482      ;
; 13.218 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[6]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.314      ; 2.482      ;
; 13.220 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.209      ; 2.412      ;
; 13.250 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.196      ; 2.369      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 35.063 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.869      ;
; 35.063 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.869      ;
; 35.063 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.869      ;
; 35.063 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.869      ;
; 35.063 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.869      ;
; 35.063 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.869      ;
; 35.096 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.837      ;
; 35.096 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.837      ;
; 35.096 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.837      ;
; 35.096 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.837      ;
; 35.096 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.837      ;
; 35.097 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.833      ;
; 35.097 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.833      ;
; 35.097 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.833      ;
; 35.097 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.833      ;
; 35.097 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.833      ;
; 35.097 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.833      ;
; 35.097 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.833      ;
; 35.097 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.833      ;
; 35.098 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 4.853      ;
; 35.098 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 4.853      ;
; 35.098 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 4.853      ;
; 35.098 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 4.853      ;
; 35.098 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 4.853      ;
; 35.098 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 4.853      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 4.852      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 4.852      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[112]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 4.852      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 4.852      ;
; 35.103 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 4.832      ;
; 35.103 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 4.832      ;
; 35.103 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 4.832      ;
; 35.103 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 4.832      ;
; 35.103 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 4.832      ;
; 35.103 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 4.832      ;
; 35.103 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 4.832      ;
; 35.104 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.066     ; 4.832      ;
; 35.104 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.066     ; 4.832      ;
; 35.104 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.066     ; 4.832      ;
; 35.104 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.066     ; 4.832      ;
; 35.104 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.066     ; 4.832      ;
; 35.104 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.066     ; 4.832      ;
; 35.104 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.066     ; 4.832      ;
; 35.107 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 4.856      ;
; 35.107 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 4.856      ;
; 35.107 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 4.856      ;
; 35.107 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 4.856      ;
; 35.107 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 4.856      ;
; 35.107 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 4.856      ;
; 35.141 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 4.823      ;
; 35.141 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 4.823      ;
; 35.141 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 4.823      ;
; 35.141 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 4.823      ;
; 35.141 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 4.822      ;
; 35.141 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 4.823      ;
; 35.141 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 4.823      ;
; 35.141 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 4.823      ;
; 35.141 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 4.822      ;
; 35.141 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 4.822      ;
; 35.141 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.789      ;
; 35.148 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 4.816      ;
; 35.148 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 4.816      ;
; 35.148 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 4.816      ;
; 35.148 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 4.816      ;
; 35.148 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 4.816      ;
; 35.148 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 4.816      ;
; 35.149 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 4.815      ;
; 35.149 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 4.815      ;
; 35.149 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 4.815      ;
; 35.149 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 4.815      ;
; 35.149 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 4.815      ;
; 35.555 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][8]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.395      ;
; 35.555 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][24]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 4.394      ;
; 35.555 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 4.394      ;
; 35.555 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[24]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 4.394      ;
; 35.555 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.395      ;
; 35.555 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[13]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.395      ;
; 35.555 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[13]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.395      ;
; 35.555 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][15]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.395      ;
; 35.555 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.395      ;
; 35.555 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[15]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.395      ;
; 35.555 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[15]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.395      ;
; 35.555 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 4.394      ;
; 35.555 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[11]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 4.394      ;
; 35.555 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][30]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.395      ;
; 35.555 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[30]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.395      ;
; 35.555 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[16]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 4.394      ;
; 35.555 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[13]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.395      ;
; 35.556 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.394      ;
; 35.556 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[8]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.394      ;
; 35.556 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[24]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 4.393      ;
; 35.556 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[24]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 4.393      ;
; 35.556 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][17]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.394      ;
; 35.556 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[17]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.394      ;
; 35.556 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][31]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.394      ;
; 35.556 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.394      ;
; 35.556 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[31]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.394      ;
; 35.556 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[31]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.394      ;
; 35.556 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][11]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.394      ;
; 35.556 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[22]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.394      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.954 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[2]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.581      ; 1.730      ;
; 1.054 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.321      ;
; 1.054 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.321      ;
; 1.054 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.321      ;
; 1.068 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[0]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.336      ;
; 1.068 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[1]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.336      ;
; 1.068 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[2]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.336      ;
; 1.068 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[5]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.336      ;
; 1.068 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[8]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.336      ;
; 1.068 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[4]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.336      ;
; 1.068 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[7]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.336      ;
; 1.158 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.539      ; 1.892      ;
; 1.158 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.539      ; 1.892      ;
; 1.158 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.539      ; 1.892      ;
; 1.158 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.539      ; 1.892      ;
; 1.158 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.539      ; 1.892      ;
; 1.158 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.539      ; 1.892      ;
; 1.288 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.539      ; 2.022      ;
; 1.288 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.539      ; 2.022      ;
; 1.288 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.539      ; 2.022      ;
; 1.288 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.539      ; 2.022      ;
; 1.288 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.539      ; 2.022      ;
; 1.295 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[0]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.564      ;
; 1.295 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.564      ;
; 1.295 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.564      ;
; 1.295 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.564      ;
; 1.295 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.564      ;
; 1.295 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.564      ;
; 1.295 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.564      ;
; 1.295 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[4]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.564      ;
; 1.295 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[6]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.564      ;
; 1.295 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[5]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.564      ;
; 1.295 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[1]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.564      ;
; 1.295 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.564      ;
; 1.295 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.564      ;
; 1.389 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|first_burst_stalled                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.654      ;
; 1.399 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.667      ;
; 1.399 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.667      ;
; 1.399 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.667      ;
; 1.399 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.667      ;
; 1.399 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.667      ;
; 1.399 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.667      ;
; 1.399 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.667      ;
; 1.399 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.667      ;
; 1.399 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.667      ;
; 1.399 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.667      ;
; 1.456 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[7]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.726      ;
; 1.456 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.726      ;
; 1.456 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.726      ;
; 1.456 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.726      ;
; 1.456 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.726      ;
; 1.456 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.726      ;
; 1.456 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.726      ;
; 1.456 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.726      ;
; 1.456 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[9]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.726      ;
; 1.456 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[10]                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.726      ;
; 1.456 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[8]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.726      ;
; 1.456 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[3]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.726      ;
; 1.456 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[10]                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.726      ;
; 1.459 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[3]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.730      ;
; 1.535 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~portb_address_reg0                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 2.112      ;
; 1.606 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[24]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.871      ;
; 1.606 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|first_burst_stalled                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.871      ;
; 1.606 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[13]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.871      ;
; 1.606 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[14]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.871      ;
; 1.606 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[15]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.871      ;
; 1.606 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[16]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.871      ;
; 1.606 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[17]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.871      ;
; 1.606 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[18]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.871      ;
; 1.606 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[19]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.871      ;
; 1.606 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[20]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.871      ;
; 1.606 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[21]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.871      ;
; 1.606 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[23]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.871      ;
; 1.606 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[22]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.871      ;
; 1.625 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_8d9:wrfull_reg|dffe14a[0]                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.892      ;
; 1.625 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.892      ;
; 1.625 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.892      ;
; 1.625 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.892      ;
; 1.625 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.892      ;
; 1.625 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.892      ;
; 1.625 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.892      ;
; 1.625 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.892      ;
; 1.682 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[2]                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.948      ;
; 1.682 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[3]                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.948      ;
; 1.682 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[9]                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.948      ;
; 1.682 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[4]                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.948      ;
; 1.682 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[5]                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.948      ;
; 1.682 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[6]                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.948      ;
; 1.682 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[7]                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.948      ;
; 1.682 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[8]                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.948      ;
; 1.682 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[10]                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.948      ;
; 1.684 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cam_m1_agent|hold_waitrequest                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 2.374      ;
; 1.689 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[2]                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.955      ;
; 1.689 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[3]                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.955      ;
; 1.689 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[4]                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.955      ;
; 1.689 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[5]                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.955      ;
; 1.689 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[6]                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.955      ;
; 1.689 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[7]                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.955      ;
; 1.689 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[8]                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.955      ;
; 1.689 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[9]                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.955      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'DVP_PCLK'                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.046 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[10]                                         ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[9]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[6]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[4]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 1.314      ;
; 1.210 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.492      ; 1.897      ;
; 1.210 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.492      ; 1.897      ;
; 1.449 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.716      ;
; 1.449 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.716      ;
; 1.449 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.716      ;
; 1.449 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.716      ;
; 1.449 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.716      ;
; 1.449 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.716      ;
; 1.449 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.716      ;
; 1.449 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.716      ;
; 1.449 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.716      ;
; 1.449 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.716      ;
; 1.449 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.716      ;
; 1.449 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.716      ;
; 1.460 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[3]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.727      ;
; 1.460 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[2]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.727      ;
; 1.460 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.727      ;
; 1.460 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.727      ;
; 1.460 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.727      ;
; 1.460 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.727      ;
; 1.460 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.727      ;
; 1.460 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.727      ;
; 1.460 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.727      ;
; 1.460 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.727      ;
; 1.460 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.727      ;
; 1.460 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.727      ;
; 1.635 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.067      ; 1.897      ;
; 1.635 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.067      ; 1.897      ;
; 1.635 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.067      ; 1.897      ;
; 1.635 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.067      ; 1.897      ;
; 1.635 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[7]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.067      ; 1.897      ;
; 1.635 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.067      ; 1.897      ;
; 1.635 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.067      ; 1.897      ;
; 1.635 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                                                 ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.067      ; 1.897      ;
; 1.635 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                                                 ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.067      ; 1.897      ;
; 1.635 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[12]                                                 ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.067      ; 1.897      ;
; 1.635 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[1]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.067      ; 1.897      ;
; 1.635 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[0]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.067      ; 1.897      ;
; 1.733 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.067      ; 1.995      ;
; 1.733 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.067      ; 1.995      ;
; 1.733 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                         ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.067      ; 1.995      ;
; 1.733 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.067      ; 1.995      ;
; 1.733 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.067      ; 1.995      ;
; 1.733 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.067      ; 1.995      ;
; 1.733 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.067      ; 1.995      ;
; 1.733 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.067      ; 1.995      ;
; 1.733 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.067      ; 1.995      ;
; 1.733 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.067      ; 1.995      ;
; 1.733 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.067      ; 1.995      ;
; 1.792 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[8]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.074      ; 2.061      ;
; 1.792 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[2]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.074      ; 2.061      ;
; 1.792 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[5]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.074      ; 2.061      ;
; 1.792 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[0]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.074      ; 2.061      ;
; 1.810 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[7]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.074      ; 2.079      ;
; 1.810 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[3]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.074      ; 2.079      ;
; 1.897 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[1]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.075      ; 2.167      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.381 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 2.060      ;
; 1.381 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 2.060      ;
; 1.381 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 2.060      ;
; 1.381 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[2]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 2.060      ;
; 1.381 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 2.060      ;
; 1.381 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 2.060      ;
; 1.381 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[7]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 2.060      ;
; 1.381 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[2]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 2.060      ;
; 1.381 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 2.060      ;
; 1.381 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 2.060      ;
; 1.381 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[7]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 2.060      ;
; 1.477 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.745      ;
; 1.477 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.745      ;
; 1.477 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.745      ;
; 1.477 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.745      ;
; 1.477 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.745      ;
; 1.477 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.745      ;
; 1.477 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a2                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.745      ;
; 1.477 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.745      ;
; 1.477 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.745      ;
; 1.477 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.745      ;
; 1.477 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.745      ;
; 1.477 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.745      ;
; 1.528 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[0]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 2.199      ;
; 1.528 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 2.199      ;
; 1.528 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[9]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 2.199      ;
; 1.528 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[6]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 2.199      ;
; 1.547 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 2.065      ;
; 1.547 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 2.065      ;
; 1.547 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 2.065      ;
; 1.547 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 2.065      ;
; 1.560 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 2.125      ;
; 1.563 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 2.081      ;
; 1.563 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 2.081      ;
; 1.563 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 2.081      ;
; 1.563 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 2.081      ;
; 1.570 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.327      ; 2.087      ;
; 1.570 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.327      ; 2.087      ;
; 1.570 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.327      ; 2.087      ;
; 1.570 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.327      ; 2.087      ;
; 1.575 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 2.105      ;
; 1.575 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 2.105      ;
; 1.575 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 2.105      ;
; 1.575 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 2.105      ;
; 1.576 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 2.141      ;
; 1.583 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 2.147      ;
; 1.588 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 2.165      ;
; 1.667 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[10]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.922      ;
; 1.667 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[8]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.922      ;
; 1.667 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[3]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.922      ;
; 1.667 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[1]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.922      ;
; 1.667 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[0]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.922      ;
; 1.667 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.922      ;
; 1.667 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[1]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.922      ;
; 1.667 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[8]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.922      ;
; 1.667 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.922      ;
; 1.667 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[0]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.922      ;
; 1.667 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.922      ;
; 1.667 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[1]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.922      ;
; 1.667 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[8]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.922      ;
; 1.667 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.922      ;
; 1.804 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[7]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.060      ;
; 1.804 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[4]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.060      ;
; 1.804 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[2]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.060      ;
; 1.804 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[5]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.060      ;
; 1.950 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[6]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.199      ;
; 1.950 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[9]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.199      ;
; 1.950 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[6]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.199      ;
; 1.950 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[9]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.199      ;
; 2.296 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.570      ;
; 2.296 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.570      ;
; 2.296 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.570      ;
; 2.313 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.589      ;
; 2.313 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.589      ;
; 2.313 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.589      ;
; 2.313 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.589      ;
; 2.313 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.589      ;
; 2.313 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.589      ;
; 2.313 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.589      ;
; 2.357 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.631      ;
; 2.357 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.631      ;
; 2.357 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.631      ;
; 2.357 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.631      ;
; 2.357 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.631      ;
; 2.357 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.631      ;
; 2.357 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.631      ;
; 2.357 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.631      ;
; 2.357 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.631      ;
; 2.449 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.725      ;
; 2.449 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.725      ;
; 2.449 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.725      ;
; 2.449 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.725      ;
; 2.449 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.725      ;
; 2.449 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.725      ;
; 2.449 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.725      ;
; 2.449 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.725      ;
; 2.449 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.725      ;
; 2.625 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.899      ;
; 2.625 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.899      ;
; 2.625 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.899      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 3.626 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.894      ;
; 3.626 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[3]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.894      ;
; 3.626 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[8]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.894      ;
; 3.626 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[5]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.894      ;
; 3.626 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[6]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.894      ;
; 3.626 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[7]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.894      ;
; 3.626 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.894      ;
; 3.626 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.894      ;
; 3.626 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.894      ;
; 3.626 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.894      ;
; 3.626 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.894      ;
; 3.626 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.894      ;
; 3.627 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 3.923      ;
; 3.627 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 3.923      ;
; 3.627 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 3.923      ;
; 3.627 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 3.923      ;
; 3.627 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 3.923      ;
; 3.627 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[0]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 3.924      ;
; 3.627 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_IDLE                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 3.924      ;
; 3.627 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|ready_reg                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 3.924      ;
; 3.627 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|waitreq_reg                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 3.924      ;
; 3.627 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|camreset_reg                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 3.924      ;
; 3.627 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|irqena_reg                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 3.923      ;
; 3.627 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|continuous_reg                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 3.923      ;
; 3.627 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|execution_reg                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 3.923      ;
; 3.627 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[31]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 3.924      ;
; 3.627 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fsync_in_reg[1]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 3.921      ;
; 3.627 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fsync_in_reg[2]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 3.921      ;
; 3.627 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][83]                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 3.923      ;
; 3.627 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 3.923      ;
; 3.627 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|done_in_reg[1]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 3.921      ;
; 3.627 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|done_in_reg[2]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 3.921      ;
; 3.627 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fiforeset_reg                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 3.921      ;
; 3.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.114      ; 3.937      ;
; 3.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.114      ; 3.937      ;
; 3.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.114      ; 3.937      ;
; 3.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.114      ; 3.937      ;
; 3.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.114      ; 3.937      ;
; 3.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.114      ; 3.937      ;
; 3.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][83]                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.114      ; 3.937      ;
; 3.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][83]                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.114      ; 3.937      ;
; 3.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[0]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.915      ;
; 3.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[0]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.915      ;
; 3.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[2]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.915      ;
; 3.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[3]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.915      ;
; 3.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[5]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.915      ;
; 3.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[4]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.915      ;
; 3.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[6]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.915      ;
; 3.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[8]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.915      ;
; 3.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[2]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.915      ;
; 3.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[3]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.915      ;
; 3.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[5]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.915      ;
; 3.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[4]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.915      ;
; 3.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[6]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.915      ;
; 3.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[8]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.915      ;
; 3.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[0]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.113      ; 3.937      ;
; 3.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[2]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.113      ; 3.937      ;
; 3.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[1]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.113      ; 3.937      ;
; 3.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[3]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.113      ; 3.937      ;
; 3.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[0]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.113      ; 3.937      ;
; 3.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[1]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.113      ; 3.937      ;
; 3.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|irqreq_reg                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.112      ; 3.936      ;
; 3.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[19]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.112      ; 3.936      ;
; 3.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[2]                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.112      ; 3.936      ;
; 3.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[27]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.112      ; 3.936      ;
; 3.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[30]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.112      ; 3.936      ;
; 3.631 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[9]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 3.914      ;
; 3.631 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 3.914      ;
; 3.631 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[30]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 3.914      ;
; 3.631 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 3.914      ;
; 3.631 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[16]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 3.914      ;
; 3.631 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 3.914      ;
; 3.631 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[18]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 3.914      ;
; 3.631 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[9]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 3.914      ;
; 3.631 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[27]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 3.914      ;
; 3.631 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[30]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 3.914      ;
; 3.631 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[31]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 3.914      ;
; 3.631 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[16]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 3.914      ;
; 3.631 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[17]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 3.914      ;
; 3.631 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[18]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 3.914      ;
; 3.634 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][16]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 3.937      ;
; 3.634 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 3.937      ;
; 3.634 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[16]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 3.936      ;
; 3.634 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|read_latency_shift_reg[0]             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.110      ; 3.939      ;
; 3.634 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.110      ; 3.939      ;
; 3.634 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.110      ; 3.939      ;
; 3.634 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 3.937      ;
; 3.634 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 3.937      ;
; 3.634 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_waitrequest                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 3.937      ;
; 3.634 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_led:led|data_out[3]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 3.938      ;
; 3.634 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_led:led|data_out[1]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 3.938      ;
; 3.634 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_led:led|data_out[2]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 3.938      ;
; 3.634 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_led:led|data_out[0]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 3.938      ;
; 3.634 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|read_latency_shift_reg[0]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 3.937      ;
; 3.634 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[0]                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 3.937      ;
; 3.634 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[1]                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 3.937      ;
; 3.634 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 3.937      ;
; 3.634 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 3.937      ;
; 3.634 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[18]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 3.937      ;
; 3.634 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[21]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 3.936      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 66
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.273
Worst Case Available Settling Time: 12.178 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[1] ; 1.986  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; 2.863  ; 0.000         ;
; sdrclk_out_clock                               ; 3.541  ; 0.000         ;
; sdram_clock                                    ; 5.745  ; 0.000         ;
; DVP_PCLK                                       ; 8.004  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 10.602 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 33.700 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.134 ; 0.000         ;
; DVP_PCLK                                       ; 0.148 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.180 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.186 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.193 ; 0.000         ;
; sdrclk_out_clock                               ; 1.234 ; 0.000         ;
; sdram_clock                                    ; 2.804 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 7.713  ; 0.000         ;
; DVP_PCLK                                       ; 9.183  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.656 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 37.524 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.470 ; 0.000         ;
; DVP_PCLK                                       ; 0.486 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.664 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 1.791 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[1] ; 1.076  ; 0.000         ;
; DVP_PCLK                                       ; 4.302  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; 4.733  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 7.429  ; 0.000         ;
; CLOCK_50                                       ; 9.423  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 19.795 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.986 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 1.043      ;
; 1.992 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 1.037      ;
; 1.994 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 1.035      ;
; 1.996 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 1.033      ;
; 1.997 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 1.032      ;
; 1.998 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 1.031      ;
; 1.999 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 1.030      ;
; 2.000 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 1.029      ;
; 2.004 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 1.025      ;
; 2.017 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 1.012      ;
; 2.027 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.055     ; 0.933      ;
; 2.045 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.061     ; 0.768      ;
; 2.053 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.974      ;
; 2.084 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.945      ;
; 2.112 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.917      ;
; 2.119 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.058     ; 0.697      ;
; 2.145 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.061     ; 0.809      ;
; 2.147 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.059     ; 0.619      ;
; 2.147 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.057     ; 0.670      ;
; 2.149 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.057     ; 0.668      ;
; 2.159 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.868      ;
; 2.162 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.865      ;
; 2.171 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.856      ;
; 2.212 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.057     ; 0.747      ;
; 2.215 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.057     ; 0.602      ;
; 2.218 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.809      ;
; 2.220 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.807      ;
; 2.221 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.806      ;
; 2.234 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.792      ;
; 2.235 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.791      ;
; 2.238 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.033     ; 0.792      ;
; 2.238 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.788      ;
; 2.239 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.789      ;
; 2.245 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.781      ;
; 2.246 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.086     ; 0.731      ;
; 2.255 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.086     ; 0.722      ;
; 2.256 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.086     ; 0.721      ;
; 2.256 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.060     ; 0.509      ;
; 2.262 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.060     ; 0.503      ;
; 2.268 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.086     ; 0.709      ;
; 2.273 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.754      ;
; 2.313 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.060     ; 0.643      ;
; 2.315 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.060     ; 0.641      ;
; 2.319 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.706      ;
; 2.320 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.086     ; 0.657      ;
; 2.330 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.086     ; 0.647      ;
; 2.332 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.058     ; 0.625      ;
; 2.335 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.086     ; 0.642      ;
; 2.336 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.086     ; 0.641      ;
; 2.336 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.059     ; 0.620      ;
; 2.337 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.086     ; 0.640      ;
; 2.337 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.688      ;
; 2.339 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.086     ; 0.638      ;
; 2.339 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.086     ; 0.638      ;
; 2.340 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.086     ; 0.637      ;
; 2.341 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.086     ; 0.636      ;
; 2.341 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.059     ; 0.615      ;
; 2.344 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.087     ; 0.632      ;
; 2.346 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.085     ; 0.632      ;
; 2.347 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.041     ; 0.675      ;
; 2.348 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.033     ; 0.682      ;
; 2.350 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.033     ; 0.680      ;
; 2.352 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.086     ; 0.625      ;
; 2.353 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.085     ; 0.625      ;
; 2.354 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.086     ; 0.623      ;
; 2.355 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.086     ; 0.622      ;
; 2.357 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.086     ; 0.620      ;
; 2.358 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.086     ; 0.619      ;
; 2.358 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.670      ;
; 2.359 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.669      ;
; 2.362 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.086     ; 0.615      ;
; 2.362 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.666      ;
; 2.365 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.086     ; 0.612      ;
; 2.368 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.086     ; 0.609      ;
; 2.369 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.086     ; 0.608      ;
; 2.369 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.033     ; 0.661      ;
; 2.369 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.033     ; 0.661      ;
; 2.371 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.085     ; 0.607      ;
; 2.374 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.652      ;
; 2.402 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.624      ;
; 2.406 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.085     ; 0.572      ;
; 2.416 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.085     ; 0.562      ;
; 2.425 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.040     ; 0.598      ;
; 2.434 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.086     ; 0.543      ;
; 2.439 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.087     ; 0.537      ;
; 2.440 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.587      ;
; 2.445 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.581      ;
; 2.482 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.544      ;
; 2.485 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.541      ;
; 2.485 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.541      ;
; 2.486 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.540      ;
; 2.493 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.533      ;
; 2.497 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.529      ;
; 2.499 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.528      ;
; 2.514 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.512      ;
; 2.517 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.509      ;
; 2.547 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.479      ;
; 2.547 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.479      ;
; 2.560 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.467      ;
; 2.561 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.466      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.863 ; SDR_DQ[11]                                                                                                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[11]                                                                                                                    ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.312     ; 0.901      ;
; 2.863 ; SDR_DQ[12]                                                                                                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[12]                                                                                                                    ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.312     ; 0.901      ;
; 2.864 ; SDR_DQ[6]                                                                                                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[6]                                                                                                                     ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.311     ; 0.901      ;
; 2.864 ; SDR_DQ[5]                                                                                                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[5]                                                                                                                     ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.311     ; 0.901      ;
; 2.865 ; SDR_DQ[10]                                                                                                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[10]                                                                                                                    ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.310     ; 0.901      ;
; 2.865 ; SDR_DQ[13]                                                                                                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[13]                                                                                                                    ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.310     ; 0.901      ;
; 2.866 ; SDR_DQ[9]                                                                                                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[9]                                                                                                                     ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.309     ; 0.901      ;
; 2.866 ; SDR_DQ[8]                                                                                                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[8]                                                                                                                     ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.309     ; 0.901      ;
; 2.866 ; SDR_DQ[15]                                                                                                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[15]                                                                                                                    ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.309     ; 0.901      ;
; 2.866 ; SDR_DQ[14]                                                                                                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[14]                                                                                                                    ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.309     ; 0.901      ;
; 2.868 ; SDR_DQ[7]                                                                                                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[7]                                                                                                                     ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.307     ; 0.901      ;
; 2.868 ; SDR_DQ[3]                                                                                                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[3]                                                                                                                     ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.307     ; 0.901      ;
; 2.868 ; SDR_DQ[4]                                                                                                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[4]                                                                                                                     ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.307     ; 0.901      ;
; 2.869 ; SDR_DQ[2]                                                                                                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[2]                                                                                                                     ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.306     ; 0.901      ;
; 2.870 ; SDR_DQ[1]                                                                                                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[1]                                                                                                                     ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.305     ; 0.901      ;
; 2.870 ; SDR_DQ[0]                                                                                                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[0]                                                                                                                     ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.305     ; 0.901      ;
; 5.363 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 4.526      ;
; 5.439 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[39]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 4.449      ;
; 5.540 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 4.348      ;
; 5.564 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 4.333      ;
; 5.569 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[40]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 4.319      ;
; 5.571 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 4.315      ;
; 5.597 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 4.289      ;
; 5.597 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_0[39]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 4.291      ;
; 5.614 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.031     ; 4.342      ;
; 5.614 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.031     ; 4.342      ;
; 5.616 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[39]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 4.271      ;
; 5.621 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.031     ; 4.335      ;
; 5.640 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[39]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 4.256      ;
; 5.647 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[39]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 4.238      ;
; 5.659 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.143      ; 4.493      ;
; 5.659 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.143      ; 4.493      ;
; 5.661 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.146      ; 4.494      ;
; 5.669 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 4.295      ;
; 5.669 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 4.295      ;
; 5.673 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[39]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 4.212      ;
; 5.675 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[0]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 4.222      ;
; 5.676 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 4.288      ;
; 5.690 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 4.274      ;
; 5.690 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 4.274      ;
; 5.690 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 4.274      ;
; 5.690 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 4.274      ;
; 5.697 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 4.267      ;
; 5.697 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 4.267      ;
; 5.708 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[4]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 4.173      ;
; 5.714 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.151      ; 4.446      ;
; 5.714 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.151      ; 4.446      ;
; 5.716 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.154      ; 4.447      ;
; 5.729 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_0[40]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 4.159      ;
; 5.732 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][19]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 4.232      ;
; 5.732 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][19]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 4.232      ;
; 5.735 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.151      ; 4.425      ;
; 5.735 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.151      ; 4.425      ;
; 5.735 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.151      ; 4.425      ;
; 5.735 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.151      ; 4.425      ;
; 5.737 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.154      ; 4.426      ;
; 5.737 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.154      ; 4.426      ;
; 5.739 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][19]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 4.225      ;
; 5.746 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[40]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 4.141      ;
; 5.751 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[39]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[0]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 4.145      ;
; 5.759 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 4.136      ;
; 5.759 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 4.129      ;
; 5.762 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 4.201      ;
; 5.762 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 4.201      ;
; 5.769 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 4.194      ;
; 5.770 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[40]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 4.126      ;
; 5.774 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_0[39]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 4.113      ;
; 5.777 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[5]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 4.114      ;
; 5.777 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[40]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 4.108      ;
; 5.777 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 4.187      ;
; 5.777 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 4.187      ;
; 5.777 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][19]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.151      ; 4.383      ;
; 5.777 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][19]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.151      ; 4.383      ;
; 5.779 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][19]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.154      ; 4.384      ;
; 5.784 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.124      ; 4.327      ;
; 5.784 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 4.180      ;
; 5.784 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[39]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[4]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 4.096      ;
; 5.787 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.124      ; 4.324      ;
; 5.795 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.031     ; 4.161      ;
; 5.795 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 4.168      ;
; 5.795 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 4.168      ;
; 5.796 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.031     ; 4.160      ;
; 5.798 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_0[39]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 4.098      ;
; 5.802 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 4.161      ;
; 5.803 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[40]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 4.082      ;
; 5.804 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[2]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 4.092      ;
; 5.805 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_0[39]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 4.080      ;
; 5.807 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.150      ; 4.352      ;
; 5.807 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.150      ; 4.352      ;
; 5.809 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.153      ; 4.353      ;
; 5.812 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[35]                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 4.078      ;
; 5.814 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[6]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 4.077      ;
; 5.814 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][94]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 4.150      ;
; 5.814 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][94]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 4.150      ;
; 5.821 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][94]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 4.143      ;
; 5.822 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.151      ; 4.338      ;
; 5.822 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.151      ; 4.338      ;
; 5.824 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.154      ; 4.339      ;
; 5.826 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[3]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 4.069      ;
; 5.828 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                              ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.137      ; 4.296      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sdrclk_out_clock'                                                                                                                                   ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node    ; Launch Clock                                   ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; 3.541 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 5.000        ; 1.926      ; 3.385      ;
; 8.532 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 10.000       ; 1.926      ; 3.394      ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sdram_clock'                                                                                                                                              ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node    ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; 5.745 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[10]       ; SDR_A[10]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.073      ; 2.559      ;
; 5.748 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[2]        ; SDR_A[2]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.076      ; 2.559      ;
; 5.748 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[0]        ; SDR_A[0]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.076      ; 2.559      ;
; 5.752 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[1]        ; SDR_A[1]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.080      ; 2.559      ;
; 5.909 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[1]        ; SDR_BA[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.060      ; 2.382      ;
; 5.910 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[2]         ; SDR_RAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.061      ; 2.382      ;
; 5.910 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[0]        ; SDR_BA[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.061      ; 2.382      ;
; 5.910 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[3]         ; SDR_CS_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.061      ; 2.382      ;
; 5.913 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[0]         ; SDR_WE_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.064      ; 2.382      ;
; 5.913 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[1]         ; SDR_CAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.064      ; 2.382      ;
; 5.913 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]        ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.064      ; 2.382      ;
; 5.913 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[0]        ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.064      ; 2.382      ;
; 5.915 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[1]         ; SDR_DQM[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.066      ; 2.382      ;
; 5.915 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[12]       ; SDR_A[12]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.066      ; 2.382      ;
; 5.915 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[11]       ; SDR_A[11]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.066      ; 2.382      ;
; 5.915 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[9]        ; SDR_A[9]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.066      ; 2.382      ;
; 5.915 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]        ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.066      ; 2.382      ;
; 5.915 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[3]        ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.066      ; 2.382      ;
; 5.915 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[2]        ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.066      ; 2.382      ;
; 5.915 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[8]        ; SDR_A[8]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.066      ; 2.382      ;
; 5.916 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[0]         ; SDR_DQM[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.067      ; 2.382      ;
; 5.916 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[7]        ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.067      ; 2.382      ;
; 5.918 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]       ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.069      ; 2.382      ;
; 5.918 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]       ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.069      ; 2.382      ;
; 5.918 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[9]        ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.069      ; 2.382      ;
; 5.918 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[8]        ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.069      ; 2.382      ;
; 5.919 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]       ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.070      ; 2.382      ;
; 5.919 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]       ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.070      ; 2.382      ;
; 5.920 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[6]        ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.071      ; 2.382      ;
; 5.920 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[5]        ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.071      ; 2.382      ;
; 5.921 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]       ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.072      ; 2.382      ;
; 5.921 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]       ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.072      ; 2.382      ;
; 5.923 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[5]        ; SDR_A[5]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.078      ; 2.386      ;
; 5.924 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[4]        ; SDR_A[4]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.079      ; 2.386      ;
; 5.925 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[3]        ; SDR_A[3]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.080      ; 2.386      ;
; 5.929 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[7]        ; SDR_A[7]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.084      ; 2.386      ;
; 5.929 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[6]        ; SDR_A[6]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.084      ; 2.386      ;
; 6.075 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_1  ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.063      ; 2.219      ;
; 6.075 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe               ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.063      ; 2.219      ;
; 6.077 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_4  ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.065      ; 2.219      ;
; 6.077 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_3  ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.065      ; 2.219      ;
; 6.077 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_2  ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.065      ; 2.219      ;
; 6.078 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_7  ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.066      ; 2.219      ;
; 6.080 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_15 ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.068      ; 2.219      ;
; 6.080 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_14 ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.068      ; 2.219      ;
; 6.080 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_9  ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.068      ; 2.219      ;
; 6.080 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_8  ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.068      ; 2.219      ;
; 6.081 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_13 ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.069      ; 2.219      ;
; 6.081 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_10 ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.069      ; 2.219      ;
; 6.082 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_6  ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.070      ; 2.219      ;
; 6.082 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_5  ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.070      ; 2.219      ;
; 6.083 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_12 ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.071      ; 2.219      ;
; 6.083 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_11 ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.071      ; 2.219      ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DVP_PCLK'                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.004 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.363      ;
; 8.007 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.360      ;
; 8.039 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.023      ; 2.387      ;
; 8.042 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.023      ; 2.384      ;
; 8.057 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.310      ;
; 8.060 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.307      ;
; 8.086 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.281      ;
; 8.089 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.278      ;
; 8.098 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.269      ;
; 8.101 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.266      ;
; 8.104 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[12]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.263      ;
; 8.107 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[12]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.260      ;
; 8.108 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.040     ; 2.255      ;
; 8.111 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.040     ; 2.252      ;
; 8.121 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.023      ; 2.305      ;
; 8.124 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.023      ; 2.302      ;
; 8.136 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.204      ; 2.493      ;
; 8.136 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.204      ; 2.493      ;
; 8.138 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.203      ; 2.490      ;
; 8.138 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.203      ; 2.490      ;
; 8.138 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.207      ; 2.494      ;
; 8.139 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.228      ;
; 8.140 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.206      ; 2.491      ;
; 8.142 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.225      ;
; 8.151 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.202      ; 2.476      ;
; 8.151 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.202      ; 2.476      ;
; 8.153 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.205      ; 2.477      ;
; 8.164 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.203      ;
; 8.167 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.200      ;
; 8.169 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.198      ;
; 8.172 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.195      ;
; 8.176 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.191      ;
; 8.179 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.188      ;
; 8.180 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.187      ;
; 8.183 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.184      ;
; 8.186 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[12]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.181      ;
; 8.189 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[12]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.178      ;
; 8.190 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.177      ;
; 8.190 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.040     ; 2.173      ;
; 8.193 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.174      ;
; 8.193 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.040     ; 2.170      ;
; 8.194 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[7]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.173      ;
; 8.197 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[7]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.170      ;
; 8.198 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.145      ; 2.372      ;
; 8.198 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.145      ; 2.372      ;
; 8.200 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.144      ; 2.369      ;
; 8.200 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.144      ; 2.369      ;
; 8.200 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.148      ; 2.373      ;
; 8.202 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.147      ; 2.370      ;
; 8.213 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.143      ; 2.355      ;
; 8.213 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.143      ; 2.355      ;
; 8.215 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.146      ; 2.356      ;
; 8.225 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.023      ; 2.201      ;
; 8.225 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.023      ; 2.201      ;
; 8.225 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.023      ; 2.201      ;
; 8.225 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.023      ; 2.201      ;
; 8.225 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.023      ; 2.201      ;
; 8.232 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.023      ; 2.194      ;
; 8.232 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                        ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.023      ; 2.194      ;
; 8.232 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                        ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.023      ; 2.194      ;
; 8.232 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.023      ; 2.194      ;
; 8.232 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[7]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.023      ; 2.194      ;
; 8.232 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.023      ; 2.194      ;
; 8.232 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.023      ; 2.194      ;
; 8.232 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                                               ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.023      ; 2.194      ;
; 8.232 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                                               ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.023      ; 2.194      ;
; 8.232 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[12]                                               ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.023      ; 2.194      ;
; 8.232 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[1]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.023      ; 2.194      ;
; 8.232 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[0]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.023      ; 2.194      ;
; 8.246 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.121      ;
; 8.249 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.118      ;
; 8.251 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.145      ; 2.319      ;
; 8.251 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.145      ; 2.319      ;
; 8.251 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.116      ;
; 8.253 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.144      ; 2.316      ;
; 8.253 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.144      ; 2.316      ;
; 8.253 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.148      ; 2.320      ;
; 8.254 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.113      ;
; 8.255 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.147      ; 2.317      ;
; 8.258 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.109      ;
; 8.261 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.106      ;
; 8.266 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.143      ; 2.302      ;
; 8.266 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.143      ; 2.302      ;
; 8.268 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.146      ; 2.303      ;
; 8.272 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.095      ;
; 8.273 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.094      ;
; 8.274 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.027      ; 2.156      ;
; 8.275 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.092      ;
; 8.276 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.091      ;
; 8.276 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[7]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.091      ;
; 8.279 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[7]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.088      ;
; 8.282 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.143      ; 2.264      ;
; 8.286 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.023      ; 2.140      ;
; 8.292 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.145      ; 2.278      ;
; 8.292 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.145      ; 2.278      ;
; 8.294 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.144      ; 2.275      ;
; 8.294 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.144      ; 2.275      ;
; 8.294 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.148      ; 2.279      ;
; 8.294 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.073      ;
; 8.294 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                        ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.073      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 10.602 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.021      ; 4.790      ;
; 10.602 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.021      ; 4.790      ;
; 10.602 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.021      ; 4.790      ;
; 10.602 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.021      ; 4.790      ;
; 10.602 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.021      ; 4.790      ;
; 10.602 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.021      ; 4.790      ;
; 10.602 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.021      ; 4.790      ;
; 10.602 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.021      ; 4.790      ;
; 10.724 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 4.609      ;
; 10.728 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 4.605      ;
; 10.849 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 4.484      ;
; 10.853 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 4.480      ;
; 10.879 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[4]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 4.454      ;
; 10.927 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[7]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.458      ;
; 10.927 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[7]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.458      ;
; 10.927 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[7]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.458      ;
; 10.927 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[7]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.458      ;
; 10.927 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[7]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.458      ;
; 10.927 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[7]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.458      ;
; 10.927 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[7]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.458      ;
; 10.927 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[7]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.458      ;
; 10.962 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[2]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.423      ;
; 10.962 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[3]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.423      ;
; 10.962 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[2]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.423      ;
; 10.962 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[2]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.423      ;
; 10.962 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[2]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.423      ;
; 10.962 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[2]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.423      ;
; 10.962 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[2]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.423      ;
; 10.962 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[2]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.423      ;
; 10.962 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[2]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.423      ;
; 10.962 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[3]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.423      ;
; 10.962 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[3]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.423      ;
; 10.962 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[3]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.423      ;
; 10.962 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[3]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.423      ;
; 10.962 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[3]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.423      ;
; 10.962 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[3]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.423      ;
; 10.962 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[3]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.423      ;
; 10.964 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[1]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.421      ;
; 10.964 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[4]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.421      ;
; 10.964 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[1]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.421      ;
; 10.964 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[1]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.421      ;
; 10.964 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[1]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.421      ;
; 10.964 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[1]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.421      ;
; 10.964 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[1]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.421      ;
; 10.964 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[1]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.421      ;
; 10.964 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[1]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.421      ;
; 10.964 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[4]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.421      ;
; 10.964 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[4]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.421      ;
; 10.964 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[4]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.421      ;
; 10.964 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[4]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.421      ;
; 10.964 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[4]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.421      ;
; 10.964 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[4]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.421      ;
; 10.964 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[4]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.421      ;
; 10.965 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[6]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.420      ;
; 10.965 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[5]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.420      ;
; 10.965 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[6]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.420      ;
; 10.965 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[6]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.420      ;
; 10.965 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[6]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.420      ;
; 10.965 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[6]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.420      ;
; 10.965 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[6]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.420      ;
; 10.965 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[6]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.420      ;
; 10.965 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[6]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.420      ;
; 10.965 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[5]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.420      ;
; 10.965 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[5]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.420      ;
; 10.965 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[5]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.420      ;
; 10.965 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[5]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.420      ;
; 10.965 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[5]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.420      ;
; 10.965 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[5]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.420      ;
; 10.965 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[5]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.014      ; 4.420      ;
; 10.994 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 4.339      ;
; 10.998 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 4.335      ;
; 11.004 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[4]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 4.329      ;
; 11.134 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[0]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 4.199      ;
; 11.138 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[0]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 4.195      ;
; 11.149 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[4]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 4.184      ;
; 11.166 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 4.170      ;
; 11.259 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 4.074      ;
; 11.262 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 4.071      ;
; 11.273 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|rout_reg[1]                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[7] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.018     ; 4.080      ;
; 11.276 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 4.057      ;
; 11.279 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 4.054      ;
; 11.289 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[4]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[0]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 4.044      ;
; 11.315 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 4.021      ;
; 11.344 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|rout_reg[1]                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.018     ; 4.009      ;
; 11.366 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 3.972      ;
; 11.423 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[4]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 3.909      ;
; 11.433 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.900      ;
; 11.436 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.897      ;
; 11.440 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[4]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 3.892      ;
; 11.451 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[1]                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.883      ;
; 11.490 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.021      ; 3.902      ;
; 11.490 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[1]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.021      ; 3.902      ;
; 11.490 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[2]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.021      ; 3.902      ;
; 11.490 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[3]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.021      ; 3.902      ;
; 11.490 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[4]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.021      ; 3.902      ;
; 11.490 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[5]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.021      ; 3.902      ;
; 11.490 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[6]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.021      ; 3.902      ;
; 11.490 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[7]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[0]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.021      ; 3.902      ;
; 11.491 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 3.847      ;
; 11.506 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|rout_reg[1]                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.016     ; 3.849      ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 33.700 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 6.251      ;
; 33.700 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 6.251      ;
; 33.700 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 6.251      ;
; 33.700 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 6.251      ;
; 33.700 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 6.251      ;
; 33.700 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 6.251      ;
; 33.701 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 6.250      ;
; 33.701 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 6.250      ;
; 33.701 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 6.250      ;
; 33.701 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 6.250      ;
; 33.701 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 6.250      ;
; 33.701 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 6.250      ;
; 33.788 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 6.163      ;
; 33.788 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 6.163      ;
; 33.788 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 6.163      ;
; 33.788 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 6.163      ;
; 33.788 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 6.163      ;
; 33.788 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 6.163      ;
; 33.845 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 6.106      ;
; 33.845 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 6.106      ;
; 33.845 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 6.106      ;
; 33.845 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 6.106      ;
; 33.845 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 6.106      ;
; 33.845 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 6.106      ;
; 33.967 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.984      ;
; 33.967 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.984      ;
; 33.967 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.984      ;
; 33.967 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.984      ;
; 33.967 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.984      ;
; 33.967 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.984      ;
; 34.004 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.947      ;
; 34.004 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.947      ;
; 34.004 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.947      ;
; 34.004 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.947      ;
; 34.004 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.947      ;
; 34.004 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.947      ;
; 34.188 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.774      ;
; 34.188 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.774      ;
; 34.188 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.774      ;
; 34.188 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.774      ;
; 34.188 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[13] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.774      ;
; 34.188 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.774      ;
; 34.188 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.774      ;
; 34.188 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.774      ;
; 34.189 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.773      ;
; 34.189 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.773      ;
; 34.189 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.773      ;
; 34.189 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.773      ;
; 34.189 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[13] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.773      ;
; 34.189 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.773      ;
; 34.189 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.773      ;
; 34.189 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.773      ;
; 34.197 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[9]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.754      ;
; 34.197 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.754      ;
; 34.197 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[30] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.754      ;
; 34.197 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.754      ;
; 34.197 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[16] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.754      ;
; 34.197 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.754      ;
; 34.197 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[18] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.754      ;
; 34.198 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[9]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.753      ;
; 34.198 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.753      ;
; 34.198 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[30] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.753      ;
; 34.198 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.753      ;
; 34.198 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[16] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.753      ;
; 34.198 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.753      ;
; 34.198 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[18] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.753      ;
; 34.276 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.686      ;
; 34.276 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.686      ;
; 34.276 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.686      ;
; 34.276 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.686      ;
; 34.276 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[13] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.686      ;
; 34.276 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.686      ;
; 34.276 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.686      ;
; 34.276 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.686      ;
; 34.285 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[9]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.666      ;
; 34.285 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.666      ;
; 34.285 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[30] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.666      ;
; 34.285 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.666      ;
; 34.285 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[16] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.666      ;
; 34.285 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.666      ;
; 34.285 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[18] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.666      ;
; 34.333 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.629      ;
; 34.333 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.629      ;
; 34.333 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.629      ;
; 34.333 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.629      ;
; 34.333 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[13] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.629      ;
; 34.333 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.629      ;
; 34.333 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.629      ;
; 34.333 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 5.629      ;
; 34.342 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[9]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.609      ;
; 34.342 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.609      ;
; 34.342 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[30] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.609      ;
; 34.342 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.609      ;
; 34.342 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[16] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.609      ;
; 34.342 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.609      ;
; 34.342 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[18] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.609      ;
; 34.362 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[0]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 5.592      ;
; 34.362 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[2]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 5.592      ;
; 34.362 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[3]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 5.592      ;
; 34.362 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 5.592      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.134 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[7]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.460      ;
; 0.142 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[4]                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.474      ;
; 0.143 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[3]                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.475      ;
; 0.143 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[7]                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.475      ;
; 0.145 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[0]                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.477      ;
; 0.145 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[2]                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.477      ;
; 0.146 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[1]                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.478      ;
; 0.147 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[2]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.473      ;
; 0.150 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[3]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.476      ;
; 0.150 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[4]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.476      ;
; 0.152 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[0]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.478      ;
; 0.152 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[5]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.478      ;
; 0.161 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[1]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.487      ;
; 0.162 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[6]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.488      ;
; 0.165 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[6]                                                                                                 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.488      ;
; 0.174 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[1]                                                                                                 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.497      ;
; 0.178 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.WRITE_WAIT                                                          ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.WRITE_WAIT                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_EXTRA                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_EXTRA                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_CMD_WAIT                                                       ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_CMD_WAIT                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|full                                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|full                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|empty                                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|empty                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[5]                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[5]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outvalid_reg                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outvalid_reg                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE1                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE1                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                                                                                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                                                                                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avmm_bridge_avm_limiter|has_pending_responses                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avmm_bridge_avm_limiter|has_pending_responses                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avmm_bridge_avm_limiter|pending_response_count[0]                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avmm_bridge_avm_limiter|pending_response_count[0]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_START                                                                                                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_START                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                                                                                                                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[5]                                                                                                 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.504      ;
; 0.184 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5]                                                                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[5]                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.313      ;
; 0.185 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2]                                                                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[2]                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7]                                                                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.313      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                          ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[3]                                                                                                                                                                        ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[3]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_count[2]                                                                                                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_count[2]                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|refresh_request                                                                                                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|refresh_request                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|ack_refresh_request                                                                                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|ack_refresh_request                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|end_begintransfer                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|end_begintransfer                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burst_stalled                                                                                         ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burst_stalled                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|wr_address                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|wr_address                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][62]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][62]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][78]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][78]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[2]                                                                                                                                                                        ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[2]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[1]                                                                                                                                                                        ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[1]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|end_beginbursttransfer                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|end_beginbursttransfer                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|init_done                                                                                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|init_done                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state.101                                                                                                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state.101                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_next.000                                                                                                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_next.000                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state.000                                                                                                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state.000                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_refs[2]                                                                                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_refs[2]                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_refs[1]                                                                                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_refs[1]                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_refs[0]                                                                                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_refs[0]                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|write                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|write                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_SEND_WAIT                                                      ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_SEND_WAIT                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|current_byte[0]                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|current_byte[0]                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_DATA_WAIT                                                      ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_DATA_WAIT                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[0]                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[0]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.0000                                                                ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.0000                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_eop                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_eop                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_esc                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_esc                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_sop                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_sop                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel_char                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel_char                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[3]                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[3]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[2]                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[2]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[1]                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[1]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DVP_PCLK'                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.148 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[0]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.222      ; 0.474      ;
; 0.152 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[7]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.222      ; 0.478      ;
; 0.155 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.222      ; 0.481      ;
; 0.160 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.218      ; 0.482      ;
; 0.164 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.222      ; 0.490      ;
; 0.166 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.222      ; 0.492      ;
; 0.167 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[1]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.222      ; 0.493      ;
; 0.169 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.222      ; 0.495      ;
; 0.172 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[1]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.223      ; 0.499      ;
; 0.174 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[0]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.225      ; 0.503      ;
; 0.176 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[1]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.224      ; 0.504      ;
; 0.180 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                         ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe12a[0]                              ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                               ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.316      ;
; 0.254 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                         ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.374      ;
; 0.264 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.384      ;
; 0.267 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[12]                                                 ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.389      ;
; 0.271 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[1]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.391      ;
; 0.273 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.393      ;
; 0.290 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.219      ; 0.613      ;
; 0.296 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.223      ; 0.623      ;
; 0.296 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                         ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.416      ;
; 0.298 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.223      ; 0.625      ;
; 0.299 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.220      ; 0.624      ;
; 0.307 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.223      ; 0.635      ;
; 0.308 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[0]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[0]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.224      ; 0.639      ;
; 0.311 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.431      ;
; 0.313 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.433      ;
; 0.314 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[0]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.223      ; 0.641      ;
; 0.315 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.225      ; 0.644      ;
; 0.315 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.225      ; 0.644      ;
; 0.316 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.221      ; 0.641      ;
; 0.317 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[1]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.225      ; 0.647      ;
; 0.319 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[2]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.220      ; 0.643      ;
; 0.319 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.225      ; 0.649      ;
; 0.322 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.224      ; 0.651      ;
; 0.325 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[2]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.221      ; 0.650      ;
; 0.325 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.445      ;
; 0.331 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[3]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.221      ; 0.656      ;
; 0.331 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[3]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.220      ; 0.655      ;
; 0.331 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[2]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.219      ; 0.654      ;
; 0.343 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.463      ;
; 0.344 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.464      ;
; 0.348 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[3]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.219      ; 0.671      ;
; 0.348 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.468      ;
; 0.356 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.476      ;
; 0.379 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.499      ;
; 0.384 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                                                 ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; -0.143     ; 0.325      ;
; 0.393 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.218      ; 0.695      ;
; 0.394 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.514      ;
; 0.397 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.517      ;
; 0.400 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.222      ; 0.706      ;
; 0.404 ; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[0]                                                                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_datain_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.294      ; 0.802      ;
; 0.406 ; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[3]                                                                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_datain_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.294      ; 0.804      ;
; 0.424 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                                                ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[9]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.040      ; 0.548      ;
; 0.425 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[12]                                                ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[10]                                         ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.040      ; 0.549      ;
; 0.425 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[4]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.040      ; 0.549      ;
; 0.426 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.546      ;
; 0.427 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.032      ; 0.543      ;
; 0.434 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[3]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.040      ; 0.558      ;
; 0.438 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.222      ; 0.744      ;
; 0.441 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.032      ; 0.557      ;
; 0.447 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.567      ;
; 0.455 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.224      ; 0.783      ;
; 0.457 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[3]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[1]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.038      ; 0.579      ;
; 0.460 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                                                ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.225      ; 0.789      ;
; 0.462 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.582      ;
; 0.463 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[7]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; -0.143     ; 0.404      ;
; 0.466 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                                                 ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.586      ;
; 0.469 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.589      ;
; 0.474 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; -0.143     ; 0.415      ;
; 0.477 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.223      ; 0.804      ;
; 0.478 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.225      ; 0.807      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                  ; To Node                                                                                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.180 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                    ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                           ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                           ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[7]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[7]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[5]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.315      ;
; 0.193 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|uv_sel_reg                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|uv_sel_reg                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                    ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_reg[0]                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_in_reg[6]                                                              ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_hold_reg[6]                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[10] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|c_reg[1]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cout_reg[9]                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_in_reg[2]                                                              ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_hold_reg[2]                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_in_reg[1]                                                              ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_hold_reg[1]                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[9]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[9]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[3]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[4]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[4]                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.210 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                          ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
; 0.211 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.492      ;
; 0.214 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.495      ;
; 0.214 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                          ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.335      ;
; 0.217 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.498      ;
; 0.218 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.339      ;
; 0.219 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.500      ;
; 0.219 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.340      ;
; 0.229 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.350      ;
; 0.236 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.517      ;
; 0.238 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.519      ;
; 0.250 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                    ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.371      ;
; 0.251 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[2]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
; 0.251 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|c_reg[0]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[5]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[9]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[8]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[9]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[2]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[8]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[7]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[9]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[3]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[7]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[6]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[0]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[3]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[2]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[4]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[5]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.376      ;
; 0.261 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[2]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[2]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.388      ;
; 0.261 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[4]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24]                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.382      ;
; 0.262 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[4]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.389      ;
; 0.262 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|c_reg[0]                                                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cout_reg[9]                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.267 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[0]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[0]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[8]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[8]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[1]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[1]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[6]  ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[6]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.273 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                                                           ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.278 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[0]                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.280 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[3]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[3]                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.283 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[0]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[0]                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.404      ;
; 0.290 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.411      ;
; 0.293 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[1]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[1]                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.295 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a2                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a2                    ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[1]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[0]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[8]                                                             ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.428      ;
; 0.300 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.306 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.308 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                    ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a2                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.315 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[1]                                                               ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[1]                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.186 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|irqreq_reg                                                                                                                                                       ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|irqreq_reg                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][83]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][83]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][0]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][0]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|txdara_reg[0]                                                                                                                            ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|txdara_reg[0]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                                                                      ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][113]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][113]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][26]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][26]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][10]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][10]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][18]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][18]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][2]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][2]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][21]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][21]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][25]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][25]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][17]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][17]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][9]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][9]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][1]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][1]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][28]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][28]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][12]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][12]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][20]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][20]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][4]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][4]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][23]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][23]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][7]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][7]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][19]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][19]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][27]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][27]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][3]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][3]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][14]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][14]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirq_reg                                                                                                                                                        ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirq_reg                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                          ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][83]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][83]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_START                                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_START                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|iostart_req_reg                                                                                                                          ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|iostart_req_reg                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][83]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][83]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[0][83]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[0][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[1][83]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[1][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_SET1                                                                                                               ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_SET1                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_SET0                                                                                                               ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_SET0                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_HOLD                                                                                                               ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_HOLD                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_DONE                                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_DONE                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_WAIT                                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_WAIT                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_STOP                                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_STOP                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_BIT                                                                                                                      ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_BIT                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][112]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][112]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|camreset_reg                                                                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|camreset_reg                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                                                                                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][83]                                                                                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][83]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|waitreq_reg                                                                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|waitreq_reg                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|ready_reg                                                                                                                                ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|ready_reg                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_IDLE                                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_IDLE                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][30]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][30]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|execution_reg                                                                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|execution_reg                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[13]                                                                                 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[13]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsflag_reg                                                                                                                                                       ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsflag_reg                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[20]                                                                                 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[20]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[26]                                                                                  ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[26]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[9]                                                                                   ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[9]                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[14]                                                                                  ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[14]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|cdb_vsyncin_reg[0]                                                                                                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|cdb_vsyncin_reg[1]                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fsync_in_reg[2]                                                                                                                                                  ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fiforeset_reg                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|capaddress_reg[25]                                                                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[25]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[28]                                                                                 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[28]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[15]                                                                                 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[15]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[22]                                                                                  ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[22]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                               ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|capaddress_reg[27]                                                                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[27]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|done_in_reg[0]                                                                                                                                                   ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|done_in_reg[1]                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[10]                                                                                 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[10]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[7]                                                                                  ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[7]                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.318      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.193 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.198 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.319      ;
; 0.206 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.327      ;
; 0.223 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.344      ;
; 0.224 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.345      ;
; 0.225 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.346      ;
; 0.227 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.348      ;
; 0.231 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.352      ;
; 0.231 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.352      ;
; 0.251 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[38]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.376      ;
; 0.261 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.382      ;
; 0.262 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.383      ;
; 0.263 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.385      ;
; 0.264 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.386      ;
; 0.266 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.270 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.278 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.400      ;
; 0.285 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.470      ;
; 0.287 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.473      ;
; 0.292 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.087      ; 0.479      ;
; 0.293 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.481      ;
; 0.296 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.483      ;
; 0.297 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.299 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.485      ;
; 0.299 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.485      ;
; 0.300 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.087      ; 0.487      ;
; 0.304 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.490      ;
; 0.304 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.490      ;
; 0.304 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.490      ;
; 0.304 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.490      ;
; 0.305 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.491      ;
; 0.319 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.505      ;
; 0.319 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.441      ;
; 0.320 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.087      ; 0.507      ;
; 0.332 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.518      ;
; 0.333 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.519      ;
; 0.334 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.520      ;
; 0.349 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.087      ; 0.536      ;
; 0.354 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.540      ;
; 0.354 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.539      ;
; 0.357 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.543      ;
; 0.358 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.544      ;
; 0.361 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.547      ;
; 0.367 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.553      ;
; 0.368 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.554      ;
; 0.372 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.493      ;
; 0.377 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.499      ;
; 0.379 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.500      ;
; 0.392 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.510      ;
; 0.393 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.514      ;
; 0.394 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.580      ;
; 0.397 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.457      ;
; 0.399 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.459      ;
; 0.410 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.596      ;
; 0.411 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.597      ;
; 0.418 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.604      ;
; 0.427 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.552      ;
; 0.427 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.552      ;
; 0.432 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.555      ;
; 0.436 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.559      ;
; 0.437 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.560      ;
; 0.445 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.570      ;
; 0.447 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.572      ;
; 0.462 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.582      ;
; 0.463 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.580      ;
; 0.470 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.590      ;
; 0.494 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.005      ; 0.556      ;
; 0.499 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.003      ; 0.560      ;
; 0.511 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.003      ; 0.570      ;
; 0.512 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.633      ;
; 0.512 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.632      ;
; 0.518 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.578      ;
; 0.525 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.647      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sdrclk_out_clock'                                                                                                                                    ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node    ; Launch Clock                                   ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; 1.234 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 0.000        ; 2.046      ; 3.280      ;
; 6.222 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; -5.000       ; 2.046      ; 3.268      ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sdram_clock'                                                                                                                                               ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node    ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; 2.804 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_12 ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.265      ; 1.950      ;
; 2.804 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_11 ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.265      ; 1.950      ;
; 2.805 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_6  ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.264      ; 1.950      ;
; 2.805 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_5  ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.264      ; 1.950      ;
; 2.806 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_13 ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.263      ; 1.950      ;
; 2.806 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_10 ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.263      ; 1.950      ;
; 2.807 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_15 ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.262      ; 1.950      ;
; 2.807 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_14 ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.262      ; 1.950      ;
; 2.807 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_9  ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.262      ; 1.950      ;
; 2.807 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_8  ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.262      ; 1.950      ;
; 2.809 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_7  ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.260      ; 1.950      ;
; 2.809 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_4  ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.260      ; 1.950      ;
; 2.809 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_3  ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.260      ; 1.950      ;
; 2.810 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_2  ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.259      ; 1.950      ;
; 2.811 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_1  ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.258      ; 1.950      ;
; 2.811 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe               ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.258      ; 1.950      ;
; 2.996 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]       ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.266      ; 2.143      ;
; 2.996 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]       ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.266      ; 2.143      ;
; 2.997 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[6]        ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.265      ; 2.143      ;
; 2.997 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[5]        ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.265      ; 2.143      ;
; 2.998 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]       ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.264      ; 2.143      ;
; 2.998 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]       ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.264      ; 2.143      ;
; 2.999 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]       ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.263      ; 2.143      ;
; 2.999 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]       ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.263      ; 2.143      ;
; 2.999 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[9]        ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.263      ; 2.143      ;
; 2.999 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[8]        ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.263      ; 2.143      ;
; 3.001 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[0]         ; SDR_DQM[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.261      ; 2.143      ;
; 3.001 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[7]        ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.261      ; 2.143      ;
; 3.001 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]        ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.261      ; 2.143      ;
; 3.001 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[3]        ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.261      ; 2.143      ;
; 3.002 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[1]         ; SDR_DQM[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.260      ; 2.143      ;
; 3.002 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[12]       ; SDR_A[12]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.260      ; 2.143      ;
; 3.002 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[11]       ; SDR_A[11]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.260      ; 2.143      ;
; 3.002 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[9]        ; SDR_A[9]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.260      ; 2.143      ;
; 3.002 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[8]        ; SDR_A[8]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.260      ; 2.143      ;
; 3.002 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[2]        ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.260      ; 2.143      ;
; 3.003 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[7]        ; SDR_A[7]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.277      ; 2.161      ;
; 3.003 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[6]        ; SDR_A[6]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.277      ; 2.161      ;
; 3.003 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]        ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.259      ; 2.143      ;
; 3.003 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[0]        ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.259      ; 2.143      ;
; 3.004 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[0]         ; SDR_WE_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.258      ; 2.143      ;
; 3.004 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[1]         ; SDR_CAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.258      ; 2.143      ;
; 3.007 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[2]         ; SDR_RAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.255      ; 2.143      ;
; 3.007 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[1]        ; SDR_BA[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.255      ; 2.143      ;
; 3.007 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[0]        ; SDR_BA[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.255      ; 2.143      ;
; 3.007 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[3]         ; SDR_CS_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.255      ; 2.143      ;
; 3.007 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[3]        ; SDR_A[3]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.273      ; 2.161      ;
; 3.008 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[4]        ; SDR_A[4]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.272      ; 2.161      ;
; 3.009 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[5]        ; SDR_A[5]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.271      ; 2.161      ;
; 3.187 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[1]        ; SDR_A[1]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.273      ; 2.341      ;
; 3.190 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[2]        ; SDR_A[2]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.270      ; 2.341      ;
; 3.190 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[0]        ; SDR_A[0]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.270      ; 2.341      ;
; 3.193 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[10]       ; SDR_A[10]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.267      ; 2.341      ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 7.713 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[0]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.203      ;
; 7.713 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[1]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.203      ;
; 7.713 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[3]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.203      ;
; 7.713 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[2]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.203      ;
; 7.713 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[4]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.203      ;
; 7.713 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|fiforeset_reg                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.203      ;
; 7.713 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_START                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.204      ;
; 7.714 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.193      ;
; 7.715 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_fstart_reg[2]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 2.190      ;
; 7.715 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_IDLE                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 2.196      ;
; 7.715 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_BURSTWRITE                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 2.196      ;
; 7.715 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_LOOP                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 2.196      ;
; 7.715 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_SETUP                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 2.196      ;
; 7.715 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|done_reg                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 2.196      ;
; 7.715 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|write_reg                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 2.196      ;
; 7.722 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|cdb_vsyncin_reg[1]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.195      ;
; 7.722 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|cdb_vsyncin_reg[2]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.195      ;
; 7.722 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|exec_in_reg[0]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 2.203      ;
; 7.722 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|fsync_in_reg[0]                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 2.203      ;
; 7.722 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|fsync_in_reg[1]                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 2.203      ;
; 7.890 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_SETUP                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.092      ; 2.189      ;
; 7.890 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.092      ; 2.189      ;
; 7.890 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.092      ; 2.189      ;
; 7.905 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_LOOP                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.108      ; 2.190      ;
; 7.905 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_START                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.105      ; 2.187      ;
; 7.905 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_fstart_reg[1]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.108      ; 2.190      ;
; 7.905 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.108      ; 2.190      ;
; 7.906 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.107      ; 2.188      ;
; 7.916 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|exec_in_reg[1]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.125      ; 2.196      ;
; 7.916 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|fsync_in_reg[2]                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.125      ; 2.196      ;
; 7.967 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[13]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 1.867      ;
; 7.968 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[14]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 1.867      ;
; 7.968 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[11]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 1.864      ;
; 7.968 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[15]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 1.867      ;
; 7.968 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[12]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 1.864      ;
; 7.968 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[9]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 1.867      ;
; 7.968 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[8]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 1.867      ;
; 7.969 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[10]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 1.865      ;
; 7.973 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[6]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 1.864      ;
; 7.973 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[3]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 1.868      ;
; 7.973 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[4]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 1.868      ;
; 7.973 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[1]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 1.870      ;
; 7.973 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[5]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 1.864      ;
; 7.973 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[2]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 1.869      ;
; 7.973 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[0]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 1.870      ;
; 7.974 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[7]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 1.867      ;
; 8.010 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[5]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 1.866      ;
; 8.011 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[4]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 1.864      ;
; 8.012 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 1.870      ;
; 8.013 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[1]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 1.873      ;
; 8.013 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 1.870      ;
; 8.013 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 1.870      ;
; 8.013 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[9]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 1.870      ;
; 8.013 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[8]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 1.873      ;
; 8.013 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[7]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 1.857      ;
; 8.013 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[6]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 1.857      ;
; 8.013 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[12]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 1.873      ;
; 8.013 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[11]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 1.873      ;
; 8.013 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[9]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 1.873      ;
; 8.013 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[8]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 1.870      ;
; 8.013 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 1.867      ;
; 8.013 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 1.867      ;
; 8.014 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 1.868      ;
; 8.018 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[6]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 1.867      ;
; 8.018 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[5]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 1.867      ;
; 8.018 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 1.871      ;
; 8.018 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[3]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 1.871      ;
; 8.018 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[2]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 1.872      ;
; 8.018 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 1.873      ;
; 8.018 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[0]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 1.873      ;
; 8.018 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[0]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 1.877      ;
; 8.018 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[1]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 1.877      ;
; 8.019 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[0]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 1.870      ;
; 8.019 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[7]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 1.870      ;
; 8.023 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[10]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 1.861      ;
; 8.024 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[3]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 1.854      ;
; 8.024 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[2]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 1.857      ;
; 8.024 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[1]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 1.854      ;
; 8.024 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[0]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 1.857      ;
; 8.101 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_13                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 1.771      ;
; 8.102 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_15                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 1.771      ;
; 8.102 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_8                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 1.771      ;
; 8.102 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_9                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 1.771      ;
; 8.102 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_11                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 1.768      ;
; 8.102 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_12                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 1.768      ;
; 8.102 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_14                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 1.771      ;
; 8.103 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_10                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 1.769      ;
; 8.107 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 1.774      ;
; 8.107 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_1                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 1.774      ;
; 8.107 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_2                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 1.773      ;
; 8.107 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_3                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 1.772      ;
; 8.107 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_4                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 1.772      ;
; 8.107 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_5                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 1.768      ;
; 8.107 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_6                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 1.768      ;
; 8.108 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_7                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 1.771      ;
; 8.128 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[3]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 1.767      ;
; 8.128 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[2]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 1.767      ;
; 8.129 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[1]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 1.763      ;
; 8.129 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[0]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 1.763      ;
; 8.181 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|out_payload[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.123      ; 1.897      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'DVP_PCLK'                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.183 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[1]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.034     ; 1.186      ;
; 9.233 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[7]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.034     ; 1.136      ;
; 9.233 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[3]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.034     ; 1.136      ;
; 9.243 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[8]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.035     ; 1.125      ;
; 9.243 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[2]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.035     ; 1.125      ;
; 9.243 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[5]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.035     ; 1.125      ;
; 9.243 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[0]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.035     ; 1.125      ;
; 9.263 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.040     ; 1.100      ;
; 9.263 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.040     ; 1.100      ;
; 9.263 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                         ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.040     ; 1.100      ;
; 9.263 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.040     ; 1.100      ;
; 9.263 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.040     ; 1.100      ;
; 9.263 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.040     ; 1.100      ;
; 9.263 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.040     ; 1.100      ;
; 9.263 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.040     ; 1.100      ;
; 9.263 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.040     ; 1.100      ;
; 9.263 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.040     ; 1.100      ;
; 9.263 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.040     ; 1.100      ;
; 9.322 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.040     ; 1.041      ;
; 9.322 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.040     ; 1.041      ;
; 9.322 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.040     ; 1.041      ;
; 9.322 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.040     ; 1.041      ;
; 9.322 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[7]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.040     ; 1.041      ;
; 9.322 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.040     ; 1.041      ;
; 9.322 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.040     ; 1.041      ;
; 9.322 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.040     ; 1.041      ;
; 9.322 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.040     ; 1.041      ;
; 9.322 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[12]                                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.040     ; 1.041      ;
; 9.322 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[1]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.040     ; 1.041      ;
; 9.322 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[0]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.040     ; 1.041      ;
; 9.434 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[3]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.933      ;
; 9.434 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[2]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.933      ;
; 9.434 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.933      ;
; 9.434 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.933      ;
; 9.434 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.933      ;
; 9.434 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.933      ;
; 9.434 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.933      ;
; 9.434 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.933      ;
; 9.434 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.933      ;
; 9.434 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.933      ;
; 9.434 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.933      ;
; 9.434 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.933      ;
; 9.444 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.923      ;
; 9.444 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.923      ;
; 9.444 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.923      ;
; 9.444 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.923      ;
; 9.444 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.923      ;
; 9.444 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.923      ;
; 9.444 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.923      ;
; 9.444 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.923      ;
; 9.444 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.923      ;
; 9.444 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.923      ;
; 9.444 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.923      ;
; 9.444 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.923      ;
; 9.501 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.139      ; 1.041      ;
; 9.501 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.139      ; 1.041      ;
; 9.671 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.696      ;
; 9.671 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[10]                                         ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.696      ;
; 9.671 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[9]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.696      ;
; 9.671 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[6]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.696      ;
; 9.671 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[4]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.696      ;
; 9.671 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.696      ;
; 9.671 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.696      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 13.656 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 1.686      ;
; 13.656 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 1.686      ;
; 13.656 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 1.686      ;
; 13.656 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 1.686      ;
; 13.656 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 1.686      ;
; 13.656 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 1.686      ;
; 13.656 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 1.686      ;
; 13.656 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 1.686      ;
; 13.656 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 1.686      ;
; 13.707 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 1.633      ;
; 13.707 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 1.633      ;
; 13.707 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 1.633      ;
; 13.707 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 1.633      ;
; 13.707 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 1.633      ;
; 13.707 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 1.633      ;
; 13.707 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 1.633      ;
; 13.707 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 1.633      ;
; 13.707 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 1.633      ;
; 13.737 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.602      ;
; 13.737 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.030     ; 1.604      ;
; 13.737 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.030     ; 1.604      ;
; 13.737 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.602      ;
; 13.737 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.030     ; 1.604      ;
; 13.737 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.030     ; 1.604      ;
; 13.737 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.030     ; 1.604      ;
; 13.737 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.030     ; 1.604      ;
; 13.737 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.602      ;
; 13.737 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.030     ; 1.604      ;
; 13.856 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 1.486      ;
; 13.856 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 1.486      ;
; 13.856 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 1.486      ;
; 13.856 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 1.486      ;
; 13.856 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 1.486      ;
; 13.856 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 1.486      ;
; 13.856 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 1.486      ;
; 13.856 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 1.486      ;
; 13.856 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 1.486      ;
; 13.907 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 1.433      ;
; 13.907 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 1.433      ;
; 13.907 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 1.433      ;
; 13.907 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 1.433      ;
; 13.907 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 1.433      ;
; 13.907 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 1.433      ;
; 13.907 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 1.433      ;
; 13.907 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 1.433      ;
; 13.907 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 1.433      ;
; 13.937 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.402      ;
; 13.937 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.030     ; 1.404      ;
; 13.937 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.030     ; 1.404      ;
; 13.937 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.402      ;
; 13.937 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.030     ; 1.404      ;
; 13.937 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.030     ; 1.404      ;
; 13.937 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.030     ; 1.404      ;
; 13.937 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.030     ; 1.404      ;
; 13.937 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.402      ;
; 13.937 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.030     ; 1.404      ;
; 14.095 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[6]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.051     ; 1.225      ;
; 14.095 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[9]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.051     ; 1.225      ;
; 14.095 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[6]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.051     ; 1.225      ;
; 14.095 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[9]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.051     ; 1.225      ;
; 14.191 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[7]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 1.137      ;
; 14.191 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[4]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 1.137      ;
; 14.191 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[2]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 1.137      ;
; 14.191 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[5]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.043     ; 1.137      ;
; 14.266 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[10]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 1.061      ;
; 14.266 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[8]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 1.061      ;
; 14.266 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[3]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 1.061      ;
; 14.266 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[1]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 1.061      ;
; 14.266 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[0]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 1.061      ;
; 14.266 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 1.061      ;
; 14.266 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[1]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 1.061      ;
; 14.266 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[8]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 1.061      ;
; 14.266 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 1.061      ;
; 14.266 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[0]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 1.061      ;
; 14.266 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 1.061      ;
; 14.266 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[1]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 1.061      ;
; 14.266 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[8]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 1.061      ;
; 14.266 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 1.061      ;
; 14.272 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[0]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.126      ; 1.225      ;
; 14.272 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.126      ; 1.225      ;
; 14.272 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[9]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.126      ; 1.225      ;
; 14.272 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[6]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.126      ; 1.225      ;
; 14.314 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.097      ; 1.122      ;
; 14.314 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.097      ; 1.122      ;
; 14.314 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.097      ; 1.122      ;
; 14.314 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.097      ; 1.122      ;
; 14.315 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.105      ; 1.129      ;
; 14.315 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.105      ; 1.129      ;
; 14.315 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.105      ; 1.129      ;
; 14.315 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.105      ; 1.129      ;
; 14.322 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.098      ; 1.115      ;
; 14.322 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.098      ; 1.115      ;
; 14.322 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.098      ; 1.115      ;
; 14.322 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.098      ; 1.115      ;
; 14.338 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.098      ; 1.099      ;
; 14.338 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.098      ; 1.099      ;
; 14.338 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.098      ; 1.099      ;
; 14.338 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.098      ; 1.099      ;
; 14.350 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.097      ; 1.140      ;
; 14.351 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.105      ; 1.147      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 37.524 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 2.428      ;
; 37.524 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 2.428      ;
; 37.524 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 2.428      ;
; 37.524 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 2.428      ;
; 37.524 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 2.428      ;
; 37.524 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 2.428      ;
; 37.531 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.431      ;
; 37.531 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.431      ;
; 37.531 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.431      ;
; 37.531 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.431      ;
; 37.531 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.431      ;
; 37.531 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.431      ;
; 37.532 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 2.424      ;
; 37.532 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 2.424      ;
; 37.532 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 2.424      ;
; 37.532 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 2.424      ;
; 37.532 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 2.424      ;
; 37.532 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 2.424      ;
; 37.532 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 2.424      ;
; 37.533 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.429      ;
; 37.533 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.429      ;
; 37.533 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[112]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.429      ;
; 37.533 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 2.420      ;
; 37.533 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 2.420      ;
; 37.533 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 2.423      ;
; 37.533 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 2.418      ;
; 37.533 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 2.423      ;
; 37.533 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 2.418      ;
; 37.533 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 2.423      ;
; 37.533 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 2.423      ;
; 37.533 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 2.423      ;
; 37.533 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 2.423      ;
; 37.533 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 2.423      ;
; 37.533 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 2.418      ;
; 37.533 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 2.418      ;
; 37.533 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 2.418      ;
; 37.533 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 2.418      ;
; 37.533 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 2.418      ;
; 37.533 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 2.418      ;
; 37.533 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 2.420      ;
; 37.533 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 2.420      ;
; 37.533 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 2.420      ;
; 37.533 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.429      ;
; 37.544 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.014     ; 2.429      ;
; 37.544 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.014     ; 2.429      ;
; 37.544 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.014     ; 2.429      ;
; 37.544 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.014     ; 2.429      ;
; 37.544 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.014     ; 2.429      ;
; 37.544 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.014     ; 2.429      ;
; 37.557 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.013     ; 2.417      ;
; 37.557 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.013     ; 2.417      ;
; 37.557 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.013     ; 2.417      ;
; 37.557 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.013     ; 2.417      ;
; 37.557 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.014     ; 2.416      ;
; 37.557 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.013     ; 2.417      ;
; 37.557 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.013     ; 2.417      ;
; 37.557 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.013     ; 2.417      ;
; 37.557 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.014     ; 2.416      ;
; 37.557 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.014     ; 2.416      ;
; 37.559 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 2.392      ;
; 37.562 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.014     ; 2.411      ;
; 37.562 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.014     ; 2.411      ;
; 37.562 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.014     ; 2.411      ;
; 37.562 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.014     ; 2.411      ;
; 37.562 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.014     ; 2.411      ;
; 37.562 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.014     ; 2.411      ;
; 37.563 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.014     ; 2.410      ;
; 37.563 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.014     ; 2.410      ;
; 37.563 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.014     ; 2.410      ;
; 37.563 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.014     ; 2.410      ;
; 37.563 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.014     ; 2.410      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][8]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.212      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.021     ; 2.211      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[8]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.021     ; 2.211      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][24]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.021     ; 2.211      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.021     ; 2.211      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[24]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.021     ; 2.211      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[24]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.022     ; 2.210      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[24]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.022     ; 2.210      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.212      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[13]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.212      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[13]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.212      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][17]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.021     ; 2.211      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[17]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.021     ; 2.211      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][31]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.021     ; 2.211      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.021     ; 2.211      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[31]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.021     ; 2.211      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[31]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.021     ; 2.211      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][15]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.212      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.212      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[15]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.212      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[15]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.212      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][11]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.021     ; 2.211      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.021     ; 2.211      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[11]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.021     ; 2.211      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][30]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.212      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[30]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.212      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[22]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.021     ; 2.211      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[17]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.021     ; 2.211      ;
; 37.755 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[16]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.021     ; 2.211      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.470 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[2]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.252      ; 0.806      ;
; 0.491 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.611      ;
; 0.491 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.611      ;
; 0.491 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.611      ;
; 0.498 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[0]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.619      ;
; 0.498 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[1]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.619      ;
; 0.498 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[2]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.619      ;
; 0.498 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[5]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.619      ;
; 0.498 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[8]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.619      ;
; 0.498 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[4]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.619      ;
; 0.498 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[7]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.619      ;
; 0.551 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.872      ;
; 0.551 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.872      ;
; 0.551 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.872      ;
; 0.551 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.872      ;
; 0.551 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.872      ;
; 0.551 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.872      ;
; 0.596 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[0]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.718      ;
; 0.596 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.718      ;
; 0.596 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.718      ;
; 0.596 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.718      ;
; 0.596 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.718      ;
; 0.596 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.718      ;
; 0.596 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.718      ;
; 0.596 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[4]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.718      ;
; 0.596 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[6]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.718      ;
; 0.596 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[5]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.718      ;
; 0.596 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[1]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.718      ;
; 0.596 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.718      ;
; 0.596 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.718      ;
; 0.626 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.948      ;
; 0.626 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.948      ;
; 0.626 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.948      ;
; 0.626 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.948      ;
; 0.626 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.948      ;
; 0.652 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|first_burst_stalled                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.769      ;
; 0.660 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.781      ;
; 0.660 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.781      ;
; 0.660 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.781      ;
; 0.660 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.781      ;
; 0.660 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.781      ;
; 0.660 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.781      ;
; 0.660 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.781      ;
; 0.660 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.781      ;
; 0.660 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.781      ;
; 0.660 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.781      ;
; 0.680 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[7]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.803      ;
; 0.680 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.803      ;
; 0.680 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.803      ;
; 0.680 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.803      ;
; 0.680 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.803      ;
; 0.680 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.803      ;
; 0.680 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.803      ;
; 0.680 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.803      ;
; 0.680 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[9]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.803      ;
; 0.680 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[10]                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.803      ;
; 0.680 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[8]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.803      ;
; 0.680 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[3]                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.803      ;
; 0.680 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[10]                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.803      ;
; 0.682 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[3]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.806      ;
; 0.716 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~portb_address_reg0                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.998      ;
; 0.752 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[24]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.868      ;
; 0.752 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|first_burst_stalled                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.868      ;
; 0.752 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[13]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.868      ;
; 0.752 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[14]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.868      ;
; 0.752 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[15]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.868      ;
; 0.752 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[16]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.868      ;
; 0.752 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[17]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.868      ;
; 0.752 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[18]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.868      ;
; 0.752 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[19]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.868      ;
; 0.752 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[20]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.868      ;
; 0.752 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[21]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.868      ;
; 0.752 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[23]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.868      ;
; 0.752 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[22]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.868      ;
; 0.752 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_8d9:wrfull_reg|dffe14a[0]                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.872      ;
; 0.752 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.872      ;
; 0.752 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.872      ;
; 0.752 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.872      ;
; 0.752 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.872      ;
; 0.752 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.872      ;
; 0.752 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.872      ;
; 0.752 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.872      ;
; 0.798 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[2]                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.917      ;
; 0.798 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[3]                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.917      ;
; 0.798 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[9]                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.917      ;
; 0.798 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[4]                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.917      ;
; 0.798 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[5]                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.917      ;
; 0.798 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[6]                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.917      ;
; 0.798 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[7]                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.917      ;
; 0.798 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[8]                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.917      ;
; 0.798 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[10]                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.917      ;
; 0.810 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[2]                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.927      ;
; 0.810 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[3]                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.927      ;
; 0.810 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[4]                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.927      ;
; 0.810 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[5]                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.927      ;
; 0.810 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[6]                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.927      ;
; 0.810 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[7]                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.927      ;
; 0.810 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[8]                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.927      ;
; 0.810 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[9]                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.927      ;
; 0.810 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[10]                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.927      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'DVP_PCLK'                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.486 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[5]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.606      ;
; 0.486 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[10]                                         ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.606      ;
; 0.486 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[9]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.606      ;
; 0.486 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[6]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.606      ;
; 0.486 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[4]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.606      ;
; 0.486 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.606      ;
; 0.486 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.606      ;
; 0.583 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.218      ; 0.885      ;
; 0.583 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.218      ; 0.885      ;
; 0.681 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.801      ;
; 0.681 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.801      ;
; 0.681 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.801      ;
; 0.681 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.801      ;
; 0.681 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.801      ;
; 0.681 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.801      ;
; 0.681 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.801      ;
; 0.681 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.801      ;
; 0.681 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.801      ;
; 0.681 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.801      ;
; 0.681 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.801      ;
; 0.681 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.801      ;
; 0.689 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[3]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.809      ;
; 0.689 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[2]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.809      ;
; 0.689 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.809      ;
; 0.689 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.809      ;
; 0.689 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.809      ;
; 0.689 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.809      ;
; 0.689 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.809      ;
; 0.689 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.809      ;
; 0.689 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.809      ;
; 0.689 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.809      ;
; 0.689 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.809      ;
; 0.689 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.809      ;
; 0.769 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[9]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.032      ; 0.885      ;
; 0.769 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.032      ; 0.885      ;
; 0.769 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.032      ; 0.885      ;
; 0.769 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[6]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.032      ; 0.885      ;
; 0.769 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[7]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.032      ; 0.885      ;
; 0.769 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[4]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.032      ; 0.885      ;
; 0.769 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[8]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.032      ; 0.885      ;
; 0.769 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[11]                                                 ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.032      ; 0.885      ;
; 0.769 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[10]                                                 ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.032      ; 0.885      ;
; 0.769 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[12]                                                 ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.032      ; 0.885      ;
; 0.769 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[1]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.032      ; 0.885      ;
; 0.769 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|wrptr_g[0]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.032      ; 0.885      ;
; 0.835 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.032      ; 0.951      ;
; 0.835 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.032      ; 0.951      ;
; 0.835 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                         ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.032      ; 0.951      ;
; 0.835 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.032      ; 0.951      ;
; 0.835 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.032      ; 0.951      ;
; 0.835 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.032      ; 0.951      ;
; 0.835 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.032      ; 0.951      ;
; 0.835 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.032      ; 0.951      ;
; 0.835 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.032      ; 0.951      ;
; 0.835 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.032      ; 0.951      ;
; 0.835 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.032      ; 0.951      ;
; 0.848 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[8]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.038      ; 0.970      ;
; 0.848 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[2]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.038      ; 0.970      ;
; 0.848 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[5]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.038      ; 0.970      ;
; 0.848 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[0]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.038      ; 0.970      ;
; 0.855 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[7]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.038      ; 0.977      ;
; 0.855 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[3]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.038      ; 0.977      ;
; 0.887 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|delayed_wrptr_g[1]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.038      ; 1.009      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.664 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.963      ;
; 0.664 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.963      ;
; 0.664 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.963      ;
; 0.664 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[2]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.963      ;
; 0.664 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.963      ;
; 0.664 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.963      ;
; 0.664 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[7]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.963      ;
; 0.664 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[2]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.963      ;
; 0.664 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.963      ;
; 0.664 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.963      ;
; 0.664 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[7]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.963      ;
; 0.681 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.803      ;
; 0.681 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.803      ;
; 0.681 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.803      ;
; 0.681 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.803      ;
; 0.681 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.803      ;
; 0.681 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.803      ;
; 0.681 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a2                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.803      ;
; 0.681 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.803      ;
; 0.681 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.803      ;
; 0.681 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.803      ;
; 0.681 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.803      ;
; 0.681 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.803      ;
; 0.722 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 0.997      ;
; 0.736 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 1.010      ;
; 0.742 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 1.016      ;
; 0.745 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 1.005      ;
; 0.745 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 1.005      ;
; 0.745 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 1.005      ;
; 0.745 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 1.005      ;
; 0.745 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.027      ;
; 0.749 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[0]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.040      ;
; 0.749 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.040      ;
; 0.749 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[9]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.040      ;
; 0.749 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[6]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.040      ;
; 0.759 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.018      ;
; 0.759 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.018      ;
; 0.759 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.018      ;
; 0.759 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.018      ;
; 0.765 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.024      ;
; 0.765 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.024      ;
; 0.765 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.024      ;
; 0.765 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.024      ;
; 0.768 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.035      ;
; 0.768 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.035      ;
; 0.768 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.035      ;
; 0.768 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.035      ;
; 0.773 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[10]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.886      ;
; 0.773 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[8]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.886      ;
; 0.773 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[3]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.886      ;
; 0.773 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[1]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.886      ;
; 0.773 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[0]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.886      ;
; 0.773 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.886      ;
; 0.773 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[1]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.886      ;
; 0.773 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[8]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.886      ;
; 0.773 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.886      ;
; 0.773 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[0]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.886      ;
; 0.773 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.886      ;
; 0.773 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[1]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.886      ;
; 0.773 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[8]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.886      ;
; 0.773 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.886      ;
; 0.849 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[7]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.963      ;
; 0.849 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[4]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.963      ;
; 0.849 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[2]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.963      ;
; 0.849 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[5]                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.963      ;
; 0.934 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[6]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.040      ;
; 0.934 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[9]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.040      ;
; 0.934 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[6]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.040      ;
; 0.934 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[9]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.040      ;
; 1.109 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.236      ;
; 1.112 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.237      ;
; 1.112 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.237      ;
; 1.112 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.237      ;
; 1.130 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.256      ;
; 1.130 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.256      ;
; 1.130 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.256      ;
; 1.130 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.256      ;
; 1.130 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.256      ;
; 1.130 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.256      ;
; 1.130 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.256      ;
; 1.130 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.256      ;
; 1.130 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.256      ;
; 1.190 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.317      ;
; 1.190 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.317      ;
; 1.190 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.317      ;
; 1.190 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.317      ;
; 1.190 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.317      ;
; 1.190 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.317      ;
; 1.190 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.317      ;
; 1.190 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.317      ;
; 1.190 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.317      ;
; 1.223 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.350      ;
; 1.223 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.350      ;
; 1.223 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.350      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.791 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.912      ;
; 1.791 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[3]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.912      ;
; 1.791 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[8]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.912      ;
; 1.791 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[5]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.912      ;
; 1.791 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[6]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.912      ;
; 1.791 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[7]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.912      ;
; 1.791 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.912      ;
; 1.791 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.912      ;
; 1.791 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[8]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.912      ;
; 1.791 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.912      ;
; 1.791 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.912      ;
; 1.791 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.912      ;
; 1.792 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[0]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 1.940      ;
; 1.792 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[2]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 1.940      ;
; 1.792 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[1]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 1.940      ;
; 1.792 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[3]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 1.940      ;
; 1.792 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[0]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 1.940      ;
; 1.792 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[1]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 1.940      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[0]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.925      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[0]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.925      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 1.941      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 1.941      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 1.941      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 1.941      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 1.941      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[2]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.925      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[9]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.922      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.922      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[30]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.922      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.922      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[3]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.925      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[5]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.925      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[4]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.925      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[6]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.925      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[8]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.925      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[16]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.922      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.922      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[18]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.922      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[2]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.925      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[9]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.922      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[27]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.922      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[30]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.922      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[31]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.922      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[3]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.925      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[5]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.925      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[4]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.925      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[6]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.925      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[8]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.925      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[16]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.922      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[17]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.922      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[18]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.922      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 1.933      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 1.933      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 1.933      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 1.933      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 1.933      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[0]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.934      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_IDLE                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.934      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|ready_reg                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.934      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|waitreq_reg                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.934      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|camreset_reg                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.934      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|irqreq_reg                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.940      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|irqena_reg                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.934      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|continuous_reg                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.934      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|execution_reg                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.934      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[19]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.940      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[2]                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.940      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[31]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.934      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[27]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.940      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[30]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.940      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fsync_in_reg[1]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.932      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fsync_in_reg[2]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.932      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 1.941      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][83]                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 1.941      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][83]                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 1.941      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][83]                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 1.933      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 1.933      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|done_in_reg[1]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.932      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|done_in_reg[2]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.932      ;
; 1.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fiforeset_reg                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.932      ;
; 1.796 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][16]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.941      ;
; 1.796 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.941      ;
; 1.796 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|read_latency_shift_reg[0]             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.943      ;
; 1.796 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.943      ;
; 1.796 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.943      ;
; 1.796 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.941      ;
; 1.796 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.941      ;
; 1.796 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.937      ;
; 1.796 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_write                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.937      ;
; 1.796 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_waitrequest                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.941      ;
; 1.796 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_write                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.937      ;
; 1.796 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[24]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.937      ;
; 1.796 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.937      ;
; 1.796 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[25]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.937      ;
; 1.796 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[19]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.937      ;
; 1.796 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_read                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.937      ;
; 1.796 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[24]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.937      ;
; 1.796 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[26]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.937      ;
; 1.796 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[25]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.937      ;
; 1.796 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[19]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.937      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 66
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.273
Worst Case Available Settling Time: 16.358 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; -0.331 ; 0.134 ; 5.135    ; 0.470   ; 0.589               ;
;  CLOCK_50                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  DVP_PCLK                                       ; 4.971  ; 0.148 ; 7.697    ; 0.486   ; 4.302               ;
;  sdram_clock                                    ; 3.135  ; 2.804 ; N/A      ; N/A     ; N/A                 ;
;  sdrclk_out_clock                               ; 2.041  ; 1.234 ; N/A      ; N/A     ; N/A                 ;
;  u0|altpll_component|auto_generated|pll1|clk[1] ; -0.331 ; 0.134 ; 5.135    ; 0.470   ; 4.664               ;
;  u0|altpll_component|auto_generated|pll1|clk[2] ; 26.375 ; 0.186 ; 34.702   ; 1.791   ; 19.715              ;
;  u1|altpll_component|auto_generated|pll1|clk[0] ; 4.764  ; 0.180 ; 11.616   ; 0.664   ; 7.222               ;
;  u1|altpll_component|auto_generated|pll1|clk[1] ; 0.673  ; 0.193 ; N/A      ; N/A     ; 0.589               ;
; Design-wide TNS                                 ; -0.395 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  DVP_PCLK                                       ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sdram_clock                                    ; 0.000  ; 0.000 ; N/A      ; N/A     ; N/A                 ;
;  sdrclk_out_clock                               ; 0.000  ; 0.000 ; N/A      ; N/A     ; N/A                 ;
;  u0|altpll_component|auto_generated|pll1|clk[1] ; -0.395 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; EPCS_CSO_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT3        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_PWR_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRCLK_OUT     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CKE        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_RAS_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CAS_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_WE_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_BA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_BA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQM[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQM[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVP_XCLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA_N[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA_N[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA_N[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_CLOCK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_CLOCK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WSLED          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USER_LED[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USER_LED[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVP_SCCB_C     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVP_SCCB_D     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GROVE1_D[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GROVE1_D[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GROVE2_D[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GROVE2_D[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND1  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND2  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND3  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND4  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------+
; Input Transition Times                                         ;
+-------------+--------------+-----------------+-----------------+
; Pin         ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------+--------------+-----------------+-----------------+
; EPCS_DATA0  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT0     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW_CD_N     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[0]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[1]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[2]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[3]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[4]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[5]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[6]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[7]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[8]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[9]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[10]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[11]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[12]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[13]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[14]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[15]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_SCCB_C  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_SCCB_D  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GROVE1_D[0] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GROVE1_D[1] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GROVE2_D[0] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GROVE2_D[1] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RESET_N     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_PCLK    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_VSYNC   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_HREF    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[0] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[1] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[2] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[3] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[4] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[5] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[6] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[7] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EPCS_CSO_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; EPCS_DCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; EPCS_ASDO      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; SD_DAT3        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SD_PWR_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SDRCLK_OUT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SDR_CKE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_RAS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CAS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_BA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_BA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; DVP_XCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TMDS_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TMDS_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TMDS_DATA_N[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TMDS_DATA_N[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TMDS_DATA_N[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TMDS_CLOCK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TMDS_CLOCK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; WSLED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; USER_LED[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; USER_LED[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; DVP_SCCB_C     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DVP_SCCB_D     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GROVE1_D[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GROVE1_D[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; GROVE2_D[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GROVE2_D[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; RESERVED_GND1  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; -2.06e-10 V                  ; 4.19 V              ; -0.556 V            ; 1.09 V                               ; 0.537 V                              ; 8.25e-11 s                  ; 1.5e-10 s                   ; No                         ; No                         ; 3.08 V                      ; -2.06e-10 V                 ; 4.19 V             ; -0.556 V           ; 1.09 V                              ; 0.537 V                             ; 8.25e-11 s                 ; 1.5e-10 s                  ; No                        ; No                        ;
; RESERVED_GND2  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.46e-10 V                   ; 5.04 V              ; -0.978 V            ; 1.87 V                               ; 0.931 V                              ; 6.46e-11 s                  ; 1.68e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 9.46e-10 V                  ; 5.04 V             ; -0.978 V           ; 1.87 V                              ; 0.931 V                             ; 6.46e-11 s                 ; 1.68e-10 s                 ; No                        ; No                        ;
; RESERVED_GND3  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; -2.06e-10 V                  ; 4.72 V              ; -0.574 V            ; 1.53 V                               ; 0.56 V                               ; 7.07e-11 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 3.08 V                      ; -2.06e-10 V                 ; 4.72 V             ; -0.574 V           ; 1.53 V                              ; 0.56 V                              ; 7.07e-11 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; RESERVED_GND4  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.46e-10 V                   ; 5.04 V              ; -0.978 V            ; 1.87 V                               ; 0.931 V                              ; 6.46e-11 s                  ; 1.68e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 9.46e-10 V                  ; 5.04 V             ; -0.978 V           ; 1.87 V                              ; 0.931 V                             ; 6.46e-11 s                 ; 1.68e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EPCS_CSO_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; SD_DAT3        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; SD_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; SD_CMD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SD_PWR_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SDRCLK_OUT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CKE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_RAS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_CAS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_BA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_BA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; DVP_XCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA_N[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TMDS_DATA_N[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA_N[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_CLOCK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TMDS_CLOCK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; WSLED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; USER_LED[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; USER_LED[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; DVP_SCCB_C     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DVP_SCCB_D     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GROVE1_D[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; GROVE1_D[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; GROVE2_D[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; GROVE2_D[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; RESERVED_GND1  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-08 V                   ; 3.74 V              ; -0.499 V            ; 0.73 V                               ; 0.479 V                              ; 1.04e-10 s                  ; 1.94e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 4.43e-08 V                  ; 3.74 V             ; -0.499 V           ; 0.73 V                              ; 0.479 V                             ; 1.04e-10 s                 ; 1.94e-10 s                 ; No                        ; No                        ;
; RESERVED_GND2  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.55e-08 V                   ; 4.53 V              ; -0.879 V            ; 1.38 V                               ; 0.828 V                              ; 8.15e-11 s                  ; 2.03e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.55e-08 V                  ; 4.53 V             ; -0.879 V           ; 1.38 V                              ; 0.828 V                             ; 8.15e-11 s                 ; 2.03e-10 s                 ; No                        ; No                        ;
; RESERVED_GND3  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-08 V                   ; 4.23 V              ; -0.407 V            ; 1.1 V                                ; 0.386 V                              ; 8.86e-11 s                  ; 1.76e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 4.43e-08 V                  ; 4.23 V             ; -0.407 V           ; 1.1 V                               ; 0.386 V                             ; 8.86e-11 s                 ; 1.76e-10 s                 ; No                        ; No                        ;
; RESERVED_GND4  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.55e-08 V                   ; 4.53 V              ; -0.879 V            ; 1.38 V                               ; 0.828 V                              ; 8.15e-11 s                  ; 2.03e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.55e-08 V                  ; 4.53 V             ; -0.879 V           ; 1.38 V                              ; 0.828 V                             ; 8.15e-11 s                 ; 2.03e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EPCS_CSO_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_ASDO      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; SD_DAT3        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SD_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SD_CMD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_PWR_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SDRCLK_OUT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDR_CKE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_RAS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_CAS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_BA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_BA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQM[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQM[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; DVP_XCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; TMDS_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TMDS_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TMDS_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TMDS_DATA_N[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TMDS_DATA_N[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TMDS_DATA_N[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TMDS_CLOCK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TMDS_CLOCK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; WSLED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; USER_LED[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; USER_LED[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SDR_DQ[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; DVP_SCCB_C     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DVP_SCCB_D     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GROVE1_D[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GROVE1_D[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GROVE2_D[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GROVE2_D[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; RESERVED_GND1  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.12e-08 V                   ; 4.92 V              ; -0.773 V            ; 1.4 V                                ; 0.752 V                              ; 9.17e-11 s                  ; 1.09e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.12e-08 V                  ; 4.92 V             ; -0.773 V           ; 1.4 V                               ; 0.752 V                             ; 9.17e-11 s                 ; 1.09e-10 s                 ; No                        ; No                        ;
; RESERVED_GND2  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.6e-08 V                    ; 5.48 V              ; -1.01 V             ; 1.94 V                               ; 0.999 V                              ; 7.36e-11 s                  ; 1.38e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.6e-08 V                   ; 5.48 V             ; -1.01 V            ; 1.94 V                              ; 0.999 V                             ; 7.36e-11 s                 ; 1.38e-10 s                 ; No                        ; No                        ;
; RESERVED_GND3  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.12e-08 V                   ; 5.29 V              ; -0.942 V            ; 1.69 V                               ; 0.906 V                              ; 8.34e-11 s                  ; 9.66e-11 s                  ; No                         ; No                         ; 3.46 V                      ; 1.12e-08 V                  ; 5.29 V             ; -0.942 V           ; 1.69 V                              ; 0.906 V                             ; 8.34e-11 s                 ; 9.66e-11 s                 ; No                        ; No                        ;
; RESERVED_GND4  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.6e-08 V                    ; 5.48 V              ; -1.01 V             ; 1.94 V                               ; 0.999 V                              ; 7.36e-11 s                  ; 1.38e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.6e-08 V                   ; 5.48 V             ; -1.01 V            ; 1.94 V                              ; 0.999 V                             ; 7.36e-11 s                 ; 1.38e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; DVP_PCLK                                       ; DVP_PCLK                                       ; 1323     ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; DVP_PCLK                                       ; 11       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock                                    ; 53       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock                               ; 1        ; 1        ; 0        ; 0        ;
; DVP_PCLK                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; 12       ; 0        ; 0        ; 0        ;
; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 16       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 120226   ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 235      ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 12       ; 0        ; 0        ; 0        ;
; DVP_PCLK                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 47       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 17409    ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 11       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 43288    ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 103      ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; DVP_PCLK                                       ; DVP_PCLK                                       ; 1323     ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; DVP_PCLK                                       ; 11       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock                                    ; 53       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock                               ; 1        ; 1        ; 0        ; 0        ;
; DVP_PCLK                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; 12       ; 0        ; 0        ; 0        ;
; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 16       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 120226   ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 235      ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 12       ; 0        ; 0        ; 0        ;
; DVP_PCLK                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 47       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 17409    ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 11       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 43288    ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 103      ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                          ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; DVP_PCLK                                       ; DVP_PCLK                                       ; 63       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; DVP_PCLK                                       ; 2        ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1143     ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 34       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 416      ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 127      ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                           ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; DVP_PCLK                                       ; DVP_PCLK                                       ; 63       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; DVP_PCLK                                       ; 2        ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1143     ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 34       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 416      ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 127      ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 13    ; 13   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
; Target                                         ; Clock                                          ; Type      ; Status      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
;                                                ; sdram_clock                                    ; Virtual   ; Constrained ;
;                                                ; sdrclk_out_clock                               ; Virtual   ; Constrained ;
; CLOCK_50                                       ; CLOCK_50                                       ; Base      ; Constrained ;
; DVP_PCLK                                       ; DVP_PCLK                                       ; Base      ; Constrained ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; DVP_DATA[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_DATA[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_DATA[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_DATA[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_DATA[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_DATA[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_DATA[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_DATA[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_HREF    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_VSYNC   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GROVE2_D[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESET_N     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; DVP_SCCB_C     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_SCCB_D     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_XCLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GROVE2_D[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_CLOCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_CLOCK_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA_N[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA_N[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA_N[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; DVP_DATA[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_DATA[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_DATA[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_DATA[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_DATA[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_DATA[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_DATA[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_DATA[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_HREF    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_VSYNC   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GROVE2_D[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESET_N     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; DVP_SCCB_C     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_SCCB_D     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_XCLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GROVE2_D[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_CLOCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_CLOCK_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA_N[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA_N[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA_N[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Jan 11 04:13:47 2023
Info: Command: quartus_sta dvp_capture -c dvp_capture
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_9ms1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_tid1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe5|dffe6a* 
    Info (332165): Entity peridot_vga
        Info (332166): set_false_path -to [get_registers {*peridot_vga:*|cdb_reset_reg[0]}]
        Info (332166): set_false_path -to [get_registers {*peridot_vga:*|peridot_vga_csr:u_csr|cdb_vsyncin_reg[0]}]
        Info (332166): set_false_path -to [get_registers {*peridot_vga:*|peridot_vga_avm:u_avm|cdb_fstart_reg[0]}]
        Info (332166): set_false_path -to [get_registers {*peridot_vga:*|peridot_vga_pixel:u_pix|cdb_vsyncin_reg[0]}]
        Info (332166): set_false_path -from [get_registers {*peridot_vga:*|peridot_vga_pixel:u_pix|fiforeset_reg}]
        Info (332166): set_false_path -from [get_registers {*peridot_vga:*|peridot_vga_csr:u_csr|topaddr_out_reg[*]}] -to [get_registers {*peridot_vga:*|peridot_vga_avm:u_avm|lineaddr_reg[*]}]
    Info (332165): Entity video_syncgen
        Info (332166): set_false_path -to [get_registers {*video_syncgen:*|scan_in_reg}]
Info (332104): Reading SDC File: 'c4e_dvp_core/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c4e_dvp_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'c4e_dvp_core/synthesis/submodules/peridot_cam.sdc'
Info (332104): Reading SDC File: 'peridot_air.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -120.00 -duty_cycle 50.00 -name {u0|altpll_component|auto_generated|pll1|clk[0]} {u0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u0|altpll_component|auto_generated|pll1|clk[1]} {u0|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u0|altpll_component|auto_generated|pll1|clk[2]} {u0|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {u0|altpll_component|auto_generated|pll1|clk[3]} {u0|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {u1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {u1|altpll_component|auto_generated|pll1|clk[0]} {u1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 13 -duty_cycle 50.00 -name {u1|altpll_component|auto_generated|pll1|clk[1]} {u1|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.331
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.331              -0.395 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.673               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.041               0.000 sdrclk_out_clock 
    Info (332119):     3.135               0.000 sdram_clock 
    Info (332119):     4.764               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.971               0.000 DVP_PCLK 
    Info (332119):    26.375               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.411
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.411               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.417               0.000 DVP_PCLK 
    Info (332119):     0.435               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.452               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.464               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.638               0.000 sdrclk_out_clock 
    Info (332119):     4.632               0.000 sdram_clock 
Info (332146): Worst-case recovery slack is 5.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.135               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.697               0.000 DVP_PCLK 
    Info (332119):    11.616               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    34.702               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.100
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.100               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.143               0.000 DVP_PCLK 
    Info (332119):     1.564               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.043               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 0.589
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.589               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.693               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.843               0.000 DVP_PCLK 
    Info (332119):     7.222               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.832               0.000 CLOCK_50 
    Info (332119):    19.715               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 66 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 66
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.273
    Info (332114): Worst Case Available Settling Time: 11.547 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.144
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.144               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.798               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.241               0.000 sdrclk_out_clock 
    Info (332119):     3.671               0.000 sdram_clock 
    Info (332119):     5.242               0.000 DVP_PCLK 
    Info (332119):     5.327               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    27.079               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.381
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.381               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.384               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.385               0.000 DVP_PCLK 
    Info (332119):     0.400               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.415               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.505               0.000 sdrclk_out_clock 
    Info (332119):     4.345               0.000 sdram_clock 
Info (332146): Worst-case recovery slack is 5.483
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.483               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.867               0.000 DVP_PCLK 
    Info (332119):    11.828               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    35.063               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.954
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.954               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.046               0.000 DVP_PCLK 
    Info (332119):     1.381               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.626               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 0.589
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.589               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.664               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.886               0.000 DVP_PCLK 
    Info (332119):     7.242               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.835               0.000 CLOCK_50 
    Info (332119):    19.715               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 66 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 66
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.273
    Info (332114): Worst Case Available Settling Time: 12.178 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.986
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.986               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.863               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.541               0.000 sdrclk_out_clock 
    Info (332119):     5.745               0.000 sdram_clock 
    Info (332119):     8.004               0.000 DVP_PCLK 
    Info (332119):    10.602               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    33.700               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.134
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.134               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.148               0.000 DVP_PCLK 
    Info (332119):     0.180               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.193               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.234               0.000 sdrclk_out_clock 
    Info (332119):     2.804               0.000 sdram_clock 
Info (332146): Worst-case recovery slack is 7.713
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.713               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.183               0.000 DVP_PCLK 
    Info (332119):    13.656               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    37.524               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.470
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.470               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.486               0.000 DVP_PCLK 
    Info (332119):     0.664               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.791               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 1.076
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.076               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.302               0.000 DVP_PCLK 
    Info (332119):     4.733               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.429               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 CLOCK_50 
    Info (332119):    19.795               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 66 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 66
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.273
    Info (332114): Worst Case Available Settling Time: 16.358 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4814 megabytes
    Info: Processing ended: Wed Jan 11 04:13:54 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


