com.xilinx.sdk.linkgen.prefs.DDR3_Test\:.bss=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.DDR3_Test\:.data=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.DDR3_Test\:.data1=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.DDR3_Test\:.fixup=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.DDR3_Test\:.rodata=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.DDR3_Test\:.rodata1=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.DDR3_Test\:.sbss=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.DDR3_Test\:.sbss2=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.DDR3_Test\:.sdata=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.DDR3_Test\:.sdata2=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.DDR3_Test\:.text=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.DDR3_Test\:heap=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.DDR3_Test\:heap-size=4096
com.xilinx.sdk.linkgen.prefs.DDR3_Test\:stack=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.DDR3_Test\:stack-size=4096
com.xilinx.sdk.linkgen.prefs.HelloWorld_PL_UART\:.bss=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.HelloWorld_PL_UART\:.data=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.HelloWorld_PL_UART\:.data1=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.HelloWorld_PL_UART\:.fixup=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.HelloWorld_PL_UART\:.rodata=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.HelloWorld_PL_UART\:.rodata1=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.HelloWorld_PL_UART\:.sbss=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.HelloWorld_PL_UART\:.sbss2=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.HelloWorld_PL_UART\:.sdata=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.HelloWorld_PL_UART\:.sdata2=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.HelloWorld_PL_UART\:.text=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.HelloWorld_PL_UART\:heap=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.HelloWorld_PL_UART\:heap-size=4096
com.xilinx.sdk.linkgen.prefs.HelloWorld_PL_UART\:stack=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.HelloWorld_PL_UART\:stack-size=4096
com.xilinx.sdk.linkgen.prefs.HelloWorld_PS_UART\:.bss=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.HelloWorld_PS_UART\:.data=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.HelloWorld_PS_UART\:.data1=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.HelloWorld_PS_UART\:.fixup=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.HelloWorld_PS_UART\:.rodata=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.HelloWorld_PS_UART\:.rodata1=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.HelloWorld_PS_UART\:.sbss=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.HelloWorld_PS_UART\:.sbss2=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.HelloWorld_PS_UART\:.sdata=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.HelloWorld_PS_UART\:.sdata2=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.HelloWorld_PS_UART\:.text=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.HelloWorld_PS_UART\:heap=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.HelloWorld_PS_UART\:heap-size=4096
com.xilinx.sdk.linkgen.prefs.HelloWorld_PS_UART\:stack=ps7_ram_0_S_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.HelloWorld_PS_UART\:stack-size=4096
eclipse.preferences.version=1
