Generating HDL for page 12.60.19.1 1401 BRANCHES at 7/14/2020 3:38:09 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_12_60_19_1_1401_BRANCHES_tb.vhdl, generating default test bench code.
Found combinatorial loop (need D FF) at output of gate at 3C
Found combinatorial loop (need D FF) at output of gate at 2C
Removed 3 outputs from Gate at 1C to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 2D to ignored block(s) or identical signal names
Removed 1 outputs from Dot Function at 1A to ignored block(s) or identical signal names
Generating Statement for block at 5A with output pin(s) of OUT_5A_G
	and inputs of PS_1ST_SCAN,PS_NEXT_TO_LAST_LOGIC_GATE
	and logic function of NAND
Generating Statement for block at 1A with output pin(s) of OUT_1A_P
	and inputs of PS_1401_MODE,OUT_DOT_4F
	and logic function of NAND
Generating Statement for block at 5B with output pin(s) of OUT_5B_G
	and inputs of PS_B_OR_W_OR_V_BRANCH_CND,PS_B_CYCLE
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_C
	and inputs of MS_PROGRAM_RESET_1,MS_PROGRAM_SET_BRANCH_CTRL,PS_1401_MODE
	and logic function of NAND
Generating Statement for block at 1B with output pin(s) of OUT_1B_D
	and inputs of PS_LAST_INSN_RO_CYCLE,PS_1401_NO_EXE_CY_BRANCH_OPS
	and logic function of NAND
Generating Statement for block at 4C with output pin(s) of OUT_4C_E
	and inputs of OUT_DOT_4F,PS_NEXT_TO_LAST_LOGIC_GATE,PS_LAST_INSN_RO_CYCLE
	and logic function of NAND
Generating Statement for block at 3C with *latched* output pin(s) of OUT_3C_G_Latch
	and inputs of OUT_2C_C,MS_I_RING_OP_TIME
	and logic function of NAND
Generating Statement for block at 2C with *latched* output pin(s) of OUT_2C_C_Latch, OUT_2C_C_Latch
	and inputs of OUT_4C_E,OUT_DOT_3C,OUT_DOT_5B
	and logic function of NAND
Generating Statement for block at 1C with output pin(s) of OUT_1C_D
	and inputs of OUT_2C_C
	and logic function of NOT
Generating Statement for block at 2D with output pin(s) of OUT_2D_F
	and inputs of OUT_DOT_3C
	and logic function of NOT
Generating Statement for block at 5E with output pin(s) of OUT_5E_E
	and inputs of PS_LAST_INSN_RO_CYCLE,OUT_DOT_5D,PS_1401_COND_TEST_OP_CODE
	and logic function of NAND
Generating Statement for block at 2E with output pin(s) of OUT_2E_C
	and inputs of PS_LAST_INSN_RO_CYCLE,PS_1401_NO_EXE_CY_BRANCH_OPS
	and logic function of NAND
Generating Statement for block at 4F with output pin(s) of OUT_4F_C
	and inputs of OUT_5E_E,MS_1401_CLEAR_DOT_I_RING_11,MS_J_TYPE_BRANCH_COND
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_C
	and inputs of OUT_DOT_4F
	and logic function of NOT
Generating Statement for block at 2F with output pin(s) of OUT_2F_C
	and inputs of OUT_3F_C,PS_1401_MODE
	and logic function of NAND
Generating Statement for block at 4G with output pin(s) of OUT_4G_B
	and inputs of MS_1401_UNCOND_BRANCH
	and logic function of NOT
Generating Statement for block at 5H with output pin(s) of OUT_5H_K
	and inputs of PS_I_RING_6_OR_1401_AND_8_TIME,PS_1401_I_RING_8_BRANCH_OPS
	and logic function of NAND
Generating Statement for block at 4H with output pin(s) of OUT_4H_K
	and inputs of OUT_5H_K,OUT_5I_C
	and logic function of NAND
Generating Statement for block at 5I with output pin(s) of OUT_5I_C
	and inputs of PS_I_RING_9_TIME,PS_1401_I_RING_9_BRANCH_OPS
	and logic function of NAND
Generating Statement for block at 1A with output pin(s) of OUT_DOT_1A
	and inputs of OUT_1A_P,OUT_1B_D
	and logic function of OR
Generating Statement for block at 5B with output pin(s) of OUT_DOT_5B
	and inputs of OUT_5A_G,OUT_5B_G
	and logic function of OR
Generating Statement for block at 3C with output pin(s) of OUT_DOT_3C, OUT_DOT_3C
	and inputs of OUT_3B_C,OUT_3C_G
	and logic function of OR
Generating Statement for block at 1E with output pin(s) of OUT_DOT_1E
	and inputs of OUT_2E_C,OUT_2F_C
	and logic function of OR
Generating Statement for block at 4F with output pin(s) of OUT_DOT_4F, OUT_DOT_4F, OUT_DOT_4F
	and inputs of OUT_4F_C,OUT_4G_B,OUT_4H_K
	and logic function of OR
Generating Statement for block at 5D with output pin(s) of OUT_DOT_5D
	and inputs of PS_1401_BRANCH_CONDITION,PS_1401_BRANCH_CONDITION_JRJ
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MS_1401_BRANCH_LATCH
	from gate output OUT_1C_D
Generating output sheet edge signal assignment to 
	signal PS_1401_BRANCH_LATCH
	from gate output OUT_2D_F
Generating output sheet edge signal assignment to 
	signal MS_1401_TAKE_I_TO_B_CYCLE
	from gate output OUT_DOT_1A
Generating output sheet edge signal assignment to 
	signal MS_1401_BRANCH_LAST_EX_CYCLE
	from gate output OUT_DOT_1E
Generating D Flip Flop for block at 3C
Generating D Flip Flop for block at 2C
