<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="DW_apb_ssi has the following features:\n * APB interface – Allows for easy integration into a DesignWare Synthesizable Components for AMBA 2 implementation.\n * APB3 and APB4 protocol support.\n * Scalable APB data bus width – Supports APB data bus widths of 8, 16, and 32 bits.\n * Serial-master or serial-slave operation – Enables serial communication with serial-master or serial-slave peripheral devices.\n * Programmable Dual/Quad/Octal SPI support in Master Mode.\n * Dual Data Rate (DDR) and Read Data Strobe (RDS) Support - Enables the DW_apb_ssi master to perform operations with the device in DDR and RDS modes when working in Dual/Quad/Octal mode of operation.\n * Data Mask Support - Enables the DW_apb_ssi to selectively update the bytes in the device. This feature is applicable only in enhanced SPI modes.\n * eXecute-In-Place (XIP) support - Enables the DW_apb_ssi master to behave as a memory mapped I/O and fetches the data from the device based on the APB read request. This feature is applicable only in enhanced SPI modes.\n * DMA Controller Interface – Enables the DW_apb_ssi to interface to a DMA controller over the bus using a handshaking interface for transfer requests.\n * Independent masking of interrupts – Master collision, transmit FIFO overflow, transmit FIFO empty, receive FIFO full, receive FIFO underflow, and receive FIFO overflow interrupts can all be masked independently.\n * Multi-master contention detection – Informs the processor of multiple serial-master accesses on the serial bus.\n * Bypass of meta-stability flip-flops for synchronous clocks – When the APB clock (pclk) and the DW_apb_ssi serial clock (ssi_clk) are synchronous, meta-stable flip-flops are not used when transferring control signals across these clock domains.\n * Programmable delay on the sample time of the received serial data bit (rxd); enables programmable control of routing delays resulting in higher serial data-bit rates.\n * Programmable features:\n - Serial interface operation – Choice of Motorola SPI, Texas Instruments Synchronous Serial Protocol or National Semiconductor Microwire.\n - Clock bit-rate – Dynamic control of the serial bit rate of the data transfer; used in only serial-master mode of operation.\n - Data Item size (4 to 32 bits) – Item size of each data transfer under the control of the programmer.\n * Configured features:\n - FIFO depth – 16 words deep. The FIFO width is fixed at 32 bits.\n - 1 slave select output.\n - Hardware slave-select – Dedicated hardware slave-select line.\n - Combined interrupt line - one combined interrupt line from the DW_apb_ssi to the interrupt controller.\n - Interrupt polarity – active high interrupt lines.\n - Serial clock polarity – low serial-clock polarity directly after reset.\n - Serial clock phase – capture on first edge of serial-clock directly after reset."><meta name="keywords" content="rust, rustlang, rust-lang, xip_ssi"><title>rp2040::xip_ssi - Rust</title><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled ><script id="default-settings"></script><script src="../../storage.js"></script><script src="../../crates.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../rp2040/index.html'><div class='logo-container rust-logo'><img src='../../rust-logo.png' alt='logo'></div></a><p class="location">Module xip_ssi</p><div class="sidebar-elems"><div class="block items"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li><li><a href="#types">Type Definitions</a></li></ul></div><p class="location"><a href="../index.html">rp2040</a></p><div id="sidebar-vars" data-name="xip_ssi" data-ty="mod" data-relpath="../"></div><script defer src="../sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu"><img src="../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><script src="../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" class="help-button">?</button>
                <a id="settings-menu" href="../../settings.html"><img src="../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">Module <a href="../index.html">rp2040</a>::<wbr><a class="mod" href="">xip_ssi</a></span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../src/rp2040/xip_ssi.rs.html#1-345" title="goto source code">[src]</a></span></h1><div class="docblock"><p>DW_apb_ssi has the following features:\n * APB interface – Allows for easy integration into a DesignWare Synthesizable Components for AMBA 2 implementation.\n * APB3 and APB4 protocol support.\n * Scalable APB data bus width – Supports APB data bus widths of 8, 16, and 32 bits.\n * Serial-master or serial-slave operation – Enables serial communication with serial-master or serial-slave peripheral devices.\n * Programmable Dual/Quad/Octal SPI support in Master Mode.\n * Dual Data Rate (DDR) and Read Data Strobe (RDS) Support - Enables the DW_apb_ssi master to perform operations with the device in DDR and RDS modes when working in Dual/Quad/Octal mode of operation.\n * Data Mask Support - Enables the DW_apb_ssi to selectively update the bytes in the device. This feature is applicable only in enhanced SPI modes.\n * eXecute-In-Place (XIP) support - Enables the DW_apb_ssi master to behave as a memory mapped I/O and fetches the data from the device based on the APB read request. This feature is applicable only in enhanced SPI modes.\n * DMA Controller Interface – Enables the DW_apb_ssi to interface to a DMA controller over the bus using a handshaking interface for transfer requests.\n * Independent masking of interrupts – Master collision, transmit FIFO overflow, transmit FIFO empty, receive FIFO full, receive FIFO underflow, and receive FIFO overflow interrupts can all be masked independently.\n * Multi-master contention detection – Informs the processor of multiple serial-master accesses on the serial bus.\n * Bypass of meta-stability flip-flops for synchronous clocks – When the APB clock (pclk) and the DW_apb_ssi serial clock (ssi_clk) are synchronous, meta-stable flip-flops are not used when transferring control signals across these clock domains.\n * Programmable delay on the sample time of the received serial data bit (rxd); enables programmable control of routing delays resulting in higher serial data-bit rates.\n * Programmable features:\n - Serial interface operation – Choice of Motorola SPI, Texas Instruments Synchronous Serial Protocol or National Semiconductor Microwire.\n - Clock bit-rate – Dynamic control of the serial bit rate of the data transfer; used in only serial-master mode of operation.\n - Data Item size (4 to 32 bits) – Item size of each data transfer under the control of the programmer.\n * Configured features:\n - FIFO depth – 16 words deep. The FIFO width is fixed at 32 bits.\n - 1 slave select output.\n - Hardware slave-select – Dedicated hardware slave-select line.\n - Combined interrupt line - one combined interrupt line from the DW_apb_ssi to the interrupt controller.\n - Interrupt polarity – active high interrupt lines.\n - Serial clock polarity – low serial-clock polarity directly after reset.\n - Serial clock phase – capture on first edge of serial-clock directly after reset.</p>
</div><h2 id="modules" class="section-header"><a href="#modules">Modules</a></h2>
<table><tr class="module-item"><td><a class="mod" href="baudr/index.html" title="rp2040::xip_ssi::baudr mod">baudr</a></td><td class="docblock-short"><p>Baud rate</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ctrlr0/index.html" title="rp2040::xip_ssi::ctrlr0 mod">ctrlr0</a></td><td class="docblock-short"><p>Control register 0</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ctrlr1/index.html" title="rp2040::xip_ssi::ctrlr1 mod">ctrlr1</a></td><td class="docblock-short"><p>Master Control register 1</p>
</td></tr><tr class="module-item"><td><a class="mod" href="dmacr/index.html" title="rp2040::xip_ssi::dmacr mod">dmacr</a></td><td class="docblock-short"><p>DMA control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="dmardlr/index.html" title="rp2040::xip_ssi::dmardlr mod">dmardlr</a></td><td class="docblock-short"><p>DMA RX data level</p>
</td></tr><tr class="module-item"><td><a class="mod" href="dmatdlr/index.html" title="rp2040::xip_ssi::dmatdlr mod">dmatdlr</a></td><td class="docblock-short"><p>DMA TX data level</p>
</td></tr><tr class="module-item"><td><a class="mod" href="dr0/index.html" title="rp2040::xip_ssi::dr0 mod">dr0</a></td><td class="docblock-short"><p>Data Register 0 (of 36)</p>
</td></tr><tr class="module-item"><td><a class="mod" href="icr/index.html" title="rp2040::xip_ssi::icr mod">icr</a></td><td class="docblock-short"><p>Interrupt clear</p>
</td></tr><tr class="module-item"><td><a class="mod" href="idr/index.html" title="rp2040::xip_ssi::idr mod">idr</a></td><td class="docblock-short"><p>Identification register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="imr/index.html" title="rp2040::xip_ssi::imr mod">imr</a></td><td class="docblock-short"><p>Interrupt mask</p>
</td></tr><tr class="module-item"><td><a class="mod" href="isr/index.html" title="rp2040::xip_ssi::isr mod">isr</a></td><td class="docblock-short"><p>Interrupt status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="msticr/index.html" title="rp2040::xip_ssi::msticr mod">msticr</a></td><td class="docblock-short"><p>Multi-master interrupt clear</p>
</td></tr><tr class="module-item"><td><a class="mod" href="mwcr/index.html" title="rp2040::xip_ssi::mwcr mod">mwcr</a></td><td class="docblock-short"><p>Microwire Control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="risr/index.html" title="rp2040::xip_ssi::risr mod">risr</a></td><td class="docblock-short"><p>Raw interrupt status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="rx_sample_dly/index.html" title="rp2040::xip_ssi::rx_sample_dly mod">rx_sample_dly</a></td><td class="docblock-short"><p>RX sample delay</p>
</td></tr><tr class="module-item"><td><a class="mod" href="rxflr/index.html" title="rp2040::xip_ssi::rxflr mod">rxflr</a></td><td class="docblock-short"><p>RX FIFO level</p>
</td></tr><tr class="module-item"><td><a class="mod" href="rxftlr/index.html" title="rp2040::xip_ssi::rxftlr mod">rxftlr</a></td><td class="docblock-short"><p>RX FIFO threshold level</p>
</td></tr><tr class="module-item"><td><a class="mod" href="rxoicr/index.html" title="rp2040::xip_ssi::rxoicr mod">rxoicr</a></td><td class="docblock-short"><p>RX FIFO overflow interrupt clear</p>
</td></tr><tr class="module-item"><td><a class="mod" href="rxuicr/index.html" title="rp2040::xip_ssi::rxuicr mod">rxuicr</a></td><td class="docblock-short"><p>RX FIFO underflow interrupt clear</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ser/index.html" title="rp2040::xip_ssi::ser mod">ser</a></td><td class="docblock-short"><p>Slave enable</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spi_ctrlr0/index.html" title="rp2040::xip_ssi::spi_ctrlr0 mod">spi_ctrlr0</a></td><td class="docblock-short"><p>SPI control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="sr/index.html" title="rp2040::xip_ssi::sr mod">sr</a></td><td class="docblock-short"><p>Status register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ssi_version_id/index.html" title="rp2040::xip_ssi::ssi_version_id mod">ssi_version_id</a></td><td class="docblock-short"><p>Version ID</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ssienr/index.html" title="rp2040::xip_ssi::ssienr mod">ssienr</a></td><td class="docblock-short"><p>SSI Enable</p>
</td></tr><tr class="module-item"><td><a class="mod" href="txd_drive_edge/index.html" title="rp2040::xip_ssi::txd_drive_edge mod">txd_drive_edge</a></td><td class="docblock-short"><p>TX drive edge</p>
</td></tr><tr class="module-item"><td><a class="mod" href="txflr/index.html" title="rp2040::xip_ssi::txflr mod">txflr</a></td><td class="docblock-short"><p>TX FIFO level</p>
</td></tr><tr class="module-item"><td><a class="mod" href="txftlr/index.html" title="rp2040::xip_ssi::txftlr mod">txftlr</a></td><td class="docblock-short"><p>TX FIFO threshold level</p>
</td></tr><tr class="module-item"><td><a class="mod" href="txoicr/index.html" title="rp2040::xip_ssi::txoicr mod">txoicr</a></td><td class="docblock-short"><p>TX FIFO overflow interrupt clear</p>
</td></tr></table><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.RegisterBlock.html" title="rp2040::xip_ssi::RegisterBlock struct">RegisterBlock</a></td><td class="docblock-short"><p>Register block</p>
</td></tr></table><h2 id="types" class="section-header"><a href="#types">Type Definitions</a></h2>
<table><tr class="module-item"><td><a class="type" href="type.BAUDR.html" title="rp2040::xip_ssi::BAUDR type">BAUDR</a></td><td class="docblock-short"><p>Baud rate</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CTRLR0.html" title="rp2040::xip_ssi::CTRLR0 type">CTRLR0</a></td><td class="docblock-short"><p>Control register 0</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CTRLR1.html" title="rp2040::xip_ssi::CTRLR1 type">CTRLR1</a></td><td class="docblock-short"><p>Master Control register 1</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DMACR.html" title="rp2040::xip_ssi::DMACR type">DMACR</a></td><td class="docblock-short"><p>DMA control</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DMARDLR.html" title="rp2040::xip_ssi::DMARDLR type">DMARDLR</a></td><td class="docblock-short"><p>DMA RX data level</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DMATDLR.html" title="rp2040::xip_ssi::DMATDLR type">DMATDLR</a></td><td class="docblock-short"><p>DMA TX data level</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DR0.html" title="rp2040::xip_ssi::DR0 type">DR0</a></td><td class="docblock-short"><p>Data Register 0 (of 36)</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.ICR.html" title="rp2040::xip_ssi::ICR type">ICR</a></td><td class="docblock-short"><p>Interrupt clear</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IDR.html" title="rp2040::xip_ssi::IDR type">IDR</a></td><td class="docblock-short"><p>Identification register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IMR.html" title="rp2040::xip_ssi::IMR type">IMR</a></td><td class="docblock-short"><p>Interrupt mask</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.ISR.html" title="rp2040::xip_ssi::ISR type">ISR</a></td><td class="docblock-short"><p>Interrupt status</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.MSTICR.html" title="rp2040::xip_ssi::MSTICR type">MSTICR</a></td><td class="docblock-short"><p>Multi-master interrupt clear</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.MWCR.html" title="rp2040::xip_ssi::MWCR type">MWCR</a></td><td class="docblock-short"><p>Microwire Control</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.RISR.html" title="rp2040::xip_ssi::RISR type">RISR</a></td><td class="docblock-short"><p>Raw interrupt status</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.RXFLR.html" title="rp2040::xip_ssi::RXFLR type">RXFLR</a></td><td class="docblock-short"><p>RX FIFO level</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.RXFTLR.html" title="rp2040::xip_ssi::RXFTLR type">RXFTLR</a></td><td class="docblock-short"><p>RX FIFO threshold level</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.RXOICR.html" title="rp2040::xip_ssi::RXOICR type">RXOICR</a></td><td class="docblock-short"><p>RX FIFO overflow interrupt clear</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.RXUICR.html" title="rp2040::xip_ssi::RXUICR type">RXUICR</a></td><td class="docblock-short"><p>RX FIFO underflow interrupt clear</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.RX_SAMPLE_DLY.html" title="rp2040::xip_ssi::RX_SAMPLE_DLY type">RX_SAMPLE_DLY</a></td><td class="docblock-short"><p>RX sample delay</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SER.html" title="rp2040::xip_ssi::SER type">SER</a></td><td class="docblock-short"><p>Slave enable</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPI_CTRLR0.html" title="rp2040::xip_ssi::SPI_CTRLR0 type">SPI_CTRLR0</a></td><td class="docblock-short"><p>SPI control</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SR.html" title="rp2040::xip_ssi::SR type">SR</a></td><td class="docblock-short"><p>Status register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SSIENR.html" title="rp2040::xip_ssi::SSIENR type">SSIENR</a></td><td class="docblock-short"><p>SSI Enable</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SSI_VERSION_ID.html" title="rp2040::xip_ssi::SSI_VERSION_ID type">SSI_VERSION_ID</a></td><td class="docblock-short"><p>Version ID</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TXD_DRIVE_EDGE.html" title="rp2040::xip_ssi::TXD_DRIVE_EDGE type">TXD_DRIVE_EDGE</a></td><td class="docblock-short"><p>TX drive edge</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TXFLR.html" title="rp2040::xip_ssi::TXFLR type">TXFLR</a></td><td class="docblock-short"><p>TX FIFO level</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TXFTLR.html" title="rp2040::xip_ssi::TXFTLR type">TXFTLR</a></td><td class="docblock-short"><p>TX FIFO threshold level</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TXOICR.html" title="rp2040::xip_ssi::TXOICR type">TXOICR</a></td><td class="docblock-short"><p>TX FIFO overflow interrupt clear</p>
</td></tr></table></section><section id="search" class="content hidden"></section><section class="footer"></section><div id="rustdoc-vars" data-root-path="../../" data-current-crate="rp2040" data-search-js="../../search-index.js"></div>
    <script src="../../main.js"></script></body></html>