/* Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os) */

(* top =  1  *)
(* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:4.1-181.10" *)
module top(\GPIO_io(0) , \GPIO_io(1) , \GPIO_io(2) , \GPIO_io(3) , \GPIO_io(4) , \GPIO_io(5) , \GPIO_io(6) , \GPIO_io(7) , \GPIO_io(8) , \GPIO_io(9) , \GPIO_io(10) , \GPIO_io(11) , \GPIO_io(12) , \GPIO_io(13) , \GPIO_io(14) , \GPIO_io(15) , \GPIO_io(16) , \GPIO_io(17) , \GPIO_io(18) , \GPIO_io(19) , \GPIO_io(20) , \GPIO_io(21) , \GPIO_io(22) , \GPIO_io(23) , \GPIO_io(24) , \GPIO_io(25) , \GPIO_io(26) , \GPIO_io(27) , \GPIO_io(28) , \GPIO_io(29) , \GPIO_io(30) , \GPIO_io(31) );
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:45.17-45.26" *)
  wire \Device_ID(0) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:45.17-45.26" *)
  wire \Device_ID(1) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(0) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(1) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(10) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(11) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(12) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(13) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(14) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(15) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(16) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(17) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(18) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(19) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(2) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(20) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(21) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(22) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(23) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(24) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(25) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(26) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(27) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(28) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(29) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(3) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(30) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(31) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(4) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(5) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(6) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(7) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(8) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(9) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(0) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(1) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(10) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(11) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(12) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(13) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(14) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(15) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(16) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(17) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(18) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(19) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(2) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(20) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(21) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(22) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(23) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(24) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(25) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(26) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(27) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(28) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(29) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(3) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(30) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(31) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(4) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(5) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(6) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(7) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(8) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(9) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:25.17-25.25" *)
  wire Sys_Clk0;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:26.17-26.29" *)
  wire Sys_Clk0_Rst;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:41.17-41.23" *)
  wire WB_RST;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  (* unused_bits = "0" *)
  wire \WBs_ADR(0) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  (* unused_bits = "0" *)
  wire \WBs_ADR(1) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(10) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(11) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(12) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(13) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(14) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(15) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(16) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(2) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(3) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(4) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(5) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(6) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(7) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(8) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(9) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:34.17-34.29" *)
  wire \WBs_BYTE_STB(0) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:34.17-34.29" *)
  wire \WBs_BYTE_STB(1) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:34.17-34.29" *)
  wire \WBs_BYTE_STB(2) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:34.17-34.29" *)
  wire \WBs_BYTE_STB(3) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(0) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(1) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(10) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(11) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(12) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(13) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(14) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(15) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(16) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(17) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(18) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(19) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(2) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(20) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(21) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(22) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(23) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(24) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(25) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(26) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(27) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(28) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(29) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(3) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(30) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(31) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(4) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(5) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(6) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(7) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(8) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(9) ;
  wire WBs_RD_DAT_LUT2_O_I1;
  wire WBs_RD_DAT_LUT3_O_10_I0;
  wire WBs_RD_DAT_LUT3_O_11_I0;
  wire WBs_RD_DAT_LUT3_O_12_I0;
  wire WBs_RD_DAT_LUT3_O_12_I2;
  wire WBs_RD_DAT_LUT3_O_15_I0;
  wire WBs_RD_DAT_LUT3_O_16_I0;
  wire WBs_RD_DAT_LUT3_O_1_I0;
  wire WBs_RD_DAT_LUT3_O_2_I0;
  wire WBs_RD_DAT_LUT3_O_4_I0;
  wire WBs_RD_DAT_LUT3_O_6_I0;
  wire WBs_RD_DAT_LUT3_O_7_I0;
  wire WBs_RD_DAT_LUT3_O_8_I0;
  wire WBs_RD_DAT_LUT3_O_9_I0;
  wire WBs_RD_DAT_LUT3_O_9_I1;
  wire WBs_RD_DAT_LUT3_O_I1;
  wire WBs_RD_DAT_LUT4_O_1_I1;
  wire WBs_RD_DAT_LUT4_O_2_I1;
  wire WBs_RD_DAT_LUT4_O_3_I1;
  wire WBs_RD_DAT_LUT4_O_4_I1;
  wire WBs_RD_DAT_LUT4_O_5_I1;
  wire WBs_RD_DAT_LUT4_O_6_I1;
  wire WBs_RD_DAT_LUT4_O_7_I1;
  wire WBs_RD_DAT_LUT4_O_8_I1;
  wire WBs_RD_DAT_LUT4_O_9_I1;
  wire WBs_RD_DAT_LUT4_O_I1;
  wire WBs_RD_DAT_LUT4_O_I2;
  wire WBs_RD_DAT_mux4x0_Q_S0;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(0) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(1) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(10) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(11) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(12) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(13) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(14) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(15) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(16) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(17) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(18) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(19) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(2) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(20) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(21) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(22) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(23) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(24) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(25) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(26) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(27) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(28) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(29) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(3) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(30) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(31) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(4) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(5) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(6) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(7) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(8) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(9) ;
  (* hdlname = "u_AL4S3B_FPGA_IP CLK_IP_i" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:88.25-88.33" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.CLK_IP_i ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(0) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(1) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(10) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(11) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(12) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(13) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(14) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(15) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(16) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(17) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(18) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(19) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(2) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(20) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(21) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(22) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(23) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(24) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(25) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(26) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(27) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(28) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(29) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(3) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(30) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(31) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(4) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(5) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(6) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(7) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(8) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(9) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(0) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(1) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(10) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(11) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(12) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(13) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(14) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(15) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(16) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(17) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(18) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(19) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(2) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(20) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(21) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(22) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(23) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(24) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(25) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(26) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(27) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(28) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(29) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(3) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(30) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(31) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(4) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(5) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(6) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(7) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(8) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(9) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D ;
  (* hdlname = "u_AL4S3B_FPGA_IP GPIO_controller_0 WBs_ACK_o" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:46.17-46.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o ;
  (* hdlname = "u_AL4S3B_FPGA_IP GPIO_controller_0 WBs_ACK_o_nxt" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:95.17-95.30|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0 ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:142.32-142.112" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0_O ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I2 ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1_O ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I2 ;
  (* hdlname = "u_AL4S3B_FPGA_IP GPIO_controller_0 WBs_CLK_i" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:43.17-43.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ;
  (* hdlname = "u_AL4S3B_FPGA_IP GPIO_controller_0 WBs_CYC_i" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:38.17-38.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CYC_i ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(0) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(1) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(10) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(11) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(12) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(13) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(14) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(15) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(16) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(17) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(18) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(19) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(2) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(20) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(21) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(22) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(23) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(24) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(25) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(26) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(27) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(28) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(29) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(3) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(30) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(31) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(4) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(5) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(6) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(7) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(8) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(9) ;
  (* hdlname = "u_AL4S3B_FPGA_IP GPIO_controller_0 WBs_RST_i" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:44.17-44.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ;
  (* hdlname = "u_AL4S3B_FPGA_IP GPIO_controller_0 WBs_STB_i" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:41.17-41.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i_LUT2_I0_O ;
  (* hdlname = "u_AL4S3B_FPGA_IP GPIO_controller_0 WBs_WE_i" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:40.17-40.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_I1 ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1_O ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2_O ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3_O ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_O ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1_O ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2_O ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3_O ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_O ;
  (* hdlname = "u_AL4S3B_FPGA_IP RST_IP_i" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:89.25-89.33" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.RST_IP_i ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_ACK" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:85.17-85.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ACK ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_ACK_FPGA_Reg" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:127.17-127.33" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_ACK_QL_Reserved" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:130.17-130.36" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:132.17-132.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(0) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:132.17-132.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(8) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:132.17-132.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1_O ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_I1 ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_O ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1 ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:100.28-100.88|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:135.17-135.38" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(11) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:135.17-135.38" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(8) ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I2 ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_RD" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:79.17-79.23" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:92.32-92.44|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:92.32-92.44|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:92.32-92.44|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:93.32-93.48|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:93.32-93.48|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:93.32-93.48|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_QL_Reserved Default_State" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:89.32-89.45|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_QL_Reserved Default_State_nxt" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:90.32-90.49|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1_O ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:112.1-127.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:95.32-95.51|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0 ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:145.34-145.117" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0_O ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_Registers WBs_ACK_o_nxt" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Registers.v:123.8-123.21|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:183.6-197.2" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:54.32-54.53" *)
  wire u_gclkbuff_reset_A;
  logic_1 _00_ (
    .a(\Device_ID(0) )
  );
  logic_0 _01_ (
    .a(\Device_ID(1) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X4Y3"),
    .IO_PAD("IO_0"),
    .IO_TYPE("BIDIR")
  ) _02_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(0) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(0) ),
    .P(\GPIO_io(0) ),
    .Q(\GPIO(0) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X24Y3"),
    .IO_PAD("IO_10"),
    .IO_TYPE("BIDIR")
  ) _03_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(10) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(10) ),
    .P(\GPIO_io(10) ),
    .Q(\GPIO(10) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X26Y3"),
    .IO_PAD("IO_11"),
    .IO_TYPE("BIDIR")
  ) _04_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(11) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(11) ),
    .P(\GPIO_io(11) ),
    .Q(\GPIO(11) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X28Y3"),
    .IO_PAD("IO_12"),
    .IO_TYPE("BIDIR")
  ) _05_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(12) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(12) ),
    .P(\GPIO_io(12) ),
    .Q(\GPIO(12) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X30Y3"),
    .IO_PAD("IO_13"),
    .IO_TYPE("BIDIR")
  ) _06_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(13) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(13) ),
    .P(\GPIO_io(13) ),
    .Q(\GPIO(13) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X32Y3"),
    .IO_PAD("IO_14"),
    .IO_TYPE("BIDIR")
  ) _07_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(14) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(14) ),
    .P(\GPIO_io(14) ),
    .Q(\GPIO(14) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X34Y3"),
    .IO_PAD("IO_15"),
    .IO_TYPE("BIDIR")
  ) _08_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(15) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(15) ),
    .P(\GPIO_io(15) ),
    .Q(\GPIO(15) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X34Y32"),
    .IO_PAD("IO_16"),
    .IO_TYPE("BIDIR")
  ) _09_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(16) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(16) ),
    .P(\GPIO_io(16) ),
    .Q(\GPIO(16) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X32Y32"),
    .IO_PAD("IO_17"),
    .IO_TYPE("BIDIR")
  ) _10_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(17) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(17) ),
    .P(\GPIO_io(17) ),
    .Q(\GPIO(17) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X30Y32"),
    .IO_PAD("IO_18"),
    .IO_TYPE("BIDIR")
  ) _11_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(18) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(18) ),
    .P(\GPIO_io(18) ),
    .Q(\GPIO(18) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X28Y32"),
    .IO_PAD("IO_19"),
    .IO_TYPE("BIDIR")
  ) _12_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(19) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(19) ),
    .P(\GPIO_io(19) ),
    .Q(\GPIO(19) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X6Y3"),
    .IO_PAD("IO_1"),
    .IO_TYPE("BIDIR")
  ) _13_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(1) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(1) ),
    .P(\GPIO_io(1) ),
    .Q(\GPIO(1) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X26Y32"),
    .IO_PAD("IO_20"),
    .IO_TYPE("BIDIR")
  ) _14_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(20) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(20) ),
    .P(\GPIO_io(20) ),
    .Q(\GPIO(20) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X24Y32"),
    .IO_PAD("IO_21"),
    .IO_TYPE("BIDIR")
  ) _15_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(21) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(21) ),
    .P(\GPIO_io(21) ),
    .Q(\GPIO(21) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X22Y32"),
    .IO_PAD("IO_22"),
    .IO_TYPE("BIDIR")
  ) _16_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(22) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(22) ),
    .P(\GPIO_io(22) ),
    .Q(\GPIO(22) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X20Y32"),
    .IO_PAD("IO_23"),
    .IO_TYPE("BIDIR")
  ) _17_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(23) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(23) ),
    .P(\GPIO_io(23) ),
    .Q(\GPIO(23) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X18Y32"),
    .IO_PAD("IO_24"),
    .IO_TYPE("BIDIR")
  ) _18_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(24) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(24) ),
    .P(\GPIO_io(24) ),
    .Q(\GPIO(24) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X16Y32"),
    .IO_PAD("IO_25"),
    .IO_TYPE("BIDIR")
  ) _19_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(25) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(25) ),
    .P(\GPIO_io(25) ),
    .Q(\GPIO(25) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X14Y32"),
    .IO_PAD("IO_26"),
    .IO_TYPE("BIDIR")
  ) _20_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(26) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(26) ),
    .P(\GPIO_io(26) ),
    .Q(\GPIO(26) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X12Y32"),
    .IO_PAD("IO_27"),
    .IO_TYPE("BIDIR")
  ) _21_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(27) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(27) ),
    .P(\GPIO_io(27) ),
    .Q(\GPIO(27) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X10Y32"),
    .IO_PAD("IO_28"),
    .IO_TYPE("BIDIR")
  ) _22_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(28) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(28) ),
    .P(\GPIO_io(28) ),
    .Q(\GPIO(28) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X8Y32"),
    .IO_PAD("IO_29"),
    .IO_TYPE("BIDIR")
  ) _23_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(29) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(29) ),
    .P(\GPIO_io(29) ),
    .Q(\GPIO(29) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X8Y3"),
    .IO_PAD("IO_2"),
    .IO_TYPE("BIDIR")
  ) _24_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(2) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(2) ),
    .P(\GPIO_io(2) ),
    .Q(\GPIO(2) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X6Y32"),
    .IO_PAD("IO_30"),
    .IO_TYPE("BIDIR")
  ) _25_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(30) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(30) ),
    .P(\GPIO_io(30) ),
    .Q(\GPIO(30) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X4Y32"),
    .IO_PAD("IO_31"),
    .IO_TYPE("BIDIR")
  ) _26_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(31) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(31) ),
    .P(\GPIO_io(31) ),
    .Q(\GPIO(31) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X10Y3"),
    .IO_PAD("IO_3"),
    .IO_TYPE("BIDIR")
  ) _27_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(3) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(3) ),
    .P(\GPIO_io(3) ),
    .Q(\GPIO(3) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X12Y3"),
    .IO_PAD("IO_4"),
    .IO_TYPE("BIDIR")
  ) _28_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(4) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(4) ),
    .P(\GPIO_io(4) ),
    .Q(\GPIO(4) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X14Y3"),
    .IO_PAD("IO_5"),
    .IO_TYPE("BIDIR")
  ) _29_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(5) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(5) ),
    .P(\GPIO_io(5) ),
    .Q(\GPIO(5) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X16Y3"),
    .IO_PAD("IO_6"),
    .IO_TYPE("BIDIR")
  ) _30_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(6) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(6) ),
    .P(\GPIO_io(6) ),
    .Q(\GPIO(6) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X18Y3"),
    .IO_PAD("IO_7"),
    .IO_TYPE("BIDIR")
  ) _31_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(7) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(7) ),
    .P(\GPIO_io(7) ),
    .Q(\GPIO(7) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X20Y3"),
    .IO_PAD("IO_8"),
    .IO_TYPE("BIDIR")
  ) _32_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(8) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(8) ),
    .P(\GPIO_io(8) ),
    .Q(\GPIO(8) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC("X22Y3"),
    .IO_PAD("IO_9"),
    .IO_TYPE("BIDIR")
  ) _33_ (
    .A(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(9) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(9) ),
    .P(\GPIO_io(9) ),
    .Q(\GPIO(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) WB_RST_LUT2_I0 (
    .I0(WB_RST),
    .I1(Sys_Clk0_Rst),
    .O(u_gclkbuff_reset_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(12) ),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .O(\WBs_RD_DAT(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT2_O_1 (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(6) ),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .O(\WBs_RD_DAT(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT2_O_2 (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(1) ),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .O(\WBs_RD_DAT(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) WBs_RD_DAT_LUT2_O_I1_LUT2_O (
    .I0(WBs_RD_DAT_LUT4_O_I2),
    .I1(\WBs_ADR(12) ),
    .O(WBs_RD_DAT_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) WBs_RD_DAT_LUT3_O (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1_O ),
    .I1(WBs_RD_DAT_LUT3_O_I1),
    .I2(WBs_RD_DAT_LUT4_O_I2),
    .O(\WBs_RD_DAT(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0fe)
  ) WBs_RD_DAT_LUT3_O_1 (
    .I0(WBs_RD_DAT_LUT3_O_1_I0),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1_O ),
    .O(\WBs_RD_DAT(31) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0fe)
  ) WBs_RD_DAT_LUT3_O_10 (
    .I0(WBs_RD_DAT_LUT3_O_10_I0),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1_O ),
    .O(\WBs_RD_DAT(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_10_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(19) ),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT3_O_10_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0fe)
  ) WBs_RD_DAT_LUT3_O_11 (
    .I0(WBs_RD_DAT_LUT3_O_11_I0),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1_O ),
    .O(\WBs_RD_DAT(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_11_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(18) ),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT3_O_11_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0fe)
  ) WBs_RD_DAT_LUT3_O_12 (
    .I0(WBs_RD_DAT_LUT3_O_12_I0),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0_O ),
    .I2(WBs_RD_DAT_LUT3_O_12_I2),
    .O(\WBs_RD_DAT(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_12_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(17) ),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT3_O_12_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) WBs_RD_DAT_LUT3_O_12_I2_LUT2_O (
    .I0(WBs_RD_DAT_LUT4_O_I2),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0_O ),
    .O(WBs_RD_DAT_LUT3_O_12_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) WBs_RD_DAT_LUT3_O_13 (
    .I0(WBs_RD_DAT_LUT3_O_9_I1),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(14) ),
    .O(\WBs_RD_DAT(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) WBs_RD_DAT_LUT3_O_14 (
    .I0(WBs_RD_DAT_LUT3_O_9_I1),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(10) ),
    .O(\WBs_RD_DAT(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) WBs_RD_DAT_LUT3_O_15 (
    .I0(WBs_RD_DAT_LUT3_O_15_I0),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(0) ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0_O ),
    .O(\WBs_RD_DAT(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_15_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(4) ),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT3_O_15_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) WBs_RD_DAT_LUT3_O_16 (
    .I0(WBs_RD_DAT_LUT3_O_16_I0),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(0) ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0_O ),
    .O(\WBs_RD_DAT(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_16_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(0) ),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT3_O_16_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_1_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(31) ),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT3_O_1_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0fe)
  ) WBs_RD_DAT_LUT3_O_2 (
    .I0(WBs_RD_DAT_LUT3_O_2_I0),
    .I1(WBs_RD_DAT_LUT3_O_9_I1),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0_O ),
    .O(\WBs_RD_DAT(30) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_2_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(30) ),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT3_O_2_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) WBs_RD_DAT_LUT3_O_3 (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1_O ),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(29) ),
    .O(\WBs_RD_DAT(29) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0fe)
  ) WBs_RD_DAT_LUT3_O_4 (
    .I0(WBs_RD_DAT_LUT3_O_4_I0),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1_O ),
    .O(\WBs_RD_DAT(27) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_4_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(27) ),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT3_O_4_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) WBs_RD_DAT_LUT3_O_5 (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0_O ),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(26) ),
    .O(\WBs_RD_DAT(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0fe)
  ) WBs_RD_DAT_LUT3_O_6 (
    .I0(WBs_RD_DAT_LUT3_O_6_I0),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1_O ),
    .O(\WBs_RD_DAT(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_6_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(25) ),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT3_O_6_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) WBs_RD_DAT_LUT3_O_7 (
    .I0(WBs_RD_DAT_LUT3_O_7_I0),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(0) ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0_O ),
    .O(\WBs_RD_DAT(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_7_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(24) ),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT3_O_7_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0fe)
  ) WBs_RD_DAT_LUT3_O_8 (
    .I0(WBs_RD_DAT_LUT3_O_8_I0),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1_O ),
    .O(\WBs_RD_DAT(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_8_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(23) ),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT3_O_8_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0fe)
  ) WBs_RD_DAT_LUT3_O_9 (
    .I0(WBs_RD_DAT_LUT3_O_9_I0),
    .I1(WBs_RD_DAT_LUT3_O_9_I1),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0_O ),
    .O(\WBs_RD_DAT(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_9_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(21) ),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT3_O_9_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'heee4)
  ) WBs_RD_DAT_LUT3_O_I1_LUT4_O (
    .I0(\WBs_ADR(12) ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(16) ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(11) ),
    .I3(\WBs_ADR(2) ),
    .O(WBs_RD_DAT_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'heeef)
  ) WBs_RD_DAT_LUT4_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0_O ),
    .I1(WBs_RD_DAT_LUT4_O_I1),
    .I2(WBs_RD_DAT_LUT4_O_I2),
    .I3(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1_O ),
    .O(\WBs_RD_DAT(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'heeef)
  ) WBs_RD_DAT_LUT4_O_1 (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0_O ),
    .I1(WBs_RD_DAT_LUT4_O_1_I1),
    .I2(WBs_RD_DAT_LUT4_O_I2),
    .I3(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1_O ),
    .O(\WBs_RD_DAT(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT4_O_1_I1_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(20) ),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT4_O_1_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'heeef)
  ) WBs_RD_DAT_LUT4_O_2 (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0_O ),
    .I1(WBs_RD_DAT_LUT4_O_2_I1),
    .I2(WBs_RD_DAT_LUT4_O_I2),
    .I3(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1_O ),
    .O(\WBs_RD_DAT(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT4_O_2_I1_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(15) ),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT4_O_2_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'heeef)
  ) WBs_RD_DAT_LUT4_O_3 (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0_O ),
    .I1(WBs_RD_DAT_LUT4_O_3_I1),
    .I2(WBs_RD_DAT_LUT4_O_I2),
    .I3(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1_O ),
    .O(\WBs_RD_DAT(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT4_O_3_I1_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(13) ),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT4_O_3_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'heeef)
  ) WBs_RD_DAT_LUT4_O_4 (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0_O ),
    .I1(WBs_RD_DAT_LUT4_O_4_I1),
    .I2(WBs_RD_DAT_LUT4_O_I2),
    .I3(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1_O ),
    .O(\WBs_RD_DAT(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT4_O_4_I1_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(11) ),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT4_O_4_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'heeef)
  ) WBs_RD_DAT_LUT4_O_5 (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0_O ),
    .I1(WBs_RD_DAT_LUT4_O_5_I1),
    .I2(WBs_RD_DAT_LUT4_O_I2),
    .I3(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1_O ),
    .O(\WBs_RD_DAT(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT4_O_5_I1_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(9) ),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT4_O_5_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'heeef)
  ) WBs_RD_DAT_LUT4_O_6 (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0_O ),
    .I1(WBs_RD_DAT_LUT4_O_6_I1),
    .I2(WBs_RD_DAT_LUT4_O_I2),
    .I3(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1_O ),
    .O(\WBs_RD_DAT(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT4_O_6_I1_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(7) ),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT4_O_6_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'heeef)
  ) WBs_RD_DAT_LUT4_O_7 (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0_O ),
    .I1(WBs_RD_DAT_LUT4_O_7_I1),
    .I2(WBs_RD_DAT_LUT4_O_I2),
    .I3(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1_O ),
    .O(\WBs_RD_DAT(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT4_O_7_I1_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(5) ),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT4_O_7_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'heeef)
  ) WBs_RD_DAT_LUT4_O_8 (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0_O ),
    .I1(WBs_RD_DAT_LUT4_O_8_I1),
    .I2(WBs_RD_DAT_LUT4_O_I2),
    .I3(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1_O ),
    .O(\WBs_RD_DAT(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT4_O_8_I1_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(3) ),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT4_O_8_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'heeef)
  ) WBs_RD_DAT_LUT4_O_9 (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0_O ),
    .I1(WBs_RD_DAT_LUT4_O_9_I1),
    .I2(WBs_RD_DAT_LUT4_O_I2),
    .I3(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1_O ),
    .O(\WBs_RD_DAT(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT4_O_9_I1_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(2) ),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT4_O_9_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT4_O_I1_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(28) ),
    .I1(WBs_RD_DAT_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT4_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)"),
    .INIT(16'h0002)
  ) WBs_RD_DAT_LUT4_O_I2_LUT4_O (
    .I0(\WBs_ADR(14) ),
    .I1(\WBs_ADR(15) ),
    .I2(\WBs_ADR(13) ),
    .I3(\WBs_ADR(16) ),
    .O(WBs_RD_DAT_LUT4_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 WBs_RD_DAT_mux4x0_Q (
    .A(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(0) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(11) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(22) ),
    .Q(\WBs_RD_DAT(22) ),
    .S0(WBs_RD_DAT_mux4x0_Q_S0),
    .S1(WBs_RD_DAT_LUT4_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 WBs_RD_DAT_mux4x0_Q_1 (
    .A(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(8) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(8) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(8) ),
    .Q(\WBs_RD_DAT(8) ),
    .S0(WBs_RD_DAT_mux4x0_Q_S0),
    .S1(WBs_RD_DAT_LUT4_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) WBs_RD_DAT_mux4x0_Q_S0_LUT2_O (
    .I0(WBs_RD_DAT_LUT2_O_I1),
    .I1(WBs_RD_DAT_LUT3_O_12_I2),
    .O(WBs_RD_DAT_mux4x0_Q_S0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(31) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(30) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(21) ),
    .I2(\WBs_WR_DAT(21) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(20) ),
    .I2(\WBs_WR_DAT(20) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(19) ),
    .I2(\WBs_WR_DAT(19) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(18) ),
    .I2(\WBs_WR_DAT(18) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(17) ),
    .I2(\WBs_WR_DAT(17) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(16) ),
    .I2(\WBs_WR_DAT(16) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(15) ),
    .I2(\WBs_WR_DAT(15) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(14) ),
    .I2(\WBs_WR_DAT(14) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(13) ),
    .I2(\WBs_WR_DAT(13) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(12) ),
    .I2(\WBs_WR_DAT(12) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(30) ),
    .I2(\WBs_WR_DAT(30) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(29) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(11) ),
    .I2(\WBs_WR_DAT(11) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(10) ),
    .I2(\WBs_WR_DAT(10) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(9) ),
    .I2(\WBs_WR_DAT(9) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(8) ),
    .I2(\WBs_WR_DAT(8) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(7) ),
    .I2(\WBs_WR_DAT(7) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(6) ),
    .I2(\WBs_WR_DAT(6) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(5) ),
    .I2(\WBs_WR_DAT(5) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(4) ),
    .I2(\WBs_WR_DAT(4) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(3) ),
    .I2(\WBs_WR_DAT(3) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(2) ),
    .I2(\WBs_WR_DAT(2) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(29) ),
    .I2(\WBs_WR_DAT(29) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(1) ),
    .I2(\WBs_WR_DAT(1) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(0) ),
    .I2(\WBs_WR_DAT(0) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(28) ),
    .I2(\WBs_WR_DAT(28) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(27) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(27) ),
    .I2(\WBs_WR_DAT(27) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(26) ),
    .I2(\WBs_WR_DAT(26) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(25) ),
    .I2(\WBs_WR_DAT(25) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(24) ),
    .I2(\WBs_WR_DAT(24) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(23) ),
    .I2(\WBs_WR_DAT(23) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(22) ),
    .I2(\WBs_WR_DAT(22) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(31) ),
    .I2(\WBs_WR_DAT(31) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(31) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(30) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(21) ),
    .I2(\WBs_WR_DAT(21) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(20) ),
    .I2(\WBs_WR_DAT(20) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(19) ),
    .I2(\WBs_WR_DAT(19) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(18) ),
    .I2(\WBs_WR_DAT(18) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(17) ),
    .I2(\WBs_WR_DAT(17) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(16) ),
    .I2(\WBs_WR_DAT(16) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(15) ),
    .I2(\WBs_WR_DAT(15) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(14) ),
    .I2(\WBs_WR_DAT(14) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(13) ),
    .I2(\WBs_WR_DAT(13) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(12) ),
    .I2(\WBs_WR_DAT(12) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(30) ),
    .I2(\WBs_WR_DAT(30) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(29) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(11) ),
    .I2(\WBs_WR_DAT(11) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(10) ),
    .I2(\WBs_WR_DAT(10) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(9) ),
    .I2(\WBs_WR_DAT(9) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(8) ),
    .I2(\WBs_WR_DAT(8) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(7) ),
    .I2(\WBs_WR_DAT(7) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(6) ),
    .I2(\WBs_WR_DAT(6) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(5) ),
    .I2(\WBs_WR_DAT(5) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(4) ),
    .I2(\WBs_WR_DAT(4) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(3) ),
    .I2(\WBs_WR_DAT(3) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(2) ),
    .I2(\WBs_WR_DAT(2) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(29) ),
    .I2(\WBs_WR_DAT(29) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(1) ),
    .I2(\WBs_WR_DAT(1) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(0) ),
    .I2(\WBs_WR_DAT(0) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(28) ),
    .I2(\WBs_WR_DAT(28) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(27) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(27) ),
    .I2(\WBs_WR_DAT(27) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(26) ),
    .I2(\WBs_WR_DAT(26) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(25) ),
    .I2(\WBs_WR_DAT(25) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(24) ),
    .I2(\WBs_WR_DAT(24) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(23) ),
    .I2(\WBs_WR_DAT(23) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(22) ),
    .I2(\WBs_WR_DAT(22) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(31) ),
    .I2(\WBs_WR_DAT(31) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)"),
    .INIT(16'h0001)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o ),
    .I1(\WBs_ADR(11) ),
    .I2(\WBs_ADR(10) ),
    .I3(\WBs_ADR(12) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I2 ),
    .I3(WBs_RD_DAT_LUT4_O_I2),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT2_O  (
    .I0(\WBs_ADR(9) ),
    .I1(\WBs_ADR(8) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I2 ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I2 ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT3_O  (
    .I0(\WBs_ADR(12) ),
    .I1(\WBs_ADR(15) ),
    .I2(\WBs_ADR(14) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I2_LUT2_O  (
    .I0(\WBs_ADR(13) ),
    .I1(\WBs_ADR(16) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1  (
    .I0(WBs_RD_DAT_LUT4_O_I2),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CYC_i ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_I1_LUT3_O  (
    .I0(\WBs_ADR(2) ),
    .I1(\WBs_ADR(5) ),
    .I2(\WBs_ADR(4) ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1  (
    .I0(\WBs_BYTE_STB(3) ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1  (
    .I0(\WBs_BYTE_STB(0) ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2  (
    .I0(\WBs_BYTE_STB(1) ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3  (
    .I0(\WBs_BYTE_STB(2) ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1  (
    .I0(\WBs_BYTE_STB(0) ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_O ),
    .I3(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1  (
    .I0(\WBs_BYTE_STB(1) ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_O ),
    .I3(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2  (
    .I0(\WBs_BYTE_STB(2) ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_O ),
    .I3(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3  (
    .I0(\WBs_BYTE_STB(3) ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_O ),
    .I3(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ),
    .O(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(0) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0 ),
    .I1(\WBs_ADR(2) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0 ),
    .O(WBs_RD_DAT_LUT3_O_9_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0 ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*~I1)+(~I0*I1)"),
    .INIT(4'h7)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0 ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\WBs_ADR(5) ),
    .I1(\WBs_ADR(4) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2  (
    .I0(\WBs_ADR(3) ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0 ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_I1_LUT3_O  (
    .I0(\WBs_ADR(7) ),
    .I1(\WBs_ADR(2) ),
    .I2(\WBs_ADR(6) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\WBs_ADR(7) ),
    .I1(\WBs_ADR(3) ),
    .I2(\WBs_ADR(6) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q  (
    .A(\GPIO(31) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(31) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(31) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(31) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_1  (
    .A(\GPIO(30) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(30) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(30) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(30) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_10  (
    .A(\GPIO(21) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(21) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(21) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(21) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_11  (
    .A(\GPIO(20) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(20) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(20) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(20) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_12  (
    .A(\GPIO(19) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(19) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(19) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(19) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_13  (
    .A(\GPIO(18) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(18) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(18) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(18) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_14  (
    .A(\GPIO(17) ),
    .B(\Device_ID(1) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(17) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(17) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(17) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_15  (
    .A(\GPIO(16) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(16) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(16) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(16) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_16  (
    .A(\GPIO(15) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(15) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(15) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(15) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_17  (
    .A(\GPIO(14) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(14) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(14) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(14) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_18  (
    .A(\GPIO(13) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(13) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(13) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(13) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_19  (
    .A(\GPIO(12) ),
    .B(\Device_ID(1) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(12) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(12) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(12) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_2  (
    .A(\GPIO(29) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(29) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(29) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(29) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_20  (
    .A(\GPIO(11) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(11) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(11) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(11) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_21  (
    .A(\GPIO(10) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(10) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(10) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(10) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_22  (
    .A(\GPIO(9) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(9) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(9) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(9) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_23  (
    .A(\GPIO(8) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(8) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(8) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(8) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_24  (
    .A(\GPIO(7) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(7) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(7) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(7) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_25  (
    .A(\GPIO(6) ),
    .B(\Device_ID(1) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(6) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(6) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(6) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_26  (
    .A(\GPIO(5) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(5) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(5) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(5) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_27  (
    .A(\GPIO(4) ),
    .B(\Device_ID(1) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(4) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(4) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(4) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_28  (
    .A(\GPIO(3) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(3) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(3) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(3) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_29  (
    .A(\GPIO(2) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(2) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(2) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(2) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_3  (
    .A(\GPIO(28) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(28) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(28) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(28) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_30  (
    .A(\GPIO(1) ),
    .B(\Device_ID(1) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(1) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(1) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(1) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_31  (
    .A(\GPIO(0) ),
    .B(\Device_ID(1) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(0) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(0) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(0) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_4  (
    .A(\GPIO(27) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(27) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(27) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(27) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_5  (
    .A(\GPIO(26) ),
    .B(\Device_ID(1) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(26) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(26) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(26) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_6  (
    .A(\GPIO(25) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(25) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(25) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(25) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_7  (
    .A(\GPIO(24) ),
    .B(\Device_ID(1) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(24) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(24) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(24) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_8  (
    .A(\GPIO(23) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(23) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(23) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(23) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_9  (
    .A(\GPIO(22) ),
    .B(\Device_ID(1) ),
    .C(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(22) ),
    .D(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(22) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(22) ),
    .S0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O  (
    .I0(\WBs_ADR(2) ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(11) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h07f)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I0_LUT2_O  (
    .I0(\WBs_ADR(3) ),
    .I1(\WBs_ADR(4) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I1_LUT2_O  (
    .I0(\WBs_ADR(6) ),
    .I1(\WBs_ADR(8) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I2_LUT3_O  (
    .I0(\WBs_ADR(7) ),
    .I1(\WBs_ADR(5) ),
    .I2(\WBs_ADR(9) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:112.1-127.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60" *)
  dffp \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2) ),
    .PRE(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:112.1-127.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60" *)
  dffp \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1) ),
    .PRE(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:112.1-127.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60" *)
  dffp \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) ),
    .PRE(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*~I1)+(~I0*I1)"),
    .INIT(4'h7)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d7)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hddd7)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:112.1-127.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h072)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_ACK ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i_LUT2_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0fe)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ),
    .O(\u_AL4S3B_FPGA_IP.WBs_ACK )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:112.1-127.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(11) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O  (
    .I0(\WBs_ADR(12) ),
    .I1(WBs_RD_DAT_LUT4_O_I2),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Registers.v:128.1-138.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:183.6-197.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .CLR(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:55.10-55.76" *)
  gclkbuff u_gclkbuff_clock (
    .A(Sys_Clk0),
    .Z(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:54.10-54.74" *)
  gclkbuff u_gclkbuff_reset (
    .A(u_gclkbuff_reset_A),
    .Z(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:90.21-176.63" *)
  qlal4s3b_cell_macro u_qlal4s3b_cell_macro (
    .Device_ID({ \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(0) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(0)  }),
    .Device_ID_4S(\Device_ID(1) ),
    .Device_ID_6S(\Device_ID(1) ),
    .FBIO_In(),
    .FBIO_In_En(),
    .FBIO_Out(),
    .FBIO_Out_En(),
    .FB_Busy(\Device_ID(1) ),
    .FB_BusyS(\Device_ID(1) ),
    .FB_Int_Clr({ \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1)  }),
    .FB_PKfbData({ \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1)  }),
    .FB_PKfbData_19S(\Device_ID(1) ),
    .FB_PKfbData_21S(\Device_ID(1) ),
    .FB_PKfbData_31S(\Device_ID(1) ),
    .FB_PKfbData_6S(\Device_ID(1) ),
    .FB_PKfbData_9S(\Device_ID(1) ),
    .FB_PKfbEOF(\Device_ID(1) ),
    .FB_PKfbOverflow(),
    .FB_PKfbPush({ \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1)  }),
    .FB_PKfbPush_1S(\Device_ID(1) ),
    .FB_PKfbSOF(\Device_ID(1) ),
    .FB_Start(),
    .FB_msg_out({ \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1)  }),
    .SDMA_Active(),
    .SDMA_Done(),
    .SDMA_Req({ \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1)  }),
    .SDMA_Sreq({ \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1)  }),
    .SFBIO(),
    .SPIm_PEnable(\Device_ID(1) ),
    .SPIm_PReady(),
    .SPIm_PSlvErr(),
    .SPIm_PWdata({ \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1)  }),
    .SPIm_PWdata_0S(\Device_ID(1) ),
    .SPIm_PWdata_11S(\Device_ID(1) ),
    .SPIm_PWdata_14S(\Device_ID(1) ),
    .SPIm_PWdata_24S(\Device_ID(1) ),
    .SPIm_PWdata_26S(\Device_ID(1) ),
    .SPIm_PWrite(\Device_ID(1) ),
    .SPIm_Paddr({ \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1)  }),
    .SPIm_Paddr_6S(\Device_ID(1) ),
    .SPIm_Paddr_8S(\Device_ID(1) ),
    .SPIm_Prdata(),
    .Sensor_Int(),
    .Sys_Clk0(Sys_Clk0),
    .Sys_Clk0_Rst(Sys_Clk0_Rst),
    .Sys_Clk1(\u_AL4S3B_FPGA_IP.CLK_IP_i ),
    .Sys_Clk1_Rst(\u_AL4S3B_FPGA_IP.RST_IP_i ),
    .Sys_PKfb_Clk(\Device_ID(1) ),
    .Sys_PKfb_ClkS(\Device_ID(1) ),
    .Sys_PKfb_Rst(),
    .Sys_PSel(\Device_ID(1) ),
    .Sys_Pclk(),
    .Sys_Pclk_Rst(),
    .TimeStamp(),
    .WB_CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .WB_CLKS(\Device_ID(1) ),
    .WB_RST(WB_RST),
    .WBs_ACK(\u_AL4S3B_FPGA_IP.WBs_ACK ),
    .WBs_ADR({ \WBs_ADR(16) , \WBs_ADR(15) , \WBs_ADR(14) , \WBs_ADR(13) , \WBs_ADR(12) , \WBs_ADR(11) , \WBs_ADR(10) , \WBs_ADR(9) , \WBs_ADR(8) , \WBs_ADR(7) , \WBs_ADR(6) , \WBs_ADR(5) , \WBs_ADR(4) , \WBs_ADR(3) , \WBs_ADR(2) , \WBs_ADR(1) , \WBs_ADR(0)  }),
    .WBs_BYTE_STB({ \WBs_BYTE_STB(3) , \WBs_BYTE_STB(2) , \WBs_BYTE_STB(1) , \WBs_BYTE_STB(0)  }),
    .WBs_CYC(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CYC_i ),
    .WBs_RD(\u_AL4S3B_FPGA_IP.WBs_RD ),
    .WBs_RD_DAT({ \WBs_RD_DAT(31) , \WBs_RD_DAT(30) , \WBs_RD_DAT(29) , \WBs_RD_DAT(28) , \WBs_RD_DAT(27) , \WBs_RD_DAT(26) , \WBs_RD_DAT(25) , \WBs_RD_DAT(24) , \WBs_RD_DAT(23) , \WBs_RD_DAT(22) , \WBs_RD_DAT(21) , \WBs_RD_DAT(20) , \WBs_RD_DAT(19) , \WBs_RD_DAT(18) , \WBs_RD_DAT(17) , \WBs_RD_DAT(16) , \WBs_RD_DAT(15) , \WBs_RD_DAT(14) , \WBs_RD_DAT(13) , \WBs_RD_DAT(12) , \WBs_RD_DAT(11) , \WBs_RD_DAT(10) , \WBs_RD_DAT(9) , \WBs_RD_DAT(8) , \WBs_RD_DAT(7) , \WBs_RD_DAT(6) , \WBs_RD_DAT(5) , \WBs_RD_DAT(4) , \WBs_RD_DAT(3) , \WBs_RD_DAT(2) , \WBs_RD_DAT(1) , \WBs_RD_DAT(0)  }),
    .WBs_STB(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i ),
    .WBs_WE(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i ),
    .WBs_WR_DAT({ \WBs_WR_DAT(31) , \WBs_WR_DAT(30) , \WBs_WR_DAT(29) , \WBs_WR_DAT(28) , \WBs_WR_DAT(27) , \WBs_WR_DAT(26) , \WBs_WR_DAT(25) , \WBs_WR_DAT(24) , \WBs_WR_DAT(23) , \WBs_WR_DAT(22) , \WBs_WR_DAT(21) , \WBs_WR_DAT(20) , \WBs_WR_DAT(19) , \WBs_WR_DAT(18) , \WBs_WR_DAT(17) , \WBs_WR_DAT(16) , \WBs_WR_DAT(15) , \WBs_WR_DAT(14) , \WBs_WR_DAT(13) , \WBs_WR_DAT(12) , \WBs_WR_DAT(11) , \WBs_WR_DAT(10) , \WBs_WR_DAT(9) , \WBs_WR_DAT(8) , \WBs_WR_DAT(7) , \WBs_WR_DAT(6) , \WBs_WR_DAT(5) , \WBs_WR_DAT(4) , \WBs_WR_DAT(3) , \WBs_WR_DAT(2) , \WBs_WR_DAT(1) , \WBs_WR_DAT(0)  })
  );
endmodule
