;******************************************************************************
;* TMS320C6x C/C++ Codegen                                          PC v7.4.2 *
;* Date/Time created: Mon Nov 04 22:16:18 2013                                *
;******************************************************************************
	.compiler_opts --abi=eabi --c64p_l1d_workaround=off --endian=big --hll_source=on --long_precision_bits=32 --mem_model:code=near --mem_model:const=data --mem_model:data=far --object_format=elf --silicon_version=6600 --symdebug:none 

;******************************************************************************
;* GLOBAL FILE PARAMETERS                                                     *
;*                                                                            *
;*   Architecture      : TMS320C66xx                                          *
;*   Optimization      : Enabled at level 3                                   *
;*   Optimizing for    : Speed                                                *
;*                       Based on options: -o3, no -ms                        *
;*   Endian            : Big                                                  *
;*   Interrupt Thrshld : Disabled                                             *
;*   Data Access Model : Far                                                  *
;*   Pipelining        : Enabled                                              *
;*   Speculate Loads   : Enabled with threshold = 0                           *
;*   Memory Aliases    : Presume are aliases (pessimistic)                    *
;*   Debug Info        : No Debug Info                                        *
;*                                                                            *
;******************************************************************************

	.asg	A15, FP
	.asg	B14, DP
	.asg	B15, SP
	.global	$bss

	.global	a
	.sect	".fardata:a", RW
	.clink
	.align	8
	.elfsym	a,SYM_SIZE(804)
a:
	.word	04957871bh		; a[0] @ 0
	.word	04908cbd1h		; a[1] @ 32
	.word	047eecb43h		; a[2] @ 64
	.word	048ee9b46h		; a[3] @ 96
	.word	04769c16dh		; a[4] @ 128
	.word	0490eab2dh		; a[5] @ 160
	.word	048b6ed1ah		; a[6] @ 192
	.word	0495ea9a7h		; a[7] @ 224
	.word	0494dc1fdh		; a[8] @ 256
	.word	04898b6a0h		; a[9] @ 288
	.word	04930b6dfh		; a[10] @ 320
	.word	04944ccfah		; a[11] @ 352
	.word	047f88b18h		; a[12] @ 384
	.word	04963d7dah		; a[13] @ 416
	.word	048b938b1h		; a[14] @ 448
	.word	048139381h		; a[15] @ 480
	.word	048cbaa02h		; a[16] @ 512
	.word	04849ed94h		; a[17] @ 544
	.word	048045b00h		; a[18] @ 576
	.word	048f63ebbh		; a[19] @ 608
	.word	04941aaadh		; a[20] @ 640
	.word	048f564dfh		; a[21] @ 672
	.word	048b757c2h		; a[22] @ 704
	.word	0473703c5h		; a[23] @ 736
	.word	0496a808ah		; a[24] @ 768
	.word	0493e1256h		; a[25] @ 800
	.word	047b88105h		; a[26] @ 832
	.word	048fc9eeeh		; a[27] @ 864
	.word	04834bea7h		; a[28] @ 896
	.word	04911c0d2h		; a[29] @ 928
	.word	049513659h		; a[30] @ 960
	.word	048860d4ah		; a[31] @ 992
	.word	048a89e0ah		; a[32] @ 1024
	.word	047be1956h		; a[33] @ 1056
	.word	0494deeddh		; a[34] @ 1088
	.word	0487faa44h		; a[35] @ 1120
	.word	0495cd230h		; a[36] @ 1152
	.word	046b547c8h		; a[37] @ 1184
	.word	049462ceeh		; a[38] @ 1216
	.word	046b4a24ah		; a[39] @ 1248
	.word	04963162fh		; a[40] @ 1280
	.word	0492bad91h		; a[41] @ 1312
	.word	047f16f7bh		; a[42] @ 1344
	.word	04925e39eh		; a[43] @ 1376
	.word	04792067ah		; a[44] @ 1408
	.word	047986297h		; a[45] @ 1440
	.word	049313b6ah		; a[46] @ 1472
	.word	0496a6642h		; a[47] @ 1504
	.word	049105773h		; a[48] @ 1536
	.word	04921834ah		; a[49] @ 1568
	.word	04825efa4h		; a[50] @ 1600
	.word	0483683e5h		; a[51] @ 1632
	.word	04898ffaah		; a[52] @ 1664
	.word	0490ab25ch		; a[53] @ 1696
	.word	049106a3ch		; a[54] @ 1728
	.word	048804359h		; a[55] @ 1760
	.word	04926cf68h		; a[56] @ 1792
	.word	048fa39aah		; a[57] @ 1824
	.word	049318d2bh		; a[58] @ 1856
	.word	0492d6a0bh		; a[59] @ 1888
	.word	04931b46ch		; a[60] @ 1920
	.word	04941e5f9h		; a[61] @ 1952
	.word	0495d3faeh		; a[62] @ 1984
	.word	04916d9e3h		; a[63] @ 2016
	.word	04791cabbh		; a[64] @ 2048
	.word	0489911deh		; a[65] @ 2080
	.word	047169421h		; a[66] @ 2112
	.word	049276bcdh		; a[67] @ 2144
	.word	049656cbdh		; a[68] @ 2176
	.word	04909736bh		; a[69] @ 2208
	.word	0491dd177h		; a[70] @ 2240
	.word	0484260c2h		; a[71] @ 2272
	.word	04800c84dh		; a[72] @ 2304
	.word	0491866b7h		; a[73] @ 2336
	.word	0494c5549h		; a[74] @ 2368
	.word	0470af778h		; a[75] @ 2400
	.word	0476bf3cch		; a[76] @ 2432
	.word	0482b19f3h		; a[77] @ 2464
	.word	0489935fah		; a[78] @ 2496
	.word	049256990h		; a[79] @ 2528
	.word	0492fa1f6h		; a[80] @ 2560
	.word	048ed9ea6h		; a[81] @ 2592
	.word	048b44df1h		; a[82] @ 2624
	.word	0483b6845h		; a[83] @ 2656
	.word	0492bbdfbh		; a[84] @ 2688
	.word	048d1ce69h		; a[85] @ 2720
	.word	04959df7fh		; a[86] @ 2752
	.word	04868ceedh		; a[87] @ 2784
	.word	0484319cah		; a[88] @ 2816
	.word	048e0c3c8h		; a[89] @ 2848
	.word	048b5ecb1h		; a[90] @ 2880
	.word	0479e3e23h		; a[91] @ 2912
	.word	049723aa5h		; a[92] @ 2944
	.word	0491a135ah		; a[93] @ 2976
	.word	04955eaf1h		; a[94] @ 3008
	.word	04908ebf4h		; a[95] @ 3040
	.word	048d97097h		; a[96] @ 3072
	.word	0491145cdh		; a[97] @ 3104
	.word	047a7b105h		; a[98] @ 3136
	.word	047f86b73h		; a[99] @ 3168
	.word	04901f0eah		; a[100] @ 3200
	.word	0490f1638h		; a[101] @ 3232
	.word	0487b1acdh		; a[102] @ 3264
	.word	04946cb74h		; a[103] @ 3296
	.word	04946e2f5h		; a[104] @ 3328
	.word	048d817e1h		; a[105] @ 3360
	.word	0487435e6h		; a[106] @ 3392
	.word	0487e8188h		; a[107] @ 3424
	.word	048da3d4eh		; a[108] @ 3456
	.word	049115d7eh		; a[109] @ 3488
	.word	048fc9925h		; a[110] @ 3520
	.word	04927689ah		; a[111] @ 3552
	.word	0482c0ac6h		; a[112] @ 3584
	.word	0476c3f9dh		; a[113] @ 3616
	.word	047d330b5h		; a[114] @ 3648
	.word	0495e0b86h		; a[115] @ 3680
	.word	048aad192h		; a[116] @ 3712
	.word	048df9681h		; a[117] @ 3744
	.word	049204a29h		; a[118] @ 3776
	.word	048a8415bh		; a[119] @ 3808
	.word	0495ad583h		; a[120] @ 3840
	.word	0497352c7h		; a[121] @ 3872
	.word	048c1e600h		; a[122] @ 3904
	.word	042c07aefh		; a[123] @ 3936
	.word	048aa2d46h		; a[124] @ 3968
	.word	048eb6cd4h		; a[125] @ 4000
	.word	048194c2fh		; a[126] @ 4032
	.word	048e76e3dh		; a[127] @ 4064
	.word	0494c096ah		; a[128] @ 4096
	.word	04894d14ah		; a[129] @ 4128
	.word	048afbbd2h		; a[130] @ 4160
	.word	0496b7cfeh		; a[131] @ 4192
	.word	047855ba7h		; a[132] @ 4224
	.word	048e403ffh		; a[133] @ 4256
	.word	04661ba32h		; a[134] @ 4288
	.word	048754124h		; a[135] @ 4320
	.word	048b02c69h		; a[136] @ 4352
	.word	04903f5d3h		; a[137] @ 4384
	.word	0493316fch		; a[138] @ 4416
	.word	04930195fh		; a[139] @ 4448
	.word	0491785d5h		; a[140] @ 4480
	.word	0492e1bb1h		; a[141] @ 4512
	.word	0492e9093h		; a[142] @ 4544
	.word	048ad76f3h		; a[143] @ 4576
	.word	048a4146ah		; a[144] @ 4608
	.word	04938f2c1h		; a[145] @ 4640
	.word	04939c9d5h		; a[146] @ 4672
	.word	0492d6871h		; a[147] @ 4704
	.word	049163462h		; a[148] @ 4736
	.word	046f3bdb2h		; a[149] @ 4768
	.word	0487895cbh		; a[150] @ 4800
	.word	0496956ech		; a[151] @ 4832
	.word	048048994h		; a[152] @ 4864
	.word	048f41007h		; a[153] @ 4896
	.word	04832e271h		; a[154] @ 4928
	.word	0494e8b25h		; a[155] @ 4960
	.word	0482f1064h		; a[156] @ 4992
	.word	0492f4a61h		; a[157] @ 5024
	.word	047e8aafah		; a[158] @ 5056
	.word	049339fd7h		; a[159] @ 5088
	.word	049158ec5h		; a[160] @ 5120
	.word	049496a4fh		; a[161] @ 5152
	.word	04865afa3h		; a[162] @ 5184
	.word	0490ac894h		; a[163] @ 5216
	.word	0495e5082h		; a[164] @ 5248
	.word	0490cb1fch		; a[165] @ 5280
	.word	04892d18dh		; a[166] @ 5312
	.word	04955f3fdh		; a[167] @ 5344
	.word	04805d05dh		; a[168] @ 5376
	.word	0488edb8ch		; a[169] @ 5408
	.word	049219af7h		; a[170] @ 5440
	.word	049434d13h		; a[171] @ 5472
	.word	0496688a9h		; a[172] @ 5504
	.word	0495d6498h		; a[173] @ 5536
	.word	0488962aeh		; a[174] @ 5568
	.word	0474e9466h		; a[175] @ 5600
	.word	0490dedffh		; a[176] @ 5632
	.word	049678fb4h		; a[177] @ 5664
	.word	0492c6e8bh		; a[178] @ 5696
	.word	0496b8d3dh		; a[179] @ 5728
	.word	049584b5ch		; a[180] @ 5760
	.word	048fdfb29h		; a[181] @ 5792
	.word	0477d5cfdh		; a[182] @ 5824
	.word	048d81506h		; a[183] @ 5856
	.word	04890af8dh		; a[184] @ 5888
	.word	048a64596h		; a[185] @ 5920
	.word	047c603f8h		; a[186] @ 5952
	.word	049727d74h		; a[187] @ 5984
	.word	0494ed6edh		; a[188] @ 6016
	.word	0492e1b84h		; a[189] @ 6048
	.word	048022fbdh		; a[190] @ 6080
	.word	04930e498h		; a[191] @ 6112
	.word	0481a83d0h		; a[192] @ 6144
	.word	04902690ah		; a[193] @ 6176
	.word	047a8837bh		; a[194] @ 6208
	.word	0489aed95h		; a[195] @ 6240
	.word	048d9850dh		; a[196] @ 6272
	.word	0488ec95ah		; a[197] @ 6304
	.word	048e9b849h		; a[198] @ 6336
	.word	0478d102dh		; a[199] @ 6368
	.word	04901495eh		; a[200] @ 6400

;	C:\MATHLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\c6000_7.4.2\bin\opt6x.exe C:\\DOCUME~1\\a0868396\\LOCALS~1\\Temp\\100162 C:\\DOCUME~1\\a0868396\\LOCALS~1\\Temp\\100164 
;**	Parameter deleted: req_flags == 1;
;**	Parameter deleted: tol == 1e-06;
	.sect	".text"
	.clink

;******************************************************************************
;* FUNCTION NAME: allequal                                                    *
;*                                                                            *
;*   Regs Modified     : A0,A1,A2,A3,A4,A5,A6,A7,A8,A9,A10,A11,A12,A13,B0,B1, *
;*                           B2,B3,B4,B5,B6,B7,B8,B9,SP,A16,A17,A18,A19,A20,  *
;*                           A21,A22,A23,A24,A25,A26,A27,A28,A29,A30,A31,B16, *
;*                           B17,B18,B19,B20,B21,B22,B23,B24,B25,B26,B27,B28, *
;*                           B29,B30,B31                                      *
;*   Regs Used         : A0,A1,A2,A3,A4,A5,A6,A7,A8,A9,A10,A11,A12,A13,B0,B1, *
;*                           B2,B3,B4,B5,B6,B7,B8,B9,DP,SP,A16,A17,A18,A19,   *
;*                           A20,A21,A22,A23,A24,A25,A26,A27,A28,A29,A30,A31, *
;*                           B16,B17,B18,B19,B20,B21,B22,B23,B24,B25,B26,B27, *
;*                           B28,B29,B30,B31                                  *
;*   Local Frame Size  : 0 Args + 0 Auto + 24 Save = 24 byte                  *
;******************************************************************************
allequal:
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 10

           STW     .D2T1   A11,*SP--(8)      ; |63| 
||         MVKL    .S2     0xa0b5ed8d,B6

           STDW    .D2T1   A13:A12,*SP--     ; |63| 
||         MVKL    .S1     output,A11
||         MVKL    .S2     0x3eb0c6f7,B7

           STW     .D2T1   A10,*SP--(8)      ; |63| 
||         MVKH    .S1     output,A11
||         MVKH    .S2     0xa0b5ed8d,B6

           LDW     .D1T2   *+A11(4),B4       ; |66| 
||         MV      .L1     A4,A6             ; |63| 
||         MVKH    .S2     0x3eb0c6f7,B7
||         MVK     .S1     0x1,A8            ; |66| 

           MV      .L1X    B3,A13            ; |63| 
||         CALLP   .S2     isequal,B3
||         MV      .S1     A4,A10            ; |63| 
||         LDW     .D1T1   *A11,A4           ; |66| 

$C$RL0:    ; CALL OCCURS {isequal} {0}       ; |66| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 30
           MVKL    .S2     0x3eb0c6f7,B7
           MVKL    .S2     0xa0b5ed8d,B6

           LDW     .D1T2   *+A11(8),B4       ; |67| 
||         MVKL    .S1     fcn_pass,A12
||         MVKH    .S2     0x3eb0c6f7,B7

           MV      .L1     A4,A3             ; |66| 
||         LDW     .D1T1   *A11,A4           ; |67| 
||         MVKH    .S1     fcn_pass,A12
||         MVKH    .S2     0xa0b5ed8d,B6

           CALLP   .S2     isequal,B3
||         STW     .D1T1   A3,*+A12(4)       ; |66| 
||         MV      .L1     A10,A6            ; |67| 
||         MVK     .S1     0x1,A8            ; |67| 

$C$RL1:    ; CALL OCCURS {isequal} {0}       ; |67| 
           MVKL    .S2     0xa0b5ed8d,B6
           MVKL    .S2     0x3eb0c6f7,B7

           LDW     .D1T2   *+A11(12),B4      ; |68| 
||         MVKH    .S2     0xa0b5ed8d,B6

           MV      .L1     A4,A3             ; |67| 
||         LDW     .D1T1   *A11,A4           ; |68| 
||         MVKH    .S2     0x3eb0c6f7,B7

           CALLP   .S2     isequal,B3
||         STW     .D1T1   A3,*+A12(8)       ; |67| 
||         MV      .L1     A10,A6            ; |68| 
||         MVK     .S1     0x1,A8            ; |68| 

$C$RL2:    ; CALL OCCURS {isequal} {0}       ; |68| 
           MVKL    .S2     0x3eb0c6f7,B7
           MVKL    .S2     0xa0b5ed8d,B6

           STW     .D1T1   A4,*+A12(12)      ; |68| 
||         MVKH    .S2     0x3eb0c6f7,B7

           MV      .L1     A11,A3            ; |66| 
||         LDW     .D1T2   *+A11(16),B4      ; |69| 
||         MVKH    .S2     0xa0b5ed8d,B6

           CALLP   .S2     isequal,B3
||         LDW     .D1T1   *A3,A4            ; |69| 
||         MV      .L1     A10,A6            ; |69| 
||         MVK     .S1     0x1,A8            ; |69| 

$C$RL3:    ; CALL OCCURS {isequal} {0}       ; |69| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 12
           ADD     .L2X    4,A12,B4
           LDW     .D2T1   *B4,A0            ; |72| 
           STW     .D1T1   A4,*+A12(16)      ; |69| 
           ADD     .L2X    8,A12,B4
           NOP             2

   [!A0]   BNOP    .S1     $C$L1,5           ; |72| 
|| [ A0]   LDW     .D2T2   *B4,B0            ; |72| 
|| [ A0]   ADD     .L2     4,B4,B4

           ; BRANCHCC OCCURS {$C$L1}         ; |72| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 15
   [ B0]   LDW     .D2T2   *B4,B4            ; |72| 
           CMPEQ   .L1     A4,0,A3           ; |72| 
           MVK     .L1     0x1,A4            ; |72| 
   [!B0]   ZERO    .L1     A0                ; |72| 
           XOR     .L1     1,A3,A3           ; |72| 
   [ B0]   CMPEQ   .L2     B4,0,B4           ; |72| 
   [ B0]   XOR     .L2     1,B4,B4           ; |72| 
           NOP             1

   [ B0]   AND     .L1X    A3,B4,A0          ; |72| 
||         MVKL    .S1     all_pass,A3

   [ A0]   B       .S2     $C$L2             ; |72| 
||         MVKH    .S1     all_pass,A3
|| [ A0]   MV      .L2X    A13,B3            ; |74| 

   [ A0]   STW     .D1T1   A4,*A3            ; |72| 
   [ A0]   LDW     .D2T1   *++SP(8),A10      ; |74| 

   [ A0]   RET     .S2     B3                ; |74| 
|| [ A0]   LDDW    .D2T1   *++SP,A13:A12     ; |74| 

   [ A0]   LDW     .D2T1   *++SP(8),A11      ; |74| 
           NOP             1
           ; BRANCHCC OCCURS {$C$L2}         ; |72| 
;** --------------------------------------------------------------------------*
$C$L1:    
;          EXCLUSIVE CPU CYCLES: 7
           MVKL    .S1     all_pass,A3

           MVKH    .S1     all_pass,A3
||         ZERO    .L1     A4                ; |72| 

           STW     .D1T1   A4,*A3            ; |72| 

           LDW     .D2T1   *++SP(8),A10      ; |74| 
||         MV      .L2X    A13,B3            ; |74| 

           LDDW    .D2T1   *++SP,A13:A12     ; |74| 
||         RET     .S2     B3                ; |74| 

           LDW     .D2T1   *++SP(8),A11      ; |74| 
           NOP             1
;** --------------------------------------------------------------------------*
$C$L2:    
;          EXCLUSIVE CPU CYCLES: 3
           NOP             3
           ; BRANCH OCCURS {B3}              ; |74| 
	.sect	".text"
	.clink
	.global	main

;******************************************************************************
;* FUNCTION NAME: main                                                        *
;*                                                                            *
;*   Regs Modified     : A0,A1,A2,A3,A4,A5,A6,A7,A8,A9,A10,A11,A12,A13,A14,   *
;*                           A15,B0,B1,B2,B3,B4,B5,B6,B7,B8,B9,B10,B11,B12,   *
;*                           B13,SP,A16,A17,A18,A19,A20,A21,A22,A23,A24,A25,  *
;*                           A26,A27,A28,A29,A30,A31,B16,B17,B18,B19,B20,B21, *
;*                           B22,B23,B24,B25,B26,B27,B28,B29,B30,B31          *
;*   Regs Used         : A0,A1,A2,A3,A4,A5,A6,A7,A8,A9,A10,A11,A12,A13,A14,   *
;*                           A15,B0,B1,B2,B3,B4,B5,B6,B7,B8,B9,B10,B11,B12,   *
;*                           B13,DP,SP,A16,A17,A18,A19,A20,A21,A22,A23,A24,   *
;*                           A25,A26,A27,A28,A29,A30,A31,B16,B17,B18,B19,B20, *
;*                           B21,B22,B23,B24,B25,B26,B27,B28,B29,B30,B31      *
;*   Local Frame Size  : 8 Args + 84 Auto + 56 Save = 148 byte                *
;******************************************************************************
main:
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 12
           STW     .D2T1   A11,*SP--(8)      ; |141| 
           STW     .D2T1   A10,*SP--(8)      ; |141| 
           STDW    .D2T2   B13:B12,*SP--     ; |141| 
           STDW    .D2T2   B11:B10,*SP--     ; |141| 
           STDW    .D2T1   A15:A14,*SP--     ; |141| 

           STDW    .D2T1   A13:A12,*SP--     ; |141| 
||         MVKL    .S1     $C$SL1+0,A4

           STW     .D2T2   B3,*SP--(104)     ; |141| 
||         CALLP   .S2     driver_init,B3
||         MVKH    .S1     $C$SL1+0,A4

$C$RL4:    ; CALL OCCURS {driver_init} {0}   ; |149| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 3

           MVK     .S2     0xc9,B4
||         MVKL    .S1     a,A11

           MVKH    .S1     a,A11

           CALL    .S1     asinhf            ; |158| 
||         MV      .L1     A11,A12
||         MV      .D1X    B4,A10
||         ZERO    .L2     B10

;*----------------------------------------------------------------------------*
;*   SOFTWARE PIPELINE INFORMATION
;*      Disqualified loop: Loop contains a call
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*----------------------------------------------------------------------------*
$C$L3:    
;          EXCLUSIVE CPU CYCLES: 5
           LDW     .D1T1   *A12++,A4         ; |158| 
           ADDKPC  .S2     $C$RL5,B3,3       ; |158| 
$C$RL5:    ; CALL OCCURS {asinhf} {0}        ; |158| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 9

           MVKL    .S2     output,B4
||         SUB     .L1     A10,1,A0          ; |157| 
||         SUB     .S1     A10,1,A10         ; |157| 

           MVKH    .S2     output,B4
           LDW     .D2T2   *B4,B4            ; |158| 
   [ A0]   BNOP    .S1     $C$L3,3           ; |157| 

           ADD     .L2     B10,B4,B4         ; |158| 
||         ADD     .S2     4,B10,B10         ; |157| 

   [ A0]   CALL    .S1     asinhf            ; |158| 
||         STW     .D2T1   A4,*B4            ; |158| 
|| [!A0]   MVKL    .S2     output,B4

           ; BRANCHCC OCCURS {$C$L3}         ; |157| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 4
           MVKH    .S2     output,B4

           ADD     .L2     4,B4,B11
||         MVK     .S2     0xc9,B4

           ZERO    .L2     B10

           MV      .L1X    B4,A10
||         CALL    .S1     asinhsp           ; |161| 

;*----------------------------------------------------------------------------*
;*   SOFTWARE PIPELINE INFORMATION
;*      Disqualified loop: Loop contains a call
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*----------------------------------------------------------------------------*
$C$L4:    
;          EXCLUSIVE CPU CYCLES: 5
           LDW     .D1T1   *A11++,A4         ; |161| 
           ADDKPC  .S2     $C$RL6,B3,3       ; |161| 
$C$RL6:    ; CALL OCCURS {asinhsp} {0}       ; |161| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 7

           LDW     .D2T2   *B11,B4           ; |161| 
||         SUB     .L1     A10,1,A0          ; |160| 
||         SUB     .S1     A10,1,A10         ; |160| 

   [ A0]   BNOP    .S2     $C$L4,3           ; |160| 
|| [!A0]   MVKL    .S1     a,A11

           ADD     .L2     B10,B4,B4         ; |161| 
||         ADD     .S2     4,B10,B10         ; |160| 

   [ A0]   CALL    .S1     asinhsp           ; |161| 
||         STW     .D2T1   A4,*B4            ; |161| 
|| [!A0]   MVK     .S2     0xc9,B4

           ; BRANCHCC OCCURS {$C$L4}         ; |160| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 2

           ZERO    .L2     B10
||         MVKH    .S1     a,A11
||         ADD     .S2     4,B11,B11

           MV      .L1X    B4,A10
||         CALL    .S1     asinhsp_c         ; |164| 

;*----------------------------------------------------------------------------*
;*   SOFTWARE PIPELINE INFORMATION
;*      Disqualified loop: Loop contains a call
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*----------------------------------------------------------------------------*
$C$L5:    
;          EXCLUSIVE CPU CYCLES: 5
           LDW     .D1T1   *A11++,A4         ; |164| 
           ADDKPC  .S2     $C$RL7,B3,3       ; |164| 
$C$RL7:    ; CALL OCCURS {asinhsp_c} {0}     ; |164| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 7

           LDW     .D2T2   *B11,B4           ; |164| 
||         SUB     .L1     A10,1,A0          ; |163| 
||         SUB     .S1     A10,1,A10         ; |163| 

   [ A0]   BNOP    .S2     $C$L5,1           ; |163| 
|| [!A0]   MVKL    .S1     0xbe2a9a99,A7

   [!A0]   MVKL    .S2     logtable,B17
   [!A0]   MVKH    .S1     0xbe2a9a99,A7

           ADD     .L2     B10,B4,B4         ; |164| 
||         ADD     .S2     4,B10,B10         ; |163| 

   [ A0]   CALL    .S2     asinhsp_c         ; |164| 
||         STW     .D2T1   A4,*B4            ; |164| 
|| [!A0]   MVKL    .S1     0x3eaaa872,A4

           ; BRANCHCC OCCURS {$C$L5}         ; |163| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 19

           MVKL    .S1     0xbd07484c,A13
||         MVKL    .S2     0xbf000003,B7
||         ZERO    .L2     B4
||         ZERO    .D2     B8                ; |92| 
||         ZERO    .L1     A6
||         ZERO    .D1     A9                ; |92| 

           MVKL    .S1     0xbe6bd0fc,A3
||         MVKH    .S2     logtable,B17
||         STW     .D2T2   B8,*+SP(16)
||         MV      .L2X    A7,B9
||         ZERO    .L1     A19               ; |92| 

           MVKL    .S1     0xbe804d66,A17
||         SET     .S2     B4,0x17,0x1d,B8
||         STW     .D2T1   A7,*+SP(56)
||         ZERO    .L1     A7
||         ZERO    .L2     B4

           MVKL    .S1     0x3f317218,A8
||         MVKH    .S2     0xbf000003,B7
||         MV      .L1X    B17,A14
||         ADD     .L2     4,B11,B11

           MVKH    .S1     0x3eaaa872,A4
||         MVKL    .S2     0x3d966b1c,B18
||         MV      .L1X    B8,A24
||         STW     .D2T2   B7,*+SP(40)

           MVKH    .S1     0xbd07484c,A13
||         MVKL    .S2     0x42b17218,B5
||         STW     .D2T1   A4,*+SP(36)
||         MV      .L1X    B7,A28

           MVKH    .S1     0xbe6bd0fc,A3
||         MVKL    .S2     0x7f7fffff,B12
||         MV      .L2X    A4,B21
||         LDW     .D2T2   *B11,B16

           MVKH    .S1     0xbe804d66,A17
||         MVKL    .S2     0x3e436581,B6
||         STW     .D2T1   A3,*+SP(24)

           MVKH    .S1     0x3f317218,A8
||         MVKL    .S2     0xfefa39ec,B13
||         STW     .D2T1   A17,*+SP(28)
||         MV      .L2X    A3,B24

           SET     .S1     A6,0x14,0x1d,A22
||         ZERO    .L1     A6
||         MVKL    .S2     0x3fe62e42,B10
||         MV      .D1     A14,A17
||         STW     .D2T1   A8,*+SP(20)
||         MV      .L2X    A17,B23

           MVKH    .S2     0xbf800000,B4
||         SET     .S1     A6,0x18,0x1d,A20
||         ZERO    .L1     A6                ; |92| 
||         MV      .L2X    A8,B25

           SET     .S1     A7,0x16,0x1d,A4
||         MVKH    .S2     0x3d966b1c,B18
||         STW     .D2T2   B4,*+SP(12)
||         MV      .L1     A20,A21
||         MV      .D1     A22,A7
||         MV      .L2     B4,B26

           MVKH    .S2     0x42b17218,B5
||         MVKL    .S1     a,A16
||         MV      .L1     A4,A20
||         STW     .D2T2   B18,*+SP(52)
||         MV      .L2     B18,B17

           MVKH    .S2     0x7f7fffff,B12
||         MVK     .S1     0xfffffc01,A5
||         STW     .D2T2   B5,*+SP(48)
||         MV      .L2X    A13,B18

           MVKH    .S2     0x3e436581,B6
||         MVKH    .S1     a,A16
||         STW     .D2T1   A5,*+SP(44)
||         MV      .L1     A5,A18
||         MV      .L2     B5,B20

           MVKH    .S2     0xfefa39ec,B13
||         STW     .D2T2   B6,*+SP(32)
||         MV      .L2     B6,B22

           MVKH    .S2     0x3fe62e42,B10
||         MV      .L2     B12,B19
||         MV      .D2     B13,B6

           MVK     .S2     0xc9,B1
||         MV      .L2     B10,B7

           DINT                              ; interrupts off
;*----------------------------------------------------------------------------*
;*   SOFTWARE PIPELINE INFORMATION
;*
;*      Loop found in file               : C:/builds/DEV_TI_MATHLIB_3_1_0_0/mathlib/ti/mathlib/src/asinhsp/asinhsp_d.c
;*      Loop source line                 : 166
;*      Loop opening brace source line   : 166
;*      Loop closing brace source line   : 168
;*      Known Minimum Trip Count         : 201                    
;*      Known Maximum Trip Count         : 201                    
;*      Known Max Trip Count Factor      : 201
;*      Loop Carried Dependency Bound(^) : 121
;*      Unpartitioned Resource Bound     : 16
;*      Partitioned Resource Bound(*)    : 16
;*      Resource Partition:
;*                                A-side   B-side
;*      .L units                     2        3     
;*      .S units                     7       12     
;*      .D units                     2        1     
;*      .M units                    14       16*    
;*      .X cross paths              16*       6     
;*      .T address paths             1        2     
;*      Long read paths              0        0     
;*      Long write paths             0        0     
;*      Logical  ops (.LS)           9        7     (.L or .S unit)
;*      Addition ops (.LSD)          9        3     (.L or .S or .D unit)
;*      Bound(.L .S .LS)             9       11     
;*      Bound(.L .S .D .LS .LSD)    10        9     
;*
;*      Searching for software pipeline schedule at ...
;*         ii = 121 Schedule found with 1 iterations in parallel
;*
;*      Register Usage Table:
;*          +-----------------------------------------------------------------+
;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
;*          |00000000001111111111222222222233|00000000001111111111222222222233|
;*          |01234567890123456789012345678901|01234567890123456789012345678901|
;*          |--------------------------------+--------------------------------|
;*       0: |      ** *      ******  *   *   | *    ** *      ***********     |
;*       1: |      ** *      ******  *   *   | *    ** *      ***********     |
;*       2: |      ** *      ******  *   *   | *    ** *      ***********     |
;*       3: |      ** *      ******  *   *   | *    ** *      ***********     |
;*       4: |      ** *      ******  *   *   | *    ** *      ***********     |
;*       5: |   *  ** *      ******  *   *   | *    ** *      ***********     |
;*       6: |   *  ** *      ******  *   *   | *    ** *      ***********     |
;*       7: |   *  ** *      ******  *   *   | *    ** *      ***********     |
;*       8: |   *  ** *      ******  *   *   | *    ** *      ***********     |
;*       9: |   *  ** *      ******  * * *   | *    ** *      ***********     |
;*      10: |   *  ** *      ******  * * *   | *    ** *      ***********     |
;*      11: |   *  ** *      ******  * * *   | *    ** *      ***********     |
;*      12: |   *  ** *      ******* * * *   | *    ** *      ***********     |
;*      13: |   *  ** *      ******* * * *   | *    ** *      ***********     |
;*      14: |   ***** *      ******* * * *   | *    ** *      ***********     |
;*      15: |   *  ** *      ******* * * *   | *    ** *      ***********     |
;*      16: |   ***** *      ******* * * *   | *    ** *      ***********     |
;*      17: |   *  ** *      ******* * * *   | *    ** *      ***********     |
;*      18: |   *  ** *      ******* * * *   | *    ** *      ***********     |
;*      19: |   *  ** *      ******* * * *   | *    ** *      ***********     |
;*      20: |   * *****      ******* * * *   | *    ** *      ***********     |
;*      21: |   * *****      ******* * * *   | *    ** *      ***********     |
;*      22: |   * *****      ******* * * *   | *    ** *      ***********     |
;*      23: |   * *****      ******* * * *   | *    ** *      ***********     |
;*      24: |   *******      ******* * * *   | *    ** *      ***********     |
;*      25: |   * *****      ******* * * *   | *    ** *      ***********     |
;*      26: |   * *****      ******* * * *   | *    ** *      ***********     |
;*      27: |   * *****      ******* * * *   | *    ** *      ***********     |
;*      28: |   *******      ******* * * *   | *    ** *      ***********     |
;*      29: |   * *****      ******* * * *   | *    ** *      ***********     |
;*      30: |   * *****      ******* * * *   | *    ** *      ***********     |
;*      31: |   *******      ******* * * *   | *    ** *      ***********     |
;*      32: |   *  ****      ******* * * *   | *    ** *      ***********     |
;*      33: |   *  ****      ******* * * *   | *    ** *      ***********     |
;*      34: |   *  ****      ******* * * *   | *    ** *      ***********     |
;*      35: |   ** ****      ******* * * *   | *    ** *      ***********     |
;*      36: |   ** ****      ******* * * *   | *    ** *      ***********     |
;*      37: |   ** ****      ******* * * *   | *    ** *      ***********     |
;*      38: |   ** ****      ******* * * *   | *    ** *      ***********     |
;*      39: |   *******      ******* * * *   | *    ** *      ***********     |
;*      40: |   ** ** *      ******* * * *   | *    ** *      ***********     |
;*      41: |   ** ** *      ******* * * *   | *    ** *      ***********     |
;*      42: |   ** ** *      ******* * * *   | *    ** *      ***********     |
;*      43: |   *******      ******* * * *   | *    ** *      ***********     |
;*      44: |   ** ****      ******* * * *   | *    ** *      ***********     |
;*      45: |   ** ****      ******* * * *   | *  * ** *      ***********     |
;*      46: |   *******      ******* * * *   | *    ** *      ***********     |
;*      47: |   *  ****      ******* * * *   | *    ** *      ***********     |
;*      48: |   *  ****      ******* * * *   | *    ** *      ***********     |
;*      49: |   *  ****      ******* * * *   | *  * ** *      ***********     |
;*      50: |   ** ****      ******* * * *   |**    ** *      ***********     |
;*      51: |   *  ****      ******  * * *   |**    ** *      ***********     |
;*      52: |   *  ****      ******  * * *   |**    ** *      ***********     |
;*      53: |   *  ****      ******  * * *   |**    ** *      ***********     |
;*      54: |   ** ****      ******  * * *   | *    ** *      ***********     |
;*      55: |   *  ****      ******  * * *   | *    ** *      ***********     |
;*      56: |   *  ****      ******  * * *   | *    ** *      ***********     |
;*      57: |   * *****      ******  * * *   | *    ** *      ***********     |
;*      58: |   *******      ******  * * *   | *    ** *      ***********     |
;*      59: |   *  ****      ******  * * *   | *    ** *      ***********     |
;*      60: |   *  ****      ******  * * *   | *    ** *      ***********     |
;*      61: |   *  ****      ******  *** *   | *    ** *      ***********     |
;*      62: |   *  ****      ******  *** *   | *    ** *      ***********     |
;*      63: |   *******      ******  *** *   | *    ** *      ***********     |
;*      64: |   *  ****      ******  *** *   | *    ** *      ***********     |
;*      65: |   * *****      ******  *** *   | *    ** *      ***********     |
;*      66: |   *  ****      ******  *****   | *    ** *      ***********     |
;*      67: |   *******      ******  *****   | *    ** *      ***********     |
;*      68: |   *******      ******  *****   | *    ** *      ***********     |
;*      69: |   *  ****      ******  *****   | *    ** *      ***********     |
;*      70: |   *  ****      ******  *****   | *    ** *      ***********     |
;*      71: |   *  ****      ******  *****   | *    ** *      ***********     |
;*      72: |   *  ****      ******  *****   | *    ** *      ***********     |
;*      73: |   *  ****      ******  *****   | *    ** *      ***********     |
;*      74: |   *******      ******  *****   | *    ** *      ***********     |
;*      75: |   *  ****      ******  *****   | *    ** *      ***********     |
;*      76: |   *  ****      ******  *****   | *    ** *      ***********     |
;*      77: |   *  ****      *************   | *    ** *      ***********     |
;*      78: |   *  ****      *************   | *    ** *      ***********     |
;*      79: |   *  ****      *************   | *    ** *      ***********     |
;*      80: |   *  ****      *************   | *    ** *      ***********     |
;*      81: |   ** ****      *************   | *    ** *      ***********     |
;*      82: |   ** ****      *************   | *    ** *      ***********     |
;*      83: |   ** ****      *************   | *    ** *      ***********     |
;*      84: |   *******      *************   | *    ** *      ***********     |
;*      85: |   *******      **************  | *    ** *      ***********     |
;*      86: |   *******      *************   | *    ** *      ***********     |
;*      87: |   *******      *************   | *  * ** *      ***********     |
;*      88: |   ** ****      *************   | *    ****      ***********     |
;*      89: |   *  ****      *************   | *    ****      ***********     |
;*      90: |   *******      *************   | *  ******      ***********     |
;*      91: |   *******      *************   | *    ****      ***********     |
;*      92: |   *  ****      *************   | *  * ****      ***********     |
;*      93: |   ** ****      *********** *   | *  ******      ***********     |
;*      94: |   *  ****      *********** *   | *    ****      ***********     |
;*      95: |   *  ****      *********** *   | *  ******      ***********     |
;*      96: |   *  ****      *********** *   | *  ******      ************    |
;*      97: |   *  ****      *********** *   | *  ******      ************    |
;*      98: |   *******      *********** *   | *  ******      ***********     |
;*      99: |   *  ****      *********** *   | *    ****      ***********     |
;*      100: |   *  ****      *********** *   | *  ******      ***********     |
;*      101: |   *******      *********** *   | *    ****      ***********     |
;*      102: |   *  ****      ******  *** *   | *  * ** *      ***********     |
;*      103: |   *  ****      ******  **  *   | *  **** *      ***********     |
;*      104: |   *******      ******  **  *   | *    ** *      ***********     |
;*      105: |   *******      ******  **  *   | *  ******      ***********     |
;*      106: |   *  ****      ******  **  *   | *  * ****      ***********     |
;*      107: |   *  ****      ******  **  *   | *  * ****      ***********     |
;*      108: |   *  ****      ******  **  *   | *  **** *      ***********     |
;*      109: |   *  ****      ******  **  *   | *    ** *      ***********     |
;*      110: |   *  ****      ******  **  *   | *  **** *      ***********     |
;*      111: |   *  ****      ******  **  *   | *    ** *      ***********     |
;*      112: |   *  ****      ******  *   *   |**  * ** *      ***********     |
;*      113: |   *  ****      ******  *   *   | *  **** *      ***********     |
;*      114: |*  *  ****      ******  *   *   | *    ** *      ***********     |
;*      115: |*  *  ****      ******  *   *   | *  * ** *      ***********     |
;*      116: |*  *  ** *      ******  *   *   | *  **** *      ***********     |
;*      117: |*  *  ** *      ******  *   *   | *  **** *      ***********     |
;*      118: |      ** *      ******  *   *   | *  * ** *      ***********     |
;*      119: |      ** *      ******  *   *   | *  * ** *      ***********     |
;*      120: |      ** *      ******  *   *   | *  **** *      ***********     |
;*          +-----------------------------------------------------------------+
;*
;*      Done
;*
;*      Collapsed epilog stages       : 0
;*      Collapsed prolog stages       : 0
;*
;*      Minimum safe trip count       : 1
;*
;*
;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.000, max 0.000 }
;*      Mem bank perf. penalty (est.) : 0.0%
;*
;*
;*      Total cycles (est.)         : 0 + min_trip_cnt * 121 = 24321        
;*----------------------------------------------------------------------------*
;*        SINGLE SCHEDULED ITERATION
;*
;*        $C$C111:
;*   0              LDW     .D1T1   *A16++,A3         ; |127|  ^ 
;*   1              NOP             4
;*   5              MPYSP   .M1     A3,A3,A26         ; |127|  ^ 
;*   6              NOP             3
;*   9              FADDSP  .L1     A24,A26,A22       ; |127|  ^ 
;*  10              NOP             2
;*  12              SPDP    .S1     A22,A5:A4         ; |127|  ^ 
;*  13              NOP             1
;*  14              RSQRDP  .S1     A5:A4,A5:A4       ; |127|  ^ 
;*  15              NOP             1
;*  16              DPSP    .L1     A5:A4,A5          ; |127|  ^ 
;*     ||           MPYSP   .M1     A21,A22,A8        ; |127| 
;*  17              NOP             3
;*  20              MPYSP   .M1     A5,A8,A4          ; |127|  ^ 
;*  21              NOP             3
;*  24              MPYSP   .M1     A5,A4,A4          ; |127|  ^ 
;*  25              NOP             3
;*  28              FSUBSP  .L1     A20,A4,A4         ; |127|  ^ 
;*  29              NOP             2
;*  31              MPYSP   .M1     A5,A4,A4          ; |127|  ^ 
;*  32              NOP             3
;*  35              MPYSP   .M1     A4,A4,A5          ; |127|  ^ 
;*  36              NOP             3
;*  39              MPYSP   .M1     A8,A5,A5          ; |127|  ^ 
;*  40              NOP             2
;*  42              ABSSP   .S1     A3,A8             ; |127| 
;*  43              FSUBSP  .L1     A20,A5,A5         ; |127|  ^ 
;*  44              MV      .L2X    A8,B4             ; |127| Define a twin register
;*  45              MPYSP   .M2     B4,B4,B4          ; |127| 
;*  46              MPYSP   .M1     A4,A5,A4          ; |127|  ^ 
;*  47              NOP             2
;*  49              CMPEQSP .S2X    A22,B4,B0         ; |127| 
;*  50      [!B0]   MPYSP   .M1     A22,A4,A4         ; |127|  ^ 
;*  51              NOP             2
;*  53      [ B0]   MV      .L1     A8,A4             ; |127| 
;*     ||           MPYSP   .M1     A21,A8,A5         ; |127| 
;*  54              MPYSP   .M1     A21,A4,A4         ; |127|  ^ 
;*  55              NOP             3
;*  58              FADDSP  .L1     A5,A4,A25         ; |127|  ^ 
;*  59              NOP             2
;*  61              SPDP    .S1     A25,A5:A4         ; |92|  ^ 
;*  62              NOP             1
;*  63              RCPDP   .S1     A5:A4,A5:A4       ; |92|  ^ 
;*  64              NOP             1
;*  65              CLR     .S1     A5,0,16,A27       ; |92|  ^ 
;*  66              MV      .S1     A27,A5            ; |92|  ^ 
;*     ||           MV      .L1     A9,A4             ; |92| 
;*  67              MPYSPDP .M1     A25,A5:A4,A5:A4   ; |92|  ^ 
;*  68              NOP             6
;*  74              FSUBDP  .L1     A5:A4,A7:A6,A23:A22 ; |92|  ^ 
;*  75              NOP             2
;*  77              DPSP    .L1     A23:A22,A4        ; |92|  ^ 
;*  78              NOP             3
;*  81              MPYSP   .M1     A4,A4,A5          ; |92|  ^ 
;*  82              NOP             1
;*  83              EXTU    .S1     A27,1,21,A5       ; |92| 
;*     ||           MPYSP   .M2X    B22,A4,B4         ; |92| 
;*  84              ADD     .L1     A18,A5,A29        ; |92| 
;*  85              INTDP   .L1     A29,A5:A4         ; |92| 
;*  86              MPYSP   .M2X    B24,A5,B4         ; |92|  ^ 
;*  87              MV      .S2X    A5,B8             ; |92| Define a twin register
;*     ||           FADDSP  .L2     B23,B4,B5         ; |92| 
;*  88              MPYSP   .M2X    B8,A4,B4          ; |92| 
;*  89              MPYSP   .M2     B8,B8,B4          ; |92| 
;*  90              FADDSP  .L2     B4,B5,B5          ; |92|  ^ 
;*  91              FMPYDP  .M2X    B7:B6,A5:A4,B5:B4 ; |92| 
;*  92              EXTU    .S1     A27,12,29,A4      ; |92| 
;*     ||           MPYSP   .M2     B21,B4,B27        ; |92| 
;*  93              LDDW    .D1T1   *+A17[A4],A5:A4   ; |92| 
;*     ||           MPYSP   .M2     B4,B5,B8          ; |92|  ^ 
;*  94              NOP             2
;*  96              MPYSP   .M2X    A28,B8,B4         ; |92| 
;*  97              MV      .S2X    A26,B8            ; |127| Define a twin register
;*     ||           FADDSP  .L2     B8,B27,B5         ; |92|  ^ 
;*  98              MPYSP   .M2     B8,B8,B4          ; |92| 
;*     ||           FSUBDP  .L1X    A5:A4,B5:B4,A5:A4 ; |92| 
;*  99              NOP             1
;*  100              FADDSP  .L2     B5,B4,B5          ; |92|  ^ 
;*  101              FADDDP  .L1     A5:A4,A23:A22,A5:A4 ; |92| 
;*     ||           MPYSP   .M2X    B9,B8,B8          ; |92| 
;*  102              MPYSP   .M2X    A26,B4,B4         ; |92| 
;*  103              SPDP    .S2     B5,B5:B4          ; |92|  ^ 
;*     ||           MPYSP   .M2     B17,B4,B4         ; |92| 
;*  104              NOP             1
;*  105              FADDDP  .L2X    B5:B4,A5:A4,B5:B4 ; |92|  ^ 
;*  106              MPYSP   .M2     B18,B4,B5         ; |92| 
;*  107              FADDSP  .L2     B4,B8,B4          ; |92| 
;*  108              DPSP    .L2     B5:B4,B4          ; |92|  ^ 
;*  109              NOP             1
;*  110              FADDSP  .L2     B5,B4,B4          ; |92| 
;*  111              CMPGTSP .S2X    A25,B19,B0        ; |92| 
;*  112      [ B0]   MV      .S2     B20,B5            ; |92| 
;*     ||   [!B0]   MV      .D2     B4,B5             ; |92|  ^ 
;*  113              CMPLTSP .S1     A3,A19,A0         ; |92| 
;*     ||           MPYSP   .M2X    A3,B4,B5          ; |92| 
;*     ||           FADDSP  .L2     B25,B5,B5         ; |92|  ^ 
;*  114      [ A0]   MV      .S2     B26,B4            ; |92| 
;*     ||   [ B1]   SUB     .L2     B1,1,B1           ; |166| 
;*  115      [!A0]   MV      .D2X    A24,B4            ; |92| 
;*     ||           CMPGTSP .S1     A8,A21,A0         ; |92| 
;*     ||   [ B1]   B       .S2     $C$C111           ; |166| 
;*  116      [ A0]   MPYSP   .M2     B4,B5,B5          ; |92|  ^ 
;*  117      [!A0]   FADDSP  .L2X    A3,B5,B5          ; |92| 
;*  118              NOP             2
;*  120              STW     .D2T2   B5,*B16++         ; |92|  ^ 
;*  121              ; BRANCHCC OCCURS {$C$C111}       ; |166| 
;*----------------------------------------------------------------------------*
$C$L6:    ; PIPED LOOP PROLOG
;** --------------------------------------------------------------------------*
$C$L7:    ; PIPED LOOP KERNEL
;          EXCLUSIVE CPU CYCLES: 121
           LDW     .D1T1   *A16++,A3         ; |127| <0,0>  ^ 
           NOP             4
           MPYSP   .M1     A3,A3,A26         ; |127| <0,5>  ^ 
           NOP             3
           FADDSP  .L1     A24,A26,A22       ; |127| <0,9>  ^ 
           NOP             2
           SPDP    .S1     A22,A5:A4         ; |127| <0,12>  ^ 
           NOP             1
           RSQRDP  .S1     A5:A4,A5:A4       ; |127| <0,14>  ^ 
           NOP             1

           MPYSP   .M1     A21,A22,A8        ; |127| <0,16> 
||         DPSP    .L1     A5:A4,A5          ; |127| <0,16>  ^ 

           NOP             3
           MPYSP   .M1     A5,A8,A4          ; |127| <0,20>  ^ 
           NOP             3
           MPYSP   .M1     A5,A4,A4          ; |127| <0,24>  ^ 
           NOP             3
           FSUBSP  .L1     A20,A4,A4         ; |127| <0,28>  ^ 
           NOP             2
           MPYSP   .M1     A5,A4,A4          ; |127| <0,31>  ^ 
           NOP             3
           MPYSP   .M1     A4,A4,A5          ; |127| <0,35>  ^ 
           NOP             3
           MPYSP   .M1     A8,A5,A5          ; |127| <0,39>  ^ 
           NOP             2
           ABSSP   .S1     A3,A8             ; |127| <0,42> 
           FSUBSP  .L1     A20,A5,A5         ; |127| <0,43>  ^ 
           MV      .L2X    A8,B4             ; |127| <0,44> Define a twin register
           MPYSP   .M2     B4,B4,B4          ; |127| <0,45> 
           MPYSP   .M1     A4,A5,A4          ; |127| <0,46>  ^ 
           NOP             2
           CMPEQSP .S2X    A22,B4,B0         ; |127| <0,49> 
   [!B0]   MPYSP   .M1     A22,A4,A4         ; |127| <0,50>  ^ 
           NOP             2

           MPYSP   .M1     A21,A8,A5         ; |127| <0,53> 
|| [ B0]   MV      .L1     A8,A4             ; |127| <0,53> 

           MPYSP   .M1     A21,A4,A4         ; |127| <0,54>  ^ 
           NOP             3
           FADDSP  .L1     A5,A4,A25         ; |127| <0,58>  ^ 
           NOP             2
           SPDP    .S1     A25,A5:A4         ; |92| <0,61>  ^ 
           NOP             1
           RCPDP   .S1     A5:A4,A5:A4       ; |92| <0,63>  ^ 
           NOP             1
           CLR     .S1     A5,0,16,A27       ; |92| <0,65>  ^ 

           MV      .L1     A9,A4             ; |92| <0,66> 
||         MV      .S1     A27,A5            ; |92| <0,66>  ^ 

           MPYSPDP .M1     A25,A5:A4,A5:A4   ; |92| <0,67>  ^ 
           NOP             6
           FSUBDP  .L1     A5:A4,A7:A6,A23:A22 ; |92| <0,74>  ^ 
           NOP             2
           DPSP    .L1     A23:A22,A4        ; |92| <0,77>  ^ 
           NOP             3
           MPYSP   .M1     A4,A4,A5          ; |92| <0,81>  ^ 
           NOP             1

           EXTU    .S1     A27,1,21,A5       ; |92| <0,83> 
||         MPYSP   .M2X    B22,A4,B4         ; |92| <0,83> 

           ADD     .L1     A18,A5,A29        ; |92| <0,84> 
           INTDP   .L1     A29,A5:A4         ; |92| <0,85> 
           MPYSP   .M2X    B24,A5,B4         ; |92| <0,86>  ^ 

           MV      .S2X    A5,B8             ; |92| <0,87> Define a twin register
||         FADDSP  .L2     B23,B4,B5         ; |92| <0,87> 

           MPYSP   .M2X    B8,A4,B4          ; |92| <0,88> 
           MPYSP   .M2     B8,B8,B4          ; |92| <0,89> 
           FADDSP  .L2     B4,B5,B5          ; |92| <0,90>  ^ 
           FMPYDP  .M2X    B7:B6,A5:A4,B5:B4 ; |92| <0,91> 

           EXTU    .S1     A27,12,29,A4      ; |92| <0,92> 
||         MPYSP   .M2     B21,B4,B27        ; |92| <0,92> 

           LDDW    .D1T1   *+A17[A4],A5:A4   ; |92| <0,93> 
||         MPYSP   .M2     B4,B5,B8          ; |92| <0,93>  ^ 

           NOP             2
           MPYSP   .M2X    A28,B8,B4         ; |92| <0,96> 

           MV      .S2X    A26,B8            ; |127| <0,97> Define a twin register
||         FADDSP  .L2     B8,B27,B5         ; |92| <0,97>  ^ 

           MPYSP   .M2     B8,B8,B4          ; |92| <0,98> 
||         FSUBDP  .L1X    A5:A4,B5:B4,A5:A4 ; |92| <0,98> 

           NOP             1
           FADDSP  .L2     B5,B4,B5          ; |92| <0,100>  ^ 

           MPYSP   .M2     B9,B8,B8          ; |92| <0,101> 
||         FADDDP  .L1     A5:A4,A23:A22,A5:A4 ; |92| <0,101> 

           MPYSP   .M2X    A26,B4,B4         ; |92| <0,102> 

           MPYSP   .M2     B17,B4,B4         ; |92| <0,103> 
||         SPDP    .S2     B5,B5:B4          ; |92| <0,103>  ^ 

           NOP             1
           FADDDP  .L2X    B5:B4,A5:A4,B5:B4 ; |92| <0,105>  ^ 
           MPYSP   .M2     B18,B4,B5         ; |92| <0,106> 
           FADDSP  .L2     B4,B8,B4          ; |92| <0,107> 
           DPSP    .L2     B5:B4,B4          ; |92| <0,108>  ^ 
           NOP             1
           FADDSP  .L2     B5,B4,B4          ; |92| <0,110> 
           CMPGTSP .S2X    A25,B19,B0        ; |92| <0,111> 

   [ B0]   MV      .S2     B20,B5            ; |92| <0,112> 
|| [!B0]   MV      .D2     B4,B5             ; |92| <0,112>  ^ 

           CMPLTSP .S1     A3,A19,A0         ; |92| <0,113> 
||         MPYSP   .M2X    A3,B4,B5          ; |92| <0,113> 
||         FADDSP  .L2     B25,B5,B5         ; |92| <0,113>  ^ 

   [ B1]   SUB     .L2     B1,1,B1           ; |166| <0,114> 
|| [ A0]   MV      .S2     B26,B4            ; |92| <0,114> 

   [!A0]   MV      .D2X    A24,B4            ; |92| <0,115> 
||         CMPGTSP .S1     A8,A21,A0         ; |92| <0,115> 
|| [ B1]   B       .S2     $C$L7             ; |166| <0,115> 

   [ A0]   MPYSP   .M2     B4,B5,B5          ; |92| <0,116>  ^ 
   [!A0]   FADDSP  .L2X    A3,B5,B5          ; |92| <0,117> 
           NOP             2
           STW     .D2T2   B5,*B16++         ; |92| <0,120>  ^ 
;** --------------------------------------------------------------------------*
$C$L8:    ; PIPED LOOP EPILOG
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 19
           STW     .D2T2   B25,*+SP(20)
           STW     .D2T2   B24,*+SP(24)
           STW     .D2T2   B23,*+SP(28)
           STW     .D2T2   B22,*+SP(32)
           STW     .D2T2   B21,*+SP(36)
           STW     .D2T2   B20,*+SP(48)
           STW     .D2T2   B17,*+SP(52)
           STW     .D2T1   A28,*+SP(40)
           STW     .D2T1   A19,*+SP(16)
           STW     .D2T1   A18,*+SP(44)
           STW     .D2T2   B9,*+SP(56)

           ADD     .L2     4,B11,B4
||         MVKL    .S1     a,A4
||         MV      .L1     A7,A15
||         MV      .D1     A17,A14
||         STW     .D2T2   B26,*+SP(12)
||         RINT                              ; interrupts on

           STW     .D2T2   B4,*+SP(64)
||         MV      .L2     B6,B13
||         MV      .S2     B7,B10
||         MV      .L1     A20,A12
||         MV      .D1     A21,A10
||         MVK     .S1     0xc9,A6           ; |169| 

           CALLP   .S2     asinhsp_v,B3
||         LDW     .D2T2   *B4,B4            ; |169| 
||         MVKH    .S1     a,A4
||         MV      .L1     A24,A11
||         MV      .D1X    B18,A13
||         MV      .L2     B19,B12

$C$RL8:    ; CALL OCCURS {asinhsp_v} {0}     ; |169| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 12

           CALLP   .S2     allequal,B3
||         MVK     .S1     0xc9,A4           ; |172| 

$C$RL9:    ; CALL OCCURS {allequal} {0}      ; |172| 

           CALLP   .S2     print_test_results,B3
||         MVK     .L1     0x1,A4            ; |173| 

$C$RL10:   ; CALL OCCURS {print_test_results} {0}  ; |173| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 9

           LDW     .D2T1   *+SP(16),A5       ; |185| 
||         MVKL    .S2     a_sc,B7

           LDW     .D2T2   *+SP(12),B4       ; |185| 
||         MVKH    .S2     a_sc,B7
||         ZERO    .L1     A4

           MVKH    .S1     0x80000000,A4

           MV      .L1X    B7,A3             ; |181| 
||         ADD     .S1     -1,A4,A7
||         STW     .D2T2   B13,*+SP(84)      ; |92| 
||         MVK     .D1     -1,A6             ; |187| 

           STDW    .D1T1   A7:A6,*+A3(24)    ; |187| 
||         STW     .D2T2   B10,*+SP(80)      ; |92| 
||         MVK     .L2     0x8,B31

           STDW    .D1T1   A5:A4,*A3         ; |181| 
||         STW     .D2T2   B31,*+SP(60)      ; |183| 
||         ZERO    .L2     B6
||         MV      .S2X    A11,B5            ; |185| 

           STDW    .D1T2   B5:B4,*+A3(16)    ; |185| 
||         ADD     .L2     1,B12,B7
||         MV      .L1X    B7,A15            ; |181| 
||         MVKH    .S2     0xff800000,B6
||         ZERO    .S1     A31               ; |92| 
||         STW     .D2T1   A15,*+SP(72)      ; |92| 

           CALL    .S1     asinhf            ; |190| 
||         STDW    .D1T2   B7:B6,*+A3(8)     ; |183| 
||         STW     .D2T1   A31,*+SP(76)      ; |183| 

           LDW     .D1T1   *A15,A4           ; |190| 
||         ZERO    .L2     B10               ; |92| 

;*----------------------------------------------------------------------------*
;*   SOFTWARE PIPELINE INFORMATION
;*      Disqualified loop: Loop contains a call
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains a call
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains a call
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*----------------------------------------------------------------------------*
$C$L9:    
;          EXCLUSIVE CPU CYCLES: 4
           ADDKPC  .S2     $C$RL11,B3,3      ; |190| 
$C$RL11:   ; CALL OCCURS {asinhf} {0}        ; |190| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 30
           MVKL    .S1     output,A3
           MVKH    .S1     output,A3
           LDW     .D1T1   *A3,A3            ; |190| 
           NOP             4
           ADD     .L2X    B10,A3,B4         ; |190| 
           STW     .D2T1   A4,*B4            ; |190| 

           CALLP   .S2     asinhsp,B3
||         LDW     .D1T1   *A15,A4           ; |191| 

$C$RL12:   ; CALL OCCURS {asinhsp} {0}       ; |191| 
           MVKL    .S1     output,A3
           MVKH    .S1     output,A3
           LDW     .D1T1   *+A3(4),A3        ; |191| 
           NOP             4
           ADD     .L2X    B10,A3,B4         ; |191| 
           STW     .D2T1   A4,*B4            ; |191| 

           CALLP   .S2     asinhsp_c,B3
||         LDW     .D1T1   *A15,A4           ; |192| 

$C$RL13:   ; CALL OCCURS {asinhsp_c} {0}     ; |192| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 142
           MVKL    .S1     output,A3
           MVKH    .S1     output,A3
           LDW     .D1T1   *+A3(8),A3        ; |192| 
           LDW     .D2T2   *+SP(32),B31
           LDW     .D2T1   *+SP(24),A28
           LDW     .D2T2   *+SP(28),B30
           LDW     .D2T1   *+SP(36),A27
           ADD     .L2X    B10,A3,B4         ; |192| 
           STW     .D2T1   A4,*B4            ; |192| 
           LDW     .D1T1   *A15++,A18        ; |193| 
           LDW     .D2T1   *+SP(44),A26      ; |92| 
           LDW     .D2T2   *+SP(40),B29
           LDW     .D2T2   *+SP(56),B28      ; |92| 
           LDW     .D2T2   *+SP(52),B27      ; |187| 
           MPYSP   .M1     A18,A18,A19       ; |175| 
           ABSSP   .S1     A18,A30           ; |174| 
           MPYSP   .M1     A10,A30,A29       ; |92| 
           LDW     .D2T2   *+SP(16),B26      ; |92| 
           FADDSP  .L1     A11,A19,A6        ; |127| 
           MPYSP   .M1     A19,A19,A24       ; |187| 
           CMPGTSP .S1     A30,A10,A2        ; |200| 
           SPDP    .S1     A6,A5:A4          ; |127| 
           MPYSP   .M1     A10,A6,A31        ; |127| 
           RSQRDP  .S1     A5:A4,A5:A4       ; |127| 
           MPYSP   .M2X    B27,A24,B7        ; |187| 
           DPSP    .L1     A5:A4,A3          ; |127| 
           MPYSP   .M1     A30,A30,A5        ; |129| 
           CMPLTSP .S2X    A18,B26,B0        ; |178| 
           NOP             1
           MPYSP   .M1     A3,A31,A4         ; |127| 
           CMPEQSP .S1     A6,A5,A0          ; |129| 
           NOP             2
           MPYSP   .M1     A3,A4,A4          ; |127| 
           NOP             3
           FSUBSP  .L1     A12,A4,A4         ; |127| 
           NOP             2
           MPYSP   .M1     A3,A4,A3          ; |127| 
           NOP             3
           MPYSP   .M1     A3,A3,A4          ; |127| 
           NOP             3
           MPYSP   .M1     A31,A4,A4         ; |127| 
           NOP             3
           FSUBSP  .L1     A12,A4,A4         ; |127| 
           NOP             2
           MPYSP   .M1     A3,A4,A4          ; |127| 
           NOP             3
           MPYSP   .M1     A6,A4,A4          ; |127| 
           LDDW    .D2T1   *+SP(72),A7:A6
           NOP             2
   [ A0]   MV      .L1     A30,A4            ; |130| 
           MPYSP   .M1     A10,A4,A4         ; |92| 
           NOP             3
           FADDSP  .L1     A29,A4,A20        ; |92| 
           NOP             2
           SPDP    .S1     A20,A5:A4         ; |92| 
           CMPGTSP .S2X    A20,B12,B1        ; |94| 
           RCPDP   .S1     A5:A4,A5:A4       ; |92| 
           NOP             1

           ZERO    .L1     A4                ; |92| 
||         CLR     .S1     A5,0,16,A5        ; |92| 

           MPYSPDP .M1     A20,A5:A4,A9:A8   ; |92| 
           EXTU    .S1     A5,12,29,A25      ; |92| 
           NOP             5
           FSUBDP  .L1     A9:A8,A7:A6,A9:A8 ; |92| 
           NOP             2
           DPSP    .L1     A9:A8,A4          ; |92| 
           NOP             3
           MPYSP   .M1     A4,A4,A21         ; |92| 
           MPYSP   .M2X    B31,A4,B5         ; |92| 
           NOP             2
           MPYSP   .M1     A21,A4,A4         ; |92| 
           MPYSP   .M1     A28,A21,A17       ; |92| 
           FADDSP  .L2     B30,B5,B4         ; |92| 
           MPYSP   .M1     A21,A21,A16       ; |92| 

           MPYSP   .M1     A27,A4,A22        ; |92| 
||         EXTU    .S1     A5,1,21,A27       ; |92| 
||         LDDW    .D2T1   *+SP(80),A5:A4    ; |92| 

           ADD     .L1     A26,A27,A6        ; |92| 

           INTDP   .L1     A6,A7:A6          ; |92| 
||         FADDSP  .L2X    A17,B4,B4         ; |92| 

           MPYSP   .M2X    B29,A21,B6        ; |92| 
           NOP             1
           MPYSP   .M2X    A16,B4,B5         ; |92| 
           LDDW    .D1T1   *+A14[A25],A17:A16 ; |92| 
           FMPYDP  .M1     A5:A4,A7:A6,A5:A4 ; |92| 
           MPYSP   .M1     A19,A24,A7        ; |187| 
           FADDSP  .L2X    B5,A22,B4         ; |92| 
           NOP             1
           FSUBDP  .L1     A17:A16,A5:A4,A5:A4 ; |92| 
           FADDSP  .L2     B4,B6,B5          ; |92| 
           MPYSP   .M2X    B28,A19,B6        ; |187| 
           FADDDP  .L1     A5:A4,A9:A8,A5:A4 ; |92| 
           SPDP    .S2     B5,B5:B4          ; |92| 
           MPYSP   .M1     A13,A7,A23        ; |187| 
           FADDSP  .L2     B7,B6,B6          ; |187| 
           FADDDP  .L2X    B5:B4,A5:A4,B5:B4 ; |92| 
           NOP             2

           DPSP    .L2     B5:B4,B5          ; |92| 
||         LDW     .D2T2   *+SP(20),B4       ; |95| 

   [ B1]   LDW     .D2T2   *+SP(48),B5       ; |94| 
           FADDSP  .L2X    A23,B6,B6         ; |187| 
           NOP             3

           FADDSP  .L2     B4,B5,B5          ; |196| 
|| [ B0]   LDW     .D2T2   *+SP(12),B4       ; |196| 

           MPYSP   .M2X    A18,B6,B7         ; |187| 
   [!B0]   MV      .S2X    A11,B4            ; |178| 
           NOP             2

           MPYSP   .M2     B4,B5,B5          ; |196| 
||         LDW     .D2T2   *+SP(60),B4       ; |201| 

           FADDSP  .L2X    A18,B7,B25        ; |187| 
           NOP             2

   [!A2]   MV      .L2     B25,B5            ; |201| 
||         LDW     .D2T2   *B11,B25          ; |193| 

           SUB     .L1X    B4,1,A0           ; |189| 
||         SUB     .L2     B4,1,B4           ; |189| 

   [ A0]   BNOP    .S1     $C$L9,1           ; |189| 
|| [!A0]   LDW     .D2T1   *+SP(64),A3

           STW     .D2T2   B4,*+SP(60)       ; |193| 

           ADD     .L2     B10,B25,B6        ; |193| 
||         ADD     .S2     4,B10,B10         ; |189| 

   [ A0]   CALL    .S1     asinhf            ; |190| 
||         STW     .D2T2   B5,*B6            ; |193| 

   [!A0]   CALL    .S1     asinhsp_v         ; |195| 
|| [ A0]   LDW     .D1T1   *A15,A4           ; |190| 

           ; BRANCHCC OCCURS {$C$L9}         ; |189| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 5

           LDW     .D1T2   *A3,B4            ; |195| 
||         STW     .D2T1   A3,*+SP(68)       ; |195| 

           MVKL    .S1     a_sc,A4
           MVKH    .S1     a_sc,A4
           MVK     .L1     0x8,A6            ; |195| 
           ADDKPC  .S2     $C$RL14,B3,0      ; |195| 
$C$RL14:   ; CALL OCCURS {asinhsp_v} {0}     ; |195| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 12

           CALLP   .S2     allequal,B3
||         MVK     .L1     0x8,A4            ; |198| 

$C$RL15:   ; CALL OCCURS {allequal} {0}      ; |198| 

           CALLP   .S2     print_test_results,B3
||         MVK     .L1     0x3,A4            ; |199| 

$C$RL16:   ; CALL OCCURS {print_test_results} {0}  ; |199| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 13
           MVKL    .S2     0xc000cccc,B4
           MVKL    .S2     0xcccccccd,B31
           MVK     .S2     0xed,B30

           MVKL    .S2     a_ext,B13
||         ZERO    .L1     A3                ; |92| 

           MVKH    .S2     0xc000cccc,B4
||         STW     .D2T1   A3,*+SP(76)       ; |202| 

           MVKH    .S2     0xcccccccd,B31
||         STW     .D2T2   B30,*+SP(60)      ; |202| 

           MVKH    .S2     a_ext,B13
||         ZERO    .L1     A4
||         STW     .D2T2   B4,*+SP(88)       ; |208| 

           SET     .S1     A4,0x17,0x17,A4
||         STW     .D2T2   B31,*+SP(92)      ; |208| 

           MV      .L1X    B13,A15           ; |202| 
||         STW     .D2T1   A4,*B13           ; |202| 
||         CALL    .S1     asinhf            ; |204| 

           LDW     .D1T1   *A15,A4           ; |204| 
           ZERO    .L2     B10               ; |92| 
           NOP             2
;*----------------------------------------------------------------------------*
;*   SOFTWARE PIPELINE INFORMATION
;*      Disqualified loop: Loop contains a call
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains a call
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains a call
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*----------------------------------------------------------------------------*
$C$L10:    
;          EXCLUSIVE CPU CYCLES: 1
           ADDKPC  .S2     $C$RL17,B3,0      ; |204| 
$C$RL17:   ; CALL OCCURS {asinhf} {0}        ; |204| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 30
           MVKL    .S1     output,A3
           MVKH    .S1     output,A3
           LDW     .D1T1   *A3,A3            ; |204| 
           NOP             4
           ADD     .L1X    B10,A3,A3         ; |204| 
           STW     .D1T1   A4,*A3            ; |204| 

           CALLP   .S2     asinhsp,B3
||         LDW     .D1T1   *A15,A4           ; |205| 

$C$RL18:   ; CALL OCCURS {asinhsp} {0}       ; |205| 
           MVKL    .S1     output,A3
           MVKH    .S1     output,A3
           LDW     .D1T1   *+A3(4),A3        ; |205| 
           MV      .L2X    A4,B4             ; |205| 
           NOP             3
           ADD     .L1X    B10,A3,A3         ; |205| 
           STW     .D1T2   B4,*A3            ; |205| 

           CALLP   .S2     asinhsp_c,B3
||         LDW     .D1T1   *A15,A4           ; |206| 

$C$RL19:   ; CALL OCCURS {asinhsp_c} {0}     ; |206| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 164
           MVKL    .S1     output,A3
           MVKH    .S1     output,A3
           LDW     .D1T1   *+A3(8),A3        ; |206| 
           LDW     .D2T2   *+SP(32),B31
           LDW     .D2T1   *+SP(24),A28
           LDW     .D2T2   *+SP(28),B30
           LDW     .D2T1   *+SP(44),A17      ; |92| 
           ADD     .L2X    B10,A3,B4         ; |206| 
           STW     .D2T1   A4,*B4            ; |206| 
           LDW     .D1T1   *A15,A3           ; |207| 
           LDW     .D2T1   *+SP(36),A26
           LDW     .D2T2   *+SP(40),B29
           LDW     .D2T2   *+SP(56),B28      ; |92| 
           LDW     .D2T2   *+SP(52),B27      ; |187| 
           MPYSP   .M1     A3,A3,A8          ; |175| 
           ABSSP   .S1     A3,A9             ; |174| 
           MPYSP   .M1     A9,A9,A30         ; |129| 
           MPYSP   .M1     A10,A9,A29        ; |92| 
           FADDSP  .L1     A11,A8,A6         ; |127| 
           LDW     .D2T2   *+SP(16),B26      ; |92| 
           MPYSP   .M1     A8,A8,A24         ; |187| 
           SPDP    .S1     A6,A5:A4          ; |127| 
           MPYSP   .M1     A10,A6,A31        ; |127| 
           RSQRDP  .S1     A5:A4,A5:A4       ; |127| 
           MPYSP   .M2X    B28,A8,B6         ; |187| 
           DPSP    .L1     A5:A4,A4          ; |127| 
           CMPEQSP .S1     A6,A30,A0         ; |129| 
           MPYSP   .M1     A8,A24,A23        ; |187| 
           MPYSP   .M2X    B27,A24,B7        ; |187| 
           MPYSP   .M1     A4,A31,A7         ; |127| 
           CMPLTSP .S2X    A3,B26,B0         ; |178| 
           MPYSP   .M1     A13,A23,A2        ; |187| 
           FADDSP  .L2     B7,B6,B6          ; |187| 
           MPYSP   .M1     A4,A7,A7          ; |127| 
           LDW     .D2T2   *B11,B25          ; |207| 
           CMPGTSP .S1     A9,A10,A1         ; |200| 
           FADDSP  .L2X    A2,B6,B6          ; |187| 
           FSUBSP  .L1     A12,A7,A7         ; |127| 
           NOP             2
           MPYSP   .M1     A4,A7,A4          ; |127| 
           MPYSP   .M2X    A3,B6,B7          ; |187| 
           NOP             2
           MPYSP   .M1     A4,A4,A7          ; |127| 
           FADDSP  .L2X    A3,B7,B24         ; |187| 
           NOP             2
           MPYSP   .M1     A31,A7,A5         ; |127| 
           NOP             3
           FSUBSP  .L1     A12,A5,A5         ; |127| 
           NOP             2
           MPYSP   .M1     A4,A5,A4          ; |127| 
           NOP             3
           MPYSP   .M1     A6,A4,A4          ; |127| 
           LDDW    .D2T1   *+SP(72),A7:A6
           NOP             2
   [ A0]   MV      .L1     A9,A4             ; |130| 
           MPYSP   .M1     A10,A4,A4         ; |92| 
           NOP             3
           FADDSP  .L1     A29,A4,A20        ; |92| 
           NOP             2
           SPDP    .S1     A20,A5:A4         ; |92| 
           CMPGTSP .S2X    A20,B12,B1        ; |94| 
           RCPDP   .S1     A5:A4,A5:A4       ; |92| 
           NOP             1

           CLR     .S1     A5,0,16,A16       ; |92| 
||         ZERO    .L1     A4                ; |92| 

           MV      .L1     A16,A5            ; |92| 
           MPYSPDP .M1     A20,A5:A4,A5:A4   ; |92| 
           EXTU    .S1     A16,1,21,A27      ; |92| 
           EXTU    .S1     A16,12,29,A25     ; |92| 
           NOP             4
           FSUBDP  .L1     A5:A4,A7:A6,A7:A6 ; |92| 
           NOP             2
           DPSP    .L1     A7:A6,A4          ; |92| 
           NOP             3
           MPYSP   .M1     A4,A4,A21         ; |92| 
           MPYSP   .M2X    B31,A4,B5         ; |92| 
           NOP             2
           MPYSP   .M1     A28,A21,A19       ; |92| 
           FADDSP  .L2     B30,B5,B4         ; |92| 
           MPYSP   .M1     A21,A21,A18       ; |92| 

           MPYSP   .M1     A21,A4,A17        ; |92| 
||         ADD     .L1     A17,A27,A4        ; |92| 

           INTDP   .L1     A4,A5:A4          ; |92| 
           FADDSP  .L2X    A19,B4,B4         ; |92| 
           NOP             2

           MPYSP   .M2X    A18,B4,B5         ; |92| 
||         LDDW    .D2T1   *+SP(80),A19:A18  ; |92| 

           MPYSP   .M1     A26,A17,A22       ; |92| 
           LDDW    .D1T1   *+A14[A25],A17:A16 ; |92| 
           MPYSP   .M2X    B29,A21,B4        ; |92| 
           NOP             1
           FMPYDP  .M1     A19:A18,A5:A4,A5:A4 ; |92| 
           FADDSP  .L2X    B5,A22,B5         ; |92| 
           NOP             2
           FSUBDP  .L1     A17:A16,A5:A4,A5:A4 ; |92| 
           FADDSP  .L2     B5,B4,B5          ; |92| 
           NOP             1
           FADDDP  .L1     A5:A4,A7:A6,A5:A4 ; |92| 
           SPDP    .S2     B5,B5:B4          ; |92| 
           NOP             2
           FADDDP  .L2X    B5:B4,A5:A4,B5:B4 ; |92| 
           NOP             2

           DPSP    .L2     B5:B4,B5          ; |92| 
||         LDW     .D2T2   *+SP(20),B4       ; |95| 

   [ B1]   LDW     .D2T2   *+SP(48),B5       ; |94| 
           NOP             4

           FADDSP  .L2     B4,B5,B6          ; |196| 
|| [ B0]   LDW     .D2T2   *+SP(12),B4       ; |196| 

   [!B0]   MV      .L2X    A11,B4            ; |178| 
           ADD     .S2     B10,B25,B5        ; |207| 
           ADD     .L2     4,B10,B10         ; |203| 
           NOP             1
           MPYSP   .M2     B4,B6,B4          ; |196| 
           NOP             3
   [!A1]   MV      .L2     B24,B4            ; |201| 
           STW     .D2T2   B4,*B5            ; |207| 
           LDW     .D1T2   *A15,B6           ; |208| 
           LDDW    .D2T2   *+SP(88),B5:B4
           NOP             4
           MPYSPDP .M2     B6,B5:B4,B5:B4    ; |208| 
           NOP             6

           DPSP    .L2     B5:B4,B5          ; |208| 
||         LDW     .D2T2   *+SP(60),B4

           NOP             3
           STW     .D1T2   B5,*++A15         ; |208| 

           SUB     .L1X    B4,1,A0           ; |203| 
||         SUB     .L2     B4,1,B4           ; |203| 

   [ A0]   B       .S1     $C$L10            ; |203| 
|| [!A0]   MVKL    .S2     output,B10
|| [ A0]   LDW     .D1T1   *A15,A4           ; |204| 
||         STW     .D2T2   B4,*+SP(60)       ; |208| 

   [ A0]   CALL    .S1     asinhf            ; |204| 
|| [!A0]   MVKH    .S2     output,B10

   [!A0]   CALL    .S1     asinhsp_v         ; |210| 
   [!A0]   LDW     .D2T2   *+B10(16),B4      ; |210| 
           NOP             2
           ; BRANCHCC OCCURS {$C$L10}        ; |203| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 2
           MVK     .S1     0xed,A6           ; |210| 

           MV      .L1X    B13,A4
||         ADDKPC  .S2     $C$RL20,B3,0      ; |210| 

$C$RL20:   ; CALL OCCURS {asinhsp_v} {0}     ; |210| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 41
           MVKL    .S2     0x3eb0c6f7,B7
           MVKL    .S2     0xa0b5ed8d,B6
           MVKH    .S2     0x3eb0c6f7,B7

           LDW     .D2T1   *B10,A4           ; |66| 
||         MVKH    .S2     0xa0b5ed8d,B6

           CALLP   .S2     isequal,B3
||         LDW     .D2T2   *+B10(4),B4       ; |66| 
||         MVK     .S1     0xed,A6           ; |66| 
||         MVK     .L1     0x1,A8            ; |66| 

$C$RL21:   ; CALL OCCURS {isequal} {0}       ; |66| 
           MVKL    .S2     0x3eb0c6f7,B7

           MVKL    .S1     fcn_pass,A15
||         MVKL    .S2     0xa0b5ed8d,B6

           MVKH    .S1     fcn_pass,A15
||         MVKH    .S2     0x3eb0c6f7,B7

           STW     .D1T1   A4,*+A15(4)       ; |66| 
||         LDW     .D2T2   *+B10(8),B4       ; |67| 
||         MVKH    .S2     0xa0b5ed8d,B6

           CALLP   .S2     isequal,B3
||         LDW     .D2T1   *B10,A4           ; |67| 
||         MVK     .S1     0xed,A6           ; |67| 
||         MVK     .L1     0x1,A8            ; |67| 

$C$RL22:   ; CALL OCCURS {isequal} {0}       ; |67| 
           MVKL    .S2     0x3eb0c6f7,B7
           MVKL    .S2     0xa0b5ed8d,B6
           MVKH    .S2     0x3eb0c6f7,B7

           MV      .L1X    B10,A3            ; |67| 
||         STW     .D1T1   A4,*+A15(8)       ; |67| 
||         MVKH    .S2     0xa0b5ed8d,B6

           CALLP   .S2     isequal,B3
||         LDW     .D1T1   *A3,A4            ; |68| 
||         LDW     .D2T2   *+B10(12),B4      ; |68| 
||         MVK     .S1     0xed,A6           ; |68| 
||         MVK     .L1     0x1,A8            ; |68| 

$C$RL23:   ; CALL OCCURS {isequal} {0}       ; |68| 
           LDW     .D2T1   *+SP(68),A5       ; |68| 
           MVKL    .S2     0xa0b5ed8d,B6
           MVKL    .S2     0x3eb0c6f7,B7

           MV      .L1X    B10,A3            ; |68| 
||         STW     .D1T1   A4,*+A15(12)      ; |68| 
||         MVKH    .S2     0xa0b5ed8d,B6

           LDW     .D1T1   *A3,A4            ; |69| 
||         MVKH    .S2     0x3eb0c6f7,B7

           CALLP   .S2     isequal,B3
||         LDW     .D1T2   *A5,B4            ; |69| 
||         MVK     .S1     0xed,A6           ; |69| 
||         MVK     .L1     0x1,A8            ; |69| 

$C$RL24:   ; CALL OCCURS {isequal} {0}       ; |69| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 12
           ADD     .L2X    4,A15,B11
           LDW     .D2T2   *B11,B0           ; |72| 
           STW     .D1T1   A4,*+A15(16)      ; |69| 
           ADD     .L2X    8,A15,B10
           NOP             2

   [!B0]   MVKL    .S1     all_pass,A3
|| [!B0]   B       .S2     $C$L11            ; |72| 
|| [!B0]   ZERO    .L1     A4                ; |72| 
||         MV      .L2     B0,B1             ; guard predicate rewrite

   [!B0]   CALL    .S2     print_test_results ; |216| 
|| [!B0]   MVKH    .S1     all_pass,A3
|| [ B0]   LDW     .D2T2   *B10,B0           ; |72| 

   [ B1]   ADD     .L2     4,B10,B4
           NOP             3
           ; BRANCHCC OCCURS {$C$L11}        ; |72| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 10
   [ B0]   LDW     .D2T2   *B4,B4            ; |72| 
           CMPEQ   .L1     A4,0,A3           ; |72| 
           XOR     .L1     1,A3,A3           ; |72| 
           MVK     .L1     0x1,A4            ; |72| 
   [!B0]   ZERO    .L1     A0                ; |72| 
   [ B0]   CMPEQ   .L2     B4,0,B4           ; |72| 
   [ B0]   XOR     .L2     1,B4,B4           ; |72| 
           NOP             1
   [ B0]   AND     .L1X    A3,B4,A0          ; |72| 
   [!A0]   ZERO    .L1     A4                ; |72| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 5
           CALL    .S1     print_test_results ; |216| 
           MVKL    .S1     all_pass,A3
           MVKH    .S1     all_pass,A3
           NOP             2
;** --------------------------------------------------------------------------*
$C$L11:    
;          EXCLUSIVE CPU CYCLES: 1

           STW     .D1T1   A4,*A3            ; |72| 
||         MVK     .L1     0x4,A4            ; |216| 
||         ADDKPC  .S2     $C$RL25,B3,0      ; |216| 

$C$RL25:   ; CALL OCCURS {print_test_results} {0}  ; |216| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 20
           ZERO    .L1     A4                ; |114| 

           ZERO    .L1     A3                ; |114| 
||         STW     .D2T1   A4,*+SP(72)       ; |114| 

           STW     .D2T1   A3,*+SP(76)       ; |114| 
           LDDW    .D2T1   *+SP(72),A5:A4    ; |114| 
           MVKL    .S1     cycle_counts+24,A6
           MVKH    .S1     cycle_counts+24,A6
           ZERO    .L2     B4                ; |114| 
           NOP             1

           STDW    .D1T1   A5:A4,*A6         ; |114| 
||         MVC     .S2     B4,TSCL           ; |115| 

           MVC     .S2     TSCL,B4           ; |116| 
           MVC     .S2     TSCH,B5           ; |116| 
           MVKL    .S1     t_start,A3
           MVKH    .S1     t_start,A3

           STDW    .D1T2   B5:B4,*A3         ; |116| 
||         MVC     .S2     TSCL,B6           ; |117| 

           MVC     .S2     TSCH,B8           ; |117| 

           SUBU    .L2     B6,B4,B7:B6       ; |117| 
||         MVK     .S1     0x80,A3

           MVKL    .S1     t_offset,A4
||         SUB     .L2     B8,B5,B4          ; |117| 
||         EXT     .S2     B7,24,24,B5       ; |117| 

           ADD     .L2     B4,B5,B7          ; |117| 
||         MVKH    .S1     t_offset,A4

           STDW    .D1T2   B7:B6,*A4         ; |117| 
||         MVKL    .S1     0x49742410,A4

           MVKH    .S1     0x49742410,A4
||         STW     .D2T1   A3,*+SP(60)       ; |117| 
||         ZERO    .L1     A15
||         CALL    .S2     gimme_random      ; |226| 

;*----------------------------------------------------------------------------*
;*   SOFTWARE PIPELINE INFORMATION
;*      Disqualified loop: Loop contains a call
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*----------------------------------------------------------------------------*
$C$L12:    
;          EXCLUSIVE CPU CYCLES: 5
           LDW     .D2T2   *+SP(12),B4       ; |226| 
           ADDKPC  .S2     $C$RL26,B3,3      ; |226| 
$C$RL26:   ; CALL OCCURS {gimme_random} {0}  ; |226| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 146
           MVKL    .S2     input,B4
           MVKH    .S2     input,B4
           LDW     .D2T2   *B4,B4            ; |226| 
           NOP             4
           ADD     .L1X    A15,B4,A3         ; |226| 

           STW     .D1T1   A4,*A3            ; |226| 
||         MVC     .S2     TSCL,B6           ; |122| 

           MVC     .S2     TSCH,B7           ; |122| 
           MPYSP   .M1     A4,A4,A5          ; |175| 
           ABSSP   .S1     A4,A30            ; |174| 
           MPYSP   .M1     A10,A30,A29       ; |92| 
           LDW     .D2T2   *+SP(32),B4
           FADDSP  .L1     A11,A5,A8         ; |127| 
           ZERO    .L1     A16               ; |92| 
           ZERO    .S1     A17
           SPDP    .S1     A8,A7:A6          ; |127| 
           MPYSP   .M1     A10,A8,A31        ; |127| 
           RSQRDP  .S1     A7:A6,A7:A6       ; |127| 
           LDW     .D2T1   *+SP(24),A20      ; |92| 
           DPSP    .L1     A7:A6,A3          ; |127| 
           SET     .S1     A17,0x14,0x1d,A17
           MVKL    .S1     output+12,A23
           MPYSP   .M1     A5,A5,A24         ; |187| 
           MPYSP   .M1     A3,A31,A7         ; |127| 
           LDW     .D2T1   *+SP(44),A27      ; |92| 
           MVKH    .S1     output+12,A23
           LDW     .D2T2   *+SP(28),B5       ; |92| 
           MPYSP   .M1     A3,A7,A7          ; |127| 
           LDW     .D2T1   *+SP(36),A26
           LDW     .D2T2   *+SP(40),B31
           LDW     .D2T2   *+SP(56),B30      ; |92| 
           FSUBSP  .L1     A12,A7,A7         ; |127| 
           LDW     .D2T2   *+SP(52),B29      ; |187| 
           LDW     .D2T2   *+SP(16),B28      ; |92| 
           MPYSP   .M1     A3,A7,A3          ; |127| 
           LDW     .D2T2   *+SP(20),B27      ; |95| 
           CMPGTSP .S1     A30,A10,A1        ; |200| 
           MVKL    .S1     t_start,A22
           MPYSP   .M1     A3,A3,A7          ; |127| 
           CMPLTSP .S2X    A4,B28,B0         ; |178| 
           LDW     .D1T1   *A23,A2           ; |230| 
           MVKH    .S1     t_start,A22
           MPYSP   .M1     A31,A7,A6         ; |127| 
           MPYSP   .M1     A30,A30,A7        ; |129| 
           STDW    .D1T2   B7:B6,*A22
           NOP             1
           FSUBSP  .L1     A12,A6,A6         ; |127| 
           CMPEQSP .S1     A8,A7,A0          ; |129| 
           NOP             1
           MPYSP   .M1     A3,A6,A6          ; |127| 
           ADD     .L1     A15,A2,A3         ; |230| 
           NOP             2
           MPYSP   .M1     A8,A6,A6          ; |127| 
           NOP             3
   [ A0]   MV      .L1     A30,A6            ; |130| 
           MPYSP   .M1     A10,A6,A6         ; |92| 
           NOP             3
           FADDSP  .L1     A29,A6,A18        ; |92| 
           NOP             2
           SPDP    .S1     A18,A7:A6         ; |92| 
           CMPGTSP .S2X    A18,B12,B1        ; |94| 
           RCPDP   .S1     A7:A6,A7:A6       ; |92| 
           NOP             1

           CLR     .S1     A7,0,16,A7        ; |92| 
||         ZERO    .L1     A6                ; |92| 

           MPYSPDP .M1     A18,A7:A6,A9:A8   ; |92| 
           EXTU    .S1     A7,1,21,A28       ; |92| 
           EXTU    .S1     A7,12,29,A25      ; |92| 
           NOP             4
           FSUBDP  .L1     A9:A8,A17:A16,A17:A16 ; |92| 
           ADD     .L1     A27,A28,A8        ; |92| 
           NOP             1
           DPSP    .L1     A17:A16,A6        ; |92| 
           INTDP   .L1     A8,A9:A8          ; |92| 
           NOP             2
           MPYSP   .M1     A6,A6,A19         ; |92| 
           MPYSP   .M2X    B4,A6,B8          ; |92| 
           MVKL    .S2     0xfefa39ec,B4
           MVKH    .S2     0xfefa39ec,B4
           MPYSP   .M1     A20,A19,A21       ; |92| 

           FADDSP  .L2     B5,B8,B8          ; |92| 
||         MPYSP   .M1     A19,A6,A6         ; |92| 
||         MVKL    .S2     0x3fe62e42,B5

           MVKH    .S2     0x3fe62e42,B5
           MPYSP   .M1     A19,A19,A20       ; |92| 
           FMPYDP  .M2X    B5:B4,A9:A8,B5:B4 ; |92| 

           FADDSP  .L2X    A21,B8,B8         ; |92| 
||         MPYSP   .M1     A26,A6,A8         ; |92| 

           LDDW    .D1T1   *+A14[A25],A7:A6  ; |92| 
           MPYSP   .M1     A5,A24,A9         ; |187| 
           MPYSP   .M2X    A20,B8,B9         ; |92| 
           MPYSP   .M2X    B31,A19,B8        ; |92| 
           NOP             1
           FSUBDP  .L1X    A7:A6,B5:B4,A7:A6 ; |92| 
           FADDSP  .L2X    B9,A8,B9          ; |92| 
           NOP             1
           FADDDP  .L1     A7:A6,A17:A16,A7:A6 ; |92| 
           FADDSP  .L2     B9,B8,B5          ; |92| 
           MPYSP   .M2X    B30,A5,B8         ; |187| 
           MPYSP   .M2X    B29,A24,B9        ; |187| 
           SPDP    .S2     B5,B5:B4          ; |92| 
           MPYSP   .M1     A13,A9,A5         ; |187| 
           FADDDP  .L2X    B5:B4,A7:A6,B5:B4 ; |92| 
           FADDSP  .L2     B9,B8,B8          ; |187| 
           NOP             1

           DPSP    .L2     B5:B4,B4          ; |92| 
|| [ B1]   LDW     .D2T2   *+SP(48),B4

           FADDSP  .S2X    A5,B8,B8          ; |187| 
           NOP             3

           FADDSP  .L2     B27,B4,B5         ; |196| 
|| [ B0]   LDW     .D2T2   *+SP(12),B4       ; |196| 

           MPYSP   .M2X    A4,B8,B8          ; |187| 
   [!B0]   MV      .S2X    A11,B4            ; |178| 
           NOP             2
           MPYSP   .M2     B4,B5,B4          ; |196| 
           FADDSP  .L2X    A4,B8,B26         ; |187| 
           NOP             2
   [!A1]   MV      .L2     B26,B4            ; |201| 

           STW     .D1T2   B4,*A3            ; |230| 
||         MVC     .S2     TSCL,B16          ; |128| 

           MVC     .S2     TSCH,B17          ; |128| 

           MVKL    .S2     t_offset,B13
||         MVKL    .S1     cycle_counts+24,A3
||         LDW     .D2T1   *+SP(60),A31      ; |130| 
||         ADD     .L1     4,A15,A15         ; |224| 

           MVKH    .S2     t_offset,B13
||         MVKH    .S1     cycle_counts+24,A3

           LDDW    .D2T2   *B13,B9:B8        ; |130| 
||         LDDW    .D1T1   *A3,A7:A6         ; |130| 
||         MVKL    .S2     t_stop,B25

           MVKH    .S2     t_stop,B25
           STDW    .D2T2   B17:B16,*B25      ; |128| 
           SUB     .L1     A31,1,A0          ; |224| 
           STW     .D2T1   A0,*+SP(60)       ; |130| 
           ADDU    .L2     B8,B6,B5:B4       ; |130| 

           ADD     .S2     B5,B9,B6          ; |130| 
||         SUBU    .L2     B16,B4,B5:B4      ; |130| 

           ADD     .L2     B6,B7,B6          ; |130| 
||         EXT     .S2     B5,24,24,B5       ; |130| 

           ADDU    .L1X    A6,B4,A5:A4       ; |130| 
|| [ A0]   B       .S1     $C$L12            ; |224| 
||         SUB     .L2     B17,B6,B4         ; |130| 

           ADD     .L1     A5,A7,A3          ; |130| 
||         ADD     .L2     B4,B5,B5          ; |130| 

           MV      .L2X    A4,B4             ; |130| 
|| [ A0]   MVKL    .S1     0x49742410,A4

           ADD     .L2X    A3,B5,B5          ; |130| 
||         MVKL    .S1     cycle_counts+24,A3

           MVKH    .S1     cycle_counts+24,A3

   [ A0]   CALL    .S2     gimme_random      ; |226| 
||         STDW    .D1T2   B5:B4,*A3         ; |130| 
|| [ A0]   MVKH    .S1     0x49742410,A4

           ; BRANCHCC OCCURS {$C$L12}        ; |224| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 6
           CALL    .S1     __c6xabi_fltllif  ; |135| 
           LDDW    .D1T1   *A3,A5:A4         ; |135| 
           ADDKPC  .S2     $C$RL27,B3,3      ; |135| 
$C$RL27:   ; CALL OCCURS {__c6xabi_fltllif} {0}  ; |135| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 15
           ZERO    .L1     A10
           SET     .S1     A10,0x1a,0x1d,A10
           MPYSP   .M1     A10,A4,A3         ; |135| 
           ZERO    .L1     A13
           SET     .S1     A13,0x15,0x1d,A13
           ZERO    .L1     A12               ; |135| 
           SPDP    .S1     A3,A5:A4          ; |135| 
           NOP             2

           CALLP   .S2     __c6xabi_fixdlli,B3
||         FADDDP  .L1     A13:A12,A5:A4,A5:A4 ; |135| 

$C$RL28:   ; CALL OCCURS {__c6xabi_fixdlli} {0}  ; |135| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 14
           LDDW    .D2T1   *+SP(72),A7:A6
           MVKL    .S2     cycle_counts+24,B4
           MVKH    .S2     cycle_counts+24,B4
           MVK     .S1     24,A3

           SUB     .L1X    B4,A3,A3
||         STDW    .D2T1   A5:A4,*B4         ; |135| 
||         MV      .L2X    A12,B5            ; |114| 

           MVC     .S2     B5,TSCL           ; |115| 
||         STDW    .D1T1   A7:A6,*A3         ; |114| 

           MVC     .S2     TSCL,B5           ; |116| 
           MVC     .S2     TSCH,B4           ; |116| 
           MVC     .S2     TSCL,B7           ; |117| 
           MVC     .S2     TSCH,B6           ; |117| 
           SUBU    .L2     B7,B5,B9:B8       ; |117| 

           EXT     .S2     B9,24,24,B5       ; |117| 
||         SUB     .L2     B6,B4,B4          ; |117| 

           ADD     .L2     B4,B5,B9          ; |117| 

           STDW    .D2T2   B9:B8,*B13        ; |117| 
||         MVK     .S1     0x80,A14

;*----------------------------------------------------------------------------*
;*   SOFTWARE PIPELINE INFORMATION
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains a call
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*----------------------------------------------------------------------------*
$C$L13:    
;          EXCLUSIVE CPU CYCLES: 15
           MVC     .S2     TSCL,B4           ; |122| 
           MVC     .S2     TSCH,B5           ; |122| 
           MVKL    .S1     input,A3
           MVKH    .S1     input,A3
           LDW     .D1T1   *A3,A3            ; |239| 
           MVKL    .S2     t_start,B6
           MVKH    .S2     t_start,B6
           STDW    .D2T2   B5:B4,*B6         ; |122| 
           NOP             1

           ADD     .L1     A12,A3,A3         ; |239| 
||         CALL    .S1     asinhf            ; |239| 

           LDW     .D1T1   *A3,A4            ; |239| 
           ADDKPC  .S2     $C$RL29,B3,3      ; |239| 
$C$RL29:   ; CALL OCCURS {asinhf} {0}        ; |239| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 24
           MVKL    .S2     output,B4
           MVKH    .S2     output,B4
           LDW     .D2T2   *B4,B4            ; |239| 
           NOP             4
           ADD     .L1X    A12,B4,A3         ; |239| 

           STW     .D1T1   A4,*A3            ; |239| 
||         MVC     .S2     TSCL,B16          ; |128| 

           MVC     .S2     TSCH,B4           ; |128| 

           MVKL    .S2     t_start,B5
||         MV      .L1X    B13,A11           ; |128| 
||         MVKL    .S1     cycle_counts,A3
||         SUB     .D1     A14,1,A0          ; |237| 
||         MV      .L2     B4,B17            ; |128| 

           MVKH    .S2     t_start,B5
||         LDDW    .D1T1   *A11,A5:A4        ; |130| 
||         MVKH    .S1     cycle_counts,A3
||         SUB     .L1     A14,1,A14         ; |237| 

           LDDW    .D2T2   *B5,B9:B8         ; |130| 
||         LDDW    .D1T1   *A3,A7:A6         ; |130| 
||         MVKL    .S2     cycle_counts,B4
||         MVKL    .S1     t_stop,A31
||         ADD     .L1     4,A12,A12         ; |237| 

           MVKH    .S1     t_stop,A31
           MVKH    .S2     cycle_counts,B4
           STDW    .D1T2   B17:B16,*A31      ; |128| 
   [!A0]   MV      .L1X    B4,A15
           ADDU    .L2X    A4,B8,B7:B6       ; |130| 

           ADD     .S2X    B7,A5,B5          ; |130| 
|| [ A0]   B       .S1     $C$L13            ; |237| 
||         SUBU    .L2     B16,B6,B7:B6      ; |130| 

           ADD     .D2     B5,B9,B5          ; |130| 
||         EXT     .S2     B7,24,24,B8       ; |130| 
||         ADDU    .L2X    A6,B6,B7:B6       ; |130| 

           SUB     .L2     B17,B5,B5         ; |130| 

           ADD     .L2X    B7,A7,B5          ; |130| 
||         ADD     .S2     B5,B8,B7          ; |130| 

           ADD     .L2     B5,B7,B7          ; |130| 

   [!A0]   CALL    .S1     __c6xabi_fltllif  ; |135| 
||         STDW    .D2T2   B7:B6,*B4         ; |130| 

           ; BRANCHCC OCCURS {$C$L13}        ; |237| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 5
           LDDW    .D1T1   *A15,A5:A4        ; |135| 
           ADDKPC  .S2     $C$RL30,B3,3      ; |135| 
$C$RL30:   ; CALL OCCURS {__c6xabi_fltllif} {0}  ; |135| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 12
           MPYSP   .M1     A10,A4,A3         ; |135| 
           ZERO    .L1     A12               ; |135| 
           NOP             2
           SPDP    .S1     A3,A5:A4          ; |135| 
           NOP             1

           CALLP   .S2     __c6xabi_fixdlli,B3
||         FADDDP  .L1     A13:A12,A5:A4,A5:A4 ; |135| 

$C$RL31:   ; CALL OCCURS {__c6xabi_fixdlli} {0}  ; |135| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 14
           LDDW    .D2T1   *+SP(72),A7:A6    ; |135| 
           MV      .L2X    A12,B4            ; |114| 
           STDW    .D1T1   A5:A4,*A15        ; |135| 
           NOP             2

           STDW    .D1T1   A7:A6,*+A15(16)   ; |114| 
||         MVC     .S2     B4,TSCL           ; |115| 

           MVC     .S2     TSCL,B4           ; |116| 
           MVC     .S2     TSCH,B6           ; |116| 
           MVC     .S2     TSCL,B5           ; |117| 
           MVC     .S2     TSCH,B8           ; |117| 
           SUBU    .L2     B5,B4,B5:B4       ; |117| 

           EXT     .S2     B5,24,24,B6       ; |117| 
||         SUB     .L2     B8,B6,B5          ; |117| 

           ADD     .L2     B5,B6,B5          ; |117| 
||         MV      .S2X    A11,B7            ; |117| 

           STDW    .D2T2   B5:B4,*B7         ; |117| 
||         MVK     .S1     0x80,A11

;*----------------------------------------------------------------------------*
;*   SOFTWARE PIPELINE INFORMATION
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains a call
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*----------------------------------------------------------------------------*
$C$L14:    
;          EXCLUSIVE CPU CYCLES: 15
           MVC     .S2     TSCL,B4           ; |122| 
           MVC     .S2     TSCH,B5           ; |122| 
           MVKL    .S1     input,A3
           MVKH    .S1     input,A3
           LDW     .D1T1   *A3,A3            ; |248| 
           MVKL    .S2     t_start,B6
           MVKH    .S2     t_start,B6
           STDW    .D2T2   B5:B4,*B6         ; |122| 
           NOP             1

           ADD     .L1     A12,A3,A3         ; |248| 
||         CALL    .S1     asinhsp_c         ; |248| 

           LDW     .D1T1   *A3,A4            ; |248| 
           ADDKPC  .S2     $C$RL32,B3,3      ; |248| 
$C$RL32:   ; CALL OCCURS {asinhsp_c} {0}     ; |248| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 24
           MVKL    .S2     output+8,B4
           MVKH    .S2     output+8,B4
           LDW     .D2T2   *B4,B4            ; |248| 
           NOP             4
           ADD     .L1X    A12,B4,A3         ; |248| 

           STW     .D1T1   A4,*A3            ; |248| 
||         MVC     .S2     TSCL,B16          ; |128| 

           MVC     .S2     TSCH,B4           ; |128| 

           MVKL    .S2     t_start,B5
||         MV      .L1X    B13,A10           ; |128| 
||         ADDAD   .D1     A15,2,A3
||         SUB     .S1     A11,1,A0          ; |246| 
||         MV      .L2     B4,B17            ; |128| 

           MVKH    .S2     t_start,B5
||         LDDW    .D1T1   *A10,A5:A4        ; |130| 
||         MVKL    .S1     t_stop,A31
||         SUB     .L1     A11,1,A11         ; |246| 

           MVKH    .S1     t_stop,A31
||         ADD     .L1     4,A12,A12         ; |246| 
||         LDDW    .D2T2   *B5,B9:B8         ; |130| 

           MVK     .S2     16,B12
           LDDW    .D1T1   *A3,A7:A6         ; |130| 
           STDW    .D1T2   B17:B16,*A31      ; |128| 
           ADD     .L2X    A15,B12,B12
           ADDU    .L2X    A4,B8,B7:B6       ; |130| 

   [ A0]   B       .S1     $C$L14            ; |246| 
||         SUBU    .L2     B16,B6,B5:B4      ; |130| 
||         ADD     .S2X    B7,A5,B6          ; |130| 

           ADD     .D2     B6,B9,B6          ; |130| 
||         EXT     .S2     B5,24,24,B7       ; |130| 
||         ADDU    .L2X    A6,B4,B5:B4       ; |130| 

           SUB     .L2     B17,B6,B6         ; |130| 
||         ADD     .S2X    B5,A7,B5          ; |130| 

           ADD     .L2     B6,B7,B6          ; |130| 
           ADD     .L2     B5,B6,B5          ; |130| 

   [!A0]   CALL    .S1     __c6xabi_fltllif  ; |135| 
||         STDW    .D2T2   B5:B4,*B12        ; |130| 

           ; BRANCHCC OCCURS {$C$L14}        ; |246| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 5
           LDDW    .D1T1   *+A15(16),A5:A4   ; |135| 
           ADDKPC  .S2     $C$RL33,B3,3      ; |135| 
$C$RL33:   ; CALL OCCURS {__c6xabi_fltllif} {0}  ; |135| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 14
           ZERO    .L1     A3
           SET     .S1     A3,0x1a,0x1d,A3
           MPYSP   .M1     A3,A4,A3          ; |135| 
           ZERO    .L1     A12               ; |135| 
           NOP             2
           SPDP    .S1     A3,A5:A4          ; |135| 
           NOP             1

           CALLP   .S2     __c6xabi_fixdlli,B3
||         FADDDP  .L1     A13:A12,A5:A4,A5:A4 ; |135| 

$C$RL34:   ; CALL OCCURS {__c6xabi_fixdlli} {0}  ; |135| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 14
           LDDW    .D2T1   *+SP(72),A7:A6    ; |135| 
           MV      .L2X    A12,B4            ; |114| 
           STDW    .D2T1   A5:A4,*B12        ; |135| 
           NOP             2

           STDW    .D1T1   A7:A6,*+A15(8)    ; |114| 
||         MVC     .S2     B4,TSCL           ; |115| 

           MVC     .S2     TSCL,B5           ; |116| 
           MVC     .S2     TSCH,B4           ; |116| 
           MVC     .S2     TSCL,B6           ; |117| 
           MVC     .S2     TSCH,B8           ; |117| 
           SUBU    .L2     B6,B5,B7:B6       ; |117| 

           EXT     .S2     B7,24,24,B5       ; |117| 
||         SUB     .L2     B8,B4,B4          ; |117| 

           ADD     .L2     B4,B5,B7          ; |117| 
||         MVK     .S1     0x80,A3

           STDW    .D1T2   B7:B6,*A10        ; |117| 
||         STW     .D2T1   A3,*+SP(12)       ; |117| 

;*----------------------------------------------------------------------------*
;*   SOFTWARE PIPELINE INFORMATION
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains a call
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*      Disqualified loop: Loop contains non-pipelinable instructions
;*----------------------------------------------------------------------------*
$C$L15:    
;          EXCLUSIVE CPU CYCLES: 15
           MVC     .S2     TSCL,B4           ; |122| 
           MVC     .S2     TSCH,B5           ; |122| 
           MVKL    .S1     input,A14
           MVKH    .S1     input,A14
           LDW     .D1T1   *A14,A3           ; |257| 
           MVKL    .S2     t_start,B6
           MVKH    .S2     t_start,B6
           STDW    .D2T2   B5:B4,*B6         ; |122| 
           NOP             1

           ADD     .L1     A12,A3,A3         ; |257| 
||         CALL    .S1     asinhsp           ; |257| 

           LDW     .D1T1   *A3,A4            ; |257| 
           ADDKPC  .S2     $C$RL35,B3,3      ; |257| 
$C$RL35:   ; CALL OCCURS {asinhsp} {0}       ; |257| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 24
           MVKL    .S2     output+4,B4
           MVKH    .S2     output+4,B4
           LDW     .D2T2   *B4,B4            ; |257| 
           NOP             4
           ADD     .L1X    A12,B4,A3         ; |257| 

           STW     .D1T1   A4,*A3            ; |257| 
||         MVC     .S2     TSCL,B16          ; |128| 

           MVC     .S2     TSCH,B4           ; |128| 

           MVKL    .S2     t_start,B12
||         LDW     .D2T1   *+SP(12),A31      ; |128| 
||         ADDAD   .D1     A15,1,A3
||         MV      .L2     B4,B17            ; |128| 
||         MVKL    .S1     t_stop,A11
||         ADD     .L1     4,A12,A12         ; |255| 

           MVKH    .S2     t_start,B12
||         LDDW    .D1T1   *A10,A5:A4        ; |130| 
||         MVKH    .S1     t_stop,A11

           MV      .L2X    A3,B13            ; |128| 
||         LDDW    .D2T2   *B12,B9:B8        ; |130| 

           LDDW    .D1T1   *A3,A7:A6         ; |130| 
           STDW    .D1T2   B17:B16,*A11      ; |128| 
           SUB     .L1     A31,1,A0          ; |255| 
           STW     .D2T1   A0,*+SP(12)       ; |130| 
           ADDU    .L2X    A4,B8,B7:B6       ; |130| 

           SUBU    .L2     B16,B6,B5:B4      ; |130| 
||         ADD     .S2X    B7,A5,B6          ; |130| 
|| [ A0]   B       .S1     $C$L15            ; |255| 

           ADD     .D2     B6,B9,B6          ; |130| 
||         EXT     .S2     B5,24,24,B7       ; |130| 
||         ADDU    .L2X    A6,B4,B5:B4       ; |130| 

           SUB     .L2     B17,B6,B6         ; |130| 
||         ADD     .S2X    B5,A7,B5          ; |130| 

           ADD     .L2     B6,B7,B6          ; |130| 
           ADD     .L2     B5,B6,B5          ; |130| 

   [!A0]   CALL    .S1     __c6xabi_fltllif  ; |135| 
||         STDW    .D2T2   B5:B4,*B13        ; |130| 

           ; BRANCHCC OCCURS {$C$L15}        ; |255| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 5
           LDDW    .D1T1   *+A15(8),A5:A4    ; |135| 
           ADDKPC  .S2     $C$RL36,B3,3      ; |135| 
$C$RL36:   ; CALL OCCURS {__c6xabi_fltllif} {0}  ; |135| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 110
           ZERO    .L1     A3
           SET     .S1     A3,0x1a,0x1d,A3
           MPYSP   .M1     A3,A4,A3          ; |135| 
           ZERO    .L1     A12               ; |135| 
           NOP             2
           SPDP    .S1     A3,A5:A4          ; |135| 
           NOP             1

           CALLP   .S2     __c6xabi_fixdlli,B3
||         FADDDP  .L1     A13:A12,A5:A4,A5:A4 ; |135| 

$C$RL37:   ; CALL OCCURS {__c6xabi_fixdlli} {0}  ; |135| 
           LDDW    .D2T1   *+SP(72),A7:A6    ; |135| 
           MV      .L1X    B13,A12           ; |135| 
           ZERO    .L2     B4                ; |115| 
           STDW    .D1T1   A5:A4,*A12        ; |135| 
           NOP             1

           STDW    .D1T1   A7:A6,*+A15(32)   ; |114| 
||         MVC     .S2     B4,TSCL           ; |115| 

           MVC     .S2     TSCL,B4           ; |116| 
           MVC     .S2     TSCH,B5           ; |116| 

           STDW    .D2T2   B5:B4,*B12        ; |116| 
||         MVC     .S2     TSCL,B6           ; |117| 

           MVC     .S2     TSCH,B8           ; |117| 
           SUBU    .L2     B6,B4,B7:B6       ; |117| 

           SUB     .L2     B8,B5,B4          ; |117| 
||         EXT     .S2     B7,24,24,B5       ; |117| 

           MVKL    .S1     output,A15
||         ADD     .L2     B4,B5,B7          ; |117| 

           MVKH    .S1     output,A15
||         MV      .L2X    A14,B9            ; |264| 
||         STDW    .D1T2   B7:B6,*A10        ; |117| 

           CALLP   .S2     asinhsp_v,B3
||         LDW     .D1T2   *+A15(16),B4      ; |264| 
||         LDW     .D2T1   *B9,A4            ; |264| 
||         MVK     .S1     0x80,A6           ; |264| 

$C$RL38:   ; CALL OCCURS {asinhsp_v} {0}     ; |264| 
           MVC     .S2     TSCL,B8           ; |128| 
           MVC     .S2     TSCH,B4           ; |128| 

           LDDW    .D1T1   *A10,A5:A4        ; |130| 
||         LDDW    .D2T2   *B12,B7:B6        ; |130| 
||         MVK     .S2     24,B12

           ADD     .L2X    A12,B12,B12

           MV      .L2     B4,B9             ; |128| 
||         LDDW    .D2T2   *B12,B5:B4        ; |130| 

           NOP             2
           ADDU    .L1X    A4,B6,A7:A6       ; |130| 

           ADD     .S1     A7,A5,A3          ; |130| 
||         SUBU    .L1X    B8,A6,A5:A4       ; |130| 

           ADDU    .L1X    B4,A4,A7:A6       ; |130| 

           ADD     .L2X    A3,B7,B4          ; |130| 
||         EXT     .S1     A5,24,24,A3       ; |130| 

           SUB     .L2     B9,B4,B7          ; |130| 
||         ADD     .S2X    A7,B5,B5          ; |130| 

           ADD     .L2X    B7,A3,B7          ; |130| 

           ADD     .L2     B5,B7,B5          ; |130| 
||         MV      .S2X    A6,B4             ; |130| 

           MV      .L2X    A11,B6            ; |128| 

           CALLP   .S2     __c6xabi_fltllif,B3
||         DADD    .L1X    0,B5:B4,A5:A4     ; |130| 
||         STDW    .D2T2   B9:B8,*B6         ; |128| 

$C$RL39:   ; CALL OCCURS {__c6xabi_fltllif} {0}  ; |130| 
           ZERO    .L1     A3
           SET     .S1     A3,0x1a,0x1d,A3
           MPYSP   .M1     A3,A4,A3          ; |130| 
           ZERO    .L1     A12               ; |130| 
           NOP             2
           SPDP    .S1     A3,A5:A4          ; |130| 
           NOP             1

           CALLP   .S2     __c6xabi_fixdlli,B3
||         FADDDP  .L1     A13:A12,A5:A4,A5:A4 ; |130| 

$C$RL40:   ; CALL OCCURS {__c6xabi_fixdlli} {0}  ; |130| 
           MVKL    .S2     0x3eb0c6f7,B7
           MVKL    .S2     0xa0b5ed8d,B6
           MVKH    .S2     0x3eb0c6f7,B7

           STDW    .D2T1   A5:A4,*B12        ; |130| 
||         LDW     .D1T2   *+A15(4),B4       ; |66| 
||         MVKH    .S2     0xa0b5ed8d,B6

           CALLP   .S2     isequal,B3
||         LDW     .D1T1   *A15,A4           ; |66| 
||         MVK     .L1     0x1,A8            ; |66| 
||         MVK     .S1     0x80,A6           ; |66| 

$C$RL41:   ; CALL OCCURS {isequal} {0}       ; |66| 
           MVKL    .S2     0xa0b5ed8d,B6

           MVKL    .S1     fcn_pass,A3
||         MVKL    .S2     0x3eb0c6f7,B7

           LDW     .D1T2   *+A15(8),B4       ; |67| 
||         MVKH    .S1     fcn_pass,A3
||         MVKH    .S2     0xa0b5ed8d,B6

           MV      .L1     A4,A5             ; |66| 
||         LDW     .D1T1   *A15,A4           ; |67| 
||         MV      .S1     A3,A10            ; |66| 
||         MVKH    .S2     0x3eb0c6f7,B7

           CALLP   .S2     isequal,B3
||         STW     .D1T1   A5,*+A10(4)       ; |66| 
||         MVK     .S1     0x80,A6           ; |67| 
||         MVK     .L1     0x1,A8            ; |67| 

$C$RL42:   ; CALL OCCURS {isequal} {0}       ; |67| 
           MVKL    .S2     0x3eb0c6f7,B7
           MVKL    .S2     0xa0b5ed8d,B6

           STW     .D1T1   A4,*+A10(8)       ; |67| 
||         MVKH    .S2     0x3eb0c6f7,B7

           LDW     .D1T2   *+A15(12),B4      ; |68| 
||         MVKH    .S2     0xa0b5ed8d,B6

           CALLP   .S2     isequal,B3
||         LDW     .D1T1   *A15,A4           ; |68| 
||         MVK     .S1     0x80,A6           ; |68| 
||         MVK     .L1     0x1,A8            ; |68| 

$C$RL43:   ; CALL OCCURS {isequal} {0}       ; |68| 
           LDW     .D2T2   *+SP(64),B4       ; |68| 
           MVKL    .S2     0x3eb0c6f7,B7
           MVKL    .S2     0xa0b5ed8d,B6
           MVKH    .S2     0x3eb0c6f7,B7

           STW     .D1T1   A4,*+A10(12)      ; |68| 
||         MVKH    .S2     0xa0b5ed8d,B6

           CALLP   .S2     isequal,B3
||         LDW     .D2T2   *B4,B4            ; |69| 
||         LDW     .D1T1   *A15,A4           ; |69| 
||         MVK     .S1     0x80,A6           ; |69| 
||         MVK     .L1     0x1,A8            ; |69| 

$C$RL44:   ; CALL OCCURS {isequal} {0}       ; |69| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 11
           LDW     .D2T2   *B11,B0           ; |72| 
           STW     .D1T1   A4,*+A10(16)      ; |69| 
           NOP             3

   [!B0]   BNOP    .S1     $C$L16,4          ; |72| 
||         MV      .L2     B0,B1             ; guard predicate rewrite
|| [ B0]   LDW     .D2T2   *B10,B0           ; |72| 

   [ B1]   ADD     .L2     4,B10,B4
           ; BRANCHCC OCCURS {$C$L16}        ; |72| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 15
   [ B0]   LDW     .D2T2   *B4,B4            ; |72| 
   [!B0]   MV      .L1     A12,A0            ; |72| 
           CMPEQ   .L1     A4,0,A3           ; |72| 
           XOR     .L1     1,A3,A3           ; |72| 
           NOP             1
   [ B0]   CMPEQ   .L2     B4,0,B4           ; |72| 
   [ B0]   XOR     .L2     1,B4,B4           ; |72| 
           NOP             1
   [ B0]   AND     .L1X    A3,B4,A0          ; |72| 
   [ A0]   B       .S1     $C$L17            ; |72| 
   [ A0]   CALL    .S1     print_test_results ; |270| 
           MVK     .L1     0x1,A3            ; |72| 
   [ A0]   MVKL    .S1     all_pass,A4
   [ A0]   MVKH    .S1     all_pass,A4
           NOP             1
           ; BRANCHCC OCCURS {$C$L17}        ; |72| 
;** --------------------------------------------------------------------------*
$C$L16:    
;          EXCLUSIVE CPU CYCLES: 5
           CALL    .S1     print_test_results ; |270| 
           MVKL    .S1     all_pass,A4
           MVKH    .S1     all_pass,A4
           MV      .L1     A12,A3
           NOP             1
;** --------------------------------------------------------------------------*
$C$L17:    
;          EXCLUSIVE CPU CYCLES: 1

           STW     .D1T1   A3,*A4            ; |72| 
||         MVK     .L1     0x2,A4            ; |270| 
||         ADDKPC  .S2     $C$RL45,B3,0      ; |270| 

$C$RL45:   ; CALL OCCURS {print_test_results} {0}  ; |270| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 30
           MVKL    .S2     $C$SL2+0,B4
           MVKH    .S2     $C$SL2+0,B4

           CALLP   .S2     printf,B3
||         STW     .D2T2   B4,*+SP(4)        ; |271| 

$C$RL46:   ; CALL OCCURS {printf} {0}        ; |271| 
           MVKL    .S2     $C$SL3+0,B4
           MVKH    .S2     $C$SL3+0,B4

           CALLP   .S2     printf,B3
||         STW     .D2T2   B4,*+SP(4)        ; |271| 

$C$RL47:   ; CALL OCCURS {printf} {0}        ; |271| 
           MVKL    .S1     $C$SL1+0,A10
           MVKH    .S1     $C$SL1+0,A10

           CALLP   .S2     print_profile_results,B3
||         MV      .L1     A10,A4            ; |278| 

$C$RL48:   ; CALL OCCURS {print_profile_results} {0}  ; |278| 

           CALLP   .S2     print_memory_results,B3
||         MV      .L1     A10,A4            ; |281| 

$C$RL49:   ; CALL OCCURS {print_memory_results} {0}  ; |281| 
;** --------------------------------------------------------------------------*
;          EXCLUSIVE CPU CYCLES: 11
           LDW     .D2T2   *++SP(104),B3     ; |282| 
           LDDW    .D2T1   *++SP,A13:A12     ; |282| 
           LDDW    .D2T1   *++SP,A15:A14     ; |282| 
           LDDW    .D2T2   *++SP,B11:B10     ; |282| 
           LDDW    .D2T2   *++SP,B13:B12     ; |282| 

           LDW     .D2T1   *++SP(8),A10      ; |282| 
||         RET     .S2     B3                ; |282| 

           LDW     .D2T1   *++SP(8),A11      ; |282| 
           NOP             4
           ; BRANCH OCCURS {B3}              ; |282| 
;******************************************************************************
;* STRINGS                                                                    *
;******************************************************************************
	.sect	".const:.string"
$C$SL1:	.string	"asinhSP",0
$C$SL2:	.string	"----------------------------------------",0
$C$SL3:	.string	"----------------------------------------",10,0
;*****************************************************************************
;* UNDEFINED EXTERNAL REFERENCES                                             *
;*****************************************************************************
	.global	printf
	.global	asinhf
	.global	driver_init
	.global	print_profile_results
	.global	print_memory_results
	.global	print_test_results
	.global	gimme_random
	.global	isequal
	.global	asinhsp_c
	.global	asinhsp
	.global	asinhsp_v
	.global	t_start
	.global	t_stop
	.global	t_offset
	.global	cycle_counts
	.global	fcn_pass
	.global	all_pass
	.global	a_ext
	.global	a_sc
	.global	output
	.global	input
	.global	logtable
	.global	__c6xabi_fltllif
	.global	__c6xabi_fixdlli

;******************************************************************************
;* BUILD ATTRIBUTES                                                           *
;******************************************************************************
	.battr "TI", Tag_File, 1, Tag_Long_Precision_Bits(2)
	.battr "TI", Tag_File, 1, Tag_Bitfield_layout(2)
	.battr "TI", Tag_File, 1, Tag_ABI_enum_size(3)
	.battr "c6xabi", Tag_File, 1, Tag_ABI_wchar_t(1)
	.battr "c6xabi", Tag_File, 1, Tag_ABI_array_object_alignment(0)
	.battr "c6xabi", Tag_File, 1, Tag_ABI_array_object_align_expected(0)
	.battr "c6xabi", Tag_File, 1, Tag_ABI_PIC(0)
	.battr "c6xabi", Tag_File, 1, Tag_ABI_PID(0)
	.battr "c6xabi", Tag_File, 1, Tag_ABI_DSBT(0)
	.battr "c6xabi", Tag_File, 1, Tag_ABI_stack_align_needed(0)
	.battr "c6xabi", Tag_File, 1, Tag_ABI_stack_align_preserved(0)
	.battr "TI", Tag_File, 1, Tag_Tramps_Use_SOC(1)
