
****************************************
Report : qor
Design : cpu
Version: J-2014.06-SP2
Date   : Tue Mar 17 04:20:00 2015
****************************************


  Timing Path Group 'async_default' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                  898.43
  Critical Path Slack:                  1155.92
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'clock_gating_default' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            6
  Critical Path Length:                  930.76
  Critical Path Slack:                  1087.21
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'COMB' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           17
  Critical Path Length:                  959.07
  Critical Path Slack:                   374.26
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'INPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                  898.43
  Critical Path Slack:                  -213.77
  Total Negative Slack:                -3298.53
  No. of Violating Paths:                    16
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           24
  Critical Path Length:                  607.19
  Critical Path Slack:                   726.14
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'REG2REG' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           25
  Critical Path Length:                  700.98
  Critical Path Slack:                  1301.95
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------


  Timing Path Group 'async_default' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            0
  Critical Path Length:                  669.66
  Critical Path Slack:                   575.15
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'clock_gating_default' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                  127.37
  Critical Path Slack:                    95.84
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'COMB' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                  712.33
  Critical Path Slack:                  1378.99
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'INPUTS' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            0
  Critical Path Length:                  669.89
  Critical Path Slack:                   588.33
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   94.05
  Critical Path Slack:                   760.72
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'REG2REG' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                  111.22
  Critical Path Slack:                    34.94
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------


  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                    0
  Hierarchical Port Count:                    0
  Leaf Cell Count:                         1562
  ---------------------------------------------


  Area
  ---------------------------------------------
  Design Area:                       598.652100
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:             6302
  min_capacitance Count:                     21
  min_capacitance Cost:                   -3.14
  Total DRC Cost:                         -3.14
  ---------------------------------------------

