Analysis & Synthesis report for MasterVerilog
Wed Oct 29 23:18:45 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for ROM:InstructionROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated
 14. Parameter Settings for User Entity Instance: PushButton_Debouncer:debounceit0
 15. Parameter Settings for User Entity Instance: PushButton_Debouncer:debounceit1
 16. Parameter Settings for User Entity Instance: PushButton_Debouncer:debounceit2
 17. Parameter Settings for User Entity Instance: PushButton_Debouncer:debounceit3
 18. Parameter Settings for User Entity Instance: ROM:InstructionROM|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: Processor:aProcessor|reg_32b:IR
 20. Parameter Settings for User Entity Instance: Processor:aProcessor|Muxn:MuxC
 21. Parameter Settings for User Entity Instance: Processor:aProcessor|reg_32b:RA
 22. Parameter Settings for User Entity Instance: Processor:aProcessor|reg_32b:RB
 23. Parameter Settings for User Entity Instance: Processor:aProcessor|Muxn:MuxB
 24. Parameter Settings for User Entity Instance: Processor:aProcessor|reg_32b:RZ
 25. Parameter Settings for User Entity Instance: Processor:aProcessor|reg_32b:CCR
 26. Parameter Settings for User Entity Instance: Processor:aProcessor|reg_32b:RM
 27. Parameter Settings for User Entity Instance: Processor:aProcessor|Muxn:MuxMA
 28. Parameter Settings for User Entity Instance: Processor:aProcessor|Muxn:MuxY
 29. Parameter Settings for User Entity Instance: Processor:aProcessor|reg_32b:RY
 30. Parameter Settings for User Entity Instance: Processor:aProcessor|reg_32b:RAND
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX7"
 33. Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX6"
 34. Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX5"
 35. Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX4"
 36. Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX3"
 37. Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX2"
 38. Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX1"
 39. Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX0"
 40. Port Connectivity Checks: "Processor:aProcessor|DisplayMux:displayAll"
 41. Port Connectivity Checks: "Processor:aProcessor|reg_32b:RAND"
 42. Port Connectivity Checks: "Processor:aProcessor|Muxn:MuxY"
 43. Port Connectivity Checks: "Processor:aProcessor|Muxn:MuxMA"
 44. Port Connectivity Checks: "Processor:aProcessor|reg_32b:CCR"
 45. Port Connectivity Checks: "Processor:aProcessor|Muxn:MuxB"
 46. Port Connectivity Checks: "Processor:aProcessor|Muxn:MuxC"
 47. Port Connectivity Checks: "Processor:aProcessor"
 48. Port Connectivity Checks: "ROM:InstructionROM"
 49. Elapsed Time Per Partition
 50. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 29 23:18:45 2014           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; MasterVerilog                                   ;
; Top-level Entity Name              ; MasterVerilog                                   ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 209                                             ;
;     Total combinational functions  ; 205                                             ;
;     Dedicated logic registers      ; 58                                              ;
; Total registers                    ; 58                                              ;
; Total pins                         ; 107                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 64                                              ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; MasterVerilog      ; MasterVerilog      ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                       ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                               ; Library ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------+---------+
; PushButton_Debouncer.v           ; yes             ; User Verilog HDL File            ; C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/PushButton_Debouncer.v        ;         ;
; reg_32b.v                        ; yes             ; User Verilog HDL File            ; C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/reg_32b.v                     ;         ;
; ROM.v                            ; yes             ; User Verilog HDL File            ; C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/ROM.v                         ;         ;
; MasterVerilog.v                  ; yes             ; User Verilog HDL File            ; C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v               ;         ;
; SevenSegmentDisplayDecoder.v     ; yes             ; User Verilog HDL File            ; C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/SevenSegmentDisplayDecoder.v  ;         ;
; RegisterFile.v                   ; yes             ; User Verilog HDL File            ; C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/RegisterFile.v                ;         ;
; InstructionAddressGenerator.v    ; yes             ; User Verilog HDL File            ; C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/InstructionAddressGenerator.v ;         ;
; Processor.v                      ; yes             ; User Verilog HDL File            ; C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v                   ;         ;
; DisplayMux.v                     ; yes             ; User Verilog HDL File            ; C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/DisplayMux.v                  ;         ;
; MemoryInitializationFile.mif     ; yes             ; User Memory Initialization File  ; C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MemoryInitializationFile.mif  ;         ;
; MUX_NTO1.v                       ; yes             ; User Verilog HDL File            ; C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MUX_NTO1.v                    ;         ;
; ArithmeticLogicalUnit.v          ; yes             ; User Verilog HDL File            ; C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/ArithmeticLogicalUnit.v       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                           ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                    ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                              ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                           ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                           ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                            ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                               ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                               ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                             ;         ;
; db/altsyncram_cp91.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/db/altsyncram_cp91.tdf        ;         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 209    ;
;                                             ;        ;
; Total combinational functions               ; 205    ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 148    ;
;     -- 3 input functions                    ; 2      ;
;     -- <=2 input functions                  ; 55     ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 160    ;
;     -- arithmetic mode                      ; 45     ;
;                                             ;        ;
; Total registers                             ; 58     ;
;     -- Dedicated logic registers            ; 58     ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 107    ;
; Total memory bits                           ; 64     ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Maximum fan-out node                        ; clk_27 ;
; Maximum fan-out                             ; 89     ;
; Total fan-out                               ; 985    ;
; Average fan-out                             ; 2.45   ;
+---------------------------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                     ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                              ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
; |MasterVerilog                            ; 205 (1)           ; 58 (0)       ; 64          ; 0            ; 0       ; 0         ; 107  ; 0            ; |MasterVerilog                                                                                   ; work         ;
;    |Processor:aProcessor|                 ; 20 (0)            ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MasterVerilog|Processor:aProcessor                                                              ; work         ;
;       |DisplayMux:displayAll|             ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MasterVerilog|Processor:aProcessor|DisplayMux:displayAll                                        ; work         ;
;       |reg_32b:RAND|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MasterVerilog|Processor:aProcessor|reg_32b:RAND                                                 ; work         ;
;    |PushButton_Debouncer:debounceit0|     ; 24 (24)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MasterVerilog|PushButton_Debouncer:debounceit0                                                  ; work         ;
;    |PushButton_Debouncer:debounceit1|     ; 24 (24)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MasterVerilog|PushButton_Debouncer:debounceit1                                                  ; work         ;
;    |PushButton_Debouncer:debounceit2|     ; 24 (24)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MasterVerilog|PushButton_Debouncer:debounceit2                                                  ; work         ;
;    |ROM:InstructionROM|                   ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MasterVerilog|ROM:InstructionROM                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MasterVerilog|ROM:InstructionROM|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_cp91:auto_generated| ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MasterVerilog|ROM:InstructionROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated ; work         ;
;    |SevenSegmentDisplayDecoder:uHEX0|     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MasterVerilog|SevenSegmentDisplayDecoder:uHEX0                                                  ; work         ;
;    |SevenSegmentDisplayDecoder:uHEX1|     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MasterVerilog|SevenSegmentDisplayDecoder:uHEX1                                                  ; work         ;
;    |SevenSegmentDisplayDecoder:uHEX2|     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MasterVerilog|SevenSegmentDisplayDecoder:uHEX2                                                  ; work         ;
;    |SevenSegmentDisplayDecoder:uHEX3|     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MasterVerilog|SevenSegmentDisplayDecoder:uHEX3                                                  ; work         ;
;    |SevenSegmentDisplayDecoder:uHEX4|     ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MasterVerilog|SevenSegmentDisplayDecoder:uHEX4                                                  ; work         ;
;    |SevenSegmentDisplayDecoder:uHEX5|     ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MasterVerilog|SevenSegmentDisplayDecoder:uHEX5                                                  ; work         ;
;    |SevenSegmentDisplayDecoder:uHEX6|     ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MasterVerilog|SevenSegmentDisplayDecoder:uHEX6                                                  ; work         ;
;    |SevenSegmentDisplayDecoder:uHEX7|     ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MasterVerilog|SevenSegmentDisplayDecoder:uHEX7                                                  ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------------------+
; Name                                                                                         ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                          ;
+----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------------------+
; ROM:InstructionROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 64           ; 32           ; --           ; --           ; 2048 ; MemoryInitializationFile.mif ;
+----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                       ;
+----------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                              ; Reason for Removal                          ;
+----------------------------------------------------------------------------+---------------------------------------------+
; Processor:aProcessor|reg_32b:RY|Q[0..31]                                   ; Stuck at GND due to stuck port clock_enable ;
; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC_temp[0..31] ; Lost fanout                                 ;
; Processor:aProcessor|reg_32b:RM|Q[0..31]                                   ; Stuck at GND due to stuck port clock_enable ;
; Processor:aProcessor|reg_32b:CCR|Q[0,1]                                    ; Stuck at GND due to stuck port clock_enable ;
; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|NEGATIVE_FLAG              ; Lost fanout                                 ;
; Processor:aProcessor|reg_32b:CCR|Q[2,3]                                    ; Stuck at GND due to stuck port clock_enable ;
; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|ZERO_FLAG                  ; Lost fanout                                 ;
; Processor:aProcessor|reg_32b:CCR|Q[4..31]                                  ; Stuck at GND due to stuck port clock_enable ;
; Processor:aProcessor|reg_32b:RZ|Q[0..31]                                   ; Stuck at GND due to stuck port clock_enable ;
; Processor:aProcessor|reg_32b:RB|Q[0..31]                                   ; Stuck at GND due to stuck port clock_enable ;
; Processor:aProcessor|reg_32b:RA|Q[0..31]                                   ; Stuck at GND due to stuck port clock_enable ;
; Processor:aProcessor|reg_32b:IR|Q[0..31]                                   ; Stuck at GND due to stuck port clock_enable ;
; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|OVERFLOW_FLAG              ; Lost fanout                                 ;
; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[0..31]                  ; Lost fanout                                 ;
; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[0..31]      ; Stuck at GND due to stuck port data_in      ;
; PushButton_Debouncer:debounceit3|PB_sync_0                                 ; Lost fanout                                 ;
; PushButton_Debouncer:debounceit3|PB_sync_1                                 ; Lost fanout                                 ;
; PushButton_Debouncer:debounceit3|PB_state                                  ; Lost fanout                                 ;
; PushButton_Debouncer:debounceit3|PB_cnt[0..15]                             ; Lost fanout                                 ;
; Total Number of Removed Registers = 342                                    ;                                             ;
+----------------------------------------------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                          ;
+---------------------------------------+--------------------------------+-----------------------------------------------------------------------------+
; Register name                         ; Reason for Removal             ; Registers Removed due to This Register                                      ;
+---------------------------------------+--------------------------------+-----------------------------------------------------------------------------+
; Processor:aProcessor|reg_32b:RY|Q[0]  ; Stuck at GND                   ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC_temp[31],    ;
;                                       ; due to stuck port clock_enable ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC_temp[30],    ;
;                                       ;                                ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC_temp[29],    ;
;                                       ;                                ; Processor:aProcessor|reg_32b:RA|Q[0], Processor:aProcessor|reg_32b:RA|Q[1], ;
;                                       ;                                ; Processor:aProcessor|reg_32b:RA|Q[2], Processor:aProcessor|reg_32b:RA|Q[3], ;
;                                       ;                                ; Processor:aProcessor|reg_32b:RA|Q[4], Processor:aProcessor|reg_32b:RA|Q[5], ;
;                                       ;                                ; Processor:aProcessor|reg_32b:RA|Q[6], Processor:aProcessor|reg_32b:RA|Q[7], ;
;                                       ;                                ; Processor:aProcessor|reg_32b:RA|Q[8],                                       ;
;                                       ;                                ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[0],          ;
;                                       ;                                ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[1],          ;
;                                       ;                                ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[2],          ;
;                                       ;                                ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[3],          ;
;                                       ;                                ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[4],          ;
;                                       ;                                ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[5],          ;
;                                       ;                                ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[6],          ;
;                                       ;                                ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[7],          ;
;                                       ;                                ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[8],          ;
;                                       ;                                ; PushButton_Debouncer:debounceit3|PB_state                                   ;
; Processor:aProcessor|reg_32b:CCR|Q[3] ; Stuck at GND                   ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|ZERO_FLAG,                  ;
;                                       ; due to stuck port clock_enable ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[23],                     ;
;                                       ;                                ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[24],                     ;
;                                       ;                                ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[25],                     ;
;                                       ;                                ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[26],                     ;
;                                       ;                                ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[27],                     ;
;                                       ;                                ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[28],                     ;
;                                       ;                                ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[29],                     ;
;                                       ;                                ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[30]                      ;
; Processor:aProcessor|reg_32b:CCR|Q[1] ; Stuck at GND                   ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|NEGATIVE_FLAG,              ;
;                                       ; due to stuck port clock_enable ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[31]                      ;
; Processor:aProcessor|reg_32b:CCR|Q[2] ; Stuck at GND                   ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|OVERFLOW_FLAG               ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RZ|Q[0]  ; Stuck at GND                   ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[0]                       ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RZ|Q[1]  ; Stuck at GND                   ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[1]                       ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RZ|Q[2]  ; Stuck at GND                   ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[2]                       ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RZ|Q[3]  ; Stuck at GND                   ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[3]                       ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RZ|Q[4]  ; Stuck at GND                   ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[4]                       ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RZ|Q[5]  ; Stuck at GND                   ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[5]                       ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RZ|Q[6]  ; Stuck at GND                   ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[6]                       ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RZ|Q[7]  ; Stuck at GND                   ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[7]                       ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RZ|Q[8]  ; Stuck at GND                   ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[8]                       ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RZ|Q[9]  ; Stuck at GND                   ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[9]                       ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RZ|Q[10] ; Stuck at GND                   ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[10]                      ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RZ|Q[11] ; Stuck at GND                   ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[11]                      ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RZ|Q[12] ; Stuck at GND                   ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[12]                      ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RZ|Q[13] ; Stuck at GND                   ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[13]                      ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RZ|Q[14] ; Stuck at GND                   ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[14]                      ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RZ|Q[15] ; Stuck at GND                   ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[15]                      ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RZ|Q[16] ; Stuck at GND                   ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[16]                      ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RZ|Q[17] ; Stuck at GND                   ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[17]                      ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RZ|Q[18] ; Stuck at GND                   ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[18]                      ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RZ|Q[19] ; Stuck at GND                   ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[19]                      ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RZ|Q[20] ; Stuck at GND                   ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[20]                      ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RZ|Q[21] ; Stuck at GND                   ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[21]                      ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RZ|Q[22] ; Stuck at GND                   ; Processor:aProcessor|ArithmeticLogicalUnit:ALU1|RZ[22]                      ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RA|Q[9]  ; Stuck at GND                   ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[9]           ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RA|Q[10] ; Stuck at GND                   ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[10]          ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RA|Q[11] ; Stuck at GND                   ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[11]          ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RA|Q[12] ; Stuck at GND                   ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[12]          ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RA|Q[13] ; Stuck at GND                   ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[13]          ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RA|Q[14] ; Stuck at GND                   ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[14]          ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RA|Q[15] ; Stuck at GND                   ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[15]          ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RA|Q[16] ; Stuck at GND                   ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[16]          ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RA|Q[17] ; Stuck at GND                   ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[17]          ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RA|Q[18] ; Stuck at GND                   ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[18]          ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RA|Q[19] ; Stuck at GND                   ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[19]          ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RA|Q[20] ; Stuck at GND                   ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[20]          ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RA|Q[21] ; Stuck at GND                   ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[21]          ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RA|Q[22] ; Stuck at GND                   ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[22]          ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RA|Q[23] ; Stuck at GND                   ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[23]          ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RA|Q[24] ; Stuck at GND                   ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[24]          ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RA|Q[25] ; Stuck at GND                   ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[25]          ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RA|Q[26] ; Stuck at GND                   ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[26]          ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RA|Q[27] ; Stuck at GND                   ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[27]          ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RA|Q[28] ; Stuck at GND                   ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[28]          ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RA|Q[29] ; Stuck at GND                   ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[29]          ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RA|Q[30] ; Stuck at GND                   ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[30]          ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
; Processor:aProcessor|reg_32b:RA|Q[31] ; Stuck at GND                   ; Processor:aProcessor|InstructionAddressGenerator:InstAddGen|PC[31]          ;
;                                       ; due to stuck port clock_enable ;                                                                             ;
+---------------------------------------+--------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 58    ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |MasterVerilog|Processor:aProcessor|DisplayMux:displayAll|HexDisplay32Bits[23] ;
; 33:1               ; 12 bits   ; 264 LEs       ; 60 LEs               ; 204 LEs                ; No         ; |MasterVerilog|Processor:aProcessor|DisplayMux:displayAll|HexDisplay32Bits[2]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for ROM:InstructionROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PushButton_Debouncer:debounceit0 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 15    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PushButton_Debouncer:debounceit1 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 15    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PushButton_Debouncer:debounceit2 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 15    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PushButton_Debouncer:debounceit3 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 15    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:InstructionROM|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------+-----------------------------+
; Parameter Name                     ; Value                        ; Type                        ;
+------------------------------------+------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                     ;
; OPERATION_MODE                     ; ROM                          ; Untyped                     ;
; WIDTH_A                            ; 32                           ; Signed Integer              ;
; WIDTHAD_A                          ; 6                            ; Signed Integer              ;
; NUMWORDS_A                         ; 64                           ; Signed Integer              ;
; OUTDATA_REG_A                      ; CLOCK0                       ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                     ;
; WIDTH_B                            ; 1                            ; Untyped                     ;
; WIDTHAD_B                          ; 1                            ; Untyped                     ;
; NUMWORDS_B                         ; 1                            ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                            ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                     ;
; BYTE_SIZE                          ; 8                            ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                     ;
; INIT_FILE                          ; MemoryInitializationFile.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone II                   ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_cp91              ; Untyped                     ;
+------------------------------------+------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:aProcessor|reg_32b:IR ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:aProcessor|Muxn:MuxC ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WidthOfInputs  ; 32    ; Signed Integer                                     ;
; NumberOfInputs ; 2     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:aProcessor|reg_32b:RA ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:aProcessor|reg_32b:RB ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:aProcessor|Muxn:MuxB ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WidthOfInputs  ; 32    ; Signed Integer                                     ;
; NumberOfInputs ; 2     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:aProcessor|reg_32b:RZ ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:aProcessor|reg_32b:CCR ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:aProcessor|reg_32b:RM ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:aProcessor|Muxn:MuxMA ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WidthOfInputs  ; 32    ; Signed Integer                                      ;
; NumberOfInputs ; 2     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:aProcessor|Muxn:MuxY ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WidthOfInputs  ; 32    ; Signed Integer                                     ;
; NumberOfInputs ; 3     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:aProcessor|reg_32b:RY ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:aProcessor|reg_32b:RAND ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 1                                                  ;
; Entity Instance                           ; ROM:InstructionROM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 32                                                 ;
;     -- NUMWORDS_A                         ; 64                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                             ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX7"                                                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ssOut ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX6"                                                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ssOut ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX5"                                                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ssOut ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX4"                                                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ssOut ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX3"                                                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ssOut ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX2"                                                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ssOut ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX1"                                                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ssOut ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX0"                                                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ssOut ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:aProcessor|DisplayMux:displayAll"                                                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PC_Temp ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "PC_Temp[31..1]" will be connected to GND. ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:aProcessor|reg_32b:RAND"                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; R[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; Enable   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Q[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:aProcessor|Muxn:MuxY"                                                                                                                 ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                        ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Select ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "Select[2..2]" will be connected to GND. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:aProcessor|Muxn:MuxMA"                                                                                                                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                        ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Select             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "Select[1..1]" will be connected to GND.                 ;
; Out                ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "Out[31..1]" have no fanouts                                       ;
; Out                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
; ConcatanatedInputs ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (64 bits) it drives.  Extra input bit(s) "ConcatanatedInputs[63..32]" will be connected to GND. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:aProcessor|reg_32b:CCR"                                                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; R    ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "R[31..7]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:aProcessor|Muxn:MuxB"                                                                                                                 ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                        ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Select ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "Select[1..1]" will be connected to GND. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:aProcessor|Muxn:MuxC"                                                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Select             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "Select[1..1]" will be connected to GND.                                     ;
; Out                ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "Out[31..5]" have no fanouts                                                           ;
; ConcatanatedInputs ; Input  ; Warning  ; Input port expression (69 bits) is wider than the input port (64 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:aProcessor"                                                                                                                                                                           ;
+--------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ProcessorReset     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ProcessorReset[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM:InstructionROM"                                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (6 bits) it drives.  The 26 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Oct 29 23:18:42 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file pushbutton_debouncer.v
    Info (12023): Found entity 1: PushButton_Debouncer
Info (12021): Found 1 design units, including 1 entities, in source file reg_32b.v
    Info (12023): Found entity 1: reg_32b
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: ROM
Info (12021): Found 1 design units, including 1 entities, in source file masterverilog.v
    Info (12023): Found entity 1: MasterVerilog
Info (12021): Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.v
    Info (12023): Found entity 1: SevenSegmentDisplayDecoder
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: RegisterFile
Info (12021): Found 1 design units, including 1 entities, in source file instructionaddressgenerator.v
    Info (12023): Found entity 1: InstructionAddressGenerator
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: Processor
Info (12021): Found 1 design units, including 1 entities, in source file displaymux.v
    Info (12023): Found entity 1: DisplayMux
Info (12021): Found 1 design units, including 1 entities, in source file clockcounter.v
    Info (12023): Found entity 1: ClockCounter
Info (12021): Found 1 design units, including 1 entities, in source file mux_nto1.v
    Info (12023): Found entity 1: Muxn
Info (12021): Found 1 design units, including 1 entities, in source file randomaccessmemory.v
    Info (12023): Found entity 1: RandomAccessMemory
Info (12021): Found 1 design units, including 1 entities, in source file arithmeticlogicalunit.v
    Info (12023): Found entity 1: ArithmeticLogicalUnit
Warning (10236): Verilog HDL Implicit Net warning at Processor.v(158): created implicit net for "MuxMA_Out"
Warning (10236): Verilog HDL Implicit Net warning at Processor.v(198): created implicit net for "PC_Temp"
Warning (10236): Verilog HDL Implicit Net warning at RandomAccessMemory.v(30): created implicit net for "enable"
Info (12127): Elaborating entity "MasterVerilog" for the top level hierarchy
Info (12128): Elaborating entity "PushButton_Debouncer" for hierarchy "PushButton_Debouncer:debounceit0"
Warning (10230): Verilog HDL assignment warning at PushButton_Debouncer.v(51): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:InstructionROM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM:InstructionROM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ROM:InstructionROM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ROM:InstructionROM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "init_file" = "MemoryInitializationFile.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cp91.tdf
    Info (12023): Found entity 1: altsyncram_cp91
Info (12128): Elaborating entity "altsyncram_cp91" for hierarchy "ROM:InstructionROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated"
Info (12128): Elaborating entity "Processor" for hierarchy "Processor:aProcessor"
Warning (10034): Output port "ROM_Read" at Processor.v(14) has no driver
Warning (10034): Output port "TestLight" at Processor.v(16) has no driver
Info (12128): Elaborating entity "reg_32b" for hierarchy "Processor:aProcessor|reg_32b:IR"
Info (12128): Elaborating entity "InstructionAddressGenerator" for hierarchy "Processor:aProcessor|InstructionAddressGenerator:InstAddGen"
Info (12128): Elaborating entity "Muxn" for hierarchy "Processor:aProcessor|Muxn:MuxC"
Warning (10230): Verilog HDL assignment warning at MUX_NTO1.v(15): truncated value with size 64 to match size of target (32)
Info (12128): Elaborating entity "RegisterFile" for hierarchy "Processor:aProcessor|RegisterFile:RegFile"
Info (12128): Elaborating entity "ArithmeticLogicalUnit" for hierarchy "Processor:aProcessor|ArithmeticLogicalUnit:ALU1"
Warning (10030): Net "NOP_FLAG" at ArithmeticLogicalUnit.v(22) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "INR_FLAG" at ArithmeticLogicalUnit.v(22) has no driver
Warning (10034): Output port "CARRY_FLAG" at ArithmeticLogicalUnit.v(24) has no driver
Info (12128): Elaborating entity "Muxn" for hierarchy "Processor:aProcessor|Muxn:MuxY"
Warning (10230): Verilog HDL assignment warning at MUX_NTO1.v(15): truncated value with size 96 to match size of target (32)
Info (12128): Elaborating entity "DisplayMux" for hierarchy "Processor:aProcessor|DisplayMux:displayAll"
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(119): variable "Display_Select" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(120): variable "ClockCount" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(121): variable "PC" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(122): variable "IR_Out" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(123): variable "ConditionControlFlags" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(124): variable "AddressRF" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(125): variable "RA" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(126): variable "RB" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(127): variable "RZ" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(128): variable "RM" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(129): variable "RY" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(130): variable "CCR_Out" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(131): variable "ROM_Out" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(132): variable "PC_Temp" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(133): variable "BranchOffset" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(134): variable "PC_Select" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(135): variable "PC_Enable" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(136): variable "INC_Select" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(137): variable "CCR_Out" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(138): variable "OP_Code" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(139): variable "IMMEDIATE_Decoded" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(140): variable "InstructionFormat" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at DisplayMux.v(109): inferring latch(es) for variable "HexDisplay32Bits", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "SevenSegmentDisplayDecoder" for hierarchy "SevenSegmentDisplayDecoder:uHEX0"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|PC_Enable" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|PC_Select" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|INC_Select" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[31]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[30]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[29]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[28]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[27]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[26]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[25]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[24]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[23]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[22]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[21]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[20]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[19]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[18]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[17]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[16]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[15]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[14]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[13]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[12]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[11]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[10]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[9]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[8]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[7]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[6]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[5]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[4]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[3]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[2]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[1]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|BranchOffset[0]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|Rsrc1[4]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|Rsrc1[3]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|Rsrc1[2]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|Rsrc1[1]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|Rsrc1[0]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|Rsrc2[4]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|Rsrc2[3]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|Rsrc2[2]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|Rsrc2[1]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|Rsrc2[0]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|InstructionFormat[1]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|InstructionFormat[0]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[31]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[30]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[29]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[28]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[27]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[26]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[25]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[24]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[23]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[22]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[21]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[20]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[19]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[18]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[17]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[16]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[15]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[14]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[13]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[12]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[11]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[10]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[9]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[8]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[7]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[6]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[5]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[4]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[3]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[2]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[1]" is missing source, defaulting to GND
    Warning (12110): Net "Processor:aProcessor|IMMEDIATE_Decoded[0]" is missing source, defaulting to GND
Warning (12241): 16 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "green[0]" is stuck at GND
    Warning (13410): Pin "green[1]" is stuck at GND
    Warning (13410): Pin "green[2]" is stuck at GND
    Warning (13410): Pin "green[3]" is stuck at GND
    Warning (13410): Pin "green[4]" is stuck at GND
    Warning (13410): Pin "green[5]" is stuck at GND
    Warning (13410): Pin "green[6]" is stuck at GND
    Warning (13410): Pin "green[7]" is stuck at GND
    Warning (13410): Pin "red[0]" is stuck at GND
    Warning (13410): Pin "red[1]" is stuck at GND
    Warning (13410): Pin "red[2]" is stuck at GND
    Warning (13410): Pin "red[3]" is stuck at GND
    Warning (13410): Pin "red[4]" is stuck at GND
    Warning (13410): Pin "red[5]" is stuck at GND
    Warning (13410): Pin "red[6]" is stuck at GND
    Warning (13410): Pin "red[7]" is stuck at GND
    Warning (13410): Pin "red[8]" is stuck at GND
    Warning (13410): Pin "red[9]" is stuck at GND
    Warning (13410): Pin "red[10]" is stuck at GND
    Warning (13410): Pin "red[11]" is stuck at GND
    Warning (13410): Pin "red[12]" is stuck at GND
    Warning (13410): Pin "red[13]" is stuck at GND
    Warning (13410): Pin "red[14]" is stuck at GND
    Warning (13410): Pin "red[15]" is stuck at GND
    Warning (13410): Pin "red[16]" is stuck at GND
    Warning (13410): Pin "red[17]" is stuck at GND
Info (17049): 86 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 5 MSB VCC or GND address nodes from RAM block "ROM:InstructionROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ALTSYNCRAM"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk_50"
    Warning (15610): No output dependent on input pin "switch[5]"
    Warning (15610): No output dependent on input pin "switch[6]"
    Warning (15610): No output dependent on input pin "switch[7]"
    Warning (15610): No output dependent on input pin "switch[8]"
    Warning (15610): No output dependent on input pin "switch[9]"
    Warning (15610): No output dependent on input pin "switch[10]"
    Warning (15610): No output dependent on input pin "switch[11]"
    Warning (15610): No output dependent on input pin "switch[12]"
    Warning (15610): No output dependent on input pin "switch[13]"
    Warning (15610): No output dependent on input pin "switch[14]"
    Warning (15610): No output dependent on input pin "switch[15]"
    Warning (15610): No output dependent on input pin "switch[16]"
    Warning (15610): No output dependent on input pin "switch[17]"
    Warning (15610): No output dependent on input pin "pushBut[3]"
Info (21057): Implemented 348 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 83 output pins
    Info (21061): Implemented 209 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 159 warnings
    Info: Peak virtual memory: 463 megabytes
    Info: Processing ended: Wed Oct 29 23:18:45 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


