720 10.0 0.4 0:11.99
720 10.5 0.4 0:12.06
720 15.8 0.4 0:12.15
720 11.1 0.4 0:12.23
720 5.3 0.4 0:12.30
720 11.1 0.4 0:12.37
720 5.3 0.4 0:12.46
720 5.3 0.4 0:12.52
720 11.1 0.4 0:12.60
720 16.7 0.4 0:12.69
720 5.3 0.4 0:12.78
720 7.4 0.4 0:12.86
KiB 1527208 avail Mem
720 27.8 0.4 0:13.05
720 5.6 0.4 0:13.11
720 9.1 0.4 0:13.21
720 10.5 0.4 0:13.28
720 11.8 0.4 0:13.36
720 10.5 0.4 0:13.44
720 5.3 0.4 0:13.51
720 10.5 0.4 0:13.61
720 11.1 0.4 0:13.70
720 11.8 0.4 0:13.78
10720 16.7 0.2 0:00.03
720 0.0 0.4 0:13.94
720 11.1 0.4 0:14.02
720 5.0 0.4 0:14.09
720 5.3 0.4 0:14.17
720 11.1 0.4 0:14.25
720 16.7 0.4 0:14.34
KiB used, 327976 buff/cache
720 5.9 0.4 0:14.49
720 11.1 0.4 0:14.57
720 5.6 0.4 0:14.65
720 11.1 0.4 0:14.72
720 5.6 0.4 0:14.79
720 5.6 0.4 0:14.87
720 5.6 0.4 0:14.94
720 5.6 0.4 0:15.01
KiB used, 328360 buff/cache
720 5.6 0.4 0:15.16
720 0.0 0.4 0:15.23
720 5.6 0.4 0:15.30
720 0.0 0.4 0:15.36
720 10.5 0.4 0:15.46
720 22.2 0.4 0:15.55
720 5.6 0.4 0:15.61
720 9.5 0.4 0:15.69
720 10.5 0.4 0:15.78
720 11.1 0.4 0:15.87
720 11.1 0.4 0:15.95
720 5.6 0.4 0:16.02
720 5.3 0.4 0:16.10
720 4.5 0.4 0:16.18
720 11.1 0.4 0:16.24
720 21.1 0.4 0:16.35
720 10.5 0.4 0:16.43
720 5.3 0.4 0:16.50
720 5.6 0.4 0:16.57
720 11.1 0.4 0:16.64
720 10.5 0.4 0:16.72
720 5.6 0.4 0:16.79
720 11.8 0.4 0:16.86
KiB 1527208 avail Mem
720 16.7 0.4 0:17.08
720 5.6 0.4 0:17.14
720 4.8 0.4 0:17.24
KiB used, 329672 buff/cache
720 11.1 0.4 0:17.39
720 11.8 0.4 0:17.47
720 4.0 0.4 0:17.57
720 5.6 0.4 0:17.63
720 16.7 0.4 0:17.72
720 15.8 0.4 0:17.82
720 10.5 0.4 0:17.89
720 5.6 0.4 0:17.94
720 0.0 0.4 0:17.99
720 0.0 0.4 0:18.00
720 0.0 0.4 0:18.00
