#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Dec 29 14:22:11 2016
# Process ID: 12480
# Current directory: C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/LAB12.runs/impl_1
# Command line: vivado.exe -log LAB12.vdi -applog -messageDb vivado.pb -mode batch -source LAB12.tcl -notrace
# Log file: C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/LAB12.runs/impl_1/LAB12.vdi
# Journal file: C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/LAB12.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source LAB12.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/LAB12.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'ck0'
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'LAB12' is not ideal for floorplanning, since the cellview 'VGADisplayer' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/LAB12.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'ck0/inst'
Finished Parsing XDC File [c:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/LAB12.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'ck0/inst'
Parsing XDC File [c:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/LAB12.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'ck0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/LAB12.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/LAB12.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 888.941 ; gain = 419.457
Finished Parsing XDC File [c:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/LAB12.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'ck0/inst'
Parsing XDC File [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/src/dont touch/PortDefine_basys3.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/LAB12.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 889.004 ; gain = 681.102
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.285 . Memory (MB): peak = 889.004 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 195e585bd

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 195e585bd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 891.543 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 195e585bd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 891.543 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 70 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1cecaa26b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 891.543 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 891.543 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1cecaa26b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 891.543 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1cecaa26b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 891.543 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 33 Warnings, 32 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 891.543 ; gain = 2.539
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.159 . Memory (MB): peak = 891.543 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Albert/Desktop/logic  design/LAB12 link_work/LAB12 vivado/LAB12.runs/impl_1/LAB12_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 891.543 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 891.543 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 7dcdb166

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 891.543 ; gain = 0.000

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 7dcdb166

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.330 . Memory (MB): peak = 891.543 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 7dcdb166

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 907.172 ; gain = 15.629
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 7dcdb166

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 907.172 ; gain = 15.629

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 7dcdb166

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 907.172 ; gain = 15.629

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 00b9d8f4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 907.172 ; gain = 15.629
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 00b9d8f4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 907.172 ; gain = 15.629
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 30c3a34b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 907.172 ; gain = 15.629

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 3ff0b765

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 907.172 ; gain = 15.629

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 3ff0b765

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 923.148 ; gain = 31.605
Phase 1.2.1 Place Init Design | Checksum: 4f58fdc3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 927.711 ; gain = 36.168
Phase 1.2 Build Placer Netlist Model | Checksum: 4f58fdc3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 927.711 ; gain = 36.168

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 4f58fdc3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 927.711 ; gain = 36.168
Phase 1 Placer Initialization | Checksum: 4f58fdc3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 927.711 ; gain = 36.168

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1563b0326

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 927.711 ; gain = 36.168

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1563b0326

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 927.711 ; gain = 36.168

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 116547df7

Time (s): cpu = 00:00:57 ; elapsed = 00:00:49 . Memory (MB): peak = 927.711 ; gain = 36.168

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a72d9978

Time (s): cpu = 00:00:58 ; elapsed = 00:00:49 . Memory (MB): peak = 927.711 ; gain = 36.168

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1a72d9978

Time (s): cpu = 00:00:58 ; elapsed = 00:00:49 . Memory (MB): peak = 927.711 ; gain = 36.168
