{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639165636428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639165636430 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639165636430 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639165636430 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639165636430 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639165636430 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639165636430 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639165636430 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639165636430 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639165636430 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639165636430 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639165636430 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639165636430 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639165636430 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639165636430 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639165636430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 10 13:47:16 2021 " "Processing started: Fri Dec 10 13:47:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639165636430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165636430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165636430 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "toolflow 18.0.0 Standard Edition /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/internal/QuartusWork/toolflow_assignment_defaults.qdf II " "Revision \"toolflow\" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/internal/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1639165636670 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/usr/local/usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /usr/local/usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165636707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639165636873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639165636873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-structural " "Found design unit 1: ALU-structural" {  } { { "../../src/ALU.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646229 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../src/ALU.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU_Control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU_Control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Control-dataflow " "Found design unit 1: ALU_Control-dataflow" {  } { { "../../src/ALU_Control.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU_Control.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646232 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "../../src/ALU_Control.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU_Control.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/Fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/Fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fetch-structural " "Found design unit 1: Fetch-structural" {  } { { "../../src/Fetch.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/Fetch.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646234 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "../../src/Fetch.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/Fetch.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646239 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/RegFile32x32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/RegFile32x32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile32x32b-structural " "Found design unit 1: RegFile32x32b-structural" {  } { { "../../src/RegFile32x32b.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/RegFile32x32b.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646242 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile32x32b " "Found entity 1: RegFile32x32b" {  } { { "../../src/RegFile32x32b.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/RegFile32x32b.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/add_sub_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/add_sub_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_N-structural " "Found design unit 1: add_sub_N-structural" {  } { { "../../src/add_sub_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/add_sub_N.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646243 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub_N " "Found entity 1: add_sub_N" {  } { { "../../src/add_sub_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/add_sub_N.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/and2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/and2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and2t1_N-structural " "Found design unit 1: and2t1_N-structural" {  } { { "../../src/and2t1_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/and2t1_N.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646245 ""} { "Info" "ISGN_ENTITY_NAME" "1 and2t1_N " "Found entity 1: and2t1_N" {  } { { "../../src/and2t1_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/and2t1_N.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../src/andg2.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646247 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../src/andg2.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrel_shifter-struct " "Found design unit 1: barrel_shifter-struct" {  } { { "../../src/barrel_shifter.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/barrel_shifter.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646249 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "../../src/barrel_shifter.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/barrel_shifter.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-dataflow " "Found design unit 1: control_unit-dataflow" {  } { { "../../src/control_unit.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/control_unit.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646251 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../../src/control_unit.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/control_unit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/decoder5t32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/decoder5t32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5t32-dataflow " "Found design unit 1: decoder5t32-dataflow" {  } { { "../../src/decoder5t32.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/decoder5t32.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646252 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5t32 " "Found entity 1: decoder5t32" {  } { { "../../src/decoder5t32.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/decoder5t32.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../src/dffg.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646254 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../src/dffg.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/eq_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/eq_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eq_32-structural " "Found design unit 1: eq_32-structural" {  } { { "../../src/eq_32.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/eq_32.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646256 ""} { "Info" "ISGN_ENTITY_NAME" "1 eq_32 " "Found entity 1: eq_32" {  } { { "../../src/eq_32.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/eq_32.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/eq_forward_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/eq_forward_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eq_forward_control-behavioral " "Found design unit 1: eq_forward_control-behavioral" {  } { { "../../src/eq_forward_control.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/eq_forward_control.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646258 ""} { "Info" "ISGN_ENTITY_NAME" "1 eq_forward_control " "Found entity 1: eq_forward_control" {  } { { "../../src/eq_forward_control.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/eq_forward_control.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/flush_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/flush_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flush_1-structural " "Found design unit 1: flush_1-structural" {  } { { "../../src/flush_1.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/flush_1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646260 ""} { "Info" "ISGN_ENTITY_NAME" "1 flush_1 " "Found entity 1: flush_1" {  } { { "../../src/flush_1.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/flush_1.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/flush_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/flush_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flush_N-structural " "Found design unit 1: flush_N-structural" {  } { { "../../src/flush_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/flush_N.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646262 ""} { "Info" "ISGN_ENTITY_NAME" "1 flush_N " "Found entity 1: flush_N" {  } { { "../../src/flush_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/flush_N.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/forward_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/forward_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forward_control-behavioral " "Found design unit 1: forward_control-behavioral" {  } { { "../../src/forward_control.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/forward_control.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646265 ""} { "Info" "ISGN_ENTITY_NAME" "1 forward_control " "Found entity 1: forward_control" {  } { { "../../src/forward_control.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/forward_control.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/full_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/full_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_add-structural " "Found design unit 1: full_add-structural" {  } { { "../../src/full_add.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/full_add.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646267 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_add " "Found entity 1: full_add" {  } { { "../../src/full_add.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/full_add.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/full_add_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/full_add_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_add_N-structural " "Found design unit 1: full_add_N-structural" {  } { { "../../src/full_add_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/full_add_N.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646269 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_add_N " "Found entity 1: full_add_N" {  } { { "../../src/full_add_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/full_add_N.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/gp_register_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/gp_register_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gp_register_32-structural " "Found design unit 1: gp_register_32-structural" {  } { { "../../src/gp_register_32.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/gp_register_32.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646270 ""} { "Info" "ISGN_ENTITY_NAME" "1 gp_register_32 " "Found entity 1: gp_register_32" {  } { { "../../src/gp_register_32.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/gp_register_32.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hazard_control-structural " "Found design unit 1: hazard_control-structural" {  } { { "../../src/hazard_control.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646272 ""} { "Info" "ISGN_ENTITY_NAME" "1 hazard_control " "Found entity 1: hazard_control" {  } { { "../../src/hazard_control.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../src/invg.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646274 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../src/invg.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/invg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/invg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg_N-structural " "Found design unit 1: invg_N-structural" {  } { { "../../src/invg_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/invg_N.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646275 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg_N " "Found entity 1: invg_N" {  } { { "../../src/invg_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/invg_N.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../src/mem.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646277 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../src/mem.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mem_forward_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mem_forward_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_forward_control-behavioral " "Found design unit 1: mem_forward_control-behavioral" {  } { { "../../src/mem_forward_control.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mem_forward_control.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646279 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_forward_control " "Found entity 1: mem_forward_control" {  } { { "../../src/mem_forward_control.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mem_forward_control.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-structural " "Found design unit 1: mux2t1-structural" {  } { { "../../src/mux2t1.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux2t1.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646280 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../src/mux2t1.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux2t1.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../src/mux2t1_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646282 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../src/mux2t1_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux32t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux32t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32t1_N-dataflow " "Found design unit 1: mux32t1_N-dataflow" {  } { { "../../src/mux32t1_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux32t1_N.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646284 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32t1_N " "Found entity 1: mux32t1_N" {  } { { "../../src/mux32t1_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux32t1_N.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux4t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux4t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4t1-dataflow " "Found design unit 1: mux4t1-dataflow" {  } { { "../../src/mux4t1.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux4t1.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646286 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4t1 " "Found entity 1: mux4t1" {  } { { "../../src/mux4t1.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux4t1.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux4t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux4t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4t1_N-dataflow " "Found design unit 1: mux4t1_N-dataflow" {  } { { "../../src/mux4t1_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux4t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646288 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4t1_N " "Found entity 1: mux4t1_N" {  } { { "../../src/mux4t1_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux4t1_N.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux8t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux8t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8t1-dataflow " "Found design unit 1: mux8t1-dataflow" {  } { { "../../src/mux8t1_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux8t1_N.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646290 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8t1 " "Found entity 1: mux8t1" {  } { { "../../src/mux8t1_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux8t1_N.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/nor32t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/nor32t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor32t1-dataflow " "Found design unit 1: nor32t1-dataflow" {  } { { "../../src/nor32t1.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/nor32t1.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646292 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor32t1 " "Found entity 1: nor32t1" {  } { { "../../src/nor32t1.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/nor32t1.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/or2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/or2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or2t1_N-structural " "Found design unit 1: or2t1_N-structural" {  } { { "../../src/or2t1_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/or2t1_N.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646294 ""} { "Info" "ISGN_ENTITY_NAME" "1 or2t1_N " "Found entity 1: or2t1_N" {  } { { "../../src/or2t1_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/or2t1_N.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../src/org2.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646296 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../src/org2.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/pc_register_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/pc_register_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_register_32-structural " "Found design unit 1: pc_register_32-structural" {  } { { "../../src/pc_register_32.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/pc_register_32.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646297 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_register_32 " "Found entity 1: pc_register_32" {  } { { "../../src/pc_register_32.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/pc_register_32.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regEX_MEM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regEX_MEM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regEX_MEM-structural " "Found design unit 1: regEX_MEM-structural" {  } { { "../../src/regEX_MEM.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regEX_MEM.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646299 ""} { "Info" "ISGN_ENTITY_NAME" "1 regEX_MEM " "Found entity 1: regEX_MEM" {  } { { "../../src/regEX_MEM.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regEX_MEM.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regID_EX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regID_EX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regID_EX-structural " "Found design unit 1: regID_EX-structural" {  } { { "../../src/regID_EX.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regID_EX.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646301 ""} { "Info" "ISGN_ENTITY_NAME" "1 regID_EX " "Found entity 1: regID_EX" {  } { { "../../src/regID_EX.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regID_EX.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regIF_ID.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regIF_ID.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regIF_ID-structural " "Found design unit 1: regIF_ID-structural" {  } { { "../../src/regIF_ID.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regIF_ID.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646303 ""} { "Info" "ISGN_ENTITY_NAME" "1 regIF_ID " "Found entity 1: regIF_ID" {  } { { "../../src/regIF_ID.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regIF_ID.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regMEM_WB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regMEM_WB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regMEM_WB-structural " "Found design unit 1: regMEM_WB-structural" {  } { { "../../src/regMEM_WB.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regMEM_WB.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646306 ""} { "Info" "ISGN_ENTITY_NAME" "1 regMEM_WB " "Found entity 1: regMEM_WB" {  } { { "../../src/regMEM_WB.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regMEM_WB.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/register_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/register_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_N-structural " "Found design unit 1: register_N-structural" {  } { { "../../src/register_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/register_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646307 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_N " "Found entity 1: register_N" {  } { { "../../src/register_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/register_N.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/repl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/repl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 repl-dataflow " "Found design unit 1: repl-dataflow" {  } { { "../../src/repl.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/repl.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646309 ""} { "Info" "ISGN_ENTITY_NAME" "1 repl " "Found entity 1: repl" {  } { { "../../src/repl.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/repl.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-structural " "Found design unit 1: sign_extend-structural" {  } { { "../../src/sign_extend.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/sign_extend.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646311 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "../../src/sign_extend.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/sign_extend.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/slt_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/slt_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slt_N-dataflow " "Found design unit 1: slt_N-dataflow" {  } { { "../../src/slt_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/slt_N.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646313 ""} { "Info" "ISGN_ENTITY_NAME" "1 slt_N " "Found entity 1: slt_N" {  } { { "../../src/slt_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/slt_N.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/sp_register_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/sp_register_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sp_register_32-structural " "Found design unit 1: sp_register_32-structural" {  } { { "../../src/sp_register_32.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/sp_register_32.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646315 ""} { "Info" "ISGN_ENTITY_NAME" "1 sp_register_32 " "Found entity 1: sp_register_32" {  } { { "../../src/sp_register_32.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/sp_register_32.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/tb_pipeline_update.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/tb_pipeline_update.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_pipeline_update-behavior " "Found design unit 1: tb_pipeline_update-behavior" {  } { { "../../src/tb_pipeline_update.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/tb_pipeline_update.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646317 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_pipeline_update " "Found entity 1: tb_pipeline_update" {  } { { "../../src/tb_pipeline_update.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/tb_pipeline_update.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/xor2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/xor2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor2t1_N-structural " "Found design unit 1: xor2t1_N-structural" {  } { { "../../src/xor2t1_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/xor2t1_N.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646319 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor2t1_N " "Found entity 1: xor2t1_N" {  } { { "../../src/xor2t1_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/xor2t1_N.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../src/xorg2.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646320 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../src/xorg2.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165646320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165646320 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639165646430 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(51) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(51): object \"s_Halt\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639165646433 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(54) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(54): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639165646434 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "undefined MIPS_Processor.vhd(237) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(237): used implicit default value for signal \"undefined\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 237 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639165646434 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_if_C MIPS_Processor.vhd(244) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(244): object \"s_if_C\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 244 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639165646434 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_if_OV MIPS_Processor.vhd(245) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(245): object \"s_if_OV\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639165646434 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_id_Pc MIPS_Processor.vhd(287) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(287): object \"s_id_Pc\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639165646434 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ex_Zero MIPS_Processor.vhd(331) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(331): object \"s_ex_Zero\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 331 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639165646435 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ex_Carryout MIPS_Processor.vhd(332) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(332): object \"s_ex_Carryout\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 332 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639165646435 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_mem_DmemRead MIPS_Processor.vhd(386) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(386): object \"s_mem_DmemRead\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 386 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639165646435 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../src/MIPS_Processor.vhd" "IMem" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165646514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:PCMux0 " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:PCMux0\"" {  } { { "../../src/MIPS_Processor.vhd" "PCMux0" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165646531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1 mux2t1_N:PCMux0\|mux2t1:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2t1\" for hierarchy \"mux2t1_N:PCMux0\|mux2t1:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../src/mux2t1_N.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux2t1_N.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165646543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg mux2t1_N:PCMux0\|mux2t1:\\G_NBit_MUX:0:MUXI\|invg:n1 " "Elaborating entity \"invg\" for hierarchy \"mux2t1_N:PCMux0\|mux2t1:\\G_NBit_MUX:0:MUXI\|invg:n1\"" {  } { { "../../src/mux2t1.vhd" "n1" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux2t1.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165646551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 mux2t1_N:PCMux0\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:a1 " "Elaborating entity \"andg2\" for hierarchy \"mux2t1_N:PCMux0\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:a1\"" {  } { { "../../src/mux2t1.vhd" "a1" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux2t1.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165646559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 mux2t1_N:PCMux0\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:o1 " "Elaborating entity \"org2\" for hierarchy \"mux2t1_N:PCMux0\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:o1\"" {  } { { "../../src/mux2t1.vhd" "o1" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mux2t1.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165646566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_register_32 pc_register_32:PC " "Elaborating entity \"pc_register_32\" for hierarchy \"pc_register_32:PC\"" {  } { { "../../src/MIPS_Processor.vhd" "PC" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165646635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg pc_register_32:PC\|dffg:\\G_N_Register:0:r1 " "Elaborating entity \"dffg\" for hierarchy \"pc_register_32:PC\|dffg:\\G_N_Register:0:r1\"" {  } { { "../../src/pc_register_32.vhd" "\\G_N_Register:0:r1" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/pc_register_32.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165646723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_add_N full_add_N:Add_4 " "Elaborating entity \"full_add_N\" for hierarchy \"full_add_N:Add_4\"" {  } { { "../../src/MIPS_Processor.vhd" "Add_4" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165646741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_add full_add_N:Add_4\|full_add:\\G_NBit_full_add:0:fa1 " "Elaborating entity \"full_add\" for hierarchy \"full_add_N:Add_4\|full_add:\\G_NBit_full_add:0:fa1\"" {  } { { "../../src/full_add_N.vhd" "\\G_NBit_full_add:0:fa1" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/full_add_N.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165646755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 full_add_N:Add_4\|full_add:\\G_NBit_full_add:0:fa1\|xorg2:xor1 " "Elaborating entity \"xorg2\" for hierarchy \"full_add_N:Add_4\|full_add:\\G_NBit_full_add:0:fa1\|xorg2:xor1\"" {  } { { "../../src/full_add.vhd" "xor1" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/full_add.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165646763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regIF_ID regIF_ID:IF_ID_stage " "Elaborating entity \"regIF_ID\" for hierarchy \"regIF_ID:IF_ID_stage\"" {  } { { "../../src/MIPS_Processor.vhd" "IF_ID_stage" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165646851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flush_N regIF_ID:IF_ID_stage\|flush_N:Inst_flush " "Elaborating entity \"flush_N\" for hierarchy \"regIF_ID:IF_ID_stage\|flush_N:Inst_flush\"" {  } { { "../../src/regIF_ID.vhd" "Inst_flush" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regIF_ID.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165646868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and2t1_N regIF_ID:IF_ID_stage\|flush_N:Inst_flush\|and2t1_N:flush_and " "Elaborating entity \"and2t1_N\" for hierarchy \"regIF_ID:IF_ID_stage\|flush_N:Inst_flush\|and2t1_N:flush_and\"" {  } { { "../../src/flush_N.vhd" "flush_and" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/flush_N.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165646879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_N regIF_ID:IF_ID_stage\|register_N:IF_ID_Inst_reg " "Elaborating entity \"register_N\" for hierarchy \"regIF_ID:IF_ID_stage\|register_N:IF_ID_Inst_reg\"" {  } { { "../../src/regIF_ID.vhd" "IF_ID_Inst_reg" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regIF_ID.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165646948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:ControlLogic0 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:ControlLogic0\"" {  } { { "../../src/MIPS_Processor.vhd" "ControlLogic0" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165647006 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_pcSrc control_unit.vhd(50) " "Verilog HDL or VHDL warning at control_unit.vhd(50): object \"s_pcSrc\" assigned a value but never read" {  } { { "../../src/control_unit.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/control_unit.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639165647006 "|MIPS_Processor|control_unit:ControlLogic0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_control hazard_control:HazardDetectionUnit " "Elaborating entity \"hazard_control\" for hierarchy \"hazard_control:HazardDetectionUnit\"" {  } { { "../../src/MIPS_Processor.vhd" "HazardDetectionUnit" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165647021 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_IF_ID_Stall hazard_control.vhd(44) " "VHDL Process Statement warning at hazard_control.vhd(44): inferring latch(es) for signal or variable \"o_IF_ID_Stall\", which holds its previous value in one or more paths through the process" {  } { { "../../src/hazard_control.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639165647021 "|MIPS_Processor|hazard_control:HazardDetectionUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_ID_EX_Flush hazard_control.vhd(44) " "VHDL Process Statement warning at hazard_control.vhd(44): inferring latch(es) for signal or variable \"o_ID_EX_Flush\", which holds its previous value in one or more paths through the process" {  } { { "../../src/hazard_control.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639165647022 "|MIPS_Processor|hazard_control:HazardDetectionUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_IF_ID_Flush hazard_control.vhd(44) " "VHDL Process Statement warning at hazard_control.vhd(44): inferring latch(es) for signal or variable \"o_IF_ID_Flush\", which holds its previous value in one or more paths through the process" {  } { { "../../src/hazard_control.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639165647022 "|MIPS_Processor|hazard_control:HazardDetectionUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_ID_EX_Stall hazard_control.vhd(44) " "VHDL Process Statement warning at hazard_control.vhd(44): inferring latch(es) for signal or variable \"o_ID_EX_Stall\", which holds its previous value in one or more paths through the process" {  } { { "../../src/hazard_control.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639165647022 "|MIPS_Processor|hazard_control:HazardDetectionUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_EX_MEM_Stall hazard_control.vhd(44) " "VHDL Process Statement warning at hazard_control.vhd(44): inferring latch(es) for signal or variable \"o_EX_MEM_Stall\", which holds its previous value in one or more paths through the process" {  } { { "../../src/hazard_control.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639165647022 "|MIPS_Processor|hazard_control:HazardDetectionUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_MEM_WB_Stall hazard_control.vhd(44) " "VHDL Process Statement warning at hazard_control.vhd(44): inferring latch(es) for signal or variable \"o_MEM_WB_Stall\", which holds its previous value in one or more paths through the process" {  } { { "../../src/hazard_control.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639165647022 "|MIPS_Processor|hazard_control:HazardDetectionUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_EX_MEM_Flush hazard_control.vhd(44) " "VHDL Process Statement warning at hazard_control.vhd(44): inferring latch(es) for signal or variable \"o_EX_MEM_Flush\", which holds its previous value in one or more paths through the process" {  } { { "../../src/hazard_control.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639165647022 "|MIPS_Processor|hazard_control:HazardDetectionUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_MEM_WB_Flush hazard_control.vhd(44) " "VHDL Process Statement warning at hazard_control.vhd(44): inferring latch(es) for signal or variable \"o_MEM_WB_Flush\", which holds its previous value in one or more paths through the process" {  } { { "../../src/hazard_control.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639165647022 "|MIPS_Processor|hazard_control:HazardDetectionUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_MEM_WB_Flush hazard_control.vhd(44) " "Inferred latch for \"o_MEM_WB_Flush\" at hazard_control.vhd(44)" {  } { { "../../src/hazard_control.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165647022 "|MIPS_Processor|hazard_control:HazardDetectionUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_EX_MEM_Flush hazard_control.vhd(44) " "Inferred latch for \"o_EX_MEM_Flush\" at hazard_control.vhd(44)" {  } { { "../../src/hazard_control.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165647022 "|MIPS_Processor|hazard_control:HazardDetectionUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_MEM_WB_Stall hazard_control.vhd(44) " "Inferred latch for \"o_MEM_WB_Stall\" at hazard_control.vhd(44)" {  } { { "../../src/hazard_control.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165647022 "|MIPS_Processor|hazard_control:HazardDetectionUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_EX_MEM_Stall hazard_control.vhd(44) " "Inferred latch for \"o_EX_MEM_Stall\" at hazard_control.vhd(44)" {  } { { "../../src/hazard_control.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165647022 "|MIPS_Processor|hazard_control:HazardDetectionUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ID_EX_Stall hazard_control.vhd(44) " "Inferred latch for \"o_ID_EX_Stall\" at hazard_control.vhd(44)" {  } { { "../../src/hazard_control.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165647022 "|MIPS_Processor|hazard_control:HazardDetectionUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_IF_ID_Flush hazard_control.vhd(44) " "Inferred latch for \"o_IF_ID_Flush\" at hazard_control.vhd(44)" {  } { { "../../src/hazard_control.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165647022 "|MIPS_Processor|hazard_control:HazardDetectionUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ID_EX_Flush hazard_control.vhd(44) " "Inferred latch for \"o_ID_EX_Flush\" at hazard_control.vhd(44)" {  } { { "../../src/hazard_control.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165647022 "|MIPS_Processor|hazard_control:HazardDetectionUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_IF_ID_Stall hazard_control.vhd(44) " "Inferred latch for \"o_IF_ID_Stall\" at hazard_control.vhd(44)" {  } { { "../../src/hazard_control.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165647023 "|MIPS_Processor|hazard_control:HazardDetectionUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile32x32b RegFile32x32b:RegFile0 " "Elaborating entity \"RegFile32x32b\" for hierarchy \"RegFile32x32b:RegFile0\"" {  } { { "../../src/MIPS_Processor.vhd" "RegFile0" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165647032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5t32 RegFile32x32b:RegFile0\|decoder5t32:dec1 " "Elaborating entity \"decoder5t32\" for hierarchy \"RegFile32x32b:RegFile0\|decoder5t32:dec1\"" {  } { { "../../src/RegFile32x32b.vhd" "dec1" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/RegFile32x32b.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165647112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gp_register_32 RegFile32x32b:RegFile0\|gp_register_32:reg28 " "Elaborating entity \"gp_register_32\" for hierarchy \"RegFile32x32b:RegFile0\|gp_register_32:reg28\"" {  } { { "../../src/RegFile32x32b.vhd" "reg28" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/RegFile32x32b.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165647506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sp_register_32 RegFile32x32b:RegFile0\|sp_register_32:reg29 " "Elaborating entity \"sp_register_32\" for hierarchy \"RegFile32x32b:RegFile0\|sp_register_32:reg29\"" {  } { { "../../src/RegFile32x32b.vhd" "reg29" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/RegFile32x32b.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165647623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32t1_N RegFile32x32b:RegFile0\|mux32t1_N:mux0 " "Elaborating entity \"mux32t1_N\" for hierarchy \"RegFile32x32b:RegFile0\|mux32t1_N:mux0\"" {  } { { "../../src/RegFile32x32b.vhd" "mux0" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/RegFile32x32b.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165647760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:signExt0 " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:signExt0\"" {  } { { "../../src/MIPS_Processor.vhd" "signExt0" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165647786 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero sign_extend.vhd(44) " "VHDL Signal Declaration warning at sign_extend.vhd(44): used explicit default value for signal \"zero\" because signal was never assigned a value" {  } { { "../../src/sign_extend.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/sign_extend.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1639165647787 "|MIPS_Processor|sign_extend:signExt0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N sign_extend:signExt0\|mux2t1_N:mux0 " "Elaborating entity \"mux2t1_N\" for hierarchy \"sign_extend:signExt0\|mux2t1_N:mux0\"" {  } { { "../../src/sign_extend.vhd" "mux0" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/sign_extend.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165647797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eq_forward_control eq_forward_control:EqForwardControlUnit " "Elaborating entity \"eq_forward_control\" for hierarchy \"eq_forward_control:EqForwardControlUnit\"" {  } { { "../../src/MIPS_Processor.vhd" "EqForwardControlUnit" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165647844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4t1_N mux4t1_N:ForwardMux_C " "Elaborating entity \"mux4t1_N\" for hierarchy \"mux4t1_N:ForwardMux_C\"" {  } { { "../../src/MIPS_Processor.vhd" "ForwardMux_C" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165647853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eq_32 eq_32:Eq0 " "Elaborating entity \"eq_32\" for hierarchy \"eq_32:Eq0\"" {  } { { "../../src/MIPS_Processor.vhd" "Eq0" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165647865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor2t1_N eq_32:Eq0\|xor2t1_N:Xor0 " "Elaborating entity \"xor2t1_N\" for hierarchy \"eq_32:Eq0\|xor2t1_N:Xor0\"" {  } { { "../../src/eq_32.vhd" "Xor0" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/eq_32.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165647876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor32t1 eq_32:Eq0\|nor32t1:nor0 " "Elaborating entity \"nor32t1\" for hierarchy \"eq_32:Eq0\|nor32t1:nor0\"" {  } { { "../../src/eq_32.vhd" "nor0" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/eq_32.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165647906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch Fetch:fetch0 " "Elaborating entity \"Fetch\" for hierarchy \"Fetch:fetch0\"" {  } { { "../../src/MIPS_Processor.vhd" "fetch0" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165647916 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "undefined Fetch.vhd(70) " "VHDL Signal Declaration warning at Fetch.vhd(70): used explicit default value for signal \"undefined\" because signal was never assigned a value" {  } { { "../../src/Fetch.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/Fetch.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1639165647916 "|MIPS_Processor|Fetch:fetch0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_C Fetch.vhd(71) " "Verilog HDL or VHDL warning at Fetch.vhd(71): object \"s_C\" assigned a value but never read" {  } { { "../../src/Fetch.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/Fetch.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639165647917 "|MIPS_Processor|Fetch:fetch0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_OV Fetch.vhd(72) " "Verilog HDL or VHDL warning at Fetch.vhd(72): object \"s_OV\" assigned a value but never read" {  } { { "../../src/Fetch.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/Fetch.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639165647917 "|MIPS_Processor|Fetch:fetch0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regID_EX regID_EX:ID_EX_stage " "Elaborating entity \"regID_EX\" for hierarchy \"regID_EX:ID_EX_stage\"" {  } { { "../../src/MIPS_Processor.vhd" "ID_EX_stage" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165648095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flush_1 regID_EX:ID_EX_stage\|flush_1:RegWrite_flush " "Elaborating entity \"flush_1\" for hierarchy \"regID_EX:ID_EX_stage\|flush_1:RegWrite_flush\"" {  } { { "../../src/regID_EX.vhd" "RegWrite_flush" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regID_EX.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165648121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flush_N regID_EX:ID_EX_stage\|flush_N:MemtoReg_flush " "Elaborating entity \"flush_N\" for hierarchy \"regID_EX:ID_EX_stage\|flush_N:MemtoReg_flush\"" {  } { { "../../src/regID_EX.vhd" "MemtoReg_flush" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regID_EX.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165648140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and2t1_N regID_EX:ID_EX_stage\|flush_N:MemtoReg_flush\|and2t1_N:flush_and " "Elaborating entity \"and2t1_N\" for hierarchy \"regID_EX:ID_EX_stage\|flush_N:MemtoReg_flush\|and2t1_N:flush_and\"" {  } { { "../../src/flush_N.vhd" "flush_and" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/flush_N.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165648149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_N regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg " "Elaborating entity \"register_N\" for hierarchy \"regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\"" {  } { { "../../src/regID_EX.vhd" "ID_EX_MemtoReg_reg" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regID_EX.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165648159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flush_N regID_EX:ID_EX_stage\|flush_N:ALUOp_flush " "Elaborating entity \"flush_N\" for hierarchy \"regID_EX:ID_EX_stage\|flush_N:ALUOp_flush\"" {  } { { "../../src/regID_EX.vhd" "ALUOp_flush" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regID_EX.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165648172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and2t1_N regID_EX:ID_EX_stage\|flush_N:ALUOp_flush\|and2t1_N:flush_and " "Elaborating entity \"and2t1_N\" for hierarchy \"regID_EX:ID_EX_stage\|flush_N:ALUOp_flush\|and2t1_N:flush_and\"" {  } { { "../../src/flush_N.vhd" "flush_and" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/flush_N.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165648180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_N regID_EX:ID_EX_stage\|register_N:ID_EX_ALUOp_reg " "Elaborating entity \"register_N\" for hierarchy \"regID_EX:ID_EX_stage\|register_N:ID_EX_ALUOp_reg\"" {  } { { "../../src/regID_EX.vhd" "ID_EX_ALUOp_reg" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regID_EX.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165648192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU0\"" {  } { { "../../src/MIPS_Processor.vhd" "ALU0" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165648415 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_lui ALU.vhd(180) " "VHDL Signal Declaration warning at ALU.vhd(180): used explicit default value for signal \"s_lui\" because signal was never assigned a value" {  } { { "../../src/ALU.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU.vhd" 180 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1639165648416 "|MIPS_Processor|ALU:ALU0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "undefined ALU.vhd(193) " "VHDL Signal Declaration warning at ALU.vhd(193): used explicit default value for signal \"undefined\" because signal was never assigned a value" {  } { { "../../src/ALU.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU.vhd" 193 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1639165648417 "|MIPS_Processor|ALU:ALU0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control ALU:ALU0\|ALU_Control:Control0 " "Elaborating entity \"ALU_Control\" for hierarchy \"ALU:ALU0\|ALU_Control:Control0\"" {  } { { "../../src/ALU.vhd" "Control0" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165648441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_N ALU:ALU0\|add_sub_N:AddSub0 " "Elaborating entity \"add_sub_N\" for hierarchy \"ALU:ALU0\|add_sub_N:AddSub0\"" {  } { { "../../src/ALU.vhd" "AddSub0" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165648451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg_N ALU:ALU0\|add_sub_N:AddSub0\|invg_N:i1 " "Elaborating entity \"invg_N\" for hierarchy \"ALU:ALU0\|add_sub_N:AddSub0\|invg_N:i1\"" {  } { { "../../src/add_sub_N.vhd" "i1" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/add_sub_N.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165648462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or2t1_N ALU:ALU0\|or2t1_N:OrUnit0 " "Elaborating entity \"or2t1_N\" for hierarchy \"ALU:ALU0\|or2t1_N:OrUnit0\"" {  } { { "../../src/ALU.vhd" "OrUnit0" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165648691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N ALU:ALU0\|mux2t1_N:shiftMux1 " "Elaborating entity \"mux2t1_N\" for hierarchy \"ALU:ALU0\|mux2t1_N:shiftMux1\"" {  } { { "../../src/ALU.vhd" "shiftMux1" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165648750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter ALU:ALU0\|barrel_shifter:barrelShifter0 " "Elaborating entity \"barrel_shifter\" for hierarchy \"ALU:ALU0\|barrel_shifter:barrelShifter0\"" {  } { { "../../src/ALU.vhd" "barrelShifter0" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165648771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "repl ALU:ALU0\|repl:replicate0 " "Elaborating entity \"repl\" for hierarchy \"ALU:ALU0\|repl:replicate0\"" {  } { { "../../src/ALU.vhd" "replicate0" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165649740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt_N ALU:ALU0\|slt_N:slt0 " "Elaborating entity \"slt_N\" for hierarchy \"ALU:ALU0\|slt_N:slt0\"" {  } { { "../../src/ALU.vhd" "slt0" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165649748 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero slt_N.vhd(29) " "VHDL Signal Declaration warning at slt_N.vhd(29): used explicit default value for signal \"zero\" because signal was never assigned a value" {  } { { "../../src/slt_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/slt_N.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1639165649749 "|MIPS_Processor|ALU:ALU0|slt_N:slt0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8t1 ALU:ALU0\|mux8t1:outMux0 " "Elaborating entity \"mux8t1\" for hierarchy \"ALU:ALU0\|mux8t1:outMux0\"" {  } { { "../../src/ALU.vhd" "outMux0" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/ALU.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165649758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4t1_N mux4t1_N:regDestMux0 " "Elaborating entity \"mux4t1_N\" for hierarchy \"mux4t1_N:regDestMux0\"" {  } { { "../../src/MIPS_Processor.vhd" "regDestMux0" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165649771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward_control forward_control:ForwardControlUnit " "Elaborating entity \"forward_control\" for hierarchy \"forward_control:ForwardControlUnit\"" {  } { { "../../src/MIPS_Processor.vhd" "ForwardControlUnit" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165649779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regEX_MEM regEX_MEM:EX_MEM_stage " "Elaborating entity \"regEX_MEM\" for hierarchy \"regEX_MEM:EX_MEM_stage\"" {  } { { "../../src/MIPS_Processor.vhd" "EX_MEM_stage" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165649789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_forward_control mem_forward_control:memForwardControlUnit " "Elaborating entity \"mem_forward_control\" for hierarchy \"mem_forward_control:memForwardControlUnit\"" {  } { { "../../src/MIPS_Processor.vhd" "memForwardControlUnit" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165649905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regMEM_WB regMEM_WB:MEM_WB_stage " "Elaborating entity \"regMEM_WB\" for hierarchy \"regMEM_WB:MEM_WB_stage\"" {  } { { "../../src/MIPS_Processor.vhd" "MEM_WB_stage" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165649975 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RegWrite_flush regMEM_WB.vhd(100) " "Verilog HDL or VHDL warning at regMEM_WB.vhd(100): object \"s_RegWrite_flush\" assigned a value but never read" {  } { { "../../src/regMEM_WB.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/regMEM_WB.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639165649976 "|MIPS_Processor|regMEM_WB:MEM_WB_stage"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../src/mem.vhd" "ram" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1639165652676 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1639165652676 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:DMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:DMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639165664983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639165664983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639165664983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639165664983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639165664983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639165664983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639165664983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639165664983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639165664983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639165664983 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1639165664983 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|s_Q_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|s_Q_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639165664983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639165664983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 34 " "Parameter WIDTH set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639165664983 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639165664983 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1639165664983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:DMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"mem:DMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165665168 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:DMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"mem:DMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639165665168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639165665168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639165665168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639165665168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639165665168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639165665168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639165665168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639165665168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639165665168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639165665168 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639165665168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg81 " "Found entity 1: altsyncram_eg81" {  } { { "db/altsyncram_eg81.tdf" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/internal/QuartusWork/db/altsyncram_eg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165665227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165665227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0 " "Elaborated megafunction instantiation \"regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165665424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0 " "Instantiated megafunction \"regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639165665424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639165665424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 34 " "Parameter \"WIDTH\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639165665424 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639165665424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ekm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ekm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ekm " "Found entity 1: shift_taps_ekm" {  } { { "db/shift_taps_ekm.tdf" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/internal/QuartusWork/db/shift_taps_ekm.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165665475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165665475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1961.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1961.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1961 " "Found entity 1: altsyncram_1961" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/internal/QuartusWork/db/altsyncram_1961.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165665534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165665534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/internal/QuartusWork/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165665601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165665601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/internal/QuartusWork/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165665656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165665656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/internal/QuartusWork/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165665710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165665710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/internal/QuartusWork/db/cntr_p8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639165665761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165665761 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_ekm.tdf" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/internal/QuartusWork/db/shift_taps_ekm.tdf" 42 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1639165671204 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1639165671205 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639165690485 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639165749507 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639165749507 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639165753588 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639165753588 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639165753588 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639165753588 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639165753588 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639165753588 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639165753588 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639165753588 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639165753588 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639165753588 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639165753588 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639165753588 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639165753588 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639165753588 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639165753588 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639165753588 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639165753588 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639165753588 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639165753588 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639165753588 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639165753588 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639165753588 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1639165753588 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59840 " "Implemented 59840 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639165753589 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639165753589 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59675 " "Implemented 59675 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639165753589 ""} { "Info" "ICUT_CUT_TM_RAMS" "66 " "Implemented 66 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1639165753589 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639165753589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "834 " "Peak virtual memory: 834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639165753719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 10 13:49:13 2021 " "Processing ended: Fri Dec 10 13:49:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639165753719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:57 " "Elapsed time: 00:01:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639165753719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:03 " "Total CPU time (on all processors): 00:02:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639165753719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639165753719 ""}
