COD5 CPU 4x4x4
==============

The Public Domain processor
---------------------------

### The cube registers

```
          --------------------+
         / 63 / 62 / 61 / 60 /| 
        /-------------------/ |
       / 47 / 46 / 45 / 44 /| |
      /-------------------/ | |
     / 31 / 30 / 29 / 28 /| |/|
    /-------------------/ | / |
   / 15 / 14 / 13 / 12 /| |/|/|                 R15
  +-------------------+ | / / |             R11
  |    |    |    |    | |/|/|/|         R7      R14
  | 15 | 14 | 13 | 12 | / / / /    R3       R10
  ---------------------/|/|/|/          R6      R13
  | 11 | 10 | 09 | 08 | / / /      R2       R9
  ---------------------/|/|/            R5      R12
  | 07 | 06 | 05 | 04 | / /        R1       R8
  ---------------------/|/              R4
  | 03 | 02 | 01 | 00 | /          R0
  +-------------------+         


 PC  | 31 | 30 | 29 | ----- | 3 | 2 | 1 | 0 |
 SP  | 31 | 30 | 29 | ----- | 3 | 2 | 1 | 0 |
 DP  | 31 | 30 | 29 | ----- | 3 | 2 | 1 | 0 |
 LR  | 31 | 30 | 29 | ----- | 3 | 2 | 1 | 0 |

 
 flags  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
          -   -   Z   C |------ACC------|    

ACC: accumulator register
C: carry
Z: zero


 pulses  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
                           F   R   J   0

0: 0 flag pulse
J: Jump pulse
R: Return pulse
F: F flag pulse
```

### Instruction set

```
7654 3210 			
 OP Code		Mnemonic	; Description
===========================================================================================

0000 00RR	LD reg32	; reg[8-15] = PC
0000 0001	LD 		; reg[8-15] = PC
0001 0000	ST PC		; PC = reg[8-15] 
0001 0000	ST PC		; reg[8-15] = PC
0010 RRRR	INC r0-15	; ACC = reg[R] + 1 ; (flags C)
0011 RRRR	LD reg0-15	; ACC = reg[R]
0100 RRRR	ST reg0-15	; reg[R] = ACC
0101 RRRR	SHR r0-15	; ACC = reg[R] >> 1 ; (flags Z)
0110 RRRR	SHL r0-15	; ACC = reg[R] << 1 ; (flags C)
0111 RRRR 	INV r0-15	; ACC = ~(reg[R])
1000 RRRR	XOR r0-15	; ACC = ACC ^ reg[R]
1001 RRRR	OR  r0-15	; ACC = ACC | reg[R]
1010 RRRR	AND r0-15	; ACC = ACC & reg[R]
1011 RRRR	ADD r0-15	; ACC = ACC + reg[R] + C ; (flags C,Z)

1100 IIII	LDI immediate	; ACC = imm4
1101 0FFF	SKC flag	; skip next instruction if flag clear
1101 1FFF	SKS flag	; skip next instruction if flag set
1110 0FFF	CLR flag	; clear flag
1110 1FFF	SET flag	; set flag
1111 0PPP	 pulse	; trigger a pulse output
1111 1000	STPC		
1111 1001	LDPC		
1111 1000	STPC		
1111 1001	LDPC		
1111 1000	STPC		
1111 1001	LDPC		
1111 1000	STPC		
1111 1001	LDPC		

See page 413 :

https://www.hep.ucl.ac.uk/pbt/wikiData/teaching/FPGA_books/David%20M.%20Harris,%20Sarah%20L.%20Harris%20-%20Digital%20Design%20and%20Computer%20Architecture,%20(2012,%20Morgan%20Kaufmann).pdf

