INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/Alu_Data_Forward.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_data_forward
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/EXE-MEM_latch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_latch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/EX_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/ID-EXE_latch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_latch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/ID_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/IF-ID_latch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_latch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/IF_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/Instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/MEM-WB_latch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_latch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/MEM_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/MUX31.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX31
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/RISCV32I_pipelined.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV32I_pipelined
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/WB_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/branch_comp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_comp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/branch_data_forward.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_data_forward
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
ERROR: [VRFC 10-2989] 'isJalr' is not declared [D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/control_unit.sv:93]
ERROR: [VRFC 10-2989] 'EX_Flush' is not declared [D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/control_unit.sv:94]
ERROR: [VRFC 10-2989] 'Id_Flush' is not declared [D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/control_unit.sv:95]
ERROR: [VRFC 10-2989] 'If_Flush' is not declared [D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/control_unit.sv:96]
ERROR: [VRFC 10-2989] 'Jump' is not declared [D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/control_unit.sv:97]
ERROR: [VRFC 10-8530] module 'control_unit' is ignored due to previous errors [D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/control_unit.sv:3]
