

================================================================
== Vitis HLS Report for 'vel_der'
================================================================
* Date:           Sun May 14 17:33:55 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  31.057 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      423|      423|  21.150 us|  21.150 us|  423|  423|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                             |                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_vel_der_Pipeline_VITIS_LOOP_70_1_fu_112  |vel_der_Pipeline_VITIS_LOOP_70_1  |        5|        5|   0.250 us|   0.250 us|    5|    5|       no|
        |grp_vel_der_Pipeline_sq_sum_loop_fu_131      |vel_der_Pipeline_sq_sum_loop      |        5|        5|   0.250 us|   0.250 us|    5|    5|       no|
        |grp_vel_der_Pipeline_sqrt_loop_fu_139        |vel_der_Pipeline_sqrt_loop        |       83|       83|   4.150 us|   4.150 us|   83|   83|       no|
        |grp_division_fu_145                          |division                          |      203|      203|  10.150 us|  10.150 us|  203|  203|       no|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    149|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   36|    2010|   6405|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     85|    -|
|Register         |        -|    -|     555|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   36|    2565|   6639|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   16|       2|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |grp_division_fu_145                          |division                          |        0|   0|  1187|  1570|    0|
    |mul_140s_140s_140_1_1_U37                    |mul_140s_140s_140_1_1             |        0|  21|     0|  3842|    0|
    |mux_32_80_1_1_U36                            |mux_32_80_1_1                     |        0|   0|     0|    14|    0|
    |grp_vel_der_Pipeline_VITIS_LOOP_70_1_fu_112  |vel_der_Pipeline_VITIS_LOOP_70_1  |        0|   0|   244|   160|    0|
    |grp_vel_der_Pipeline_sq_sum_loop_fu_131      |vel_der_Pipeline_sq_sum_loop      |        0|  15|   166|   329|    0|
    |grp_vel_der_Pipeline_sqrt_loop_fu_139        |vel_der_Pipeline_sqrt_loop        |        0|   0|   413|   490|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |Total                                        |                                  |        0|  36|  2010|  6405|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |r_V_3_fu_214_p1                  |         -|   0|  0|  147|           1|         140|
    |ap_block_state6_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |Total                            |          |   0|  0|  149|           2|         141|
    +---------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  48|          9|    1|          9|
    |ap_return                |   9|          2|   80|        160|
    |grp_division_fu_145_den  |  14|          3|  162|        486|
    |grp_division_fu_145_num  |  14|          3|   80|        240|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  85|         17|  323|        895|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+-----+----+-----+-----------+
    |                           Name                           |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                 |    8|   0|    8|          0|
    |ap_return_preg                                            |   80|   0|   80|          0|
    |grp_division_fu_145_ap_start_reg                          |    1|   0|    1|          0|
    |grp_vel_der_Pipeline_VITIS_LOOP_70_1_fu_112_ap_start_reg  |    1|   0|    1|          0|
    |grp_vel_der_Pipeline_sq_sum_loop_fu_131_ap_start_reg      |    1|   0|    1|          0|
    |grp_vel_der_Pipeline_sqrt_loop_fu_139_ap_start_reg        |    1|   0|    1|          0|
    |sext_ln73_reg_312                                         |  162|   0|  162|          0|
    |tmp_4_reg_299                                             |   80|   0|   80|          0|
    |trunc_ln1453_reg_317                                      |  140|   0|  140|          0|
    |zext_ln84_reg_322                                         |   81|   0|  162|         81|
    +----------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                     |  555|   0|  636|         81|
    +----------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|       vel_der|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|       vel_der|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|       vel_der|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|       vel_der|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|       vel_der|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|       vel_der|  return value|
|ap_return  |  out|   80|  ap_ctrl_hs|       vel_der|  return value|
|p_read     |   in|   80|     ap_none|        p_read|        scalar|
|p_read1    |   in|   80|     ap_none|       p_read1|        scalar|
|p_read2    |   in|   80|     ap_none|       p_read2|        scalar|
|i          |   in|    2|     ap_none|             i|        scalar|
|mu         |   in|   80|     ap_none|            mu|        scalar|
|p_read3    |   in|   80|     ap_none|       p_read3|        scalar|
|p_read4    |   in|   80|     ap_none|       p_read4|        scalar|
|p_read5    |   in|   80|     ap_none|       p_read5|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

