git clone --depth 1 --no-tags https://github.com/lekgolo167/enxor-logic-analyzer.git f:/verilog_sva_gh_scraper/data/full_repos/245350326
git clone --depth 1 --no-tags https://github.com/twomonkeyclub/UART.git f:/verilog_sva_gh_scraper/data/full_repos/240664389
git clone --depth 1 --no-tags https://github.com/VenciFreeman/FFT_ChipDesign.git f:/verilog_sva_gh_scraper/data/full_repos/244888495
git clone --depth 1 --no-tags https://github.com/tongplw/HW-Syn-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/241046470
git clone --depth 1 --no-tags https://github.com/chipsalliance/UHDM-integration-tests.git f:/verilog_sva_gh_scraper/data/full_repos/244386059
git clone --depth 1 --no-tags https://github.com/zhangmozhe/microshift_compression.git f:/verilog_sva_gh_scraper/data/full_repos/246767317
git clone --depth 1 --no-tags https://github.com/betrusted-io/gateware.git f:/verilog_sva_gh_scraper/data/full_repos/243190844
git clone --depth 1 --no-tags https://github.com/grokthis/ucisc.git f:/verilog_sva_gh_scraper/data/full_repos/243712739
git clone --depth 1 --no-tags https://github.com/KoroB14/DVP_to_UDP.git f:/verilog_sva_gh_scraper/data/full_repos/239557256
git clone --depth 1 --no-tags https://github.com/xiaoerlang0359/FPGA-for-svpwm.git f:/verilog_sva_gh_scraper/data/full_repos/246847858
git clone --depth 1 --no-tags https://github.com/gillianGan/ahb_sram_master.git f:/verilog_sva_gh_scraper/data/full_repos/245320092
git clone --depth 1 --no-tags https://github.com/felipesanches/AnotherWorld_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/243148804
git clone --depth 1 --no-tags https://github.com/maxs-well/FIR_Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/243695467
git clone --depth 1 --no-tags https://github.com/emeb/ulx3s_6502.git f:/verilog_sva_gh_scraper/data/full_repos/240641422
git clone --depth 1 --no-tags https://github.com/KevinWang96/Chip-Multi-processor-System-based-on-Cardinal-Bidirectional-Ring-Network-on-chip.git f:/verilog_sva_gh_scraper/data/full_repos/245540990
git clone --depth 1 --no-tags https://github.com/nitheeshkm/sigmoid_tanh_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/245922127
git clone --depth 1 --no-tags https://github.com/mcleod-ideafix/zxuno_spectrum_core.git f:/verilog_sva_gh_scraper/data/full_repos/239391420
git clone --depth 1 --no-tags https://github.com/MorgothCreator/atmega-xmega-soft-core.git f:/verilog_sva_gh_scraper/data/full_repos/239448629
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arduboy_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/240786329
git clone --depth 1 --no-tags https://github.com/risclite/rv32m-multiplier-and-divider.git f:/verilog_sva_gh_scraper/data/full_repos/246777570
git clone --depth 1 --no-tags https://github.com/EECS150/project_skeleton_sp20.git f:/verilog_sva_gh_scraper/data/full_repos/247124950
git clone --depth 1 --no-tags https://github.com/icwiki/ahb_course.git f:/verilog_sva_gh_scraper/data/full_repos/246860105
git clone --depth 1 --no-tags https://github.com/tinyvision-ai-inc/tinyVision_sensai.git f:/verilog_sva_gh_scraper/data/full_repos/243809698
git clone --depth 1 --no-tags https://github.com/jefferie/digital_recognition.git f:/verilog_sva_gh_scraper/data/full_repos/246461103
git clone --depth 1 --no-tags https://github.com/wzk1015/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/245478270
git clone --depth 1 --no-tags https://github.com/JackZhao98/T-rex-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/242911401
git clone --depth 1 --no-tags https://github.com/thomascp/nnCpu.git f:/verilog_sva_gh_scraper/data/full_repos/245135202
git clone --depth 1 --no-tags https://github.com/yuehniu/CNN.frequencyFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/242266310
git clone --depth 1 --no-tags https://github.com/ZipCPU/axidmacheck.git f:/verilog_sva_gh_scraper/data/full_repos/246630323
git clone --depth 1 --no-tags https://github.com/dev-board-tech/hdl-core-riscv-lite.git f:/verilog_sva_gh_scraper/data/full_repos/246657636
git clone --depth 1 --no-tags https://github.com/jinhwindy/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/243425702
git clone --depth 1 --no-tags https://github.com/matbi86/01_ai_accelerator_basic_for_student.git f:/verilog_sva_gh_scraper/data/full_repos/245676869
git clone --depth 1 --no-tags https://github.com/ehw-fit/approx-fpgas.git f:/verilog_sva_gh_scraper/data/full_repos/241305963
git clone --depth 1 --no-tags https://github.com/kunliu7/FPGA-based-image-processing.git f:/verilog_sva_gh_scraper/data/full_repos/246336016
git clone --depth 1 --no-tags https://github.com/dev-board-tech/hdl-core-mega-xmega.git f:/verilog_sva_gh_scraper/data/full_repos/246677186
git clone --depth 1 --no-tags https://github.com/RobertRWu/Dynamic-Pipeline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/244102241
git clone --depth 1 --no-tags https://github.com/ExerciseBook/MIPSModel.git f:/verilog_sva_gh_scraper/data/full_repos/245568290
git clone --depth 1 --no-tags https://github.com/wangchenxuhit/iVerilogLab.git f:/verilog_sva_gh_scraper/data/full_repos/246990007
git clone --depth 1 --no-tags https://github.com/marsohod4you/UsbHost.git f:/verilog_sva_gh_scraper/data/full_repos/244686033
git clone --depth 1 --no-tags https://github.com/TheWrangler/PSTR17R5B.git f:/verilog_sva_gh_scraper/data/full_repos/240472290
git clone --depth 1 --no-tags https://github.com/KevinWang96/EE599_YihaoWang_7410178057.git f:/verilog_sva_gh_scraper/data/full_repos/245535440
git clone --depth 1 --no-tags https://github.com/Column1018/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/241545942
git clone --depth 1 --no-tags https://github.com/nietzhuang/2019-CIC-Contest---Image-Convolutional-Circuit-Design.git f:/verilog_sva_gh_scraper/data/full_repos/243442571
git clone --depth 1 --no-tags https://github.com/RobertRWu/Static-Pipeline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/244101169
git clone --depth 1 --no-tags https://github.com/herocodemaster/dls_cores.git f:/verilog_sva_gh_scraper/data/full_repos/243195463
git clone --depth 1 --no-tags https://github.com/danielholanda/LeBug.git f:/verilog_sva_gh_scraper/data/full_repos/245007922
git clone --depth 1 --no-tags https://github.com/akita11/MandelbrotTangNano.git f:/verilog_sva_gh_scraper/data/full_repos/244790973
git clone --depth 1 --no-tags https://github.com/josh-macfie/sonarSense.git f:/verilog_sva_gh_scraper/data/full_repos/242370659
git clone --depth 1 --no-tags https://github.com/sdadsp/LEDMAT3.git f:/verilog_sva_gh_scraper/data/full_repos/242809748
git clone --depth 1 --no-tags https://github.com/SymbioticEDA/traffic-lights.git f:/verilog_sva_gh_scraper/data/full_repos/241943962
git clone --depth 1 --no-tags https://github.com/isuckatdrifting/verilog-dvp.git f:/verilog_sva_gh_scraper/data/full_repos/245328418
git clone --depth 1 --no-tags https://github.com/searsm8/MSDAP.git f:/verilog_sva_gh_scraper/data/full_repos/245486439
git clone --depth 1 --no-tags https://github.com/riple/triple-speed-ethernet-tester.git f:/verilog_sva_gh_scraper/data/full_repos/242730890
git clone --depth 1 --no-tags https://github.com/susiejojo/MIPS_processor.git f:/verilog_sva_gh_scraper/data/full_repos/246672981
git clone --depth 1 --no-tags https://github.com/dev-board-tech/hdl-core-common.git f:/verilog_sva_gh_scraper/data/full_repos/246656646
git clone --depth 1 --no-tags https://github.com/mcupro/simple-FSK.git f:/verilog_sva_gh_scraper/data/full_repos/242940093
git clone --depth 1 --no-tags https://github.com/denchu314/denchu_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/243966621
git clone --depth 1 --no-tags https://github.com/vipinkmenon/imageFilterIP.git f:/verilog_sva_gh_scraper/data/full_repos/245827910
git clone --depth 1 --no-tags https://github.com/vlvassilev/network-interconnect-tester-cores.git f:/verilog_sva_gh_scraper/data/full_repos/243875119
git clone --depth 1 --no-tags https://github.com/pcornier/coco2.git f:/verilog_sva_gh_scraper/data/full_repos/239489807
git clone --depth 1 --no-tags https://github.com/trivedidvijen/SPI-to-I2C-Protocol-Conversion-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/240924219
git clone --depth 1 --no-tags https://github.com/xingyuuchen/Pipeline-CPU-mips32.git f:/verilog_sva_gh_scraper/data/full_repos/245791882
git clone --depth 1 --no-tags https://github.com/scarv/aes-risc-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/247102052
git clone --depth 1 --no-tags https://github.com/fumimaker/Hello_TangPrimer.git f:/verilog_sva_gh_scraper/data/full_repos/245985399
git clone --depth 1 --no-tags https://github.com/KSM479/BIST-Module-for-256x4b-SRAM.git f:/verilog_sva_gh_scraper/data/full_repos/240832361
git clone --depth 1 --no-tags https://github.com/JB-toriel/MIPS-R2000.git f:/verilog_sva_gh_scraper/data/full_repos/245488842
git clone --depth 1 --no-tags https://github.com/jefferie/multi-function-digital-clock.git f:/verilog_sva_gh_scraper/data/full_repos/241588822
git clone --depth 1 --no-tags https://github.com/yutongshen/VLSI-Face-Detection-SoC.git f:/verilog_sva_gh_scraper/data/full_repos/240420193
git clone --depth 1 --no-tags https://github.com/hww/XiBus.git f:/verilog_sva_gh_scraper/data/full_repos/239597798
git clone --depth 1 --no-tags https://github.com/TheWrangler/bpsk_sin_sim.git f:/verilog_sva_gh_scraper/data/full_repos/242907023
git clone --depth 1 --no-tags https://github.com/Dhiraj03/MIPSALU_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/247023228
git clone --depth 1 --no-tags https://github.com/smita181298/MACUnit.git f:/verilog_sva_gh_scraper/data/full_repos/245398417
git clone --depth 1 --no-tags https://github.com/Aaronzb/e203_opensource.git f:/verilog_sva_gh_scraper/data/full_repos/240889326
git clone --depth 1 --no-tags https://github.com/litex-hub/pythondata-cpu-picorv32.git f:/verilog_sva_gh_scraper/data/full_repos/242440829
git clone --depth 1 --no-tags https://github.com/RobertRWu/VGA-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/244098993
git clone --depth 1 --no-tags https://github.com/TomLBZ/EE2026_FinalProject2020S1.git f:/verilog_sva_gh_scraper/data/full_repos/247106433
git clone --depth 1 --no-tags https://github.com/JustBrenkman/riscv_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/240599263
git clone --depth 1 --no-tags https://github.com/wisdom1972/RISCV_in_Efinix_Trion.git f:/verilog_sva_gh_scraper/data/full_repos/241358214
git clone --depth 1 --no-tags https://github.com/nietzhuang/2019-CIC-Contest---IoT-Data-Filtering.git f:/verilog_sva_gh_scraper/data/full_repos/247000218
git clone --depth 1 --no-tags https://github.com/mbekmyrz/lstm.git f:/verilog_sva_gh_scraper/data/full_repos/245122044
git clone --depth 1 --no-tags https://github.com/AMITROY71/DIJKSTRA-S-SHORTEST-PATH-IN-HARDWARE.git f:/verilog_sva_gh_scraper/data/full_repos/242318141
git clone --depth 1 --no-tags https://github.com/Mockingjay1316/MacroMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/241865445
git clone --depth 1 --no-tags https://github.com/canesche/hdl_code.git f:/verilog_sva_gh_scraper/data/full_repos/242765087
git clone --depth 1 --no-tags https://github.com/Sh-Zh-7/tiny-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/244264359
git clone --depth 1 --no-tags https://github.com/cppbear/FPGA-Project.git f:/verilog_sva_gh_scraper/data/full_repos/239098083
git clone --depth 1 --no-tags https://github.com/dh73/Reactive_Synthesis.git f:/verilog_sva_gh_scraper/data/full_repos/241803344
git clone --depth 1 --no-tags https://github.com/ppguo/UCSB-ECE-154A-COMP-ARCH.git f:/verilog_sva_gh_scraper/data/full_repos/241604177
git clone --depth 1 --no-tags https://github.com/MrNullPointer/BIST-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/244466833
git clone --depth 1 --no-tags https://github.com/sensille/conan_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/240939364
git clone --depth 1 --no-tags https://github.com/nehaprabhu1718/Simple-Verilog---Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/244454648
git clone --depth 1 --no-tags https://github.com/vanjoe/ORCA.git f:/verilog_sva_gh_scraper/data/full_repos/244432840
git clone --depth 1 --no-tags https://github.com/z80-ro/verilog-tests.git f:/verilog_sva_gh_scraper/data/full_repos/247167016
git clone --depth 1 --no-tags https://github.com/osafune/usjtag.git f:/verilog_sva_gh_scraper/data/full_repos/244702381
git clone --depth 1 --no-tags https://github.com/dh73/Model_Checking_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/240346150
git clone --depth 1 --no-tags https://github.com/abinayg/verilog_examples.git f:/verilog_sva_gh_scraper/data/full_repos/240055356
git clone --depth 1 --no-tags https://github.com/SHIELDJY/ZhixinTongde_WJ100.git f:/verilog_sva_gh_scraper/data/full_repos/244574729
git clone --depth 1 --no-tags https://github.com/meghnamandava/Bit-Fusion-Analysis.git f:/verilog_sva_gh_scraper/data/full_repos/240800257
git clone --depth 1 --no-tags https://github.com/JianmingTONG/Activation-Func.git f:/verilog_sva_gh_scraper/data/full_repos/245553545
git clone --depth 1 --no-tags https://github.com/ToufiqurChowdhury/DMFB-Train-Transportation-FPGA-App.git f:/verilog_sva_gh_scraper/data/full_repos/239253566
git clone --depth 1 --no-tags https://github.com/trifling-mips/trifling-mips.git f:/verilog_sva_gh_scraper/data/full_repos/243282051
