`timescale 1ns / 1ps

////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer:
//
// Create Date:   06:42:42 05/27/2019
// Design Name:   blinking_leds
// Module Name:   /home/ise/blinking_leds/blinking_leds_test.v
// Project Name:  blinking_leds
// Target Device:  
// Tool versions:  
// Description: 
//
// Verilog Test Fixture created by ISE for module: blinking_leds
//
// Dependencies:
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
////////////////////////////////////////////////////////////////////////////////

module blinking_leds_test;

	// Inputs
	reg a;
	reg b;

	// Outputs
	integer temp = 1;
	// Instantiate the Unit Under Test (UUT)
	blinking_leds uut (
		.a(a), 
		.b(b), 
		.led(led)
	);

	initial begin
		a=0;
		b=0;
	end
	
	always begin
		#50 a = ~a;
	end
	
	always begin
		if(temp==1)
		begin
		#25;
		temp =0 ;
		end
		#50 b = ~b;
	end
	
      
endmodule

