#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5d8a1b8b6a60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5d8a1b8b98a0 .scope module, "axis_bram_tb" "axis_bram_tb" 3 3;
 .timescale -9 -10;
P_0x5d8a1b8b6c90 .param/l "CLK_PERIOD" 0 3 9, +C4<00000000000000000000000000001010>;
P_0x5d8a1b8b6cd0 .param/l "C_S_AXIS_TDATA_WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
P_0x5d8a1b8b6d10 .param/l "READY_PATTERN" 0 3 67, +C4<00000000000000000000000000000000>;
P_0x5d8a1b8b6d50 .param/l "SRC_ADDR_MAX" 0 3 8, +C4<00000000000000000000010000000000>;
P_0x5d8a1b8b6d90 .param/l "SRC_ADDR_WIDTH" 0 3 7, +C4<00000000000000000000000000001100>;
L_0x5d8a1b8b6f40 .functor BUFZ 32, v0x5d8a1b916030_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5d8a1b915d90_0 .var/i "custom_index", 31 0;
v0x5d8a1b915e90_0 .var/i "i", 31 0;
v0x5d8a1b915f70_0 .var "mem_pipeline1", 31 0;
v0x5d8a1b916030_0 .var "mem_pipeline2", 31 0;
v0x5d8a1b916110_0 .var "mem_valid_pipeline1", 0 0;
v0x5d8a1b9161d0_0 .var "mem_valid_pipeline2", 0 0;
v0x5d8a1b916290 .array "memory", 1023 0, 31 0;
v0x5d8a1b916350 .array "pattern_custom", 15 0, 31 0;
v0x5d8a1b916410_0 .var/i "ready_counter", 31 0;
v0x5d8a1b9164f0_0 .var "tb_clk", 0 0;
v0x5d8a1b916590_0 .net "tb_done", 0 0, L_0x5d8a1b916f70;  1 drivers
v0x5d8a1b916630_0 .var "tb_resetn", 0 0;
v0x5d8a1b9166d0_0 .net "tb_src_addr", 11 0, L_0x5d8a1b8c5930;  1 drivers
v0x5d8a1b916770_0 .net "tb_src_data", 31 0, L_0x5d8a1b8b6f40;  1 drivers
L_0x749d1949f0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d8a1b916840_0 .net "tb_src_enable", 0 0, L_0x749d1949f0a8;  1 drivers
L_0x749d1949f018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d8a1b916910_0 .net "tb_src_ready", 0 0, L_0x749d1949f018;  1 drivers
v0x5d8a1b9169e0_0 .net "tb_tdata", 31 0, L_0x5d8a1b9173a0;  1 drivers
v0x5d8a1b916ab0_0 .net "tb_tlast", 0 0, L_0x5d8a1b917560;  1 drivers
v0x5d8a1b916b80_0 .var "tb_tready", 0 0;
v0x5d8a1b916c50_0 .net "tb_tstrb", 3 0, L_0x5d8a1b9174a0;  1 drivers
v0x5d8a1b916d20_0 .net "tb_tvalid", 0 0, L_0x5d8a1b917670;  1 drivers
v0x5d8a1b916df0_0 .var/i "transaction_count", 31 0;
E_0x5d8a1b8c5170 .event edge, v0x5d8a1b915090_0;
E_0x5d8a1b8c56a0 .event posedge, v0x5d8a1b8c7440_0;
S_0x5d8a1b8b7d40 .scope module, "dut" "AXI_BRAM2STREAM_MASTER" 3 146, 4 5 0, S_0x5d8a1b8b98a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "S_AXIS_ACLK";
    .port_info 1 /INPUT 1 "S_AXIS_ARESETN";
    .port_info 2 /INPUT 1 "S_AXIS_TREADY";
    .port_info 3 /OUTPUT 32 "S_AXIS_TDATA";
    .port_info 4 /OUTPUT 4 "S_AXIS_TSTRB";
    .port_info 5 /OUTPUT 1 "S_AXIS_TLAST";
    .port_info 6 /OUTPUT 1 "S_AXIS_TVALID";
    .port_info 7 /OUTPUT 12 "src_addr";
    .port_info 8 /INPUT 32 "src_data";
    .port_info 9 /INPUT 1 "src_ready";
    .port_info 10 /OUTPUT 1 "src_enable";
    .port_info 11 /OUTPUT 1 "done";
P_0x5d8a1b8efa80 .param/l "AXIS_BUSY" 0 4 49, C4<00>;
P_0x5d8a1b8efac0 .param/l "AXIS_DONE" 0 4 50, C4<10>;
P_0x5d8a1b8efb00 .param/l "AXIS_IDLE" 0 4 48, C4<01>;
P_0x5d8a1b8efb40 .param/l "AXIS_WAIT" 0 4 51, C4<11>;
P_0x5d8a1b8efb80 .param/l "C_S_AXIS_TDATA_WIDTH" 0 4 6, +C4<00000000000000000000000000100000>;
P_0x5d8a1b8efbc0 .param/l "DATA_WIDTH" 1 4 34, +C4<00000000000000000000000000100000>;
P_0x5d8a1b8efc00 .param/l "SRC_ADDR_MAX" 0 4 8, +C4<00000000000000000000010000000000>;
P_0x5d8a1b8efc40 .param/l "SRC_ADDR_WIDTH" 0 4 7, +C4<00000000000000000000000000001100>;
L_0x5d8a1b8bdae0 .functor AND 1, v0x5d8a1b915650_0, L_0x5d8a1b917290, C4<1>, C4<1>;
L_0x5d8a1b8c5930 .functor BUFZ 12, v0x5d8a1b914ef0_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x5d8a1b8f54a0 .functor BUFZ 1, v0x5d8a1b9164f0_0, C4<0>, C4<0>, C4<0>;
L_0x5d8a1b9171a0 .functor BUFZ 1, v0x5d8a1b916630_0, C4<0>, C4<0>, C4<0>;
L_0x5d8a1b917290 .functor BUFZ 1, v0x5d8a1b916b80_0, C4<0>, C4<0>, C4<0>;
L_0x5d8a1b9173a0 .functor BUFZ 32, v0x5d8a1b9153d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5d8a1b9174a0 .functor BUFZ 4, v0x5d8a1b915570_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5d8a1b917560 .functor BUFZ 1, v0x5d8a1b9154b0_0, C4<0>, C4<0>, C4<0>;
L_0x5d8a1b917670 .functor BUFZ 1, v0x5d8a1b915650_0, C4<0>, C4<0>, C4<0>;
v0x5d8a1b8c7440_0 .net "S_AXIS_ACLK", 0 0, v0x5d8a1b9164f0_0;  1 drivers
v0x5d8a1b8d6840_0 .net "S_AXIS_ARESETN", 0 0, v0x5d8a1b916630_0;  1 drivers
v0x5d8a1b8d6c30_0 .net "S_AXIS_TDATA", 31 0, L_0x5d8a1b9173a0;  alias, 1 drivers
v0x5d8a1b8d6490_0 .net "S_AXIS_TLAST", 0 0, L_0x5d8a1b917560;  alias, 1 drivers
v0x5d8a1b8c0bc0_0 .net "S_AXIS_TREADY", 0 0, v0x5d8a1b916b80_0;  1 drivers
v0x5d8a1b8ee8e0_0 .net "S_AXIS_TSTRB", 3 0, L_0x5d8a1b9174a0;  alias, 1 drivers
v0x5d8a1b8bdc40_0 .net "S_AXIS_TVALID", 0 0, L_0x5d8a1b917670;  alias, 1 drivers
L_0x749d1949f060 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5d8a1b914af0_0 .net/2u *"_ivl_2", 1 0, L_0x749d1949f060;  1 drivers
v0x5d8a1b914bd0_0 .net "aclk", 0 0, L_0x5d8a1b8f54a0;  1 drivers
v0x5d8a1b914c90_0 .net "aresetn", 0 0, L_0x5d8a1b9171a0;  1 drivers
v0x5d8a1b914d50_0 .net "axis_handshake", 0 0, L_0x5d8a1b8bdae0;  1 drivers
v0x5d8a1b914e10_0 .var "axis_state", 1 0;
v0x5d8a1b914ef0_0 .var "counter", 11 0;
v0x5d8a1b914fd0 .array "data_queue", 0 2, 31 0;
v0x5d8a1b915090_0 .net "done", 0 0, L_0x5d8a1b916f70;  alias, 1 drivers
v0x5d8a1b915150_0 .var/i "i", 31 0;
v0x5d8a1b915230_0 .net "i_ready", 0 0, L_0x5d8a1b917290;  1 drivers
v0x5d8a1b9152f0_0 .var "latency_counter", 2 0;
v0x5d8a1b9153d0_0 .var "o_data", 31 0;
v0x5d8a1b9154b0_0 .var "o_last", 0 0;
v0x5d8a1b915570_0 .var "o_strb", 3 0;
v0x5d8a1b915650_0 .var "o_valid", 0 0;
v0x5d8a1b915710_0 .var "queue_head", 1 0;
v0x5d8a1b9157f0_0 .var "sent_data", 11 0;
v0x5d8a1b9158d0_0 .net "src_addr", 11 0, L_0x5d8a1b8c5930;  alias, 1 drivers
v0x5d8a1b9159b0_0 .net "src_data", 31 0, L_0x5d8a1b8b6f40;  alias, 1 drivers
v0x5d8a1b915a90_0 .net "src_enable", 0 0, L_0x749d1949f0a8;  alias, 1 drivers
v0x5d8a1b915b50_0 .net "src_ready", 0 0, L_0x749d1949f018;  alias, 1 drivers
E_0x5d8a1b8c5450 .event posedge, v0x5d8a1b914bd0_0;
L_0x5d8a1b916f70 .cmp/eq 2, v0x5d8a1b914e10_0, L_0x749d1949f060;
    .scope S_0x5d8a1b8b7d40;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d8a1b914e10_0, 0, 2;
    %end;
    .thread T_0, $init;
    .scope S_0x5d8a1b8b7d40;
T_1 ;
    %wait E_0x5d8a1b8c5450;
    %load/vec4 v0x5d8a1b914c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5d8a1b914e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8a1b9154b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8a1b915650_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5d8a1b915570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5d8a1b915710_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5d8a1b9152f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5d8a1b914ef0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5d8a1b9157f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5d8a1b914e10_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x5d8a1b915b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5d8a1b914e10_0, 0;
T_1.4 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5d8a1b914e10_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x5d8a1b914d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x5d8a1b915710_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0x5d8a1b915710_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5d8a1b915710_0, 0;
T_1.10 ;
    %load/vec4 v0x5d8a1b914ef0_0;
    %pad/u 32;
    %cmpi/u 1023, 0, 32;
    %jmp/0xz  T_1.12, 5;
    %load/vec4 v0x5d8a1b914ef0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x5d8a1b914ef0_0, 0;
T_1.12 ;
    %load/vec4 v0x5d8a1b9157f0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x5d8a1b9157f0_0, 0;
    %load/vec4 v0x5d8a1b9157f0_0;
    %pad/u 32;
    %cmpi/e 1022, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d8a1b9154b0_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0x5d8a1b9157f0_0;
    %pad/u 32;
    %cmpi/u 1023, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.16, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5d8a1b914e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8a1b915650_0, 0;
T_1.16 ;
T_1.15 ;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x5d8a1b915710_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_1.18, 4;
    %load/vec4 v0x5d8a1b915710_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x5d8a1b915710_0, 0;
T_1.18 ;
T_1.9 ;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x5d8a1b914e10_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.20, 4;
    %load/vec4 v0x5d8a1b914ef0_0;
    %pad/u 32;
    %cmpi/u 1023, 0, 32;
    %jmp/0xz  T_1.22, 5;
    %load/vec4 v0x5d8a1b914ef0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x5d8a1b914ef0_0, 0;
T_1.22 ;
    %load/vec4 v0x5d8a1b915710_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.24, 4;
    %load/vec4 v0x5d8a1b915710_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x5d8a1b915710_0, 0;
T_1.24 ;
    %load/vec4 v0x5d8a1b9152f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5d8a1b9152f0_0, 0;
    %load/vec4 v0x5d8a1b9152f0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.26, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5d8a1b914e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d8a1b915650_0, 0;
T_1.26 ;
    %jmp T_1.21;
T_1.20 ;
    %load/vec4 v0x5d8a1b914e10_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_1.28, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8a1b9154b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8a1b915650_0, 0;
T_1.28 ;
T_1.21 ;
T_1.7 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5d8a1b8b7d40;
T_2 ;
    %wait E_0x5d8a1b8c5450;
    %load/vec4 v0x5d8a1b914c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8a1b9153d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8a1b915150_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x5d8a1b915150_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5d8a1b915150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d8a1b914fd0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5d8a1b915150_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5d8a1b915150_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5d8a1b915710_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5d8a1b914fd0, 4;
    %assign/vec4 v0x5d8a1b9153d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8a1b915150_0, 0, 32;
T_2.4 ;
    %load/vec4 v0x5d8a1b915150_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0x5d8a1b915150_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5d8a1b914fd0, 4;
    %ix/getv/s 3, v0x5d8a1b915150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d8a1b914fd0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5d8a1b915150_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5d8a1b915150_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %load/vec4 v0x5d8a1b9159b0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d8a1b914fd0, 0, 4;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5d8a1b8b98a0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8a1b916410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8a1b915d90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8a1b916df0_0, 0, 32;
    %end;
    .thread T_3, $init;
    .scope S_0x5d8a1b8b98a0;
T_4 ;
    %wait E_0x5d8a1b8c56a0;
    %load/vec4 v0x5d8a1b916630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8a1b915f70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8a1b916030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8a1b916110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8a1b9161d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5d8a1b916840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/getv 4, v0x5d8a1b9166d0_0;
    %load/vec4a v0x5d8a1b916290, 4;
    %assign/vec4 v0x5d8a1b915f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d8a1b916110_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8a1b915f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8a1b916110_0, 0;
T_4.3 ;
    %load/vec4 v0x5d8a1b915f70_0;
    %assign/vec4 v0x5d8a1b916030_0, 0;
    %load/vec4 v0x5d8a1b916110_0;
    %assign/vec4 v0x5d8a1b9161d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5d8a1b8b98a0;
T_5 ;
    %wait E_0x5d8a1b8c56a0;
    %load/vec4 v0x5d8a1b916630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8a1b916b80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8a1b916410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8a1b915d90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d8a1b916b80_0, 0;
    %jmp T_5.9;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d8a1b916b80_0, 0;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x5d8a1b916b80_0;
    %inv;
    %assign/vec4 v0x5d8a1b916b80_0, 0;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x5d8a1b916410_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5d8a1b916410_0, 0;
    %load/vec4 v0x5d8a1b916410_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d8a1b916b80_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x5d8a1b916410_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8a1b916b80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8a1b916410_0, 0;
T_5.12 ;
T_5.11 ;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x5d8a1b916410_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5d8a1b916410_0, 0;
    %load/vec4 v0x5d8a1b916410_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d8a1b916b80_0, 0;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v0x5d8a1b916410_0;
    %cmpi/s 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.16, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8a1b916b80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8a1b916410_0, 0;
    %jmp T_5.17;
T_5.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8a1b916b80_0, 0;
T_5.17 ;
T_5.15 ;
    %jmp T_5.9;
T_5.6 ;
    %vpi_func 3 110 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %assign/vec4 v0x5d8a1b916b80_0, 0;
    %jmp T_5.9;
T_5.7 ;
    %ix/getv/s 4, v0x5d8a1b915d90_0;
    %load/vec4a v0x5d8a1b916350, 4;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5d8a1b916b80_0, 0;
    %load/vec4 v0x5d8a1b915d90_0;
    %addi 1, 0, 32;
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %assign/vec4 v0x5d8a1b915d90_0, 0;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5d8a1b8b98a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8a1b9164f0_0, 0, 1;
T_6.0 ;
    %delay 50, 0;
    %load/vec4 v0x5d8a1b9164f0_0;
    %inv;
    %store/vec4 v0x5d8a1b9164f0_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x5d8a1b8b98a0;
T_7 ;
    %wait E_0x5d8a1b8c56a0;
    %load/vec4 v0x5d8a1b916d20_0;
    %load/vec4 v0x5d8a1b916b80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5d8a1b916df0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8a1b916df0_0, 0, 32;
    %vpi_call/w 3 136 "$display", "[%0t] Transaction #%0d: TDATA=0x%08h, TLAST=%b", $time, v0x5d8a1b916df0_0, v0x5d8a1b9169e0_0, v0x5d8a1b916ab0_0 {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5d8a1b8b98a0;
T_8 ;
    %vpi_call/w 3 165 "$dumpfile", "axis_bram_tb.vcd" {0 0 0};
    %vpi_call/w 3 166 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5d8a1b8b98a0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8a1b915e90_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x5d8a1b915e90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 2684354560, 0, 32;
    %load/vec4 v0x5d8a1b915e90_0;
    %add;
    %ix/getv/s 4, v0x5d8a1b915e90_0;
    %store/vec4a v0x5d8a1b916290, 4, 0;
    %load/vec4 v0x5d8a1b915e90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8a1b915e90_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5d8a1b916350, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5d8a1b916350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5d8a1b916350, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5d8a1b916350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5d8a1b916350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5d8a1b916350, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5d8a1b916350, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5d8a1b916350, 4, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5d8a1b915e90_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x5d8a1b915e90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 1, 0, 32;
    %ix/getv/s 4, v0x5d8a1b915e90_0;
    %store/vec4a v0x5d8a1b916350, 4, 0;
    %load/vec4 v0x5d8a1b915e90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8a1b915e90_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8a1b916630_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8a1b916df0_0, 0, 32;
    %vpi_call/w 3 190 "$display", "=== AXI BRAM Serializer Testbench ===" {0 0 0};
    %vpi_call/w 3 191 "$display", "TREADY Pattern: %0d", P_0x5d8a1b8b6d10 {0 0 0};
    %vpi_call/w 3 192 "$display", "Memory Latency: 2 cycles" {0 0 0};
    %vpi_call/w 3 193 "$display", "=====================================" {0 0 0};
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8a1b916630_0, 0, 1;
    %vpi_call/w 3 198 "$display", "[%0t] Reset released", $time {0 0 0};
T_8.4 ;
    %load/vec4 v0x5d8a1b916590_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.5, 6;
    %wait E_0x5d8a1b8c5170;
    %jmp T_8.4;
T_8.5 ;
    %vpi_call/w 3 202 "$display", "[%0t] Transfer complete! Total transactions: %0d", $time, v0x5d8a1b916df0_0 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 3 208 "$display", "=== Simulation Complete ===" {0 0 0};
    %vpi_call/w 3 209 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5d8a1b8b98a0;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 215 "$display", "ERROR: Simulation timeout!" {0 0 0};
    %vpi_call/w 3 216 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "axis_bram_tb.v";
    "axis_bram_serializer.v";
