vendor_name = ModelSim
source_file = 1, H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/reg.vhd
source_file = 1, H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/reg_simulation.vwf
source_file = 1, H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/ALU.vhd
source_file = 1, H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU.vhd
source_file = 1, H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/ALU_simulation.vwf
source_file = 1, H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU_simulation.vwf
source_file = 1, H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/Execution.vhd
source_file = 1, H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/ProgCnt.vhd
source_file = 1, H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/ProgCnt_simulation.vwf
source_file = 1, H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/FlagReg.vhd
source_file = 1, H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/FlagReg_simulation.vwf
source_file = 1, H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/AddrLatch.vhd
source_file = 1, H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/AddrLatch_simulation.vwf
source_file = 1, H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/DataBuffer.vhd
source_file = 1, H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/DataBuffer_simulation.vwf
source_file = 1, H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/Ireg.vhd
source_file = 1, H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/Ireg_simulation.vwf
source_file = 1, H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/Execution_simulation.vwf
source_file = 1, H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/AddressDecoder.vhd
source_file = 1, h:/quartusprime/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, h:/quartusprime/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, h:/quartusprime/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, h:/quartusprime/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/db/CPU-1.cbx.xml
design_name = AddressDecoder
instance = comp, \RAMsel~output\, RAMsel~output, AddressDecoder, 1
instance = comp, \ROMsel~output\, ROMsel~output, AddressDecoder, 1
instance = comp, \IOsel~output\, IOsel~output, AddressDecoder, 1
instance = comp, \AddressIn[6]~input\, AddressIn[6]~input, AddressDecoder, 1
instance = comp, \AddressIn[8]~input\, AddressIn[8]~input, AddressDecoder, 1
instance = comp, \AddressIn[9]~input\, AddressIn[9]~input, AddressDecoder, 1
instance = comp, \AddressIn[10]~input\, AddressIn[10]~input, AddressDecoder, 1
instance = comp, \AddressIn[11]~input\, AddressIn[11]~input, AddressDecoder, 1
instance = comp, \Equal0~0\, Equal0~0, AddressDecoder, 1
instance = comp, \AddressIn[12]~input\, AddressIn[12]~input, AddressDecoder, 1
instance = comp, \AddressIn[13]~input\, AddressIn[13]~input, AddressDecoder, 1
instance = comp, \AddressIn[14]~input\, AddressIn[14]~input, AddressDecoder, 1
instance = comp, \AddressIn[15]~input\, AddressIn[15]~input, AddressDecoder, 1
instance = comp, \Equal0~1\, Equal0~1, AddressDecoder, 1
instance = comp, \AddressIn[7]~input\, AddressIn[7]~input, AddressDecoder, 1
instance = comp, \Equal1~0\, Equal1~0, AddressDecoder, 1
instance = comp, \Equal0~2\, Equal0~2, AddressDecoder, 1
instance = comp, \AddressIn[0]~input\, AddressIn[0]~input, AddressDecoder, 1
instance = comp, \AddressIn[1]~input\, AddressIn[1]~input, AddressDecoder, 1
instance = comp, \AddressIn[2]~input\, AddressIn[2]~input, AddressDecoder, 1
instance = comp, \AddressIn[3]~input\, AddressIn[3]~input, AddressDecoder, 1
instance = comp, \Equal2~0\, Equal2~0, AddressDecoder, 1
instance = comp, \AddressIn[4]~input\, AddressIn[4]~input, AddressDecoder, 1
instance = comp, \AddressIn[5]~input\, AddressIn[5]~input, AddressDecoder, 1
instance = comp, \Equal2~1\, Equal2~1, AddressDecoder, 1
instance = comp, \Equal2~2\, Equal2~2, AddressDecoder, 1
