// Seed: 3635381715
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_10;
  wire id_11;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd94,
    parameter id_6 = 32'd16
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire _id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_5,
      id_5,
      id_4,
      id_3,
      id_5
  );
  output wire id_1;
  wire _id_6;
  tri0 [id_6 : 1  ==  id_2] id_7;
  assign id_7 = -1;
endmodule
