

================================================================
== Vitis HLS Report for 'update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14'
================================================================
* Date:           Wed Dec 20 21:42:42 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      787|      787|  7.870 us|  7.870 us|  787|  787|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_215_13_VITIS_LOOP_216_14  |      785|      785|        22|          4|          1|   192|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 4, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.25>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%norm = alloca i32 1"   --->   Operation 25 'alloca' 'norm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 26 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 27 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten33 = alloca i32 1"   --->   Operation 28 'alloca' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights3, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.84ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten33"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 31 [1/1] (0.84ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 32 [1/1] (0.84ns)   --->   "%store_ln0 = store i2 0, i2 %j"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 33 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 0, i64 %norm"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc179"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i_4 = load i7 %i"   --->   Operation 35 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten33_load = load i8 %indvar_flatten33" [backprop.c:215]   --->   Operation 36 'load' 'indvar_flatten33_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i7 %i_4" [backprop.c:215]   --->   Operation 37 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_4"   --->   Operation 38 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty, i2 0"   --->   Operation 39 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.35ns)   --->   "%empty_34 = sub i8 %p_shl, i8 %zext_ln215" [backprop.c:215]   --->   Operation 40 'sub' 'empty_34' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 41 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.86ns)   --->   "%icmp_ln215 = icmp_eq  i8 %indvar_flatten33_load, i8 192" [backprop.c:215]   --->   Operation 42 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.35ns)   --->   "%add_ln215 = add i8 %indvar_flatten33_load, i8 1" [backprop.c:215]   --->   Operation 43 'add' 'add_ln215' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %icmp_ln215, void %for.inc182, void %for.inc200.preheader.exitStub" [backprop.c:215]   --->   Operation 44 'br' 'br_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [backprop.c:216]   --->   Operation 45 'load' 'j_load' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.48ns)   --->   "%icmp_ln216 = icmp_eq  i2 %j_load, i2 3" [backprop.c:216]   --->   Operation 46 'icmp' 'icmp_ln216' <Predicate = (!icmp_ln215)> <Delay = 0.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.49ns)   --->   "%select_ln215 = select i1 %icmp_ln216, i2 0, i2 %j_load" [backprop.c:215]   --->   Operation 47 'select' 'select_ln215' <Predicate = (!icmp_ln215)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.27ns)   --->   "%add_ln215_1 = add i7 %i_4, i7 1" [backprop.c:215]   --->   Operation 48 'add' 'add_ln215_1' <Predicate = (!icmp_ln215)> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i7 %add_ln215_1" [backprop.c:215]   --->   Operation 49 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%empty_36 = trunc i7 %add_ln215_1" [backprop.c:215]   --->   Operation 50 'trunc' 'empty_36' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_36, i2 0" [backprop.c:215]   --->   Operation 51 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.35ns)   --->   "%p_mid131 = sub i8 %p_shl_mid1, i8 %zext_ln215_1" [backprop.c:215]   --->   Operation 52 'sub' 'p_mid131' <Predicate = (!icmp_ln215)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln217)   --->   "%select_ln215_1 = select i1 %icmp_ln216, i8 %p_mid131, i8 %empty_34" [backprop.c:215]   --->   Operation 53 'select' 'select_ln215_1' <Predicate = (!icmp_ln215)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln217)   --->   "%j_4_cast = zext i2 %select_ln215" [backprop.c:215]   --->   Operation 54 'zext' 'j_4_cast' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.35ns) (out node of the LUT)   --->   "%add_ln217 = add i8 %j_4_cast, i8 %select_ln215_1" [backprop.c:217]   --->   Operation 55 'add' 'add_ln217' <Predicate = (!icmp_ln215)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i8 %add_ln217" [backprop.c:217]   --->   Operation 56 'zext' 'zext_ln217' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%d_weights3_addr = getelementptr i64 %d_weights3, i64 0, i64 %zext_ln217" [backprop.c:217]   --->   Operation 57 'getelementptr' 'd_weights3_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (2.26ns)   --->   "%d_weights3_load = load i8 %d_weights3_addr" [backprop.c:217]   --->   Operation 58 'load' 'd_weights3_load' <Predicate = (!icmp_ln215)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%weights3_addr = getelementptr i64 %weights3, i64 0, i64 %zext_ln217" [backprop.c:217]   --->   Operation 59 'getelementptr' 'weights3_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.85ns)   --->   "%add_ln216 = add i2 %select_ln215, i2 1" [backprop.c:216]   --->   Operation 60 'add' 'add_ln216' <Predicate = (!icmp_ln215)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.84ns)   --->   "%store_ln216 = store i8 %add_ln215, i8 %indvar_flatten33" [backprop.c:216]   --->   Operation 61 'store' 'store_ln216' <Predicate = (!icmp_ln215)> <Delay = 0.84>
ST_1 : Operation 62 [1/1] (0.84ns)   --->   "%store_ln216 = store i2 %add_ln216, i2 %j" [backprop.c:216]   --->   Operation 62 'store' 'store_ln216' <Predicate = (!icmp_ln215)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 63 [1/2] (2.26ns)   --->   "%d_weights3_load = load i8 %d_weights3_addr" [backprop.c:217]   --->   Operation 63 'load' 'd_weights3_load' <Predicate = (!icmp_ln215)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>

State 3 <SV = 2> <Delay = 7.14>
ST_3 : Operation 64 [5/5] (7.14ns)   --->   "%mul = dmul i64 %d_weights3_load, i64 0.01" [backprop.c:217]   --->   Operation 64 'dmul' 'mul' <Predicate = (!icmp_ln215)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 65 [1/1] (0.51ns)   --->   "%select_ln215_2 = select i1 %icmp_ln216, i7 %add_ln215_1, i7 %i_4" [backprop.c:215]   --->   Operation 65 'select' 'select_ln215_2' <Predicate = (!icmp_ln215)> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [4/5] (7.14ns)   --->   "%mul = dmul i64 %d_weights3_load, i64 0.01" [backprop.c:217]   --->   Operation 66 'dmul' 'mul' <Predicate = (!icmp_ln215)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.84ns)   --->   "%store_ln216 = store i7 %select_ln215_2, i7 %i" [backprop.c:216]   --->   Operation 67 'store' 'store_ln216' <Predicate = (!icmp_ln215)> <Delay = 0.84>

State 5 <SV = 4> <Delay = 7.14>
ST_5 : Operation 68 [3/5] (7.14ns)   --->   "%mul = dmul i64 %d_weights3_load, i64 0.01" [backprop.c:217]   --->   Operation 68 'dmul' 'mul' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [2/2] (2.26ns)   --->   "%weights3_load = load i8 %weights3_addr" [backprop.c:217]   --->   Operation 69 'load' 'weights3_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 70 [2/5] (7.14ns)   --->   "%mul = dmul i64 %d_weights3_load, i64 0.01" [backprop.c:217]   --->   Operation 70 'dmul' 'mul' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/2] (2.26ns)   --->   "%weights3_load = load i8 %weights3_addr" [backprop.c:217]   --->   Operation 71 'load' 'weights3_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 72 [1/5] (7.14ns)   --->   "%mul = dmul i64 %d_weights3_load, i64 0.01" [backprop.c:217]   --->   Operation 72 'dmul' 'mul' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.86>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%bitcast_ln217 = bitcast i64 %weights3_load" [backprop.c:217]   --->   Operation 73 'bitcast' 'bitcast_ln217' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [5/5] (5.86ns)   --->   "%sub5 = dsub i64 %bitcast_ln217, i64 %mul" [backprop.c:217]   --->   Operation 74 'dsub' 'sub5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.86>
ST_9 : Operation 75 [4/5] (5.86ns)   --->   "%sub5 = dsub i64 %bitcast_ln217, i64 %mul" [backprop.c:217]   --->   Operation 75 'dsub' 'sub5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.86>
ST_10 : Operation 76 [3/5] (5.86ns)   --->   "%sub5 = dsub i64 %bitcast_ln217, i64 %mul" [backprop.c:217]   --->   Operation 76 'dsub' 'sub5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.86>
ST_11 : Operation 77 [2/5] (5.86ns)   --->   "%sub5 = dsub i64 %bitcast_ln217, i64 %mul" [backprop.c:217]   --->   Operation 77 'dsub' 'sub5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.86>
ST_12 : Operation 78 [1/5] (5.86ns)   --->   "%sub5 = dsub i64 %bitcast_ln217, i64 %mul" [backprop.c:217]   --->   Operation 78 'dsub' 'sub5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.14>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln217_1 = bitcast i64 %sub5" [backprop.c:217]   --->   Operation 79 'bitcast' 'bitcast_ln217_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 80 [1/1] (2.26ns)   --->   "%store_ln217 = store i64 %bitcast_ln217_1, i8 %weights3_addr" [backprop.c:217]   --->   Operation 80 'store' 'store_ln217' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_13 : Operation 81 [5/5] (7.14ns)   --->   "%mul1 = dmul i64 %sub5, i64 %sub5" [backprop.c:218]   --->   Operation 81 'dmul' 'mul1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.14>
ST_14 : Operation 82 [4/5] (7.14ns)   --->   "%mul1 = dmul i64 %sub5, i64 %sub5" [backprop.c:218]   --->   Operation 82 'dmul' 'mul1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.14>
ST_15 : Operation 83 [3/5] (7.14ns)   --->   "%mul1 = dmul i64 %sub5, i64 %sub5" [backprop.c:218]   --->   Operation 83 'dmul' 'mul1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.14>
ST_16 : Operation 84 [2/5] (7.14ns)   --->   "%mul1 = dmul i64 %sub5, i64 %sub5" [backprop.c:218]   --->   Operation 84 'dmul' 'mul1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.14>
ST_17 : Operation 85 [1/5] (7.14ns)   --->   "%mul1 = dmul i64 %sub5, i64 %sub5" [backprop.c:218]   --->   Operation 85 'dmul' 'mul1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.86>
ST_18 : Operation 86 [1/1] (0.00ns)   --->   "%norm_load_1 = load i64 %norm" [backprop.c:218]   --->   Operation 86 'load' 'norm_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 87 [5/5] (5.86ns)   --->   "%norm_1 = dadd i64 %norm_load_1, i64 %mul1" [backprop.c:218]   --->   Operation 87 'dadd' 'norm_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 98 [1/1] (0.00ns)   --->   "%norm_load = load i64 %norm"   --->   Operation 98 'load' 'norm_load' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_18 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %norm_7_out, i64 %norm_load"   --->   Operation 99 'write' 'write_ln0' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_18 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 100 'ret' 'ret_ln0' <Predicate = (icmp_ln215)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 5.86>
ST_19 : Operation 88 [4/5] (5.86ns)   --->   "%norm_1 = dadd i64 %norm_load_1, i64 %mul1" [backprop.c:218]   --->   Operation 88 'dadd' 'norm_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.86>
ST_20 : Operation 89 [3/5] (5.86ns)   --->   "%norm_1 = dadd i64 %norm_load_1, i64 %mul1" [backprop.c:218]   --->   Operation 89 'dadd' 'norm_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.86>
ST_21 : Operation 90 [2/5] (5.86ns)   --->   "%norm_1 = dadd i64 %norm_load_1, i64 %mul1" [backprop.c:218]   --->   Operation 90 'dadd' 'norm_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.70>
ST_22 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_215_13_VITIS_LOOP_216_14_str"   --->   Operation 91 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 92 [1/1] (0.00ns)   --->   "%empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 192, i64 192, i64 192"   --->   Operation 92 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 93 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [backprop.c:158]   --->   Operation 94 'specloopname' 'specloopname_ln158' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 95 [1/5] (5.86ns)   --->   "%norm_1 = dadd i64 %norm_load_1, i64 %mul1" [backprop.c:218]   --->   Operation 95 'dadd' 'norm_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 96 [1/1] (0.84ns)   --->   "%store_ln216 = store i64 %norm_1, i64 %norm" [backprop.c:216]   --->   Operation 96 'store' 'store_ln216' <Predicate = true> <Delay = 0.84>
ST_22 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln216 = br void %for.inc179" [backprop.c:216]   --->   Operation 97 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_weights3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ norm_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
norm                  (alloca           ) [ 01111111111111111111111]
j                     (alloca           ) [ 01000000000000000000000]
i                     (alloca           ) [ 01111000000000000000000]
indvar_flatten33      (alloca           ) [ 01000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000]
i_4                   (load             ) [ 00111000000000000000000]
indvar_flatten33_load (load             ) [ 00000000000000000000000]
zext_ln215            (zext             ) [ 00000000000000000000000]
empty                 (trunc            ) [ 00000000000000000000000]
p_shl                 (bitconcatenate   ) [ 00000000000000000000000]
empty_34              (sub              ) [ 00000000000000000000000]
specpipeline_ln0      (specpipeline     ) [ 00000000000000000000000]
icmp_ln215            (icmp             ) [ 01111111111111111110000]
add_ln215             (add              ) [ 00000000000000000000000]
br_ln215              (br               ) [ 00000000000000000000000]
j_load                (load             ) [ 00000000000000000000000]
icmp_ln216            (icmp             ) [ 00111000000000000000000]
select_ln215          (select           ) [ 00000000000000000000000]
add_ln215_1           (add              ) [ 00111000000000000000000]
zext_ln215_1          (zext             ) [ 00000000000000000000000]
empty_36              (trunc            ) [ 00000000000000000000000]
p_shl_mid1            (bitconcatenate   ) [ 00000000000000000000000]
p_mid131              (sub              ) [ 00000000000000000000000]
select_ln215_1        (select           ) [ 00000000000000000000000]
j_4_cast              (zext             ) [ 00000000000000000000000]
add_ln217             (add              ) [ 00000000000000000000000]
zext_ln217            (zext             ) [ 00000000000000000000000]
d_weights3_addr       (getelementptr    ) [ 00100000000000000000000]
weights3_addr         (getelementptr    ) [ 01111111111111000000000]
add_ln216             (add              ) [ 00000000000000000000000]
store_ln216           (store            ) [ 00000000000000000000000]
store_ln216           (store            ) [ 00000000000000000000000]
d_weights3_load       (load             ) [ 01111111000000000000000]
select_ln215_2        (select           ) [ 00000000000000000000000]
store_ln216           (store            ) [ 00000000000000000000000]
weights3_load         (load             ) [ 00011001100000000000000]
mul                   (dmul             ) [ 01111000111110000000000]
bitcast_ln217         (bitcast          ) [ 01111000011110000000000]
sub5                  (dsub             ) [ 01111000000001111100000]
bitcast_ln217_1       (bitcast          ) [ 00000000000000000000000]
store_ln217           (store            ) [ 00000000000000000000000]
mul1                  (dmul             ) [ 01111000000000000011111]
norm_load_1           (load             ) [ 01111000000000000001111]
specloopname_ln0      (specloopname     ) [ 00000000000000000000000]
empty_35              (speclooptripcount) [ 00000000000000000000000]
specpipeline_ln0      (specpipeline     ) [ 00000000000000000000000]
specloopname_ln158    (specloopname     ) [ 00000000000000000000000]
norm_1                (dadd             ) [ 00000000000000000000000]
store_ln216           (store            ) [ 00000000000000000000000]
br_ln216              (br               ) [ 00000000000000000000000]
norm_load             (load             ) [ 00000000000000000000000]
write_ln0             (write            ) [ 00000000000000000000000]
ret_ln0               (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_weights3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_weights3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="norm_7_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_7_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_215_13_VITIS_LOOP_216_14_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="norm_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="norm/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="j_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten33_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten33/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln0_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="0" index="2" bw="64" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/18 "/>
</bind>
</comp>

<comp id="81" class="1004" name="d_weights3_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="64" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="8" slack="0"/>
<pin id="85" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_weights3_addr/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_weights3_load/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="weights3_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="1" index="3" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights3_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="12"/>
<pin id="103" dir="0" index="1" bw="64" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="4"/>
<pin id="106" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="107" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="108" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="109" dir="1" index="7" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="weights3_load/5 store_ln217/13 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="1"/>
<pin id="113" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sub5/8 norm_1/18 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="1"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/3 mul1/13 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln0_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln0_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="7" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln0_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="2" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_4_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="indvar_flatten33_load_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten33_load/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln215_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="0"/>
<pin id="147" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="empty_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="0"/>
<pin id="151" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_shl_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="6" slack="0"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="empty_34_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="7" slack="0"/>
<pin id="164" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_34/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln215_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="7" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln215_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="j_load_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="2" slack="0"/>
<pin id="181" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln216_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln216/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="select_ln215_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="2" slack="0"/>
<pin id="192" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln215_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln215_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="empty_36_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_36/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_shl_mid1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="6" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid1/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_mid131_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="7" slack="0"/>
<pin id="221" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid131/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="select_ln215_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="0" index="2" bw="8" slack="0"/>
<pin id="228" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="j_4_cast_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="0"/>
<pin id="234" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_4_cast/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln217_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln217/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln217_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln217/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln216_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln216_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln216/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln216_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="0"/>
<pin id="261" dir="0" index="1" bw="2" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln216/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="select_ln215_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="3"/>
<pin id="266" dir="0" index="1" bw="7" slack="3"/>
<pin id="267" dir="0" index="2" bw="7" slack="3"/>
<pin id="268" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_2/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln216_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="7" slack="0"/>
<pin id="271" dir="0" index="1" bw="7" slack="3"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln216/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="bitcast_ln217_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="2"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln217/8 "/>
</bind>
</comp>

<comp id="278" class="1004" name="bitcast_ln217_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="1"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln217_1/13 "/>
</bind>
</comp>

<comp id="282" class="1004" name="norm_load_1_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="17"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_load_1/18 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln216_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="0" index="1" bw="64" slack="21"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln216/22 "/>
</bind>
</comp>

<comp id="291" class="1004" name="norm_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="17"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_load/18 "/>
</bind>
</comp>

<comp id="295" class="1005" name="norm_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="0"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="norm "/>
</bind>
</comp>

<comp id="303" class="1005" name="j_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="2" slack="0"/>
<pin id="305" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="310" class="1005" name="i_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="7" slack="0"/>
<pin id="312" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="317" class="1005" name="indvar_flatten33_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten33 "/>
</bind>
</comp>

<comp id="324" class="1005" name="i_4_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="3"/>
<pin id="326" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="329" class="1005" name="icmp_ln215_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln215 "/>
</bind>
</comp>

<comp id="333" class="1005" name="icmp_ln216_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="3"/>
<pin id="335" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln216 "/>
</bind>
</comp>

<comp id="338" class="1005" name="add_ln215_1_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="3"/>
<pin id="340" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="add_ln215_1 "/>
</bind>
</comp>

<comp id="343" class="1005" name="d_weights3_addr_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="1"/>
<pin id="345" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="d_weights3_addr "/>
</bind>
</comp>

<comp id="348" class="1005" name="weights3_addr_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="4"/>
<pin id="350" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="weights3_addr "/>
</bind>
</comp>

<comp id="354" class="1005" name="d_weights3_load_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="1"/>
<pin id="356" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d_weights3_load "/>
</bind>
</comp>

<comp id="359" class="1005" name="weights3_load_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="2"/>
<pin id="361" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="weights3_load "/>
</bind>
</comp>

<comp id="364" class="1005" name="mul_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="1"/>
<pin id="366" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="369" class="1005" name="bitcast_ln217_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="1"/>
<pin id="371" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln217 "/>
</bind>
</comp>

<comp id="374" class="1005" name="sub5_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="1"/>
<pin id="376" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub5 "/>
</bind>
</comp>

<comp id="381" class="1005" name="mul1_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="1"/>
<pin id="383" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="386" class="1005" name="norm_load_1_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="1"/>
<pin id="388" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="norm_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="56" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="40" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="40" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="118"><net_src comp="44" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="148"><net_src comp="139" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="139" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="145" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="142" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="32" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="142" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="34" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="186"><net_src comp="179" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="179" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="200"><net_src comp="139" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="38" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="196" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="222"><net_src comp="210" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="202" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="182" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="218" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="161" pin="2"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="188" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="224" pin="3"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="252"><net_src comp="188" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="42" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="173" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="248" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="273"><net_src comp="264" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="274" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="281"><net_src comp="278" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="285"><net_src comp="282" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="290"><net_src comp="110" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="291" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="298"><net_src comp="58" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="302"><net_src comp="295" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="306"><net_src comp="62" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="309"><net_src comp="303" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="313"><net_src comp="66" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="320"><net_src comp="70" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="327"><net_src comp="139" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="332"><net_src comp="167" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="182" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="341"><net_src comp="196" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="346"><net_src comp="81" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="351"><net_src comp="94" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="357"><net_src comp="88" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="362"><net_src comp="101" pin="7"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="367"><net_src comp="114" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="372"><net_src comp="274" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="377"><net_src comp="110" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="380"><net_src comp="374" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="384"><net_src comp="114" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="389"><net_src comp="282" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="110" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weights3 | {13 }
	Port: norm_7_out | {18 }
 - Input state : 
	Port: update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 : d_weights3 | {1 2 }
	Port: update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 : weights3 | {5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_4 : 1
		indvar_flatten33_load : 1
		zext_ln215 : 2
		empty : 2
		p_shl : 3
		empty_34 : 4
		icmp_ln215 : 2
		add_ln215 : 2
		br_ln215 : 3
		j_load : 1
		icmp_ln216 : 2
		select_ln215 : 3
		add_ln215_1 : 2
		zext_ln215_1 : 3
		empty_36 : 3
		p_shl_mid1 : 4
		p_mid131 : 5
		select_ln215_1 : 6
		j_4_cast : 4
		add_ln217 : 7
		zext_ln217 : 8
		d_weights3_addr : 9
		d_weights3_load : 10
		weights3_addr : 9
		add_ln216 : 4
		store_ln216 : 3
		store_ln216 : 5
	State 2
	State 3
	State 4
		store_ln216 : 1
	State 5
	State 6
	State 7
	State 8
		sub5 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
		store_ln217 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
		norm_1 : 1
		write_ln0 : 1
	State 19
	State 20
	State 21
	State 22
		store_ln216 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   dadd   |       grp_fu_110      |    3    |   445   |   782   |
|----------|-----------------------|---------|---------|---------|
|   dmul   |       grp_fu_114      |    11   |   299   |   203   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln215_fu_173   |    0    |    0    |    15   |
|    add   |   add_ln215_1_fu_196  |    0    |    0    |    14   |
|          |    add_ln217_fu_236   |    0    |    0    |    15   |
|          |    add_ln216_fu_248   |    0    |    0    |    10   |
|----------|-----------------------|---------|---------|---------|
|    sub   |    empty_34_fu_161    |    0    |    0    |    15   |
|          |    p_mid131_fu_218    |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln215_fu_167   |    0    |    0    |    11   |
|          |   icmp_ln216_fu_182   |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln215_fu_188  |    0    |    0    |    2    |
|  select  | select_ln215_1_fu_224 |    0    |    0    |    8    |
|          | select_ln215_2_fu_264 |    0    |    0    |    7    |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_74 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln215_fu_145   |    0    |    0    |    0    |
|   zext   |  zext_ln215_1_fu_202  |    0    |    0    |    0    |
|          |    j_4_cast_fu_232    |    0    |    0    |    0    |
|          |   zext_ln217_fu_242   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |      empty_fu_149     |    0    |    0    |    0    |
|          |    empty_36_fu_206    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|      p_shl_fu_153     |    0    |    0    |    0    |
|          |   p_shl_mid1_fu_210   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    14   |   744   |   1105  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln215_1_reg_338  |    7   |
|  bitcast_ln217_reg_369 |   64   |
| d_weights3_addr_reg_343|    8   |
| d_weights3_load_reg_354|   64   |
|       i_4_reg_324      |    7   |
|        i_reg_310       |    7   |
|   icmp_ln215_reg_329   |    1   |
|   icmp_ln216_reg_333   |    1   |
|indvar_flatten33_reg_317|    8   |
|        j_reg_303       |    2   |
|      mul1_reg_381      |   64   |
|       mul_reg_364      |   64   |
|   norm_load_1_reg_386  |   64   |
|      norm_reg_295      |   64   |
|      sub5_reg_374      |   64   |
|  weights3_addr_reg_348 |    8   |
|  weights3_load_reg_359 |   64   |
+------------------------+--------+
|          Total         |   561  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_88 |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_110    |  p0  |   4  |  64  |   256  ||    17   |
|    grp_fu_110    |  p1  |   2  |  64  |   128  ||    9    |
|    grp_fu_114    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_114    |  p1  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   656  || 4.24829 ||    53   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |   744  |  1105  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   53   |
|  Register |    -   |    -   |   561  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    4   |  1305  |  1158  |
+-----------+--------+--------+--------+--------+
