


<li>G&oacute, Antonio F. mez-Skarmeta, Juan Piernas and Miguel Delgado. "<a href="http://www.ditec.um.es/caps/pdfs/gomez_fuzzy97.pdf">Fuzzy Clustering and Image Reduction</a>". Proc. of the 5th Fuzzy Days. Internationl Conference on Computational Intelligence, pp. 241-249, Dortmund, Germany, apr 1997.<br></br></li> <!--  -->







<li>Juan Piernas, Antonio Flores, M.Garc&iacute and Jos&eacute a. "<a href="http://www.ditec.um.es/caps/pdfs/piernas_pvmmpi97.pdf">Analyzing the Performance of MPI in a Cluster of Workstations Based on Fast Ethernet</a>". Proc. of the 4th European PVM/MPI User's Group Meeting, pp. 17-24, Cracow, Poland, nov 1997.<br></br></li> <!--  -->







<li>Bernab&eacute, Gregorio , Gonz&aacute, Jos&eacute lez, Jos&eacute Garcbackslash'backslashia, M and Jos&eacute Duato. "<a href="http://www.ditec.um.es/caps/pdfs/bernabe_itab00.pdf">A New Lossy 3-D Wavelet Transform for High-Quality Compression of Medical Video</a>". Proc. of IEEE EMBS International Conference on Information Technology Applications in Biomedicine (ITAB ITIS), pp. 226-231, Washington, USA, nov 2000.<br></br></li> <!--  -->







<li>Bernab&eacute, Gregorio , Gonz&aacute, Jos&eacute lez, Jos&eacute Garcbackslash'backslashia, M and Jos&eacute Duato. "<a href="http://www.ditec.um.es/caps/pdfs/bernabe_mednet00.pdf">Applying the 3-D Wavelet Transform to Transmit Medical Video in Telemedicine</a>". Proc. of the 5th World Congress on the Internet in Medicine (MEDNET), pp. 204-205, Bruselas, Belgica, nov 2000.<br></br></li> <!--  -->







<li>Manuel E. Acacio, Gonz&aacute, Jos&eacute lez, Garc&iacute, Jos&eacute a, Manuel and Jos&eacute Duato. "<a href="http://www.ditec.um.es/caps/pdfs/acacio_hpca01.pdf">A New Scalable Directory Architecture for Large-Scale Multiprocessors</a>". Proc. of the 7th Int'l Symposium on High-Performance Computer Architecture (HPCA-7), pp. 97-106, Monterrey, Mexico, jan 2001.<br></br></li> <!--  -->







<li>Arag&oacute, Juan L. n, Gonz&aacute, Jos&eacute lez, Garc&iacute, Jos&eacute a, M, Gonz&aacute and Antonio lez. "<a href="http://www.ditec.um.es/caps/pdfs/aragon_hipc01.pdf">Confidence Estimation for Branch Prediction Reversal</a>". Proc. of the 8th Int. Conference on High Performance Computing (HiPC), pp. 214-223, Hyderabad, India, dec 2001.<br></br></li> <!--  -->







<li>Arag&oacute, Juan L. n, Gonz&aacute, Jos&eacute lez, Garc&iacute, Jos&eacute a, M, Gonz&aacute and Antonio lez. "<a href="http://www.ditec.um.es/caps/pdfs/aragon_iccd01.pdf">Selective Branch Prediction Reversal by Correlating with Data Values and Control Flow</a>". Proc. of the 19th IEEE International Conference on Computer Design (ICCD), pp. 228-233, Austin, Texas, USA, sep 2001.<br></br></li> <!--  -->







<li>Arag&oacute, Juan L. n, Gonz&aacute, Jos&eacute lez, Garc&iacute, Jos&eacute a, M, Gonz&aacute and Antonio lez. "<a href="http://www.ditec.um.es/caps/pdfs/aragon_jp01.pdf">Branch Prediction Reversal by Correlating with Data Values</a>". Actas de las XII Jornadas de Paralelismo, pp. 9-14, Valencia, sep 2001.<br></br></li> <!--  -->







<li>Bernab&eacute, Gregorio , Gonz&aacute, Jos&eacute lez, Jos&eacute Garcbackslash'backslashia, M and Jos&eacute Duato. "<a href="http://www.ditec.um.es/caps/pdfs/bernabe_ispacs01.pdf">Enhancing the Entropy Encoder of a 3D-FWT for High-Quality Compression of Medical Video</a>". Proc. of IEEE International Symposium for Intelligent Signal Processing and Communication Systems (ISPACS), pp. 181-184, Nashville, USA, nov 2001.<br></br></li> <!--  -->







<li>Fern&aacute, Juan ndez, Garc&iacute, Jos&eacute a, Manuel and Jos&eacute Duato. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_hipc01.pdf">Performance Evaluation of Real-Time Communication Services on High-Speed LANs under Topology Changes</a>". Proc. of the 8th Int'l Conference on High Performance Computing (HiPC'01), pp. 341-350, Hyderabad, India, dec 2001.<br></br></li> <!--  -->







<li>Fern&aacute, Juan ndez, Garc&iacute, Jos&eacute a, Manuel and Jos&eacute Duato. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_ipdps01.pdf">A New Approach to Provide Real-Time Services on High-Speed Local Area Networks</a>". Proc. of the Int'l Workshop on Fault-Tolerant Parallel and Distributed Systems, held in conjunction with IPDPS'01, pp. 1-8, San Francisco, USA, apr 2001.<br></br></li> <!--  -->





<li>Manuel E. Acacio, C&aacute, &Oacute novas, scar, Garc&iacute, Jos&eacute a, M, L&oacute and Pedro E. pez-de-Teruel. "<a href="http://www.ditec.um.es/caps/pdfs/acacio_fgcs02.pdf">MPI-Delphi: An MPI Implementation for Visual Programming Environments and Heterogeneous Computing</a>". Journal of Future Generation Computer Systems, Vol. 18, No. 3, pp. 317-333, jan 2002.<br></br></li> <!--  -->









<li>Manuel E. Acacio, Gonz&aacute, Jos&eacute lez, Garc&iacute, Jos&eacute a, Manuel and Jos&eacute Duato. "<a href="http://www.ditec.um.es/caps/pdfs/acacio_ipdps02.pdf">A Novel Approach to Reduce L2 Miss Latency in Shared-Memory Multiprocessors</a>". Proc. of the 16th Int'l Parallel &amp; Distributed Processing Symposium (IPDPS-2002), pp. 62-69, Fort Lauderdale, USA, apr 2002.<br></br></li> <!--  -->







<li>Manuel E. Acacio, Gonz&aacute, Jos&eacute lez, Garc&iacute, Jos&eacute a, Manuel and Jos&eacute Duato. "<a href="http://www.ditec.um.es/caps/pdfs/acacio_pact02.pdf">The Use of Prediction for Accelerating Upgrade Misses in cc-NUMA Multiprocessors</a>". Proc. of the 2002 Int'l Conference on Parallel Architectures and Compilation Techniques (PACT 2002), pp. 155-164, Charlottesville, USA, sep 2002.<br></br></li> <!--  -->







<li>Manuel E. Acacio, Gonz&aacute, Jos&eacute lez, Garc&iacute, Jos&eacute a, Manuel and Jos&eacute Duato. "<a href="http://www.ditec.um.es/caps/pdfs/acacio_pdp02.pdf">Reducing the Latency of L2 Misses in Shared-Memory Multiprocessors through On-Chip Directory Integration</a>". Proc. of 10th Euromicro Int'l Conference on Parallel, Distributed and Network-Based Computing (EUROMICRO-PDP'02), pp. 368-375, Las Palmas, Spain, jan 2002.<br></br></li> <!--  -->







<li>Manuel E. Acacio, Jos&eacute Gonzalez, Garc&iacute, Jos&eacute a, Manuel and Jos&eacute Duato. "<a href="http://www.ditec.um.es/caps/pdfs/acacio_sc02.pdf">Owner Prediction for Accelerating Cache-to-Cache Transfer Misses in a cc-NUMA Architecture</a>". Proc. of the ACM/IEEE 2002 Conf. Supercomputing (SC-2002), pp. 1-12, Baltimore, USA, nov 2002.<br></br></li> <!--  -->







<li>Arag&oacute, Juan L. n, Gonz&aacute, Jos&eacute lez, Gonz&aacute, Antonio lez and James E. Smith. "<a href="http://www.ditec.um.es/caps/pdfs/aragon_ics02.pdf">Dual Path Instruction Processing</a>". Proc. of the 16th ACM International Conference on Supercomputing (ICS), pp. 220-229, New York, New York, USA, jun 2002.<br></br></li> <!--  -->







<li>Bernab&eacute, Gregorio , Gonz&aacute, Jos&eacute lez, Jos&eacute Garcbackslash'backslashia, M and Jos&eacute Duato. "<a href="http://www.ditec.um.es/caps/pdfs/bernabe_euromicro02.pdf">Memory Conscious 3D Wavelet Transform</a>". Proc. of the 28th Euromicro Conference. Multimedia and Telecommunications. (EUROMICRO), pp. 108-113, Dortmund, Alemania, sep 2002.<br></br></li> <!--  -->







<li>Fern&aacute, Juan ndez, Garc&iacute, Jos&eacute a, Manuel and Jos&eacute Duato. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_lcn02.pdf">Improving the Performance of Real-Time Communication Services on High-Speed LANs under Topology Changes</a>". Proc. of the 27th Int'l IEEE Conference on Local Computer Networks (LCN'02), pp. 385-394, Tampa, USA, nov 2002.<br></br></li> <!--  -->







<li>Eitan Frachtenberg, Fabrizio Petrini, Fern&aacute, Juan ndez and Salvador Coll. "<a href="http://www.ditec.um.es/caps/pdfs/frachtenberg_cluster02.pdf">Scalable Resource Management in High Performance Computers</a>". Proc. of the Int'l IEEE Conference on Cluster Computing (Cluster'02), pp. 305-314, Chicago, USA, sep 2002.<br></br></li> <!--  -->







<li>Eitan Frachtenberg, Fabrizio Petrini, Fern&aacute, Juan ndez, Scott Pakin and Salvador Coll. "<a href="http://www.ditec.um.es/caps/pdfs/frachtenberg_sc02.pdf">STORM: Lightning-Fast Resource Management</a>". Proc. of the 14th Int'l ACM/IEEE conference on Supercomputing (SC'02), pp. 1-26, Baltimore, USA, nov 2002.<br></br></li> <!--  -->







<li>Juan Piernas, Toni Cortes, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/piernas_ics02.pdf">DualFS: a New Journaling File System without Meta-Data Duplication</a>". Proc. of the 16th ACM International Conference on Supercomputing (ICS'02), pp. 137-146, New York, USA, jun 2002.<br></br></li> <!--  -->







<li>Juan Piernas, Toni Cortes, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/piernas_jornadas02.pdf">DualFS: Toward a New Journaling File Systems</a>". Actas de las XIII Jornadas de Paralelismo, pp. 299-303, Lleida, Espa{\~{n}}a,  2002.<br></br></li> <!--  -->





<li>Manuel E. Acacio, Garc&iacute, Jos&eacute a and Manuel. "<a href="http://www.ditec.um.es/caps/pdfs/acacio_jcst03.pdf">Techniques for Improving the Performance and Scalability of Directory-based Shared-Memory Multiprocessors: A Survey</a>". Journal of Computer Science &amp; Technology, Vol. 3, No. 2, pp. 1-8, oct 2003.<br></br></li> <!--  -->









<li>Arag&oacute, Juan L. n, Gonz&aacute, Jos&eacute lez, Gonz&aacute and Antonio lez. "<a href="http://www.ditec.um.es/caps/pdfs/aragon_hpca03.pdf">Power-Aware Control Speculation through Selective Throttling</a>". Proc. of the 9th IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 220-229, Anaheim, California, USA, feb 2003.<br></br></li> <!--  -->







<li>Bernab&eacute, Gregorio , Jos&eacute Garcbackslash'backslashia, M, Gonz&aacute and Jos&eacute lez. "<a href="http://www.ditec.um.es/caps/pdfs/bernabe_pdp03.pdf">Reducing 3D Wavelet Transform Execution Time through the Streaming SIMD Extensions</a>". Proc. of the 11th Euromicro Conference on Parallel Distributed and Network based Processing (PDP), pp. 49-56, Genova, Italia, feb 2003.<br></br></li> <!--  -->













<li>Fern&aacute, Juan ndez, Eitan Frachtenberg and Fabrizio Petrini. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_sc03.pdf">BCS-MPI: a New Approach in the System Software Design for Large-Scale Parallel Computers</a>". Proc. of the 15th Int'l ACM/IEEE Conference on Supercomputing (SC'03), pp. 1-16, Phoenix, USA, nov 2003.<br></br></li> <!--  -->







<li>Eitan Frachtenberg, Dror G. Feitelson, Fern&aacute, Juan ndez and Fabrizio Petrini. "<a href="http://www.ditec.um.es/caps/pdfs/frachtenberg_hpdc03.pdf">Parallel Job Scheduling under Dynamic Workloads</a>". Proc. of the 9th Int'l Workshop on Job Scheduling Strategies for Parallel Processing, held in conjunction with HPDC'03, pp. 208-227, Seattle, USA, jun 2003.<br></br></li> <!--  -->







<li>Eitan Frachtenberg, Dror G. Feitelson, Fabrizio Petrini, Fern&aacute and Juan ndez. "<a href="http://www.ditec.um.es/caps/pdfs/frachtenberg_ipdps03.pdf">Flexible CoScheduling: Mitigating Load Imbalance and Improving Utilization of Heterogeneous Resources</a>". Proc. of the 17th Int'l IEEE International Parallel &amp; Distributed Processing Symposium (IPDPS 2003) (BEST PAPER in the Architectures Track), pp. 1-10, Nice, France, apr 2003.<br></br></li> <!--  -->







<li>Adam Moody, Fern&aacute, Juan ndez, Fabrizio Petrini and Dhabaleswar K. Panda. "<a href="http://www.ditec.um.es/caps/pdfs/moody_sc03.pdf">Scalable NIC-based Reduction on Large-Scale Clusters</a>". Proc. of the 15th Int'l ACM/IEEE Conference on Supercomputing (SC'03), pp. 1-19, Phoenix, USA, nov 2003.<br></br></li> <!--  -->







<li>Andr&eacute Navarro, s A, V&eacute, Jorge A. lez, J. E. Satizabal, M&uacute, Luis E. nuera, Bernab&eacute and Gregorio . "<a href="http://www.ditec.um.es/caps/pdfs/navarro_cars03.pdf">Virtual Surgical Telesimulations in Ophtalmology</a>". Proc. of the 17th International Congress on Computer Assisted Radiology and Surgery (CARS 2003), pp. 145-150, Londres, Reino Unido, jun 2003.<br></br></li> <!--  -->







<li>Fabrizio Petrini, Fern&aacute, Juan ndez, Eitan Frachtenberg and Salvador Coll. "<a href="http://www.ditec.um.es/caps/pdfs/petrini_hoti03.pdf">Scalable Collective Communication on the ASCI Q Machine</a>". Proc. of the 11th Int'l Hot Interconnects Conference (HOTi'11), pp. 54-59, Stanford, USA, aug 2003.<br></br></li> <!--  -->







<li>Juan Piernas, Toni Cortes, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/piernas_shpsec03.pdf">Traditional versus Next-Generation Journaling File Systems: a Performance Comparison Approach</a>". Proc. of the 2nd Workshop on Hardware/Software Support for High Performance Scientific and Engineering Computing (SHPSEC'03), held in conjuction with PACT'03., pp. , New Orleans, USA, sep 2003.<br></br></li> <!--  -->







<li>V&eacute, Jorge A. lez, Andr&eacute Navarro, s A, M&uacute, Luis E. nuera, Bernab&eacute and Gregorio . "<a href="http://www.ditec.um.es/caps/pdfs/velez_cars03.pdf">A Software Architecture for Virtual Simulation of Endoscopic Surgery</a>". Proc. of the 17th International Congress on Computer Assisted Radiology and Surgery (CARS 2003), pp. 151-155, Londres, Reino Unido, jun 2003.<br></br></li> <!--  -->





<li>Manuel E. Acacio, Jos&eacute Gonzalez, Garc&iacute, Jos&eacute a, Manuel and Jos&eacute Duato. "<a href="http://www.ditec.um.es/caps/pdfs/acacio_tpds04.pdf">An Architecture for High-Performance Scalable Shared-Memory Multiprocessors Exploiting On-Chip Integration</a>". IEEE Transactions on Parallel and Distributed Systems, Vol. 15, No. 8, pp. 755-768, dec 2004.<br></br></li> <!--  -->







<li>Manuel E. Acacio, Gonz&aacute, Jos&eacute lez, Garc&iacute, Jos&eacute a, M. and Jos&eacute Duato. "<a href="http://www.ditec.um.es/caps/pdfs/Acacio2004.pdf">An architecture for high-performance scalable shared-memory multiprocessors exploiting on-chip integration</a>". IEEE Transactions on Parallel and Distributed Systems, Vol. 15, No. 8, pp. 755-768,  2004.<br></br></li> <!--  -->









<li>Arag&oacute, Juan L. n, Dan Nicolaescu, Alexander V. Veidenbaum and Ana-Maria Badulescu. "<a href="http://www.ditec.um.es/caps/pdfs/aragon_date04.pdf">Energy-Efficient Design for Highly Associative Instruction Caches in Next-Generation Embedded Processors</a>". Proc. of the IEEE Int. Conference on Design, Automation and Test in Europe (DATE), pp. 1374-1375, Paris, France, feb 2004.<br></br></li> <!--  -->







<li>Arag&oacute, Juan L. n and Alexander V. Veidenbaum. "<a href="http://www.ditec.um.es/caps/pdfs/aragon_jp04.pdf">Low-power Fetch Unit Design for Superscalar Processors</a>". Actas de las XV Jornadas de Paralelismo, pp. 173-178, Almer{\'{i}}a, sep 2004.<br></br></li> <!--  -->







<li>Fern&aacute, Juan ndez, Eitan Frachtenberg, Fabrizio Petrini, Kei Davis, Jos&eacute Sancho and C. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_icpp04.pdf">Architectural Support for System Software on Large-Scale Clusters</a>". Proc. of the 33th Int'l Conference on Parallel Processing (ICPP'04), pp. 519-528, Montreal, Canada, aug 2004.<br></br></li> <!--  -->







<li>Eitan Frachtenberg, Kei Davis, Fabrizio Petrini, Fern&aacute, Juan ndez, Jos&eacute Sancho and C. "<a href="http://www.ditec.um.es/caps/pdfs/frachtenberg_europar04.pdf">Designing Parallel Operating Systems via Parallel Programming</a>". Proc. of the 10th Int'l Conference on Parallel and Distributed Computing (Euro-Par'04), pp. 689-696, Pisa, Italy, aug 2004.<br></br></li> <!--  -->





<li>Juan Piernas, Toni Cortes, Jos&eacute Carrasco, M. Garc&iacute and a. "<a href="http://www.ditec.um.es/caps/pdfs/piernas_ieice_tis04.pdf">Traditional File Systems versus DualFS: a Performance Comparison Approach</a>". IEICE Transactions on Information and Systems, Vol. E87-D, No. 7, pp. 1703-1711, jul 2004.<br></br></li> <!--  -->









<li>Jos&eacute Sancho, C, Fabrizio Petrini, Greg Johnson, Fern&aacute, Juan ndez and Eitan Frachtenberg. "<a href="http://www.ditec.um.es/caps/pdfs/sancho_ipdps04.pdf">On the Feasibility of Incremental Checkpointing for Scientific Applications</a>". Proc. of the 18th Int'l IEEE International Parallel &amp; Distributed Processing Symposium (IPDPS'04), pp. 1-10, Santa Fe, USA, apr 2004.<br></br></li> <!--  -->







<li>Francisco J. Villa, Manuel E. Acacio, Garc&iacute, Jos&eacute a and Manuel. "<a href="http://www.ditec.um.es/caps/pdfs/villa_iccs04.pdf">On the Evaluation of x86 Web Servers Using Simics: Limitations and Trade-Offs</a>". Proc. of the Int'l Conference on Computational Science 2004 (ICCS-2004), pp. 541-544, Krakov, Poland, jun 2004.<br></br></li> <!--  -->





<li>Manuel E. Acacio, Jos&eacute Gonzalez, Garc&iacute, Jos&eacute a, Manuel and Jos&eacute Duato. "<a href="http://www.ditec.um.es/caps/pdfs/acacio_tpds05.pdf">A Two-Level Directory Architecture for Highly Scalable cc-NUMA Multiprocessors</a>". IEEE Transactions on Parallel and Distributed Systems, Vol. 16, No. 1, pp. 67-79, jan 2005.<br></br></li> <!--  -->









<li>Arag&oacute, Juan L. n and Alexander V. Veidenbaum. "<a href="http://www.ditec.um.es/caps/pdfs/aragon_acsac05.pdf">Energy-Effective Instruction Fetch Unit for Wide Issue Processors</a>". Proc. of the 10th Asia-Pacific Computer Systems Architecture Conference (ACSAC), pp. 15-27, Singapore, Singapore, oct 2005.<br></br></li> <!--  -->





<li>Bernab&eacute, Gregorio , Gonz&aacute, Jos&eacute lez, Jos&eacute Garcbackslash'backslashia and M. "<a href="http://www.ditec.um.es/caps/pdfs/bernabe_vlsi05.pdf">Reducing 3D Fast Wavelet Transform Execution Time Using Blocking and the Streaming SIMD Extensions</a>". Journal of VLSI Signal Processing Systems, Vol. 41, No. 2, pp. 209-223, sep 2005.<br></br></li> <!--  -->









<li>Fern&aacute, Juan ndez, Fabrizio Petrini and Eitan Frachtenberg. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_ipdps05.pdf">Monitoring and Debugging Parallel Software with BCS-MPI on Large-Scale Clusters</a>". Proc. of the Int'l Workshop on System Management Tools for Large-Scale Parallel Systems, held in conjunction with IPDPS'05, pp. 1-8, Denver, USA, apr 2005.<br></br></li> <!--  -->







<li>Fern&aacute, Ricardo ndez, Garc&iacute, Jos&eacute a, M, Bernab&eacute, Gregorio  and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_pdp05.pdf">Optimizing a 3D-FWT Video Encoder for SMPs and Hyperthreading Architectures</a>". Proc. of the 13th Euromicro Conference on Parallel, Distributed and Network-Based Processing (PDP-05), pp. 76-83, Lugano, Switzerland, feb 2005.<br></br></li> <!--  -->





<li>Eitan Frachtenberg, Dror G. Feitelson, Fabrizio Petrini, Fern&aacute and Juan ndez. "<a href="http://www.ditec.um.es/caps/pdfs/frachtenberg_tpds05.pdf">Adaptive Parallel Job Scheduling with Flexible Coscheduling</a>". IEEE Transactions on Parallel and Distributed Systems, Vol. 16, No. 11, pp. 1066-1077, nov 2005.<br></br></li> <!--  -->









<li>Garc&iacute, Pablo E. a, Fern&aacute, Juan ndez, Fabrizio Petrini, Garc&iacute, Jos&eacute a and Manuel. "<a href="http://www.ditec.um.es/caps/pdfs/garcia_europvmmp05.pdf">Assessing MPI Performance on QsNetII</a>". Proc. of the 12th Int'l EuroPVM/MPI Conference (EuroPVM/MPI'05), pp. 399-406, Sorrento, Italy, sep 2005.<br></br></li> <!--  -->







<li>A. Navarro C. J. Hern&aacute, J. A. Velez L. E. Munuera G. Bernab&eacute ndez and C. A. Gamboa y A J Reyes. "<a href="http://www.ditec.um.es/caps/pdfs/navarro_mmvr05.pdf">Virtual Surgical Telesimulations in Otolaryngology</a>". Proc. of the 13th Annual Medicine Meets Virtual Reality (MMVR), pp. 353-355, Long Beach, USA, jan 2005.<br></br></li> <!--  -->







<li>Alberto Ros, Manuel E. Acacio, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/ros_europar05.pdf">A Novel Lightweight Directory Architecture for Scalable Shared-Memory Multiprocessors</a>". Proc. of the 11th International Euro-Par Conference, pp. 582-591, Lisbon, Portugal, aug 2005.<br></br></li> <!--  -->







<li>Alberto Ros, Manuel E. Acacio, Jos&eacute Garcbackslash'backslashia and M. "<a href="http://www.ditec.um.es/caps/pdfs/ros_jp05.pdf">Dise&ntilde;o y Evaluaci&oacute;n de una Arquitectura de Directorio Ligero para Multiprocesadores de Memoria Compartida Escalables</a>". Actas de las XVI Jornadas de Paralelismo (JP'05), pp. 91-98, Granada,  2005.<br></br></li> <!--  -->







<li>Francisco J. Villa, Manuel E. Acacio, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/villa_hpcc05.pdf">Memory Subsystem Characterization in a 16-Core Snoop-Based Chip-Multiprocessor Architecture</a>". Proc. of the 2005 International Conference on High Performance Computing and Communications (HPCC 2005), pp. 223-232, Sorrento, Italy, sep 2005.<br></br></li> <!--  -->





<li>Francisco J. Villa, Manuel E. Acacio, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/villa_jsa05.pdf">Evaluating IA-32 Web Servers Through SIMCS: A Practical Experience</a>". Journal of Systems Architecture, Vol. 51, No. 4, pp. 251-264, jan 2005.<br></br></li> <!--  -->







<li>Arag&oacute, Juan L. n, Gonz&aacute, Jos&eacute lez, Gonz&aacute and Antonio lez. "<a href="http://www.ditec.um.es/caps/pdfs/aragon_tc06.pdf">Control Speculation for Energy-Efficient Next-Generation Superscalar Processors</a>". IEEE Transactions on Computers, Vol. 55, No. 3, pp. 281-291, mar 2006.<br></br></li> <!--  -->









<li>Cebri&aacute, Juan M. n, Arag&oacute, Juan L. n, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/cebrian_jp06.pdf">Reducing Leakage in Value Predictors by Using Decay Techniques</a>". Actas de las XVII Jornadas de Paralelismo, pp. 61-66, Albacete, sep 2006.<br></br></li> <!--  -->





<li>Fern&aacute, Juan ndez, Eitan Frachtenberg, Fabrizio Petrini, Jos&eacute Sancho and C. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_cj06.pdf">An Abstract Interface for System Software on Large-Scale Clusters</a>". The Computer Journal, Vol. 49, No. 4, pp. 454-469, may 2006.<br></br></li> <!--  -->











<li>Fern&aacute, Juan ndez, Fabrizio Petrini and Eitan Frachtenberg. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_eg06.pdf">Achieving </a>". Engineering the Grid: Status and Perspective, Beniamino di Martino et al. editors, pp. 1-22, jan 2006.<br></br></li> <!--  -->





<li>Fern&aacute, Ricardo ndez-Pascual, Jos&eacute Garcbackslash'backslashia, M and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_wddd06.pdf">Validating a Token Coherence Protocol for Scientific Workloads</a>". In the 5th Annual Workshop on Duplicating, Deconstructing, and Debunking (WDDD 2006), pp. , Boston, USA, jun 2006.<br></br></li> <!--  -->







<li>Antonio Flores, Arag&oacute, Juan L. n and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/flores_jp06.pdf">SimPower-CMP: Un Simulador de Consumo para CMPs</a>". Actas de las XVII Jornadas de Paralelismo (JP'06), pp. 85-90, Albacete,  2006.<br></br></li> <!--  -->





<li>Eitan Frachtenberg, Fabrizio Petrini, Fern&aacute, Juan ndez and Scott Pakin. "<a href="http://www.ditec.um.es/caps/pdfs/frachtenberg_tc06.pdf">STORM: Scalable Resource Management for Large-Scale Parallel Computers</a>". IEEE Transactions on Computers, Vol. 55, No. 12, pp. 1572-1587, dec 2006.<br></br></li> <!--  -->







<li>Fabrizio Petrini, Adam Moody, Fern&aacute, Juan ndez, Eitan Frachtenberg and Dhabaleswar K. Panda. "<a href="http://www.ditec.um.es/caps/pdfs/petrini_ijhpcn06.pdf">NIC-based Reduction Algorithms for Large-Scale Clusters</a>". International Journal of High Performance Computing and Networking, Vol. 4, No. 3/4, pp. 122-136, aug 2006.<br></br></li> <!--  -->









<li>Alberto Ros, Manuel E. Acacio, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/ros_cf06.pdf">An Efficient Cache Design for Scalable Glueless Shared-Memory Multiprocessors</a>". Proc. of the ACM International Conference on Computing Frontiers, pp. 321-330, Ischia, Italy, may 2006.<br></br></li> <!--  -->







<li>Alberto Ros, Manuel E. Acacio, Jos&eacute Garcbackslash'backslashia and M. "<a href="http://www.ditec.um.es/caps/pdfs/ros_jp06.pdf">The SGluM Cache for Scalable Glueless Shared-Memory Multiprocesors</a>". Actas de las XVII Jornadas de Paralelismo (JP'06), pp. 73-78, Albacete,  2006.<br></br></li> <!--  -->













<li>Francisco J. Villa, Manuel E. Acacio, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/villa_icsamos06.pdf">On the Evaluation of Dense Chip-Multiprocessor Architectures</a>". Proc. of the 2006 Int'l Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS VI), pp. 21-27, Samos, Greece, jul 2006.<br></br></li> <!--  -->





<li>Francisco J. Villa, Manuel E. Acacio, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/villa_jcst06.pdf">Toward Energy-Efficient High-Performance Organizations of the Memory Hierarchy in Chip-Multiprocessor Architectures</a>". Journal of Computer Science &amp; Technology, Vol. 6, No. 1, pp. 1-7, apr 2006.<br></br></li> <!--  -->







<li>Bernab&eacute, Gregorio , Fern&aacute, Ricardo ndez, Garc&iacute, Jos&eacute a, M, Manuel E. Acacio, Gonz&aacute and Jos&eacute lez. "<a href="http://www.ditec.um.es/caps/pdfs/bernabe_jpc07.pdf">An Efficient Implementation of a 3D Wavelet Transform Based Encoder on Hyper-Threading Technology</a>". Parallel Computing, Vol. 33, No. 1, pp. 54-72, feb 2007.<br></br></li> <!--  -->







<li>Bernab&eacute, Gregorio , Fern&aacute, Ricardo ndez, Jos&eacute Garcbackslash'backslashia, M, Manuel E. Acacio, Gonz&aacute and Jos&eacute lez. "<a href="http://www.ditec.um.es/caps/pdfs/bernabe_parco07.pdf">An Efficient implementation of a 3D Wavelet Transform based Encoder on Hyper-Threading Technology</a>". Journal of Parallel Computing, Vol. 33, No. 1, pp. 54-72, jan 2007.<br></br></li> <!--  -->









<li>Cebri&aacute, Juan M. n, Arag&oacute, Juan L. n, Garc&iacute, Jos&eacute a, M and Stefanos Kaxiras. "<a href="http://www.ditec.um.es/caps/pdfs/cebrian_cf07.pdf">Adaptive VP Decay: Making Value Predictors Leakage-efficient Designs for High Performance Processors</a>". Proc. of the 4th ACM Int. Conference on Computing Frontiers (CF), pp. 113-122, Ischia, Italy, may 2007.<br></br></li> <!--  -->







<li>Cebri&aacute, Juan M. n, Arag&oacute, Juan L. n, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/cebrian_hppac07.pdf">Leakage Energy Reduction in Value Predictors through Static Decay</a>". Proc. of the Int. Workshop on High-Performance, Power-Aware Computing (HP-PAC), held in conjunction with IPDPS'07, pp. 269-275, Long Beach, California, USA, mar 2007.<br></br></li> <!--  -->







<li>Cebri&aacute, Juan M. n, Arag&oacute, Juan L. n, Garc&iacute, Jos&eacute a, M and Stefanos Kaxiras. "<a href="http://www.ditec.um.es/caps/pdfs/cebrian_jp07.pdf">An Adaptive Approach for Reducing Leakage Energy Consumption in Value Predictors</a>". Actas de las XVIII Jornadas de Paralelismo, pp. 107-114, Zaragoza, sep 2007.<br></br></li> <!--  -->







<li>Fern&aacute, Ricardo ndez-Pascual, Jos&eacute Garcbackslash'backslashia, M, Manuel E. Acacio and Jos&eacute Duato. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_hpca07.pdf">A Low Overhead Fault-Tolerant Coherence Protocol for CMP Architectures</a>". In Proc. of the 13th Int'l Symposium on High Performance Computer Architecture (HPCA-13), pp. 157-168, Phoenix, USA, feb 2007.<br></br></li> <!--  -->







<li>Antonio Flores, Arag&oacute, Juan L. n and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/flores_hipc07.pdf">Efficient Message Management in Tiled CMP Architectures Using a Heterogeneous Interconnection Network</a>". Proc. of the 14th Int'l Conference on High Performance Computing (HiPC-2007), pp. 133-146, Goa, India, dec 2007.<br></br></li> <!--  -->







<li>Antonio Flores, Arag&oacute, Juan L. n and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/flores_sec07.pdf">Sim-PowerCMP: A Detailed Simulator for Energy Consumption Analysis in Future Embedded CMP Architectures</a>". Proc. of the 4th Int'l Symposium on Embedded Computing (SEC-4), pp. 752-757, Niagara Falls, Canada, may 2007.<br></br></li> <!--  -->







<li>Pilar Gonzalez-Ferez, Juan Piernas and Toni Cortes. "<a href="http://www.ditec.um.es/caps/pdfs/gonzalez_msst07.pdf">The RAM Enhanced Disk Cache Project (REDCAP)</a>". Proc. of the 24th IEEE Conference on Mass Storage Systems and Technologies (MSST 2007), pp. 251-256, San Diego, USA, sep 2007.<br></br></li> <!--  -->







<li>Sriram Krishnamoorthy, Juan Piernas Canovas, Vinod Tipparaju, Jarek Nieplocha and P. Sadayappan. "<a href="http://www.ditec.um.es/caps/pdfs/krishnamoorthy_cluster07.pdf">Non-collective Parallel I/O for Global Address Space Programming Models</a>". Proc. of the 2007 IEEE International Conference on Cluster Computing, pp. 41-49, Austin, USA, sep 2007.<br></br></li> <!--  -->







<li>Fabrizio Petrini, Gordon Fossum, Fern&aacute, Juan ndez, Ana L. Varbanescu, Mike Kistler and Michael Perrone. "<a href="http://www.ditec.um.es/caps/pdfs/petrini_ipdps07.pdf">Multicore Surprises: Lessons Learned from Optimizing Sweep3D on the Cell Broadband Engine</a>". Proc. of the 21st Int'l Parallel &amp; Distributed Processing Symposium (IPDPS'07), pp. 1-10, Long Beach, USA, apr 2007.<br></br></li> <!--  -->







<li>Juan Piernas, Jarek Nieplocha and Evan. J. Felix. "<a href="http://www.ditec.um.es/caps/pdfs/piernas_sc07.pdf">Evaluation of Active Storage Strategies for the Lustre Parallel File System</a>". Proc. of the ACM/IEEE 2007 Supercomputing Conference (SC'07), pp. 1-10, Reno, USA, nov 2007.<br></br></li> <!--  -->





<li>Juan Piernas, Toni Cortes, Jos&eacute Carrasco, M. Garc&iacute and a. "<a href="http://www.ditec.um.es/caps/pdfs/piernas_toc07.pdf">The Design of New Journaling File Systems: The DualFS Case</a>". IEEE Transactions on Computers, Vol. 56, No. 2, pp. 267-281, feb 2007.<br></br></li> <!--  -->









<li>Alberto Ros, Manuel E. Acacio, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/ros_hipc07.pdf">Direct Coherence: Bringing Together Performance and Scalability in Shared-Memory Multiprocessors</a>". Proc. of the 14th Int'l Conference on High Performance Computing (HiPC-2007), pp. 147-160, Goa, India, dec 2007.<br></br></li> <!--  -->







<li>Alberto Ros, Manuel E. Acacio, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/ros_jp07.pdf">Exploiting Cache-to-Cache Transfers of Clean Data in Glueless Shared-Memory Multiprocessors</a>". Actas de las XVIII Jornadas de Paralelismo (JP'07), pp. 123-130, Zaragoza,  2007.<br></br></li> <!--  -->





<li>Alberto Ros, Manuel E. Acacio, Garc&iacute, Jos&eacute a and M.. "<a href="http://www.ditec.um.es/caps/pdfs/Ros2007.pdf">Direct coherence: Bringing together performance and scalability in shared-memory multiprocessors</a>". Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), Vol. 4873 LNCS, No. , pp. 147-160,  2007.<br></br></li> <!--  -->









<li>Oreste Villa, Daniele P. Scarpazza, Fabrizio Petrini, Fern&aacute and Juan ndez. "<a href="http://www.ditec.um.es/caps/pdfs/villa_ipdps07.pdf">Challenges in Mapping Graph Exploration Algorithms on Advanced Multi-core Processors</a>". Proc. of the 21st Int'l Parallel &amp; Distributed Processing Symposium (IPDPS'07), pp. 1-10, Long Beach, USA, apr 2007.<br></br></li> <!--  -->













<li>Abell&aacute, Jos&eacute n, L, Fern&aacute, Juan ndez and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/abellan_iccs08.pdf">Characterizing the Basic Synchronization and Communication Operation in Dual Cell-based Blades</a>". Proc. of the Int'l Conference on Computational Science (ICCS'08), pp. 456-465, Krakow, Poland, jun 2008.<br></br></li> <!--  -->







<li>Abell&aacute, Jos&eacute n, L, Fern&aacute, Juan ndez and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/abellan_pdp08.pdf">CellStats: a Tool to Evaluate the Basic Synchronization and Communication Operations of the Cell BE</a>". Proc. of the 16th Int'l Euromicro Conference on Parallel, Distributed and Network-Based Computing (PDP'08), pp. 261-268, Toulouse, France, feb 2008.<br></br></li> <!--  -->





<li>Arag&oacute, Juan L. n and Alexander V. Veidenbaum. "<a href="http://www.ditec.um.es/caps/pdfs/aragon_jsa08.pdf">Optimizing CAM-based Instruction Cache Designs for Low-Power Embedded Systems</a>". Journal of Systems Architecture, Vol. 54, No. 12, pp. 1155-1163, jan 2008.<br></br></li> <!--  -->









<li>Fern&aacute, Juan ndez, Manuel E. Acacio, Bernab&eacute, Gregorio , Abell&aacute, Jos&eacute n, L, Joaqu&iacute Franco and n. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_csc08.pdf">Multicore Platforms for Scientific Computing: Cell BE and NVIDIA Tesla</a>". Proc. of the Int'l Conference on Scientific Computing (CSC'08), pp. 167-173, Las Vegas, USA, jul 2008.<br></br></li> <!--  -->







<li>Fern&aacute, Ricardo ndez-Pascual, Jos&eacute Garcbackslash'backslashia, M, Manuel E. Acacio and Jos&eacute Duato. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_dsn08.pdf">A Fault-Tolerant Directory-Based Cache Coherence Protocol for CMP Architectures</a>". In Proc. of the 38th Annual IEEE/IFIP Int'l Conference on Dependable Systems and Networks (DSN 2008), pp. 267-276, Anchorage, USA, jun 2008.<br></br></li> <!--  -->







<li>Fern&aacute, Ricardo ndez-Pascual, Jos&eacute Garcbackslash'backslashia, M, Manuel E. Acacio and Jos&eacute Duato. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_hipc08.pdf">Fault-Tolerant Cache Coherence Protocols for CMPs: Evaluation and Trade-Offs</a>". Proc. of the 15th Int'l Conference on High-Performance Computing (HIPC 2008), pp. 555-568, Bangalore, India, dec 2008.<br></br></li> <!--  -->





<li>Fern&aacute, Ricardo ndez-Pascual, Garc&iacute, Jos&eacute a, M, Manuel E. Acacio and Jos&eacute Duato. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_tpds08.pdf">Extending the TokenCMP Cache Coherence Protocol for Low Overhead Fault Tolerance in CMP Architectures</a>". IEEE Transactions on Parallel and Distributed Systems, Vol. 19, No. 8, pp. 1044-1056, aug 2008.<br></br></li> <!--  -->









<li>Antonio Flores, Manuel E. Acacio, Arag&oacute and Juan L. n. "<a href="http://www.ditec.um.es/caps/pdfs/flores_icpp08.pdf">Address Compression and Heterogeneous Interconnects for Energy-Efficient High-Performance in Tiled CMPs</a>". Proc. of the 37th Int'l Conference on Parallel Processing (ICPP-2008), pp. 295-303, Portland, USA, sep 2008.<br></br></li> <!--  -->





<li>Antonio Flores, Arag&oacute, Juan L. n and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/flores_jsc08.pdf">An Energy Consumption Characterization of On-Chip Interconnection Networks for Tiled CMP Architectures</a>". Journal of Supercomputing, Vol. 45, No. 3, pp. 341-364, sep 2008.<br></br></li> <!--  -->









<li>Pilar Gonzalez-Ferez, Juan Piernas and Toni Cortes. "<a href="http://www.ditec.um.es/caps/pdfs/gonzalez_jornadas08.pdf">The RAM Enhanced Disk Cache Project (REDCAP)</a>". Actas de la XIX Jornadas de Paralelismo, pp. , Castell{\'{o}}n, Espa{\~{n}}a,  2008.<br></br></li> <!--  -->







<li>Pilar Gonzalez-Ferez, Juan Piernas and Toni Cortes. "<a href="http://www.ditec.um.es/caps/pdfs/gonzalez_mascots08.pdf">Evaluating the Effectiveness of REDCAP to Recover the Locality Missed by Today's Linux Systems</a>". Proc. of the 16th Annual Meeting of the IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS 2008), pp. 367-370, Baltimore, USA, sep 2008.<br></br></li> <!--  -->







<li>Juan Piernas and Jarek Nieplocha. "<a href="http://www.ditec.um.es/caps/pdfs/piernas_europar08.pdf">Efficient Management of Complex Striped Files in Active Storage</a>". Proc. of the 14th International European Conference on Parallel and Distributed Computing (Euro-Par 2008), pp. 676-685, Las Palmas de Gran Canaria, Spain, aug 2008.<br></br></li> <!--  -->







<li>Alberto Ros, Manuel E. Acacio, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/ros_cdes08.pdf">Scalable Directory Organization for Tiled CMP Architectures</a>". Proc. of the Int'l Conference on Computer Design (CDES-2008), pp. 112-118, Las Vegas, USA, jul 2008.<br></br></li> <!--  -->







<li>Alberto Ros, Manuel E. Acacio, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/ros_ipdps08.pdf">DiCo-CMP: Efficient Cache Coherency in Tiled CMP Architectures</a>". Proc. of the 22nd Int'l Parallel &amp; Distributed Processing Symposium (IPDPS-2008), pp. 1-11, Miami, Florida, apr 2008.<br></br></li> <!--  -->







<li>Alberto Ros, Jos&eacute Garcbackslash'backslashia and M. "<a href="http://www.ditec.um.es/caps/pdfs/ros_jenui08.pdf">La plataforma Simics como herramienta de aprendizaje</a>". Actas de las XIV Jornadas de Ense&ntilde;anza Universitaria de Inform&aacute;tica (JENUI'08), pp. 291-298, Granada,  2008.<br></br></li> <!--  -->







<li>Alberto Ros, Manuel E. Acacio, Jos&eacute Garcbackslash'backslashia and M. "<a href="http://www.ditec.um.es/caps/pdfs/ros_jp08.pdf">Efficent Cache Coherence Protocol in Tiled Chip Multiprocessors</a>". Actas de las XIX Jornadas de Paralelismo (JP'08), pp. 199-204, Castell{\'{o}}n,  2008.<br></br></li> <!--  -->





<li>Alberto Ros, Fern&aacute, Ricardo ndez-Pascual, Manuel E. Acacio, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/ros_jpdc08.pdf">Two Proposals for the Inclusion of Directory Information in the Last-Level Private Caches of Glueless Shared-Memory Multiprocessors.</a>". Journal of Parallel and Distributed Computing, Vol. 68, No. 11, pp. 1413-1424, nov 2008.<br></br></li> <!--  -->





















<li>S&aacute, Daniel nchez, Arag&oacute, Juan L. n, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/sanchez_jp08.pdf">Adapting Dynamic Core Coupling to a Direct-Network Environment</a>". Actas de las XIX Jornadas de Paralelismo, pp. 253-258, Castell{\'{o}}n, sep 2008.<br></br></li> <!--  -->







<li>S&aacute, Daniel nchez, Arag&oacute, Juan L. n, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/sanchez_wddd08.pdf">Evaluating Dynamic Core Coupling in a Scalable Tiled-CMP Architecture</a>". Proc. of the 7th Int. Workshop on Duplicating, Deconstructing, and Debunking (WDDD), held in conjunction with ISCA'08, pp. 1-10, Beijing, China, jun 2008.<br></br></li> <!--  -->







<li>Rub&eacute Titos, n, Manuel E. Acacio, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/titos_hipc08.pdf">Directory-Based Conflict Detection in Hardware Transactional Memory</a>". Proc. of the 15th Int'l Conference on High-Performance Computing (HIPC 2008), pp. 541-554, Bagalore, India, dec 2008.<br></br></li> <!--  -->







<li>Rub&eacute Titos, n, Manuel E. Acacio, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/titos_pdp08.pdf">A Characterization of Conflicts in Log-Based Transactional Memory (LogTM)</a>". Proc. of the 16th Euromicro Conference on Parallel, Distributed and Network-Based Processing (PDP-08), pp. 30-37, Toulouse, France, feb 2008.<br></br></li> <!--  -->





<li>Bernab&eacute, Gregorio , Jos&eacute Garcbackslash'backslashia, M, Gonz&aacute and Jos&eacute lez. "<a href="http://www.ditec.um.es/caps/pdfs/bernabe_jss09.pdf">A Lossy 3D Wavelet Transform for High-Quality Compression of Medical Video</a>". Journal of Systems &amp; Software, Vol. 82, No. 3, pp. 526-534, mar 2009.<br></br></li> <!--  -->







<li>Bernab&eacute, Gregorio , Garc&iacute, Jose M. a, Gonz&aacute and Jos&eacute lez. "<a href="http://www.ditec.um.es/caps/pdfs/Bernabe2009.pdf">A lossy 3D wavelet transform for high-quality compression of medical video</a>". Journal of Systems and Software, Vol. 82, No. 3, pp. 526-534,  2009.<br></br></li> <!--  -->









<li>Cebri&aacute, Juan M. n, Arag&oacute, Juan L. n, Garc&iacute, Jos&eacute a, M, Pavlos Petoumenos and Stefanos Kaxiras. "<a href="http://www.ditec.um.es/caps/pdfs/cebrian_ipdps09.pdf">Efficient Microarchitecture Policies for Accurately Adapting to Power Constraints</a>". Proc. of the 23rd IEEE Int. Parallel and Distributed Processing Symposium (IPDPS), pp. 1-12, Rome, Italy, may 2009.<br></br></li> <!--  -->







<li>Cebri&aacute, Juan M. n, Arag&oacute, Juan L. n, Garc&iacute, Jos&eacute a, M, Pavlos Petoumenos and Stefanos Kaxiras. "<a href="http://www.ditec.um.es/caps/pdfs/cebrian_jp09.pdf">Energy-Efficient Power Budget Matching</a>". Actas de las XX Jornadas de Paralelismo, pp. 195-200, A Coru{\~{n}}a, sep 2009.<br></br></li> <!--  -->







<li>Joaqu&iacute Franco, n, Bernab&eacute, Gregorio , Manuel E. Acacio, Fern&aacute and Juan ndez. "<a href="http://www.ditec.um.es/caps/pdfs/franco_pdp09.pdf">A Parallel Implementation of the 2D Wavelet Transform Using CUDA</a>". Proc. of the 17th Int'l Euromicro Conference on Parallel, Distributed and Network-Based Computing (PDP'09), pp. 111-118, Weimar, Germany, feb 2009.<br></br></li> <!--  -->







<li>Epifanio Gaona, Fern&aacute, Juan ndez and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/gaona_europar09.pdf">Fast and Efficient Synchronization and Communication Collective Primitives for Dual Cell-based Blades</a>". Proc. of the 15th Int'l Conference on Parallel and Distributed Computing (Euro-Par'09), pp. 900-911, Delft, The Netherlands, aug 2009.<br></br></li> <!--  -->







<li>Alberto Ros, Manuel E. Acacio, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/ros_appt09.pdf">Dealing with Traffic-Area Trade-Off in Direct Coherence Protocols for Many-Core CMPs</a>". Proc. of the 8th Int'l Conference on Advanced Parallel Processing Technologies (APPT-2009), pp. 11-27, Rapperswil, Switzerland, aug 2009.<br></br></li> <!--  -->







<li>Alberto Ros, Marcelo Cintra, Manuel E. Acacio, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/ros_hipc09.pdf">Distance-Aware Round-Robin Mapping for Large NUCA Caches</a>". Proc. of the 16th Int'l Conference on High Performance Computing (HiPC-2009), pp. 79-88, Kochi, India, dec 2009.<br></br></li> <!--  -->







<li>Alberto Ros, Manuel E. Acacio, Jos&eacute Garcbackslash'backslashia and M. "<a href="http://www.ditec.um.es/caps/pdfs/ros_jp09.pdf">Achieving Directory Scalability and Lessening Network Traffic in Manycore CMPs</a>". Actas de las XX Jornadas de Paralelismo (JP'09), pp. 219-224, A Coru{\~{n}}a,  2009.<br></br></li> <!--  -->













<li>S&aacute, Daniel nchez, Arag&oacute, Juan L. n, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/sanchez_dpdns09.pdf">Extending SRT for Parallel Applications in Tiled-CMP Architectures</a>". Proc. of the 14th IEEE Workshop on Dependable Parallel, Distributed and Network-Centric Systems (DPDNS), held in conjunction with IPDPS'09, pp. 1-10, Rome, Italy, may 2009.<br></br></li> <!--  -->







<li>S&aacute, Daniel nchez, Arag&oacute, Juan L. n, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/sanchez_europar09.pdf">REPAS: Reliable Execution for Parallel ApplicationS in Tiled-CMPs</a>". Proc. of the 15th Int. Conference on Parallel and Distributed Computing (Euro-Par), pp. 321-333, Delft, The Netherlands, aug 2009.<br></br></li> <!--  -->







<li>Rub&eacute Titos, n, Manuel E. Acacio, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/titos_ipdps09.pdf">Speculation-Based Conflict Resolution in Hardware Transactional Memory</a>". Proc. of the 23rd IEEE Int'l Parallel and Distributed Processing Symposium (IPDPS 2009), pp. 1-12, Rome, Italy, may 2009.<br></br></li> <!--  -->







<li>Trivi&ntilde, Francisco o, Francisco J. Andujar, Alberto Ros, S&aacute, Jos&eacute nchez, L and Francisco J. Alfaro. "<a href="http://www.ditec.um.es/caps/pdfs/triviño_jp09.pdf">Sistema Integrado de Simulaci&oacute;n de NoCs</a>". Actas de las XX Jornadas de Paralelismo (JP'09), pp. 481-486, A Coru{\~{n}}a,  2009.<br></br></li> <!--  -->







<li>Abell&aacute, Jos&eacute n, L, Fern&aacute, Juan ndez and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/abellan_cf10.pdf">Efficient and Scalable Barrier Synchronization for Many-Core CMPs</a>". Proc. of the ACM Int'l Conference on Computing Frontiers (CF'10), pp. 73-74, Bertinoro, Italy, may 2010.<br></br></li> <!--  -->







<li>Abell&aacute, Jos&eacute n, L, Fern&aacute, Juan ndez and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/abellan_icpp10.pdf">A G-line-based Network for Fast and Efficient Barrier Synchronization in Many-Core CMPs</a>". Proc. of the 39th Int'l Conference on Parallel Processing (ICPP'10), pp. 267-276, San Diego, USA, sep 2010.<br></br></li> <!--  -->





<li>Abell&aacute, Jos&eacute n, L, Fern&aacute, Juan ndez and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/abellan_jsc10.pdf">Characterizing the Basic Synchronization and Communication Operations in Dual Cell-based Blades through CellStats</a>". Journal of Supercomputing, Vol. 53, No. 2, pp. 247-268, aug 2010.<br></br></li> <!--  -->









<li>Avil&eacute, s-Gonz&aacute, Ana lez, Juan Piernas and Pilar Gonzalez-Ferez. "<a href="http://www.ditec.um.es/caps/pdfs/aviles_jornadas10.pdf">A Metadata Cluster Based on OSD+ Devices</a>". Actas de las XXI Jornadas de Paralelismo, pp. 331-338, Valencia, Espa{\~{n}}a,  2010.<br></br></li> <!--  -->







<li>Cebri&aacute, Juan M. n, Arag&oacute, Juan L. n and Stefanos Kaxiras. "<a href="http://www.ditec.um.es/caps/pdfs/cebrian_jp10.pdf">Mechanisms to Match Power Constraints in CMPs</a>". Actas de las XXI Jornadas de Paralelismo, pp. 185-192, Valencia, sep 2010.<br></br></li> <!--  -->





<li>Fern&aacute, Ricardo ndez-Pascual, Jos&eacute Garcbackslash'backslashia, M, Manuel E. Acacio and Jos&eacute Duato. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_tpds10.pdf">Dealing with Transient Faults in the Interconnection Network of CMPs at the Cache Coherence Level</a>". IEEE Transactions on Parallel and Distributed Systems, Vol. 21, No. 8, pp. 1117-1131, aug 2010.<br></br></li> <!--  -->







<li>Antonio Flores, Manuel E. Acacio, Arag&oacute and Juan L. n. "<a href="http://www.ditec.um.es/caps/pdfs/flores_jsa10.pdf">Exploiting Address Compression and Heterogeneous Interconnects for Efficient Message Management in Tiled CMPs</a>". Journal of Systems Architecture, Vol. 56, No. 9, pp. 429-441, sep 2010.<br></br></li> <!--  -->









<li>Antonio Flores, Arag&oacute, Juan L. n and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/flores_pdp10.pdf">Energy-Efficient Hardware Prefetching for CMPs Using Heterogeneous Interconnects</a>". Proc. of the 18th Euromicro Int'l Conference on Parallel, Distributed and Network-Based Computing (EUROMICRO-PDP'10), pp. 147-154, Pisa, Italy, feb 2010.<br></br></li> <!--  -->





<li>Antonio Flores, Arag&oacute, Juan L. n and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/flores_tc10.pdf">Heterogeneous Interconnects for Energy-Efficient Message Management in CMPs</a>". IEEE Transactions on Computers, Vol. 59, No. 1, pp. 16-28, jan 2010.<br></br></li> <!--  -->







<li>Joaqu&iacute Franco, n, Bernab&eacute, Gregorio , Fern&aacute, Juan ndez, Ujald&oacute and Manuel n. "<a href="http://www.ditec.um.es/caps/pdfs/franco_iccs10.pdf">Parallel 3D Fast Wavelet Transform on Manycore GPUs and Multicore CPUs</a>". , Vol. 1, No. 1, pp. 1101-1110, jun 2010.<br></br></li> <!--  -->



<li>Joaqu&iacute Franco, n, Bernab&eacute, Gregorio , Fern&aacute, Juan ndez, Ujald&oacute and Manuel n. "<a href="http://www.ditec.um.es/caps/pdfs/franco_iccs10.pdf">Parallel 3D Fast Wavelet Transform on Manycore GPUs and Multicore CPUs</a>". Proc. of the Int'l Workshop on Emerging Parallel Architectures, held in conjunction with ICCS'11, pp. 1101-1110, Amsterdam, The Netherlands, jun 2010.<br></br></li> <!--  -->







<li>Epifanio Gaona, Rub&eacute Titos, n, Fern&aacute, Juan ndez and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/gaona_sbacpad10.pdf">Characterizing Energy Consumption in Hardware Transactional Memory Systems</a>". Proc. of the 22nd Int'l Symposium on Computer Architecture and High Performance Computing (SBAC-PAD'10), pp. 9-16, Petropolis, Brazil, oct 2010.<br></br></li> <!--  -->







<li>Pilar Gonzalez-Ferez, Juan Piernas and Toni Cortes. "<a href="http://www.ditec.um.es/caps/pdfs/gonzalez_jornadas10.pdf">Simultaneous Evaluation of Multiple I/O Strategies</a>". Actas de la XXI Jornadas de Paralelismo, pp. 315-322, Valencia, Espa{\~{n}}a,  2010.<br></br></li> <!--  -->







<li>Pilar Gonzalez-Ferez, Juan Piernas and Toni Cortes. "<a href="http://www.ditec.um.es/caps/pdfs/gonzalez_sbac_pad10.pdf">Simultaneous Evaluation of Multiple I/O Strategies</a>". Proc. of the 22nd Int'l Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2010), pp. 183-190, Petr{\'{o}}polis, Brasil, oct 2010.<br></br></li> <!--  -->





<li>L. Adhianto, S. Banerjee, M. Fagan, M. Krentel, G. Marin, J. Mellor-Crummey and N. R. Tallent. "<a href="http://www.ditec.um.es/caps/pdfs/jmcebrian-cpe17.pdf">HPCTOOLKIT: Tools for performance analysis of optimized parallel programs</a>". Concurrency Computation Practice and Experience, Vol. 22, No. 6, pp. 685-701,  2010.<br></br></li> <!--  -->









<li>&Oslash, Kenneth E. stby, Arag&oacute, Juan L. n, Garc&iacute, Jos&eacute a, M, Ujald&oacute and Manuel n. "<a href="http://www.ditec.um.es/caps/pdfs/ostby_rapido10.pdf">FATSEA – An Architectural Simulator for General Purpose Computing on GPUs</a>". Proc. of the 2nd Workshop on Rapid Simulation &amp; Performance Evaluation: Methods and Tools (RAPIDO), held in conjunction with HiPEAC'10, pp. 1-6, Pisa, Italy, jan 2010.<br></br></li> <!--  -->







<li>Pavlos Petoumenos, Georgia Psychou, Stefanos Kaxiras, Cebri&aacute, Juan M. n, Arag&oacute and Juan L. n. "<a href="http://www.ditec.um.es/caps/pdfs/petoumenos_arcs10.pdf">MLP-aware Instruction Queue Resizing: The Key to Power-Efficient Performance</a>". Proc. of the 23rd Int. Conference on Architecture of Computing Systems (ARCS), pp. 113-125, Hannover, Germany, feb 2010.<br></br></li> <!--  -->





<li>Juan Piernas and Jarek Nieplocha. "<a href="http://www.ditec.um.es/caps/pdfs/piernas_parco10.pdf">Implementation and Evaluation of Active Storage in Modern Parallel File Systems</a>". Parallel Computing, Vol. 36, No. 1, pp. 26-47, jan 2010.<br></br></li> <!--  -->









<li>Alberto Ros, Blas Cuesta, Fern&aacute, Ricardo ndez-Pascual, G&oacute, Maria E. mez, Manuel E. Acacio, Antonio Robles, Garc&iacute, Jos&eacute a, M and Jos&eacute Duato. "<a href="http://www.ditec.um.es/caps/pdfs/ros_hipc10.pdf">EMC&dollar;&circ;2&dollar;: Extending Magny-Cours Coherence for Large-Scale Servers</a>". Proc. of the 17th Int'l Conference on High Performance Computing (HiPC-2010), pp. 1-10, Goa, India, dec 2010.<br></br></li> <!--  -->







<li>Alberto Ros and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/ros_hppc10.pdf">Low-Overhead Organizations for the Directory in Future Many-Core CMPs</a>". Proc. of the 4th Workshop on Highly Parallel Processing on a Chip (HPPC'10), pp. 87-97, Ischia, Italy, aug 2010.<br></br></li> <!--  -->







<li>Alberto Ros, Marcelo Cintra, Manuel E. Acacio, Jos&eacute Garcbackslash'backslashia and M. "<a href="http://www.ditec.um.es/caps/pdfs/ros_jp10.pdf">A Novel Mapping Policy for Distributed Shared Caches</a>". Actas de las XXI Jornadas de Paralelismo (JP'10), pp. 209-216, Valencia,  2010.<br></br></li> <!--  -->





<li>Alberto Ros, Manuel E. Acacio, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/ros_jsa10.pdf">A Scalable Organization for Distributed Directories</a>". Journal of Systems Architecture, Vol. 56, No. 2--3, pp. 77-87, mar 2010.<br></br></li> <!--  -->

















<li>Alberto Ros, Manuel E. Acacio, Jos&eacute Garcbackslash'backslashia and M. "<a href="http://www.ditec.um.es/caps/pdfs/ros_pdc10.pdf">Cache Cohe</a>". Parallel and Distributed Computing, In-Tech, pp. 93-118, jan 2010.<br></br></li> <!--  -->



<li>Alberto Ros, Manuel E. Acacio, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/ros_tpds10.pdf">A Direct Coherence Protocol for Many-Core Chip Multiprocessors</a>". IEEE Transactions on Parallel and Distributed Systems (TPDS), Vol. 21, No. 12, pp. 1779-1792, dec 2010.<br></br></li> <!--  -->







<li>Alberto Ros, Manuel E. Acacio, Garc&iacute, Jos&eacute a and M.. "<a href="http://www.ditec.um.es/caps/pdfs/Ros2010a.pdf">A scalable organization for distributed directories</a>". Journal of Systems Architecture, Vol. 56, No. 2-3, pp. 77-87,  2010.<br></br></li> <!--  -->









<li>S&aacute, Daniel nchez, Arag&oacute, Juan L. n, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/sanchez_hipc10.pdf">A Log-Based Redundant Architecture for Reliable Parallel Computation</a>". Proc. of the 17th Int. Conference on High Performance Computing (HiPC), pp. 1-10, Goa, India, dec 2010.<br></br></li> <!--  -->







<li>Abell&aacute, Jos&eacute n, L, Fern&aacute, Juan ndez and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/abellan_ipdps11.pdf">GLocks: Efficient Support for Highly-Contended Locks in Many-Core CMPs</a>". Proc. of the 25th Int'l Parallel &amp; Distributed Processing Symposium (IPDPS'11) (BEST PAPER in the Architectures Track), pp. 1-13, Anchorage, USA, may 2011.<br></br></li> <!--  -->







<li>Cebri&aacute, Juan M. n, Arag&oacute, Juan L. n and Stefanos Kaxiras. "<a href="http://www.ditec.um.es/caps/pdfs/cebrian_europar11.pdf">Token3D: Reducing Temperature in 3D die-stacked CMPs through Cycle-level Power Control Mechanisms</a>". Proc. of the 17th Int. Conference on Parallel and Distributed Computing (Euro-Par), pp. 295-309, Bordeaux, France, aug 2011.<br></br></li> <!--  -->







<li>Cebri&aacute, Juan M. n, Arag&oacute, Juan L. n and Stefanos Kaxiras. "<a href="http://www.ditec.um.es/caps/pdfs/cebrian_ipdps11.pdf">Power Token Balancing: Adapting CMPs to Power Constraints for Parallel Multithreaded Workloads</a>". Proc. of the 25rd IEEE Int. Parallel and Distributed Processing Symposium (IPDPS), pp. 431-442, Anchorage, Alaska, USA, may 2011.<br></br></li> <!--  -->





<li>Cebri&aacute, Juan M. n, Arag&oacute, Juan L. n, Garc&iacute, Jos&eacute a, M and Stefanos Kaxiras. "<a href="http://www.ditec.um.es/caps/pdfs/cebrian_jsc11.pdf">Leakage-efficient Design of Value Predictors through State and Non-state Preserving Techniques</a>". Journal of Supercomputing, Vol. 55, No. 1, pp. 28-50, jan 2011.<br></br></li> <!--  -->









<li>Blas Cuesta, Alberto Ros, G&oacute, Marbackslash'backslashia E. mez, Antonio Robles and Jos&eacute Duato. "<a href="http://www.ditec.um.es/caps/pdfs/cuesta_isca11.pdf">Increasing the Effectiveness of Directory Caches by Deactivating Coherence for Private Memory Blocks</a>". Proc. of the 38th International Symposium on Computer Architecture (ISCA-38), pp. 93-103, San Jos{\'{e}}, California, jun 2011.<br></br></li> <!--  -->







<li>Blas Cuesta, Alberto Ros, G&oacute, Marbackslash'backslashia E. mez, Antonio Robles and Jos&eacute Duato. "<a href="http://www.ditec.um.es/caps/pdfs/cuesta_jp11.pdf">Overriding the Coherence Protocol to Improve Directory Caches</a>". Actas de las XXII Jornadas de Paralelismo, pp. 197-202, La Laguna, Tenerife, sep 2011.<br></br></li> <!--  -->





<li>Blas Cuesta, Alberto Ros, G&oacute, Maria E. mez, Antonio Robles and Jos&eacute Duato. "<a href="http://www.ditec.um.es/caps/pdfs/cuesta_tc11.pdf">Increasing the Effectiveness of Directory Caches by Avoiding the Tracking of Non-Coherent Memory Blocks</a>". IEEE Transactions on Computers (TC), Vol. , No. , pp. , dec 2011.<br></br></li> <!--  -->















<li>Antonio Garcbackslash'backslashia-Guirado, Fern&aacute, Ricardo ndez-Pascual, Alberto Ros, Jos&eacute Garcbackslash'backslashia and M. "<a href="http://www.ditec.um.es/caps/pdfs/garcia_icpp11.pdf">Energy-Efficient Cache Coherence Protocols in Chip-Multiprocessors for Server Consolidation</a>". Proc. of the 40th International Conference on Parallel Processing (ICPP-2011), pp. 51-62, Taipei, Taiwan, sep 2011.<br></br></li> <!--  -->







<li>Anurag Negi, Rub&eacute Titos, n, Manuel E. Acacio, Garc&iacute, Jos&eacute a, M, Stenstr&ouml and Per m. "<a href="http://www.ditec.um.es/caps/pdfs/negi_apdcm11.pdf">The Impact of Non-coherent Buffers on Lazy Hardware Transactional Memory Systems</a>". Proc. of the 13th Workshop on Advances on Parallel and Distributed Processing Symposium (APDCM 2011), in conjunction with IPDPS 2011, pp. 700-707, Anchorage, Alaska, USA, may 2011.<br></br></li> <!--  -->







<li>Anurag Negi, Rub&eacute Titos, n, Manuel E. Acacio, Garc&iacute, Jos&eacute a, M, Stenstr&ouml and Per m. "<a href="http://www.ditec.um.es/caps/pdfs/negi_icpp11.pdf">Eager Meets Lazy: The Impact of Write-Buffering on Hardware Transactional Memory</a>". Proc. of the 40th Int'l Conference on Parallel Processing (ICPP-2011), pp. 73-82, Taipei, Taiwan, sep 2011.<br></br></li> <!--  -->











<li>Anurag Negi, Rub&eacute Titos-Gil, n, Manuel E. Acacio, Garc&iacute, Jos&eacute a, M. and Per Stenstrom. "<a href="http://www.ditec.um.es/caps/pdfs/Negi2011a.pdf">Eager meets lazy: The impact of write-buffering on hardware transactional memory</a>". Proceedings of the International Conference on Parallel Processing, Vol. , No. , pp. 73-82,  2011.<br></br></li> <!--  -->









<li>Alberto Ros, Blas Cuesta, Fern&aacute, Ricardo ndez-Pascual, G&oacute, Marbackslash'backslashia E. mez, Manuel E. Acacio, Antonio Robles, Jos&eacute Garcbackslash'backslashia, M and Jos&eacute Duato. "<a href="http://www.ditec.um.es/caps/pdfs/ros_jp11.pdf">Overcoming the Scalability Constraints of Coherence Protocols of Commodity Systems</a>". Actas de las XXII Jornadas de Paralelismo, pp. 203-208, La Laguna, Tenerife, sep 2011.<br></br></li> <!--  -->





<li>Alberto Ros, Blas Cuesta, Fern&aacute, Ricardo ndez-Pascual, G&oacute, Maria E. mez, Manuel E. Acacio, Antonio Robles, Jos&eacute Garcbackslash'backslashia, M and Jos&eacute Duato. "<a href="http://www.ditec.um.es/caps/pdfs/ros_tc11.pdf">Extending Magny-Cours Cache Coherence</a>". IEEE Transactions on Computers (TC), Vol. , No. , pp. , apr 2011.<br></br></li> <!--  -->









<li>S&aacute, Daniel nchez, Yiannakis Sazeides, Arag&oacute, Juan L. n, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/sanchez_iolts11.pdf">An Analytical Model for the Calculation of the Expected Miss Ratio in Faulty Caches</a>". Proc. of the 17th IEEE International On-Line Testing Symposium (IOLTS), pp. 287-292, Athens, Greece, jul 2011.<br></br></li> <!--  -->





<li>S&aacute, Daniel nchez, Arag&oacute, Juan L. n, Garc&iacute, Jos&eacute a and M. "<a href="http://www.ditec.um.es/caps/pdfs/sanchez_jsc11.pdf">A Fault-Tolerant Architecture for Parallel Applications in Tiled-CMPs</a>". Journal of Supercomputing, [doi: 10.1007/s11227-011-0670-9], Vol. , No. , pp. ,  2011.<br></br></li> <!--  -->









<li>Rub&eacute Titos, n, Anurag Negi, Manuel E. Acacio, Garc&iacute, Jos&eacute a, M, Stenstr&ouml and Per m. "<a href="http://www.ditec.um.es/caps/pdfs/titos_ics11.pdf">ZEBRA: A Data-Centric, Hybrid-Policy Hardware Transactional Memory Design</a>". Proc. of the 25th Int'l Conference on Supercomputing (ICS-2011), pp. 53-62, Tucson, Arizona, USA, jun 2011.<br></br></li> <!--  -->







<li>Trivi&ntilde, Francisco o, Francisco J. Andujar, S&aacute, Jos&eacute nchez, L, Francisco J. Alfaro and Alberto Ros. "<a href="http://www.ditec.um.es/caps/pdfs/triviño_hpcs11.pdf">Self-Related Traces: An Alternative to Full-System Simulation for Networks-On-Chip</a>". Proc. of the International Conference on High Performance Computing &amp; Simulation (HPCS-2011), pp. 819-824, Istanbul, Turkey, jul 2011.<br></br></li> <!--  -->







<li>Bernab&eacute, Gregorio , Gin&eacute Guerrero, s, . Juan Fern&aacute and ndez. "<a href="http://www.ditec.um.es/caps/pdfs/bernabe_lascas12.pdf">CUDA and OpenCL Implementations of 3D Fast Wavelet Transform</a>". 3rd IEEE Latin American Symposium on Circuits and Systems (LASCAS), pp. , Playa del Carmen (Mexico), feb 2012.<br></br></li> <!--  -->







<li>Bernab&eacute, Gregorio , Gin&eacute Guerrero, s, . Juan Fern&aacute and ndez. "<a href="http://www.ditec.um.es/caps/pdfs/bernabe_lascas12.pdf">CUDA and OpenCL Implementations of 3D Fast Wavelet Transform</a>". 3rd IEEE Latin American Symposium on Circuits and Systems (LASCAS), pp. , Playa del Carmen (Mexico), feb 2012.<br></br></li> <!--  -->





<li>Antonio Garcbackslash'backslashia-Guirado, Fern&aacute, Ricardo ndez-Pascual, Alberto Ros, Jos&eacute Garcbackslash'backslashia and M. "<a href="http://www.ditec.um.es/caps/pdfs/garcia_taco12.pdf">DAPSCO: Distance-Aware Partially Shared Cache Organization</a>". Journal of ACM Transactions on Architecture and Code Optimization (TACO), Vol. 8, No. 4, pp. 25, jan 2012.<br></br></li> <!--  -->













<li>Albert Esteve, Alberto Ros, Maria E. Gomez, Antonio Robles and Jose Duato. "<a href="http://www.ditec.um.es/caps/pdfs/aesteve-tpds17.pdf">TLB-Based Temporality-Aware Classification in CMPs with Multilevel TLBs</a>". IEEE Transactions on Parallel and Distributed Systems, Vol. 28, No. 8, pp. 2401-2413,  2017.<br></br></li> <!--  -->













<li>Alberto Ros, Trevor E. Carlson, Mehdi Alipour and Stefanos Kaxiras. "<a href="http://www.ditec.um.es/caps/pdfs/aros-isca17.pdf">Non-Speculative Load-Load Reordering in TSO</a>". ACM SIGARCH Computer Architecture News, Vol. 45, No. 2, pp. 187-200,  2017.<br></br></li> <!--  -->







<li>Alberto Ros, Carl Leonardsson, Christos Sakalis and Stefanos Kaxiras. "<a href="http://www.ditec.um.es/caps/pdfs/aros-tpds17.pdf">Efficient self-invalidation/self-downgrade for critical sections with relaxed semantics</a>". IEEE Transactions on Parallel and Distributed Systems, Vol. 28, No. 12, pp. 3413-3425,  2017.<br></br></li> <!--  -->







<li>Joan J. Valls, Alberto Ros, G&oacute, Mar&iacute mez, a E. and Julio Sahuquillo. "<a href="http://www.ditec.um.es/caps/pdfs/jjvalls-jpdc17.pdf">The Tag Filter Architecture: An energy-efficient cache and directory design</a>". Journal of Parallel and Distributed Computing, Vol. 100, No. , pp. 193-202,  2017.<br></br></li> <!--  -->







<li>Fern&aacute, Ricardo ndez-Pascual, Alberto Ros and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/rfernandez-jsc17.pdf">To be silent or not: on the impact of evictions of clean data in cache-coherent multicores</a>". Journal of Supercomputing, Vol. 73, No. 10, pp. 4428-4443,  2017.<br></br></li> <!--  -->



















<li>Alexandra Jimborean, Per Ekemark, Jonatan Waern, Stefanos Kaxiras and Alberto Ros. "<a href="http://www.ditec.um.es/caps/pdfs/ajimborean-tpds18.pdf">Automatic Detection of Large Extended Data-Race-Free Regions with Conflict Isolation</a>". IEEE Transactions on Parallel and Distributed Systems, Vol. 29, No. 3, pp. 527-541,  2018.<br></br></li> <!--  -->







<li>Alberto Ros and Stefanos Kaxiras. "<a href="http://www.ditec.um.es/caps/pdfs/aros-isca18.pdf">Non-Speculative store coalescing in total store order</a>". Proceedings - International Symposium on Computer Architecture, Vol. , No. , pp. 221-234,  2018.<br></br></li> <!--  -->







<li>Alberto Ros and Stefanos Kaxiras. "<a href="http://www.ditec.um.es/caps/pdfs/aros-micro18.pdf">The superfluous load queue</a>". Proceedings of the Annual International Symposium on Microarchitecture, MICRO, Vol. 2018-Octob, No. , pp. 95-107,  2018.<br></br></li> <!--  -->







<li>Abell&aacute, Jos&eacute n, L., Eduardo Padierna, Alberto Ros and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/jlabellan-jpdc18.pdf">Photonic-based express coherence notifications for many-core CMPs</a>". Journal of Parallel and Distributed Computing, Vol. 113, No. , pp. 179-194,  2018.<br></br></li> <!--  -->







<li>Parosh Aziz Abdulla, Mohamed Faouzi Atig, Stefanos Kaxiras, Carl Leonardsson, Alberto Ros and Yunyun Zhu. "<a href="http://www.ditec.um.es/caps/pdfs/paabdulla-lmcs18.pdf">Mending fences with self-invalidation and self-downgrade</a>". Logical Methods in Computer Science, Vol. 14, No. 1, pp. 1-33,  2018.<br></br></li> <!--  -->

























<li>Christos Sakalis, Stefanos Kaxiras, Alberto Ros, Alexandra Jimborean, Sj&auml and Magnus lander. "<a href="http://www.ditec.um.es/caps/pdfs/csakalis-isca19.pdf">Efficient invisible speculative execution through selective delay and value prediction</a>". Proceedings - International Symposium on Computer Architecture, Vol. , No. , pp. 723-735,  2019.<br></br></li> <!--  -->







<li>Ricardo Alves, Alberto Ros, David Black-Schaffer and Stefanos Kaxiras. "<a href="http://www.ditec.um.es/caps/pdfs/ralves-isca19.pdf">Filter caching for free: The untapped potential of the store-buffer</a>". Proceedings - International Symposium on Computer Architecture, Vol. , No. , pp. 436-448,  2019.<br></br></li> <!--  -->







<li>Ruben Titos-Gil, Antonio Flores, Ricardo Fernandez-Pascual, Alberto Ros, Salvador Petit, Julio Sahuquillo and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/rtitos-tpds19.pdf">Way Combination for an Adaptive and Scalable Coherence Directory</a>". IEEE Transactions on Parallel and Distributed Systems, Vol. 30, No. 11, pp. 2608-2623,  2019.<br></br></li> <!--  -->







<li>Alberto Ros and Alexandra Jimborean. "<a href="http://www.ditec.um.es/caps/pdfs/aros-cal20.pdf">The Entangling Instruction Prefetcher</a>". IEEE Computer Architecture Letters, Vol. 19, No. 2, pp. 84-87,  2020.<br></br></li> <!--  -->







<li>Alberto Ros and Alexandra Jimborean. "<a href="http://www.ditec.um.es/caps/pdfs/aros-ipc20.pdf">The Entangling Instruction Prefetcher</a>". IEEE Computer Architecture Letters, Vol. 19, No. 2, pp. 84-87,  2020.<br></br></li> <!--  -->









<li>Stefanos Kaxiras Alberto Ros. "<a href="http://www.ditec.um.es/caps/pdfs/aros-micro20.pdf">Speculative Enforcement of Store Atomicity</a>". International Symposium on Microarchitecture (MICRO), pp. , ,  2020.<br></br></li> <!--  -->













<li>Christos Sakalis, Stefanos Kaxiras, Alberto Ros, Alexandra Jimborean and Magnus Sjalander. "<a href="http://www.ditec.um.es/caps/pdfs/csakalis-tc20.pdf">Understanding Selective and Delay as a Method and for and Efficient Secure and Speculative Execution</a>". IEEE TRANSACTIONS ON COMPUTERS, pp. , ,  2020.<br></br></li> <!--  -->







<li>Juan M. Cebrian, Stefanos Kaxiras and Alberto Ros. "<a href="http://www.ditec.um.es/caps/pdfs/jcebrian-micro20.pdf">Boosting Store Buffer Efficiency with Store-Prefetch Bursts</a>". International Symposium on Microarchitecture (MICRO), pp. , ,  2020.<br></br></li> <!--  -->





<li>Kim Anh Tran, Christos Sakalis, Sj&auml, Magnus lander, Alberto Ros, Stefanos Kaxiras and Alexandra Jimborean. "<a href="http://www.ditec.um.es/caps/pdfs/ktran-pact20.pdf">Clearing the shadows: Recovering lost performance for invisible speculative execution through HW/SW Co-design</a>". Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT, Vol. , No. iii, pp. 241-254,  2020.<br></br></li> <!--  -->







<li>Rub&eacute Titos-Gil, n, Fern&aacute, Ricardo ndez-Pascual, Alberto Ros and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/rtitos-jpdc20.pdf">PfTouch: Concurrent page-fault handling for Intel restricted transactional memory</a>". Journal of Parallel and Distributed Computing, Vol. 145, No. , pp. 111-123,  2020.<br></br></li> <!--  -->







<li>Ruben Titos-Gil, Ricardo Fernandez-Pascual, Alberto Ros and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/rtitos-tpds20.pdf">Concurrent Irrevocability in Best-Effort Hardware Transactional Memory</a>". IEEE Transactions on Parallel and Distributed Systems, Vol. 31, No. 6, pp. 1301-1315,  2020.<br></br></li> <!--  -->







<li>Sawan Singh, Alexandra Jimborean and Alberto Ros. "<a href="http://www.ditec.um.es/caps/pdfs/ssingh-pact20.pdf">Regional out-of-order writes in total store order</a>". Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT, Vol. , No. Section 4, pp. 205-216,  2020.<br></br></li> <!--  -->






