{
  "module_name": "intel_bw.h",
  "hash_id": "b2428f99588b3a61a88690051ee1c0a3ccfe3c926683b964331c273c988f1dc1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/intel_bw.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_BW_H__\n#define __INTEL_BW_H__\n\n#include <drm/drm_atomic.h>\n\n#include \"intel_display_limits.h\"\n#include \"intel_display_power.h\"\n#include \"intel_global_state.h\"\n\nstruct drm_i915_private;\nstruct intel_atomic_state;\nstruct intel_crtc_state;\n\nstruct intel_dbuf_bw {\n\tunsigned int max_bw[I915_MAX_DBUF_SLICES];\n\tu8 active_planes[I915_MAX_DBUF_SLICES];\n};\n\nstruct intel_bw_state {\n\tstruct intel_global_state base;\n\tstruct intel_dbuf_bw dbuf_bw[I915_MAX_PIPES];\n\n\t \n\tu8 pipe_sagv_reject;\n\n\t \n\tu8 active_pipes;\n\n\t \n\tu16 qgv_point_peakbw;\n\n\t \n\tu16 qgv_points_mask;\n\n\tint min_cdclk[I915_MAX_PIPES];\n\tunsigned int data_rate[I915_MAX_PIPES];\n\tu8 num_active_planes[I915_MAX_PIPES];\n};\n\n#define to_intel_bw_state(x) container_of((x), struct intel_bw_state, base)\n\nstruct intel_bw_state *\nintel_atomic_get_old_bw_state(struct intel_atomic_state *state);\n\nstruct intel_bw_state *\nintel_atomic_get_new_bw_state(struct intel_atomic_state *state);\n\nstruct intel_bw_state *\nintel_atomic_get_bw_state(struct intel_atomic_state *state);\n\nvoid intel_bw_init_hw(struct drm_i915_private *dev_priv);\nint intel_bw_init(struct drm_i915_private *dev_priv);\nint intel_bw_atomic_check(struct intel_atomic_state *state);\nvoid intel_bw_crtc_update(struct intel_bw_state *bw_state,\n\t\t\t  const struct intel_crtc_state *crtc_state);\nint icl_pcode_restrict_qgv_points(struct drm_i915_private *dev_priv,\n\t\t\t\t  u32 points_mask);\nint intel_bw_calc_min_cdclk(struct intel_atomic_state *state,\n\t\t\t    bool *need_cdclk_calc);\nint intel_bw_min_cdclk(struct drm_i915_private *i915,\n\t\t       const struct intel_bw_state *bw_state);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}