

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Wed Dec 13 04:56:21 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 23/03/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _ADCON1	set	4033
    48   000000                     _OSCCON	set	4051
    49                           
    50                           ; #config settings
    51                           
    52                           	psect	cinit
    53   007FE4                     __pcinit:
    54                           	callstack 0
    55   007FE4                     start_initialization:
    56                           	callstack 0
    57   007FE4                     __initialization:
    58                           	callstack 0
    59   007FE4                     end_of_initialization:
    60                           	callstack 0
    61   007FE4                     __end_of__initialization:
    62                           	callstack 0
    63   007FE4  0100               	movlb	0
    64   007FE6  EFFA  F03F         	goto	_main	;jump to C main() function
    65                           
    66                           	psect	cstackCOMRAM
    67   000000                     __pcstackCOMRAM:
    68                           	callstack 0
    69   000000                     
    70                           ; 1 bytes @ 0x0
    71 ;;
    72 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    73 ;;
    74 ;; *************** function _main *****************
    75 ;; Defined at:
    76 ;;		line 17 in file "main.c"
    77 ;; Parameters:    Size  Location     Type
    78 ;;		None
    79 ;; Auto vars:     Size  Location     Type
    80 ;;		None
    81 ;; Return value:  Size  Location     Type
    82 ;;                  1    wreg      void 
    83 ;; Registers used:
    84 ;;		wreg, status,2, cstack
    85 ;; Tracked objects:
    86 ;;		On entry : 0/0
    87 ;;		On exit  : 0/0
    88 ;;		Unchanged: 0/0
    89 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    90 ;;      Params:         0       0       0       0       0       0       0       0       0
    91 ;;      Locals:         0       0       0       0       0       0       0       0       0
    92 ;;      Temps:          0       0       0       0       0       0       0       0       0
    93 ;;      Totals:         0       0       0       0       0       0       0       0       0
    94 ;;Total ram usage:        0 bytes
    95 ;; Hardware stack levels required when called: 1
    96 ;; This function calls:
    97 ;;		_Configuration
    98 ;; This function is called by:
    99 ;;		Startup code after reset
   100 ;; This function uses a non-reentrant model
   101 ;;
   102                           
   103                           	psect	text0
   104   007FF4                     __ptext0:
   105                           	callstack 0
   106   007FF4                     _main:
   107                           	callstack 30
   108   007FF4                     
   109                           ;main.c: 20:     Configuration();
   110   007FF4  ECF5  F03F         	call	_Configuration	;wreg free
   111   007FF8                     l11:
   112   007FF8  EFFC  F03F         	goto	l11
   113   007FFC  EF00  F000         	goto	start
   114   008000                     __end_of_main:
   115                           	callstack 0
   116                           
   117 ;; *************** function _Configuration *****************
   118 ;; Defined at:
   119 ;;		line 32 in file "main.c"
   120 ;; Parameters:    Size  Location     Type
   121 ;;		None
   122 ;; Auto vars:     Size  Location     Type
   123 ;;		None
   124 ;; Return value:  Size  Location     Type
   125 ;;                  1    wreg      void 
   126 ;; Registers used:
   127 ;;		wreg, status,2
   128 ;; Tracked objects:
   129 ;;		On entry : 0/0
   130 ;;		On exit  : 0/0
   131 ;;		Unchanged: 0/0
   132 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   133 ;;      Params:         0       0       0       0       0       0       0       0       0
   134 ;;      Locals:         0       0       0       0       0       0       0       0       0
   135 ;;      Temps:          0       0       0       0       0       0       0       0       0
   136 ;;      Totals:         0       0       0       0       0       0       0       0       0
   137 ;;Total ram usage:        0 bytes
   138 ;; Hardware stack levels used: 1
   139 ;; This function calls:
   140 ;;		Nothing
   141 ;; This function is called by:
   142 ;;		_main
   143 ;; This function uses a non-reentrant model
   144 ;;
   145                           
   146                           	psect	text1
   147   007FEA                     __ptext1:
   148                           	callstack 0
   149   007FEA                     _Configuration:
   150                           	callstack 30
   151   007FEA                     
   152                           ;main.c: 34:     OSCCON = 0x72;
   153   007FEA  0E72               	movlw	114
   154   007FEC  6ED3               	movwf	211,c	;volatile
   155                           
   156                           ;main.c: 35:     ADCON1 = 0x0F;
   157   007FEE  0E0F               	movlw	15
   158   007FF0  6EC1               	movwf	193,c	;volatile
   159   007FF2  0012               	return		;funcret
   160   007FF4                     __end_of_Configuration:
   161                           	callstack 0
   162   000000                     
   163                           	psect	rparam
   164   000000                     
   165                           	psect	config
   166                           
   167                           ;Config register CONFIG1L @ 0x300000
   168                           ;	PLL Prescaler Selection bits
   169                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   170                           ;	System Clock Postscaler Selection bits
   171                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   172                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   173                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   174   300000                     	org	3145728
   175   300000  00                 	db	0
   176                           
   177                           ;Config register CONFIG1H @ 0x300001
   178                           ;	Oscillator Selection bits
   179                           ;	FOSC = INTOSC_HS, Internal oscillator, HS oscillator used by USB (INTHS)
   180                           ;	Fail-Safe Clock Monitor Enable bit
   181                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   182                           ;	Internal/External Oscillator Switchover bit
   183                           ;	IESO = OFF, Oscillator Switchover mode disabled
   184   300001                     	org	3145729
   185   300001  0B                 	db	11
   186                           
   187                           ;Config register CONFIG2L @ 0x300002
   188                           ;	Power-up Timer Enable bit
   189                           ;	PWRT = OFF, PWRT disabled
   190                           ;	Brown-out Reset Enable bits
   191                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   192                           ;	Brown-out Reset Voltage bits
   193                           ;	BORV = 3, Minimum setting 2.05V
   194                           ;	USB Voltage Regulator Enable bit
   195                           ;	VREGEN = OFF, USB voltage regulator disabled
   196   300002                     	org	3145730
   197   300002  19                 	db	25
   198                           
   199                           ;Config register CONFIG2H @ 0x300003
   200                           ;	Watchdog Timer Enable bit
   201                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   202                           ;	Watchdog Timer Postscale Select bits
   203                           ;	WDTPS = 32768, 1:32768
   204   300003                     	org	3145731
   205   300003  1E                 	db	30
   206                           
   207                           ; Padding undefined space
   208   300004                     	org	3145732
   209   300004  FF                 	db	255
   210                           
   211                           ;Config register CONFIG3H @ 0x300005
   212                           ;	CCP2 MUX bit
   213                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   214                           ;	PORTB A/D Enable bit
   215                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   216                           ;	Low-Power Timer 1 Oscillator Enable bit
   217                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   218                           ;	MCLR Pin Enable bit
   219                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   220   300005                     	org	3145733
   221   300005  83                 	db	131
   222                           
   223                           ;Config register CONFIG4L @ 0x300006
   224                           ;	Stack Full/Underflow Reset Enable bit
   225                           ;	STVREN = ON, Stack full/underflow will cause Reset
   226                           ;	Single-Supply ICSP Enable bit
   227                           ;	LVP = OFF, Single-Supply ICSP disabled
   228                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   229                           ;	ICPRT = OFF, ICPORT disabled
   230                           ;	Extended Instruction Set Enable bit
   231                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   232                           ;	Background Debugger Enable bit
   233                           ;	DEBUG = 0x1, unprogrammed default
   234   300006                     	org	3145734
   235   300006  81                 	db	129
   236                           
   237                           ; Padding undefined space
   238   300007                     	org	3145735
   239   300007  FF                 	db	255
   240                           
   241                           ;Config register CONFIG5L @ 0x300008
   242                           ;	Code Protection bit
   243                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   244                           ;	Code Protection bit
   245                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   246                           ;	Code Protection bit
   247                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   248                           ;	Code Protection bit
   249                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   250   300008                     	org	3145736
   251   300008  0F                 	db	15
   252                           
   253                           ;Config register CONFIG5H @ 0x300009
   254                           ;	Boot Block Code Protection bit
   255                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   256                           ;	Data EEPROM Code Protection bit
   257                           ;	CPD = OFF, Data EEPROM is not code-protected
   258   300009                     	org	3145737
   259   300009  C0                 	db	192
   260                           
   261                           ;Config register CONFIG6L @ 0x30000A
   262                           ;	Write Protection bit
   263                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   264                           ;	Write Protection bit
   265                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   266                           ;	Write Protection bit
   267                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   268                           ;	Write Protection bit
   269                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   270   30000A                     	org	3145738
   271   30000A  0F                 	db	15
   272                           
   273                           ;Config register CONFIG6H @ 0x30000B
   274                           ;	Configuration Register Write Protection bit
   275                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   276                           ;	Boot Block Write Protection bit
   277                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   278                           ;	Data EEPROM Write Protection bit
   279                           ;	WRTD = OFF, Data EEPROM is not write-protected
   280   30000B                     	org	3145739
   281   30000B  E0                 	db	224
   282                           
   283                           ;Config register CONFIG7L @ 0x30000C
   284                           ;	Table Read Protection bit
   285                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   286                           ;	Table Read Protection bit
   287                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   288                           ;	Table Read Protection bit
   289                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   290                           ;	Table Read Protection bit
   291                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   292   30000C                     	org	3145740
   293   30000C  0F                 	db	15
   294                           
   295                           ;Config register CONFIG7H @ 0x30000D
   296                           ;	Boot Block Table Read Protection bit
   297                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   298   30000D                     	org	3145741
   299   30000D  40                 	db	64
   300                           tosu	equ	0xFFF
   301                           tosh	equ	0xFFE
   302                           tosl	equ	0xFFD
   303                           stkptr	equ	0xFFC
   304                           pclatu	equ	0xFFB
   305                           pclath	equ	0xFFA
   306                           pcl	equ	0xFF9
   307                           tblptru	equ	0xFF8
   308                           tblptrh	equ	0xFF7
   309                           tblptrl	equ	0xFF6
   310                           tablat	equ	0xFF5
   311                           prodh	equ	0xFF4
   312                           prodl	equ	0xFF3
   313                           indf0	equ	0xFEF
   314                           postinc0	equ	0xFEE
   315                           postdec0	equ	0xFED
   316                           preinc0	equ	0xFEC
   317                           plusw0	equ	0xFEB
   318                           fsr0h	equ	0xFEA
   319                           fsr0l	equ	0xFE9
   320                           wreg	equ	0xFE8
   321                           indf1	equ	0xFE7
   322                           postinc1	equ	0xFE6
   323                           postdec1	equ	0xFE5
   324                           preinc1	equ	0xFE4
   325                           plusw1	equ	0xFE3
   326                           fsr1h	equ	0xFE2
   327                           fsr1l	equ	0xFE1
   328                           bsr	equ	0xFE0
   329                           indf2	equ	0xFDF
   330                           postinc2	equ	0xFDE
   331                           postdec2	equ	0xFDD
   332                           preinc2	equ	0xFDC
   333                           plusw2	equ	0xFDB
   334                           fsr2h	equ	0xFDA
   335                           fsr2l	equ	0xFD9
   336                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                      _Configuration
 ---------------------------------------------------------------------------------
 (1) _Configuration                                        0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Configuration

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
ABS                  0      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRh          2C      0       0      21        0.0%
BITBIGSFRlh         11      0       0      22        0.0%
BITBIGSFRll         61      0       0      23        0.0%
BIGRAM             7FF      0       0      24        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Wed Dec 13 04:56:21 2023

                     l11 7FF8                       l12 7FF8                       l17 7FF2  
                    l693 7FEA                      l695 7FF4                     _main 7FF4  
                   start 0000             ___param_bank 0000                    ?_main 0000  
        __initialization 7FE4             __end_of_main 8000                   ??_main 0000  
          __activetblptr 0000                   _ADCON1 0FC1                   _OSCCON 0FD3  
                 isa$std 0001               __accesstop 0060  __end_of__initialization 7FE4  
          ___rparam_used 0001           __pcstackCOMRAM 0000    __end_of_Configuration 7FF4  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FE4  
                __ramtop 0800                  __ptext0 7FF4                  __ptext1 7FEA  
   end_of_initialization 7FE4      start_initialization 7FE4            _Configuration 7FEA  
               __Hrparam 0000                 __Lrparam 0000           ?_Configuration 0000  
               isa$xinst 0000          ??_Configuration 0000  
