
Safe_Within.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006544  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f8  08006714  08006714  00007714  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800690c  0800690c  00008060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800690c  0800690c  0000790c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006914  08006914  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006914  08006914  00007914  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006918  08006918  00007918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0800691c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005a4  20000060  0800697c  00008060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000604  0800697c  00008604  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001281e  00000000  00000000  00008090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a56  00000000  00000000  0001a8ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001098  00000000  00000000  0001d308  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d3c  00000000  00000000  0001e3a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002346e  00000000  00000000  0001f0dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001637e  00000000  00000000  0004254a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d43b8  00000000  00000000  000588c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012cc80  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c04  00000000  00000000  0012ccc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  001318c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000060 	.word	0x20000060
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080066fc 	.word	0x080066fc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000064 	.word	0x20000064
 800020c:	080066fc 	.word	0x080066fc

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <buzzer_on>:
#include "buzzer.h"

/*
 * @brief Turns ON the buzzer, by resetting the "OUT" pin.
 */
void buzzer_on(void) {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_RESET);
 80005f0:	2200      	movs	r2, #0
 80005f2:	2104      	movs	r1, #4
 80005f4:	4802      	ldr	r0, [pc, #8]	@ (8000600 <buzzer_on+0x14>)
 80005f6:	f001 ff45 	bl	8002484 <HAL_GPIO_WritePin>
}
 80005fa:	bf00      	nop
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	40021000 	.word	0x40021000

08000604 <buzzer_off>:

/*
 * @brief Turns OFF the buzzer, by setting the "OUT" pin.
 */
void buzzer_off(void){
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_SET);
 8000608:	2201      	movs	r2, #1
 800060a:	2104      	movs	r1, #4
 800060c:	4802      	ldr	r0, [pc, #8]	@ (8000618 <buzzer_off+0x14>)
 800060e:	f001 ff39 	bl	8002484 <HAL_GPIO_WritePin>

}
 8000612:	bf00      	nop
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	40021000 	.word	0x40021000

0800061c <gsm_start_rx>:

/**
 * @brief Begins UART reception for GSM byte stream (interrupt).
 */
void gsm_start_rx(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
    sim_rx_index = 0;
 8000620:	4b08      	ldr	r3, [pc, #32]	@ (8000644 <gsm_start_rx+0x28>)
 8000622:	2200      	movs	r2, #0
 8000624:	801a      	strh	r2, [r3, #0]
    line_ready = 0;
 8000626:	4b08      	ldr	r3, [pc, #32]	@ (8000648 <gsm_start_rx+0x2c>)
 8000628:	2200      	movs	r2, #0
 800062a:	701a      	strb	r2, [r3, #0]
    memset(sim_rx_buffer, 0, SIM_RX_BUFFER_SIZE);
 800062c:	2264      	movs	r2, #100	@ 0x64
 800062e:	2100      	movs	r1, #0
 8000630:	4806      	ldr	r0, [pc, #24]	@ (800064c <gsm_start_rx+0x30>)
 8000632:	f005 fb89 	bl	8005d48 <memset>
    HAL_UART_Receive_IT(&huart4, &sim_rx_byte, 1);
 8000636:	2201      	movs	r2, #1
 8000638:	4905      	ldr	r1, [pc, #20]	@ (8000650 <gsm_start_rx+0x34>)
 800063a:	4806      	ldr	r0, [pc, #24]	@ (8000654 <gsm_start_rx+0x38>)
 800063c:	f004 fb34 	bl	8004ca8 <HAL_UART_Receive_IT>
}
 8000640:	bf00      	nop
 8000642:	bd80      	pop	{r7, pc}
 8000644:	200000e4 	.word	0x200000e4
 8000648:	200000e6 	.word	0x200000e6
 800064c:	20000080 	.word	0x20000080
 8000650:	2000007c 	.word	0x2000007c
 8000654:	20000188 	.word	0x20000188

08000658 <send_at_cmd>:
 * @param size Bytes received.
 * @param timeout Maximum allowed  timeout.
 * @return RX_OK on success, RX_TIMEOUT otherwise.
 */
GSM_Response_t send_at_cmd( char *at_cmd, char *sim_response_buffer, int *size, int timeout)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b086      	sub	sp, #24
 800065c:	af00      	add	r7, sp, #0
 800065e:	60f8      	str	r0, [r7, #12]
 8000660:	60b9      	str	r1, [r7, #8]
 8000662:	607a      	str	r2, [r7, #4]
 8000664:	603b      	str	r3, [r7, #0]
	uint32_t tickstart;
	gsm_start_rx();
 8000666:	f7ff ffd9 	bl	800061c <gsm_start_rx>
	HAL_UART_Transmit(&huart4, (uint8_t*)at_cmd, strlen(at_cmd), HAL_MAX_DELAY);
 800066a:	68f8      	ldr	r0, [r7, #12]
 800066c:	f7ff fdd0 	bl	8000210 <strlen>
 8000670:	4603      	mov	r3, r0
 8000672:	b29a      	uxth	r2, r3
 8000674:	f04f 33ff 	mov.w	r3, #4294967295
 8000678:	68f9      	ldr	r1, [r7, #12]
 800067a:	4816      	ldr	r0, [pc, #88]	@ (80006d4 <send_at_cmd+0x7c>)
 800067c:	f004 f9bc 	bl	80049f8 <HAL_UART_Transmit>
	tickstart = HAL_GetTick();
 8000680:	f001 fb98 	bl	8001db4 <HAL_GetTick>
 8000684:	6178      	str	r0, [r7, #20]
	while(1){

		if ((HAL_GetTick() - tickstart) > timeout){
 8000686:	f001 fb95 	bl	8001db4 <HAL_GetTick>
 800068a:	4602      	mov	r2, r0
 800068c:	697b      	ldr	r3, [r7, #20]
 800068e:	1ad2      	subs	r2, r2, r3
 8000690:	683b      	ldr	r3, [r7, #0]
 8000692:	429a      	cmp	r2, r3
 8000694:	d9f7      	bls.n	8000686 <send_at_cmd+0x2e>
			sim_rx_buffer[sim_rx_index] = '\0';
 8000696:	4b10      	ldr	r3, [pc, #64]	@ (80006d8 <send_at_cmd+0x80>)
 8000698:	881b      	ldrh	r3, [r3, #0]
 800069a:	461a      	mov	r2, r3
 800069c:	4b0f      	ldr	r3, [pc, #60]	@ (80006dc <send_at_cmd+0x84>)
 800069e:	2100      	movs	r1, #0
 80006a0:	5499      	strb	r1, [r3, r2]
			strcpy(sim_response_buffer, sim_rx_buffer);
 80006a2:	490e      	ldr	r1, [pc, #56]	@ (80006dc <send_at_cmd+0x84>)
 80006a4:	68b8      	ldr	r0, [r7, #8]
 80006a6:	f005 fbd7 	bl	8005e58 <strcpy>
			*size = sim_rx_index+1;
 80006aa:	4b0b      	ldr	r3, [pc, #44]	@ (80006d8 <send_at_cmd+0x80>)
 80006ac:	881b      	ldrh	r3, [r3, #0]
 80006ae:	1c5a      	adds	r2, r3, #1
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	601a      	str	r2, [r3, #0]
		     sim_rx_index = 0;
 80006b4:	4b08      	ldr	r3, [pc, #32]	@ (80006d8 <send_at_cmd+0x80>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	801a      	strh	r2, [r3, #0]
			 break;
 80006ba:	bf00      	nop
		}
	}
	if(*size == 0){
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d101      	bne.n	80006c8 <send_at_cmd+0x70>
		return RX_TIMEOUT;
 80006c4:	2301      	movs	r3, #1
 80006c6:	e000      	b.n	80006ca <send_at_cmd+0x72>
	}
	else{
		return RX_OK;
 80006c8:	2300      	movs	r3, #0
	}
}
 80006ca:	4618      	mov	r0, r3
 80006cc:	3718      	adds	r7, #24
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	20000188 	.word	0x20000188
 80006d8:	200000e4 	.word	0x200000e4
 80006dc:	20000080 	.word	0x20000080

080006e0 <gsm_init>:

GSM_State_t gsm_init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b094      	sub	sp, #80	@ 0x50
 80006e4:	af00      	add	r7, sp, #0
	char gsm_wake[] = "AT\r\n";
 80006e6:	4b35      	ldr	r3, [pc, #212]	@ (80007bc <gsm_init+0xdc>)
 80006e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80006ea:	2300      	movs	r3, #0
 80006ec:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
	char gsm_rx[50];
	int rx_size=0;
 80006f0:	2300      	movs	r3, #0
 80006f2:	60fb      	str	r3, [r7, #12]
	//int *rx_size = NULL;
	int timeout = AT_TIMEOUT;
 80006f4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80006f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
	char echo_off[] = "ATE0\r\n";
 80006fa:	4a31      	ldr	r2, [pc, #196]	@ (80007c0 <gsm_init+0xe0>)
 80006fc:	1d3b      	adds	r3, r7, #4
 80006fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000702:	6018      	str	r0, [r3, #0]
 8000704:	3304      	adds	r3, #4
 8000706:	8019      	strh	r1, [r3, #0]
 8000708:	3302      	adds	r3, #2
 800070a:	0c0a      	lsrs	r2, r1, #16
 800070c:	701a      	strb	r2, [r3, #0]

//	GSM_Response_t status;
	HAL_UART_Transmit(&huart4, (uint8_t*)"AT\r\n", strlen("AT\r\n"), HAL_MAX_DELAY);
 800070e:	f04f 33ff 	mov.w	r3, #4294967295
 8000712:	2204      	movs	r2, #4
 8000714:	492b      	ldr	r1, [pc, #172]	@ (80007c4 <gsm_init+0xe4>)
 8000716:	482c      	ldr	r0, [pc, #176]	@ (80007c8 <gsm_init+0xe8>)
 8000718:	f004 f96e 	bl	80049f8 <HAL_UART_Transmit>
	memset(gsm_rx, 0, sizeof(gsm_rx));
 800071c:	f107 0310 	add.w	r3, r7, #16
 8000720:	2232      	movs	r2, #50	@ 0x32
 8000722:	2100      	movs	r1, #0
 8000724:	4618      	mov	r0, r3
 8000726:	f005 fb0f 	bl	8005d48 <memset>
	HAL_Delay(100);
 800072a:	2064      	movs	r0, #100	@ 0x64
 800072c:	f001 fb4e 	bl	8001dcc <HAL_Delay>

	status = send_at_cmd(gsm_wake, gsm_rx, &rx_size, timeout);
 8000730:	f107 020c 	add.w	r2, r7, #12
 8000734:	f107 0110 	add.w	r1, r7, #16
 8000738:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 800073c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800073e:	f7ff ff8b 	bl	8000658 <send_at_cmd>
 8000742:	4603      	mov	r3, r0
 8000744:	461a      	mov	r2, r3
 8000746:	4b21      	ldr	r3, [pc, #132]	@ (80007cc <gsm_init+0xec>)
 8000748:	701a      	strb	r2, [r3, #0]
	if (status == RX_OK){
 800074a:	4b20      	ldr	r3, [pc, #128]	@ (80007cc <gsm_init+0xec>)
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	2b00      	cmp	r3, #0
 8000750:	d12e      	bne.n	80007b0 <gsm_init+0xd0>

		if(strstr(gsm_rx,"OK")){
 8000752:	f107 0310 	add.w	r3, r7, #16
 8000756:	491e      	ldr	r1, [pc, #120]	@ (80007d0 <gsm_init+0xf0>)
 8000758:	4618      	mov	r0, r3
 800075a:	f005 fb3a 	bl	8005dd2 <strstr>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d025      	beq.n	80007b0 <gsm_init+0xd0>
			HAL_Delay(100);
 8000764:	2064      	movs	r0, #100	@ 0x64
 8000766:	f001 fb31 	bl	8001dcc <HAL_Delay>
			memset(gsm_rx, 0, sizeof(gsm_rx));
 800076a:	f107 0310 	add.w	r3, r7, #16
 800076e:	2232      	movs	r2, #50	@ 0x32
 8000770:	2100      	movs	r1, #0
 8000772:	4618      	mov	r0, r3
 8000774:	f005 fae8 	bl	8005d48 <memset>
			rx_size =0;
 8000778:	2300      	movs	r3, #0
 800077a:	60fb      	str	r3, [r7, #12]
			status = send_at_cmd(echo_off, gsm_rx, &rx_size, timeout);
 800077c:	f107 020c 	add.w	r2, r7, #12
 8000780:	f107 0110 	add.w	r1, r7, #16
 8000784:	1d38      	adds	r0, r7, #4
 8000786:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000788:	f7ff ff66 	bl	8000658 <send_at_cmd>
 800078c:	4603      	mov	r3, r0
 800078e:	461a      	mov	r2, r3
 8000790:	4b0e      	ldr	r3, [pc, #56]	@ (80007cc <gsm_init+0xec>)
 8000792:	701a      	strb	r2, [r3, #0]

			if(strstr(gsm_rx,"OK")){
 8000794:	f107 0310 	add.w	r3, r7, #16
 8000798:	490d      	ldr	r1, [pc, #52]	@ (80007d0 <gsm_init+0xf0>)
 800079a:	4618      	mov	r0, r3
 800079c:	f005 fb19 	bl	8005dd2 <strstr>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d004      	beq.n	80007b0 <gsm_init+0xd0>
				HAL_Delay(100);
 80007a6:	2064      	movs	r0, #100	@ 0x64
 80007a8:	f001 fb10 	bl	8001dcc <HAL_Delay>

				return GSM_STATE_OK;
 80007ac:	2300      	movs	r3, #0
 80007ae:	e000      	b.n	80007b2 <gsm_init+0xd2>
			}
		}
	}
	return GSM_STATE_ERROR;
 80007b0:	2301      	movs	r3, #1
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	3750      	adds	r7, #80	@ 0x50
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	0a0d5441 	.word	0x0a0d5441
 80007c0:	08006720 	.word	0x08006720
 80007c4:	08006714 	.word	0x08006714
 80007c8:	20000188 	.word	0x20000188
 80007cc:	200000e8 	.word	0x200000e8
 80007d0:	0800671c 	.word	0x0800671c

080007d4 <gsm_wake>:
/**
 * @brief Wakes up GSM module by sending "AT" command.
 * @return GSM_STATE_OK if success, GSM_STATE_ERROR otherwise.
 */
GSM_State_t gsm_wake(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b08a      	sub	sp, #40	@ 0x28
 80007d8:	af00      	add	r7, sp, #0
	char gsm_wake_up[] = "AT\r\n";
 80007da:	4b1a      	ldr	r3, [pc, #104]	@ (8000844 <gsm_wake+0x70>)
 80007dc:	61fb      	str	r3, [r7, #28]
 80007de:	2300      	movs	r3, #0
 80007e0:	f887 3020 	strb.w	r3, [r7, #32]
	char gsm_rx[20];
	int rx_size = 0;
 80007e4:	2300      	movs	r3, #0
 80007e6:	607b      	str	r3, [r7, #4]
	int timeout = AT_TIMEOUT;
 80007e8:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80007ec:	627b      	str	r3, [r7, #36]	@ 0x24
	memset(gsm_rx, 0, sizeof(gsm_rx));
 80007ee:	f107 0308 	add.w	r3, r7, #8
 80007f2:	2214      	movs	r2, #20
 80007f4:	2100      	movs	r1, #0
 80007f6:	4618      	mov	r0, r3
 80007f8:	f005 faa6 	bl	8005d48 <memset>
	status = send_at_cmd(gsm_wake_up, gsm_rx, &rx_size, timeout);
 80007fc:	1d3a      	adds	r2, r7, #4
 80007fe:	f107 0108 	add.w	r1, r7, #8
 8000802:	f107 001c 	add.w	r0, r7, #28
 8000806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000808:	f7ff ff26 	bl	8000658 <send_at_cmd>
 800080c:	4603      	mov	r3, r0
 800080e:	461a      	mov	r2, r3
 8000810:	4b0d      	ldr	r3, [pc, #52]	@ (8000848 <gsm_wake+0x74>)
 8000812:	701a      	strb	r2, [r3, #0]
		if (status == RX_OK){
 8000814:	4b0c      	ldr	r3, [pc, #48]	@ (8000848 <gsm_wake+0x74>)
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	2b00      	cmp	r3, #0
 800081a:	d10e      	bne.n	800083a <gsm_wake+0x66>
			if (strncmp(gsm_rx, "\r\nOK\r\n", rx_size) == 0){
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	461a      	mov	r2, r3
 8000820:	f107 0308 	add.w	r3, r7, #8
 8000824:	4909      	ldr	r1, [pc, #36]	@ (800084c <gsm_wake+0x78>)
 8000826:	4618      	mov	r0, r3
 8000828:	f005 fa96 	bl	8005d58 <strncmp>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d103      	bne.n	800083a <gsm_wake+0x66>
				rx_size = 0;
 8000832:	2300      	movs	r3, #0
 8000834:	607b      	str	r3, [r7, #4]
				return GSM_STATE_OK;
 8000836:	2300      	movs	r3, #0
 8000838:	e000      	b.n	800083c <gsm_wake+0x68>
			}
		}
		return GSM_STATE_ERROR;
 800083a:	2301      	movs	r3, #1
}
 800083c:	4618      	mov	r0, r3
 800083e:	3728      	adds	r7, #40	@ 0x28
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	0a0d5441 	.word	0x0a0d5441
 8000848:	200000e8 	.word	0x200000e8
 800084c:	08006728 	.word	0x08006728

08000850 <gsm_call>:
 * @brief Initiates call to provided number.
 * @param number Phone number
 * @return GSM_STATE_OK if call succeed, GSM_STATE_ERROR otherwise.
 */
GSM_State_t gsm_call(const char *number)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b09a      	sub	sp, #104	@ 0x68
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
    char dial[30];
    snprintf(dial, sizeof(dial), "ATD+%s;\r\n", number);
 8000858:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	4a1c      	ldr	r2, [pc, #112]	@ (80008d0 <gsm_call+0x80>)
 8000860:	211e      	movs	r1, #30
 8000862:	f005 fa3b 	bl	8005cdc <sniprintf>
    char gsm_rx[50];
    int rx_size = 0;
 8000866:	2300      	movs	r3, #0
 8000868:	60fb      	str	r3, [r7, #12]
    int timeout = AT_TIMEOUT;
 800086a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800086e:	667b      	str	r3, [r7, #100]	@ 0x64

    memset(gsm_rx, 0, sizeof(gsm_rx));
 8000870:	f107 0310 	add.w	r3, r7, #16
 8000874:	2232      	movs	r2, #50	@ 0x32
 8000876:	2100      	movs	r1, #0
 8000878:	4618      	mov	r0, r3
 800087a:	f005 fa65 	bl	8005d48 <memset>
    status = send_at_cmd(dial, gsm_rx, &rx_size, timeout);
 800087e:	f107 020c 	add.w	r2, r7, #12
 8000882:	f107 0110 	add.w	r1, r7, #16
 8000886:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 800088a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800088c:	f7ff fee4 	bl	8000658 <send_at_cmd>
 8000890:	4603      	mov	r3, r0
 8000892:	461a      	mov	r2, r3
 8000894:	4b0f      	ldr	r3, [pc, #60]	@ (80008d4 <gsm_call+0x84>)
 8000896:	701a      	strb	r2, [r3, #0]
    if (status == RX_OK){
 8000898:	4b0e      	ldr	r3, [pc, #56]	@ (80008d4 <gsm_call+0x84>)
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	2b00      	cmp	r3, #0
 800089e:	d112      	bne.n	80008c6 <gsm_call+0x76>
    	if (strncmp(gsm_rx, "\r\nOK\r\n", rx_size) == 0){
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	461a      	mov	r2, r3
 80008a4:	f107 0310 	add.w	r3, r7, #16
 80008a8:	490b      	ldr	r1, [pc, #44]	@ (80008d8 <gsm_call+0x88>)
 80008aa:	4618      	mov	r0, r3
 80008ac:	f005 fa54 	bl	8005d58 <strncmp>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d107      	bne.n	80008c6 <gsm_call+0x76>
    		HAL_Delay(1000);
 80008b6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80008ba:	f001 fa87 	bl	8001dcc <HAL_Delay>
    		rx_size = 0;
 80008be:	2300      	movs	r3, #0
 80008c0:	60fb      	str	r3, [r7, #12]

    		return GSM_STATE_OK;
 80008c2:	2300      	movs	r3, #0
 80008c4:	e000      	b.n	80008c8 <gsm_call+0x78>
    	}
    }
    return GSM_STATE_ERROR;
 80008c6:	2301      	movs	r3, #1
}
 80008c8:	4618      	mov	r0, r3
 80008ca:	3768      	adds	r7, #104	@ 0x68
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	08006730 	.word	0x08006730
 80008d4:	200000e8 	.word	0x200000e8
 80008d8:	08006728 	.word	0x08006728

080008dc <gsm_sms>:
 * @param number  phone number.
 * @param message Message string to send.
 * @return GSM_STATE_OK if SMS is sent, GSM_STATE_ERROR otherwise.
 */
GSM_State_t gsm_sms(const char *number, const char *message)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b0a8      	sub	sp, #160	@ 0xa0
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
 80008e4:	6039      	str	r1, [r7, #0]
	char gsm_text_mode[] = "AT+CMGF=1\r\n";
 80008e6:	4a5b      	ldr	r2, [pc, #364]	@ (8000a54 <gsm_sms+0x178>)
 80008e8:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80008ec:	ca07      	ldmia	r2, {r0, r1, r2}
 80008ee:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	char gsm_rx[30];
	int rx_size = 0;
 80008f2:	2300      	movs	r3, #0
 80008f4:	66bb      	str	r3, [r7, #104]	@ 0x68
	int timeout = AT_TIMEOUT;
 80008f6:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80008fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
	char gsm_send_sms[50];
	char msg[40] = {0};
 80008fe:	f107 030c 	add.w	r3, r7, #12
 8000902:	2228      	movs	r2, #40	@ 0x28
 8000904:	2100      	movs	r1, #0
 8000906:	4618      	mov	r0, r3
 8000908:	f005 fa1e 	bl	8005d48 <memset>
	int len;

	snprintf(gsm_send_sms, sizeof(gsm_send_sms), "AT+CMGS=\"+%s\"\r\n", number);
 800090c:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	4a51      	ldr	r2, [pc, #324]	@ (8000a58 <gsm_sms+0x17c>)
 8000914:	2132      	movs	r1, #50	@ 0x32
 8000916:	f005 f9e1 	bl	8005cdc <sniprintf>
	memset(gsm_rx, 0, sizeof(gsm_rx));
 800091a:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800091e:	221e      	movs	r2, #30
 8000920:	2100      	movs	r1, #0
 8000922:	4618      	mov	r0, r3
 8000924:	f005 fa10 	bl	8005d48 <memset>

	status = send_at_cmd(gsm_text_mode, gsm_rx, &rx_size, timeout);
 8000928:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 800092c:	f107 016c 	add.w	r1, r7, #108	@ 0x6c
 8000930:	f107 008c 	add.w	r0, r7, #140	@ 0x8c
 8000934:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000938:	f7ff fe8e 	bl	8000658 <send_at_cmd>
 800093c:	4603      	mov	r3, r0
 800093e:	461a      	mov	r2, r3
 8000940:	4b46      	ldr	r3, [pc, #280]	@ (8000a5c <gsm_sms+0x180>)
 8000942:	701a      	strb	r2, [r3, #0]
	if (status == RX_OK){
 8000944:	4b45      	ldr	r3, [pc, #276]	@ (8000a5c <gsm_sms+0x180>)
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d17e      	bne.n	8000a4a <gsm_sms+0x16e>
		if (strncmp(gsm_rx, "\r\nOK\r\n", rx_size) == 0){
 800094c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800094e:	461a      	mov	r2, r3
 8000950:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000954:	4942      	ldr	r1, [pc, #264]	@ (8000a60 <gsm_sms+0x184>)
 8000956:	4618      	mov	r0, r3
 8000958:	f005 f9fe 	bl	8005d58 <strncmp>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d173      	bne.n	8000a4a <gsm_sms+0x16e>
			HAL_Delay(100);
 8000962:	2064      	movs	r0, #100	@ 0x64
 8000964:	f001 fa32 	bl	8001dcc <HAL_Delay>
			memset(gsm_rx, 0, sizeof(gsm_rx));
 8000968:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800096c:	221e      	movs	r2, #30
 800096e:	2100      	movs	r1, #0
 8000970:	4618      	mov	r0, r3
 8000972:	f005 f9e9 	bl	8005d48 <memset>
			rx_size = 0;
 8000976:	2300      	movs	r3, #0
 8000978:	66bb      	str	r3, [r7, #104]	@ 0x68

			status = send_at_cmd(gsm_send_sms, gsm_rx, &rx_size, timeout);
 800097a:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 800097e:	f107 016c 	add.w	r1, r7, #108	@ 0x6c
 8000982:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8000986:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800098a:	f7ff fe65 	bl	8000658 <send_at_cmd>
 800098e:	4603      	mov	r3, r0
 8000990:	461a      	mov	r2, r3
 8000992:	4b32      	ldr	r3, [pc, #200]	@ (8000a5c <gsm_sms+0x180>)
 8000994:	701a      	strb	r2, [r3, #0]
			if (status == RX_OK){
 8000996:	4b31      	ldr	r3, [pc, #196]	@ (8000a5c <gsm_sms+0x180>)
 8000998:	781b      	ldrb	r3, [r3, #0]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d155      	bne.n	8000a4a <gsm_sms+0x16e>
				if (strncmp(gsm_rx, "\r\n> ", rx_size) == 0){
 800099e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80009a0:	461a      	mov	r2, r3
 80009a2:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80009a6:	492f      	ldr	r1, [pc, #188]	@ (8000a64 <gsm_sms+0x188>)
 80009a8:	4618      	mov	r0, r3
 80009aa:	f005 f9d5 	bl	8005d58 <strncmp>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d14a      	bne.n	8000a4a <gsm_sms+0x16e>
					len = strlen(message);
 80009b4:	6838      	ldr	r0, [r7, #0]
 80009b6:	f7ff fc2b 	bl	8000210 <strlen>
 80009ba:	4603      	mov	r3, r0
 80009bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

					if (len < sizeof(msg) - 1) {
 80009c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80009c4:	2b26      	cmp	r3, #38	@ 0x26
 80009c6:	d840      	bhi.n	8000a4a <gsm_sms+0x16e>
						strcpy(msg, message);
 80009c8:	f107 030c 	add.w	r3, r7, #12
 80009cc:	6839      	ldr	r1, [r7, #0]
 80009ce:	4618      	mov	r0, r3
 80009d0:	f005 fa42 	bl	8005e58 <strcpy>
						msg[len] = 26;
 80009d4:	f107 020c 	add.w	r2, r7, #12
 80009d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80009dc:	4413      	add	r3, r2
 80009de:	221a      	movs	r2, #26
 80009e0:	701a      	strb	r2, [r3, #0]
						msg[len + 1] = '\0';
 80009e2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80009e6:	3301      	adds	r3, #1
 80009e8:	33a0      	adds	r3, #160	@ 0xa0
 80009ea:	443b      	add	r3, r7
 80009ec:	2200      	movs	r2, #0
 80009ee:	f803 2c94 	strb.w	r2, [r3, #-148]

						HAL_Delay(100);
 80009f2:	2064      	movs	r0, #100	@ 0x64
 80009f4:	f001 f9ea 	bl	8001dcc <HAL_Delay>
					    memset(gsm_rx, 0, sizeof(gsm_rx));
 80009f8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80009fc:	221e      	movs	r2, #30
 80009fe:	2100      	movs	r1, #0
 8000a00:	4618      	mov	r0, r3
 8000a02:	f005 f9a1 	bl	8005d48 <memset>
					    rx_size = 0;
 8000a06:	2300      	movs	r3, #0
 8000a08:	66bb      	str	r3, [r7, #104]	@ 0x68
					    status = send_at_cmd(msg, gsm_rx, &rx_size, CALL_TIMEOUT);
 8000a0a:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 8000a0e:	f107 016c 	add.w	r1, r7, #108	@ 0x6c
 8000a12:	f107 000c 	add.w	r0, r7, #12
 8000a16:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000a1a:	f7ff fe1d 	bl	8000658 <send_at_cmd>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	461a      	mov	r2, r3
 8000a22:	4b0e      	ldr	r3, [pc, #56]	@ (8000a5c <gsm_sms+0x180>)
 8000a24:	701a      	strb	r2, [r3, #0]

					    if (status == RX_OK){
 8000a26:	4b0d      	ldr	r3, [pc, #52]	@ (8000a5c <gsm_sms+0x180>)
 8000a28:	781b      	ldrb	r3, [r3, #0]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d10d      	bne.n	8000a4a <gsm_sms+0x16e>
						    if (strncmp(gsm_rx, "\r\n+CMGS:", 8) == 0){
 8000a2e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000a32:	2208      	movs	r2, #8
 8000a34:	490c      	ldr	r1, [pc, #48]	@ (8000a68 <gsm_sms+0x18c>)
 8000a36:	4618      	mov	r0, r3
 8000a38:	f005 f98e 	bl	8005d58 <strncmp>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d103      	bne.n	8000a4a <gsm_sms+0x16e>

							rx_size = 0;
 8000a42:	2300      	movs	r3, #0
 8000a44:	66bb      	str	r3, [r7, #104]	@ 0x68
							return GSM_STATE_OK;
 8000a46:	2300      	movs	r3, #0
 8000a48:	e000      	b.n	8000a4c <gsm_sms+0x170>
				}
			}
     	}
     }
  }
	return GSM_STATE_ERROR;
 8000a4a:	2301      	movs	r3, #1
}
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	37a0      	adds	r7, #160	@ 0xa0
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	08006760 	.word	0x08006760
 8000a58:	0800673c 	.word	0x0800673c
 8000a5c:	200000e8 	.word	0x200000e8
 8000a60:	08006728 	.word	0x08006728
 8000a64:	0800674c 	.word	0x0800674c
 8000a68:	08006754 	.word	0x08006754

08000a6c <call_sms_function>:

void call_sms_function(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b086      	sub	sp, #24
 8000a70:	af00      	add	r7, sp, #0
    GSM_State_t result_wake;
    result_wake = gsm_wake();
 8000a72:	f7ff feaf 	bl	80007d4 <gsm_wake>
 8000a76:	4603      	mov	r3, r0
 8000a78:	75fb      	strb	r3, [r7, #23]
    int call_sms_maxtry =3;
 8000a7a:	2303      	movs	r3, #3
 8000a7c:	60bb      	str	r3, [r7, #8]
    int call_sms_count=0;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	613b      	str	r3, [r7, #16]
    // Try call and sms by checking gsm condition state  3 times
    while( call_sms_count <= call_sms_maxtry){
 8000a82:	e04e      	b.n	8000b22 <call_sms_function+0xb6>
       if (result_wake == GSM_STATE_OK) {
 8000a84:	7dfb      	ldrb	r3, [r7, #23]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d141      	bne.n	8000b0e <call_sms_function+0xa2>
           gsm_call(EMERGENCY_CONTACT_1);
 8000a8a:	482a      	ldr	r0, [pc, #168]	@ (8000b34 <call_sms_function+0xc8>)
 8000a8c:	f7ff fee0 	bl	8000850 <gsm_call>
           gsm_sms(EMERGENCY_CONTACT_1, MESSAGE);
 8000a90:	4929      	ldr	r1, [pc, #164]	@ (8000b38 <call_sms_function+0xcc>)
 8000a92:	4828      	ldr	r0, [pc, #160]	@ (8000b34 <call_sms_function+0xc8>)
 8000a94:	f7ff ff22 	bl	80008dc <gsm_sms>
           uint32_t call_time;
           call_time = g_time;
 8000a98:	4b28      	ldr	r3, [pc, #160]	@ (8000b3c <call_sms_function+0xd0>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	607b      	str	r3, [r7, #4]
           // this loop acts as the timer before the second call
           while(1){
        	   if(g_time - call_time > CALL_INTERVAL){
 8000a9e:	4b27      	ldr	r3, [pc, #156]	@ (8000b3c <call_sms_function+0xd0>)
 8000aa0:	681a      	ldr	r2, [r3, #0]
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	1ad3      	subs	r3, r2, r3
 8000aa6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000aaa:	d925      	bls.n	8000af8 <call_sms_function+0x8c>
            	  result_wake = gsm_wake();
 8000aac:	f7ff fe92 	bl	80007d4 <gsm_wake>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	75fb      	strb	r3, [r7, #23]
            	  int second_call_maxtry = 3;
 8000ab4:	2303      	movs	r3, #3
 8000ab6:	603b      	str	r3, [r7, #0]
            	  int second_call_count = 0;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	60fb      	str	r3, [r7, #12]
            	  // call and sms secondary contact number after primary number by again AT\r\n command and trying 3 times for checking for appropriate response
            	  while(second_call_count<=second_call_maxtry){
 8000abc:	e018      	b.n	8000af0 <call_sms_function+0x84>
            		  if (result_wake == GSM_STATE_OK) {
 8000abe:	7dfb      	ldrb	r3, [r7, #23]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d10b      	bne.n	8000adc <call_sms_function+0x70>
            			  gsm_call(EMERGENCY_CONTACT_3);
 8000ac4:	481e      	ldr	r0, [pc, #120]	@ (8000b40 <call_sms_function+0xd4>)
 8000ac6:	f7ff fec3 	bl	8000850 <gsm_call>
            			  gsm_sms(EMERGENCY_CONTACT_3, MESSAGE);
 8000aca:	491b      	ldr	r1, [pc, #108]	@ (8000b38 <call_sms_function+0xcc>)
 8000acc:	481c      	ldr	r0, [pc, #112]	@ (8000b40 <call_sms_function+0xd4>)
 8000ace:	f7ff ff05 	bl	80008dc <gsm_sms>
            			  HAL_Delay(1000);
 8000ad2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ad6:	f001 f979 	bl	8001dcc <HAL_Delay>
            			  break;
 8000ada:	e00d      	b.n	8000af8 <call_sms_function+0x8c>
            		  }
            		  else{
            			  result_wake = gsm_wake();
 8000adc:	f7ff fe7a 	bl	80007d4 <gsm_wake>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	75fb      	strb	r3, [r7, #23]
            			  second_call_count++;
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	3301      	adds	r3, #1
 8000ae8:	60fb      	str	r3, [r7, #12]
            			  HAL_Delay(100);
 8000aea:	2064      	movs	r0, #100	@ 0x64
 8000aec:	f001 f96e 	bl	8001dcc <HAL_Delay>
            	  while(second_call_count<=second_call_maxtry){
 8000af0:	68fa      	ldr	r2, [r7, #12]
 8000af2:	683b      	ldr	r3, [r7, #0]
 8000af4:	429a      	cmp	r2, r3
 8000af6:	dde2      	ble.n	8000abe <call_sms_function+0x52>
            		  }
            	  }
        	   }
        	   if (switch_flag == 0){
 8000af8:	4b12      	ldr	r3, [pc, #72]	@ (8000b44 <call_sms_function+0xd8>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d1ce      	bne.n	8000a9e <call_sms_function+0x32>
        		   buzzer_off();
 8000b00:	f7ff fd80 	bl	8000604 <buzzer_off>
//        		   pir_state = ACTIVE;
        		   switch_flag = 1;
 8000b04:	4b0f      	ldr	r3, [pc, #60]	@ (8000b44 <call_sms_function+0xd8>)
 8000b06:	2201      	movs	r2, #1
 8000b08:	601a      	str	r2, [r3, #0]
        		   break;
 8000b0a:	bf00      	nop
        	   }
           }
           break;
 8000b0c:	e00e      	b.n	8000b2c <call_sms_function+0xc0>
       }
       else{
    	   result_wake = gsm_wake();
 8000b0e:	f7ff fe61 	bl	80007d4 <gsm_wake>
 8000b12:	4603      	mov	r3, r0
 8000b14:	75fb      	strb	r3, [r7, #23]
    	   call_sms_count++;
 8000b16:	693b      	ldr	r3, [r7, #16]
 8000b18:	3301      	adds	r3, #1
 8000b1a:	613b      	str	r3, [r7, #16]
    	   HAL_Delay(100);
 8000b1c:	2064      	movs	r0, #100	@ 0x64
 8000b1e:	f001 f955 	bl	8001dcc <HAL_Delay>
    while( call_sms_count <= call_sms_maxtry){
 8000b22:	693a      	ldr	r2, [r7, #16]
 8000b24:	68bb      	ldr	r3, [r7, #8]
 8000b26:	429a      	cmp	r2, r3
 8000b28:	ddac      	ble.n	8000a84 <call_sms_function+0x18>
       }
    }
}
 8000b2a:	bf00      	nop
 8000b2c:	bf00      	nop
 8000b2e:	3718      	adds	r7, #24
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	0800676c 	.word	0x0800676c
 8000b38:	0800677c 	.word	0x0800677c
 8000b3c:	20000260 	.word	0x20000260
 8000b40:	08006798 	.word	0x08006798
 8000b44:	20000000 	.word	0x20000000

08000b48 <gsm_reset>:

/**
 * @brief Sends GSM reset command via UART to ensure GSM is in Command mode, not in text prompt mode.
 */
void gsm_reset(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
	    uint8_t esc = 0x1B;  // ESC key
 8000b4e:	231b      	movs	r3, #27
 8000b50:	71fb      	strb	r3, [r7, #7]
	    HAL_UART_Transmit(&huart4, &esc, 1, HAL_MAX_DELAY);
 8000b52:	1df9      	adds	r1, r7, #7
 8000b54:	f04f 33ff 	mov.w	r3, #4294967295
 8000b58:	2201      	movs	r2, #1
 8000b5a:	480a      	ldr	r0, [pc, #40]	@ (8000b84 <gsm_reset+0x3c>)
 8000b5c:	f003 ff4c 	bl	80049f8 <HAL_UART_Transmit>
	    HAL_Delay(200);
 8000b60:	20c8      	movs	r0, #200	@ 0xc8
 8000b62:	f001 f933 	bl	8001dcc <HAL_Delay>
	    HAL_UART_Transmit(&huart4, &esc, 1, HAL_MAX_DELAY);
 8000b66:	1df9      	adds	r1, r7, #7
 8000b68:	f04f 33ff 	mov.w	r3, #4294967295
 8000b6c:	2201      	movs	r2, #1
 8000b6e:	4805      	ldr	r0, [pc, #20]	@ (8000b84 <gsm_reset+0x3c>)
 8000b70:	f003 ff42 	bl	80049f8 <HAL_UART_Transmit>
	    HAL_Delay(200);
 8000b74:	20c8      	movs	r0, #200	@ 0xc8
 8000b76:	f001 f929 	bl	8001dcc <HAL_Delay>
}
 8000b7a:	bf00      	nop
 8000b7c:	3708      	adds	r7, #8
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	20000188 	.word	0x20000188

08000b88 <HAL_TIM_PeriodElapsedCallback>:
/**
 * @brief Callback: Timer Period Elapsed
 *
 * This is called whenever TIM6 overflows. Used as global timebase (g_time).
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000b88:	b480      	push	{r7}
 8000b8a:	b083      	sub	sp, #12
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM6) {
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a06      	ldr	r2, [pc, #24]	@ (8000bb0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000b96:	4293      	cmp	r3, r2
 8000b98:	d104      	bne.n	8000ba4 <HAL_TIM_PeriodElapsedCallback+0x1c>
    	g_time++ ;    //    Tick counter (ms resolution)
 8000b9a:	4b06      	ldr	r3, [pc, #24]	@ (8000bb4 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	3301      	adds	r3, #1
 8000ba0:	4a04      	ldr	r2, [pc, #16]	@ (8000bb4 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000ba2:	6013      	str	r3, [r2, #0]
    }
}
 8000ba4:	bf00      	nop
 8000ba6:	370c      	adds	r7, #12
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr
 8000bb0:	40001000 	.word	0x40001000
 8000bb4:	20000260 	.word	0x20000260

08000bb8 <HAL_UART_RxCpltCallback>:
/**
 * @brief Callback: UART Receive Complete
 *
 * Handles USART2 (Modbus) and UART4 (GSM) reception logic.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
	/*
	 * 		Callback for MODBUS (UART2)
	 */
	if (huart->Instance == USART2){
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	4a1a      	ldr	r2, [pc, #104]	@ (8000c30 <HAL_UART_RxCpltCallback+0x78>)
 8000bc6:	4293      	cmp	r3, r2
 8000bc8:	d114      	bne.n	8000bf4 <HAL_UART_RxCpltCallback+0x3c>
		uart_flag = 1;                              // Indicate frame reception started
 8000bca:	4b1a      	ldr	r3, [pc, #104]	@ (8000c34 <HAL_UART_RxCpltCallback+0x7c>)
 8000bcc:	2201      	movs	r2, #1
 8000bce:	601a      	str	r2, [r3, #0]
		uart_int_time = g_time;                     // Used as a clock watch
 8000bd0:	4b19      	ldr	r3, [pc, #100]	@ (8000c38 <HAL_UART_RxCpltCallback+0x80>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4a19      	ldr	r2, [pc, #100]	@ (8000c3c <HAL_UART_RxCpltCallback+0x84>)
 8000bd6:	6013      	str	r3, [r2, #0]
		modbus_frame[uart_index++] = data;          // Store data into modbus
 8000bd8:	4b19      	ldr	r3, [pc, #100]	@ (8000c40 <HAL_UART_RxCpltCallback+0x88>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	1c5a      	adds	r2, r3, #1
 8000bde:	4918      	ldr	r1, [pc, #96]	@ (8000c40 <HAL_UART_RxCpltCallback+0x88>)
 8000be0:	600a      	str	r2, [r1, #0]
 8000be2:	4a18      	ldr	r2, [pc, #96]	@ (8000c44 <HAL_UART_RxCpltCallback+0x8c>)
 8000be4:	7811      	ldrb	r1, [r2, #0]
 8000be6:	4a18      	ldr	r2, [pc, #96]	@ (8000c48 <HAL_UART_RxCpltCallback+0x90>)
 8000be8:	54d1      	strb	r1, [r2, r3]
		HAL_UART_Receive_IT(&huart2, &data, 1);     // Restart reception
 8000bea:	2201      	movs	r2, #1
 8000bec:	4915      	ldr	r1, [pc, #84]	@ (8000c44 <HAL_UART_RxCpltCallback+0x8c>)
 8000bee:	4817      	ldr	r0, [pc, #92]	@ (8000c4c <HAL_UART_RxCpltCallback+0x94>)
 8000bf0:	f004 f85a 	bl	8004ca8 <HAL_UART_Receive_IT>
	}

	/*
	 * 			Callback for GSM  (UART4)
	 */
    if (huart->Instance == UART4)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a15      	ldr	r2, [pc, #84]	@ (8000c50 <HAL_UART_RxCpltCallback+0x98>)
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d113      	bne.n	8000c26 <HAL_UART_RxCpltCallback+0x6e>
    {
        if (sim_rx_index < SIM_RX_BUFFER_SIZE - 1)
 8000bfe:	4b15      	ldr	r3, [pc, #84]	@ (8000c54 <HAL_UART_RxCpltCallback+0x9c>)
 8000c00:	881b      	ldrh	r3, [r3, #0]
 8000c02:	2b62      	cmp	r3, #98	@ 0x62
 8000c04:	d80a      	bhi.n	8000c1c <HAL_UART_RxCpltCallback+0x64>
        {
            sim_rx_buffer[sim_rx_index++] = sim_rx_byte;    // Save incoming GSM char
 8000c06:	4b13      	ldr	r3, [pc, #76]	@ (8000c54 <HAL_UART_RxCpltCallback+0x9c>)
 8000c08:	881b      	ldrh	r3, [r3, #0]
 8000c0a:	1c5a      	adds	r2, r3, #1
 8000c0c:	b291      	uxth	r1, r2
 8000c0e:	4a11      	ldr	r2, [pc, #68]	@ (8000c54 <HAL_UART_RxCpltCallback+0x9c>)
 8000c10:	8011      	strh	r1, [r2, #0]
 8000c12:	461a      	mov	r2, r3
 8000c14:	4b10      	ldr	r3, [pc, #64]	@ (8000c58 <HAL_UART_RxCpltCallback+0xa0>)
 8000c16:	7819      	ldrb	r1, [r3, #0]
 8000c18:	4b10      	ldr	r3, [pc, #64]	@ (8000c5c <HAL_UART_RxCpltCallback+0xa4>)
 8000c1a:	5499      	strb	r1, [r3, r2]
        }
        HAL_UART_Receive_IT(&huart4, &sim_rx_byte, 1);     // Restart reception
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	490e      	ldr	r1, [pc, #56]	@ (8000c58 <HAL_UART_RxCpltCallback+0xa0>)
 8000c20:	480f      	ldr	r0, [pc, #60]	@ (8000c60 <HAL_UART_RxCpltCallback+0xa8>)
 8000c22:	f004 f841 	bl	8004ca8 <HAL_UART_Receive_IT>
    }

}
 8000c26:	bf00      	nop
 8000c28:	3708      	adds	r7, #8
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	40004400 	.word	0x40004400
 8000c34:	20000264 	.word	0x20000264
 8000c38:	20000260 	.word	0x20000260
 8000c3c:	20000268 	.word	0x20000268
 8000c40:	20000274 	.word	0x20000274
 8000c44:	20000270 	.word	0x20000270
 8000c48:	20000358 	.word	0x20000358
 8000c4c:	20000218 	.word	0x20000218
 8000c50:	40004c00 	.word	0x40004c00
 8000c54:	200000e4 	.word	0x200000e4
 8000c58:	2000007c 	.word	0x2000007c
 8000c5c:	20000080 	.word	0x20000080
 8000c60:	20000188 	.word	0x20000188

08000c64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b088      	sub	sp, #32
 8000c68:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c6a:	f001 f83d 	bl	8001ce8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c6e:	f000 f8cd 	bl	8000e0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c72:	f000 fa19 	bl	80010a8 <MX_GPIO_Init>
  MX_TIM6_Init();
 8000c76:	f000 f963 	bl	8000f40 <MX_TIM6_Init>
  MX_USART2_UART_Init();
 8000c7a:	f000 f9eb 	bl	8001054 <MX_USART2_UART_Init>
  MX_UART4_Init();
 8000c7e:	f000 f995 	bl	8000fac <MX_UART4_Init>
  MX_I2C1_Init();
 8000c82:	f000 f92f 	bl	8000ee4 <MX_I2C1_Init>
  MX_UART5_Init();
 8000c86:	f000 f9bb 	bl	8001000 <MX_UART5_Init>
//  States pir_state;

  /*
   *  Trigger buzzer for short time to indicate that  device is  activated
   */
  buzzer_on();
 8000c8a:	f7ff fcaf 	bl	80005ec <buzzer_on>
  HAL_Delay(500);
 8000c8e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000c92:	f001 f89b 	bl	8001dcc <HAL_Delay>
  buzzer_off();
 8000c96:	f7ff fcb5 	bl	8000604 <buzzer_off>


  /* Initialize GSM module */
  gsm_reset();
 8000c9a:	f7ff ff55 	bl	8000b48 <gsm_reset>
  result = gsm_init();
 8000c9e:	f7ff fd1f 	bl	80006e0 <gsm_init>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	461a      	mov	r2, r3
 8000ca6:	4b4b      	ldr	r3, [pc, #300]	@ (8000dd4 <main+0x170>)
 8000ca8:	701a      	strb	r2, [r3, #0]

  /* Start TIM6 as periodic interrupt (timebase) */
  HAL_TIM_Base_Start_IT(&htim6);
 8000caa:	484b      	ldr	r0, [pc, #300]	@ (8000dd8 <main+0x174>)
 8000cac:	f003 fb96 	bl	80043dc <HAL_TIM_Base_Start_IT>
  time_check = g_time;  // Reference time for PIR  state monitoring
 8000cb0:	4b4a      	ldr	r3, [pc, #296]	@ (8000ddc <main+0x178>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a4a      	ldr	r2, [pc, #296]	@ (8000de0 <main+0x17c>)
 8000cb6:	6013      	str	r3, [r2, #0]

  /*
   * 	Testing I2C
   */
  uint16_t EepromAddress = 80;
 8000cb8:	2350      	movs	r3, #80	@ 0x50
 8000cba:	827b      	strh	r3, [r7, #18]
  uint16_t DevAddress = EepromAddress << 1;
 8000cbc:	8a7b      	ldrh	r3, [r7, #18]
 8000cbe:	005b      	lsls	r3, r3, #1
 8000cc0:	823b      	strh	r3, [r7, #16]
  uint8_t Transmit_data[3] = {0x00, 0x00, 0xAA};
 8000cc2:	4a48      	ldr	r2, [pc, #288]	@ (8000de4 <main+0x180>)
 8000cc4:	f107 0308 	add.w	r3, r7, #8
 8000cc8:	6812      	ldr	r2, [r2, #0]
 8000cca:	4611      	mov	r1, r2
 8000ccc:	8019      	strh	r1, [r3, #0]
 8000cce:	3302      	adds	r3, #2
 8000cd0:	0c12      	lsrs	r2, r2, #16
 8000cd2:	701a      	strb	r2, [r3, #0]
  uint8_t Read_address[2] = {0x00, 0x00};
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	80bb      	strh	r3, [r7, #4]
//  uint16_t Data_size = 1;
  uint8_t Received_data = 0;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef i2c_status;

  i2c_status = HAL_I2C_IsDeviceReady(&hi2c1, DevAddress, (uint32_t)I2C_TRIALS, (uint32_t)AT_TIMEOUT);
 8000cdc:	8a39      	ldrh	r1, [r7, #16]
 8000cde:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000ce2:	2205      	movs	r2, #5
 8000ce4:	4840      	ldr	r0, [pc, #256]	@ (8000de8 <main+0x184>)
 8000ce6:	f002 f88d 	bl	8002e04 <HAL_I2C_IsDeviceReady>
 8000cea:	4603      	mov	r3, r0
 8000cec:	73bb      	strb	r3, [r7, #14]
  if (i2c_status == HAL_OK){
 8000cee:	7bbb      	ldrb	r3, [r7, #14]
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d11c      	bne.n	8000d2e <main+0xca>
	  HAL_I2C_Master_Transmit(&hi2c1, DevAddress, Transmit_data, 3, HAL_MAX_DELAY);
 8000cf4:	f107 0208 	add.w	r2, r7, #8
 8000cf8:	8a39      	ldrh	r1, [r7, #16]
 8000cfa:	f04f 33ff 	mov.w	r3, #4294967295
 8000cfe:	9300      	str	r3, [sp, #0]
 8000d00:	2303      	movs	r3, #3
 8000d02:	4839      	ldr	r0, [pc, #228]	@ (8000de8 <main+0x184>)
 8000d04:	f001 fd4e 	bl	80027a4 <HAL_I2C_Master_Transmit>
	  HAL_I2C_Master_Transmit(&hi2c1, DevAddress, Read_address, 2, HAL_MAX_DELAY);
 8000d08:	1d3a      	adds	r2, r7, #4
 8000d0a:	8a39      	ldrh	r1, [r7, #16]
 8000d0c:	f04f 33ff 	mov.w	r3, #4294967295
 8000d10:	9300      	str	r3, [sp, #0]
 8000d12:	2302      	movs	r3, #2
 8000d14:	4834      	ldr	r0, [pc, #208]	@ (8000de8 <main+0x184>)
 8000d16:	f001 fd45 	bl	80027a4 <HAL_I2C_Master_Transmit>
	  HAL_I2C_Master_Receive(&hi2c1, DevAddress, Received_data, 1, HAL_MAX_DELAY);
 8000d1a:	7bfb      	ldrb	r3, [r7, #15]
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	8a39      	ldrh	r1, [r7, #16]
 8000d20:	f04f 33ff 	mov.w	r3, #4294967295
 8000d24:	9300      	str	r3, [sp, #0]
 8000d26:	2301      	movs	r3, #1
 8000d28:	482f      	ldr	r0, [pc, #188]	@ (8000de8 <main+0x184>)
 8000d2a:	f001 fe39 	bl	80029a0 <HAL_I2C_Master_Receive>
  /* USER CODE BEGIN WHILE */

                                 /* Main Loop */
  while (1)
  {
	  range = get_object_distance();
 8000d2e:	f000 fd2b 	bl	8001788 <get_object_distance>
 8000d32:	4603      	mov	r3, r0
 8000d34:	4a2d      	ldr	r2, [pc, #180]	@ (8000dec <main+0x188>)
 8000d36:	6013      	str	r3, [r2, #0]
	  sensor_state = get_sensor_state(range);
 8000d38:	4b2c      	ldr	r3, [pc, #176]	@ (8000dec <main+0x188>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f000 fd6f 	bl	8001820 <get_sensor_state>
 8000d42:	4603      	mov	r3, r0
 8000d44:	b2da      	uxtb	r2, r3
 8000d46:	4b2a      	ldr	r3, [pc, #168]	@ (8000df0 <main+0x18c>)
 8000d48:	701a      	strb	r2, [r3, #0]
	  /* PIR ALERT state -> trigger buzzer and GSM call/sms */
	  if (sensor_state == ALERT){
 8000d4a:	4b29      	ldr	r3, [pc, #164]	@ (8000df0 <main+0x18c>)
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	2b02      	cmp	r3, #2
 8000d50:	d118      	bne.n	8000d84 <main+0x120>
		  buzzer_on();    // Trigger buzzer
 8000d52:	f7ff fc4b 	bl	80005ec <buzzer_on>
		  int gsm_count = 0;   //Initialize gsm_counter as 0.
 8000d56:	2300      	movs	r3, #0
 8000d58:	617b      	str	r3, [r7, #20]

		  // Check for result response and retry upto 3 times until  result == GSM_STATE_OK
		  while(gsm_count <= MAX_GSM_INIT_ATTEMPTS){
 8000d5a:	e00f      	b.n	8000d7c <main+0x118>
			  if (result == GSM_STATE_OK){
 8000d5c:	4b1d      	ldr	r3, [pc, #116]	@ (8000dd4 <main+0x170>)
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d102      	bne.n	8000d6a <main+0x106>
				   call_sms_function();  // Trigger Call and SMS via GSM
 8000d64:	f7ff fe82 	bl	8000a6c <call_sms_function>
				   break;
 8000d68:	e00e      	b.n	8000d88 <main+0x124>
			  }
			  else{
				  result = gsm_init();  // Retry initialization
 8000d6a:	f7ff fcb9 	bl	80006e0 <gsm_init>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	461a      	mov	r2, r3
 8000d72:	4b18      	ldr	r3, [pc, #96]	@ (8000dd4 <main+0x170>)
 8000d74:	701a      	strb	r2, [r3, #0]
				  gsm_count++;  // Increment gsm_counter until its value <=3
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	3301      	adds	r3, #1
 8000d7a:	617b      	str	r3, [r7, #20]
		  while(gsm_count <= MAX_GSM_INIT_ATTEMPTS){
 8000d7c:	697b      	ldr	r3, [r7, #20]
 8000d7e:	2b03      	cmp	r3, #3
 8000d80:	ddec      	ble.n	8000d5c <main+0xf8>
 8000d82:	e001      	b.n	8000d88 <main+0x124>
			  }
		  }
	  }

	  else {
		  buzzer_off();  // Buzzer-OfF if pir_state is other than ALERT
 8000d84:	f7ff fc3e 	bl	8000604 <buzzer_off>
	  }

	  /* Check again for Modbus frame completion */
	  if (uart_flag){
 8000d88:	4b1a      	ldr	r3, [pc, #104]	@ (8000df4 <main+0x190>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d0ce      	beq.n	8000d2e <main+0xca>
		  uart_idle_time = g_time - uart_int_time;
 8000d90:	4b12      	ldr	r3, [pc, #72]	@ (8000ddc <main+0x178>)
 8000d92:	681a      	ldr	r2, [r3, #0]
 8000d94:	4b18      	ldr	r3, [pc, #96]	@ (8000df8 <main+0x194>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	1ad3      	subs	r3, r2, r3
 8000d9a:	4a18      	ldr	r2, [pc, #96]	@ (8000dfc <main+0x198>)
 8000d9c:	6013      	str	r3, [r2, #0]
		  if (uart_idle_time > UART_TIMEOUT){
 8000d9e:	4b17      	ldr	r3, [pc, #92]	@ (8000dfc <main+0x198>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	2b01      	cmp	r3, #1
 8000da4:	d9c3      	bls.n	8000d2e <main+0xca>
			  memcpy(request_t.message, modbus_frame, uart_index);
 8000da6:	4b16      	ldr	r3, [pc, #88]	@ (8000e00 <main+0x19c>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	461a      	mov	r2, r3
 8000dac:	4915      	ldr	r1, [pc, #84]	@ (8000e04 <main+0x1a0>)
 8000dae:	4816      	ldr	r0, [pc, #88]	@ (8000e08 <main+0x1a4>)
 8000db0:	f005 f85a 	bl	8005e68 <memcpy>
			  request_t.size = uart_index;
 8000db4:	4b12      	ldr	r3, [pc, #72]	@ (8000e00 <main+0x19c>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	b29a      	uxth	r2, r3
 8000dba:	4b13      	ldr	r3, [pc, #76]	@ (8000e08 <main+0x1a4>)
 8000dbc:	811a      	strh	r2, [r3, #8]
			  uart_index = 0;
 8000dbe:	4b10      	ldr	r3, [pc, #64]	@ (8000e00 <main+0x19c>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]
			  uart_flag = 0;
 8000dc4:	4b0b      	ldr	r3, [pc, #44]	@ (8000df4 <main+0x190>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	601a      	str	r2, [r3, #0]
			  Process_Modbus_Frame(modbus_frame);
 8000dca:	480e      	ldr	r0, [pc, #56]	@ (8000e04 <main+0x1a0>)
 8000dcc:	f000 faee 	bl	80013ac <Process_Modbus_Frame>
  {
 8000dd0:	e7ad      	b.n	8000d2e <main+0xca>
 8000dd2:	bf00      	nop
 8000dd4:	200000e7 	.word	0x200000e7
 8000dd8:	20000140 	.word	0x20000140
 8000ddc:	20000260 	.word	0x20000260
 8000de0:	20000284 	.word	0x20000284
 8000de4:	080067a8 	.word	0x080067a8
 8000de8:	200000ec 	.word	0x200000ec
 8000dec:	20000288 	.word	0x20000288
 8000df0:	2000028c 	.word	0x2000028c
 8000df4:	20000264 	.word	0x20000264
 8000df8:	20000268 	.word	0x20000268
 8000dfc:	2000026c 	.word	0x2000026c
 8000e00:	20000274 	.word	0x20000274
 8000e04:	20000358 	.word	0x20000358
 8000e08:	20000278 	.word	0x20000278

08000e0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b094      	sub	sp, #80	@ 0x50
 8000e10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e12:	f107 031c 	add.w	r3, r7, #28
 8000e16:	2234      	movs	r2, #52	@ 0x34
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f004 ff94 	bl	8005d48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e20:	f107 0308 	add.w	r3, r7, #8
 8000e24:	2200      	movs	r2, #0
 8000e26:	601a      	str	r2, [r3, #0]
 8000e28:	605a      	str	r2, [r3, #4]
 8000e2a:	609a      	str	r2, [r3, #8]
 8000e2c:	60da      	str	r2, [r3, #12]
 8000e2e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e30:	2300      	movs	r3, #0
 8000e32:	607b      	str	r3, [r7, #4]
 8000e34:	4b29      	ldr	r3, [pc, #164]	@ (8000edc <SystemClock_Config+0xd0>)
 8000e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e38:	4a28      	ldr	r2, [pc, #160]	@ (8000edc <SystemClock_Config+0xd0>)
 8000e3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e3e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e40:	4b26      	ldr	r3, [pc, #152]	@ (8000edc <SystemClock_Config+0xd0>)
 8000e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e48:	607b      	str	r3, [r7, #4]
 8000e4a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	603b      	str	r3, [r7, #0]
 8000e50:	4b23      	ldr	r3, [pc, #140]	@ (8000ee0 <SystemClock_Config+0xd4>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a22      	ldr	r2, [pc, #136]	@ (8000ee0 <SystemClock_Config+0xd4>)
 8000e56:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000e5a:	6013      	str	r3, [r2, #0]
 8000e5c:	4b20      	ldr	r3, [pc, #128]	@ (8000ee0 <SystemClock_Config+0xd4>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e64:	603b      	str	r3, [r7, #0]
 8000e66:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000e6c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000e70:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e72:	2302      	movs	r3, #2
 8000e74:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e76:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000e7a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000e7c:	2304      	movs	r3, #4
 8000e7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000e80:	23a8      	movs	r3, #168	@ 0xa8
 8000e82:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e84:	2302      	movs	r3, #2
 8000e86:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000e88:	2307      	movs	r3, #7
 8000e8a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000e8c:	2302      	movs	r3, #2
 8000e8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e90:	f107 031c 	add.w	r3, r7, #28
 8000e94:	4618      	mov	r0, r3
 8000e96:	f002 ffb3 	bl	8003e00 <HAL_RCC_OscConfig>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d001      	beq.n	8000ea4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000ea0:	f000 fa42 	bl	8001328 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ea4:	230f      	movs	r3, #15
 8000ea6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eac:	2300      	movs	r3, #0
 8000eae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000eb0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000eb4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000eb6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000eba:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ebc:	f107 0308 	add.w	r3, r7, #8
 8000ec0:	2105      	movs	r1, #5
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f002 fc52 	bl	800376c <HAL_RCC_ClockConfig>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d001      	beq.n	8000ed2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000ece:	f000 fa2b 	bl	8001328 <Error_Handler>
  }
}
 8000ed2:	bf00      	nop
 8000ed4:	3750      	adds	r7, #80	@ 0x50
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	40023800 	.word	0x40023800
 8000ee0:	40007000 	.word	0x40007000

08000ee4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ee8:	4b12      	ldr	r3, [pc, #72]	@ (8000f34 <MX_I2C1_Init+0x50>)
 8000eea:	4a13      	ldr	r2, [pc, #76]	@ (8000f38 <MX_I2C1_Init+0x54>)
 8000eec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000eee:	4b11      	ldr	r3, [pc, #68]	@ (8000f34 <MX_I2C1_Init+0x50>)
 8000ef0:	4a12      	ldr	r2, [pc, #72]	@ (8000f3c <MX_I2C1_Init+0x58>)
 8000ef2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ef4:	4b0f      	ldr	r3, [pc, #60]	@ (8000f34 <MX_I2C1_Init+0x50>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 32;
 8000efa:	4b0e      	ldr	r3, [pc, #56]	@ (8000f34 <MX_I2C1_Init+0x50>)
 8000efc:	2220      	movs	r2, #32
 8000efe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f00:	4b0c      	ldr	r3, [pc, #48]	@ (8000f34 <MX_I2C1_Init+0x50>)
 8000f02:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f06:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f08:	4b0a      	ldr	r3, [pc, #40]	@ (8000f34 <MX_I2C1_Init+0x50>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000f0e:	4b09      	ldr	r3, [pc, #36]	@ (8000f34 <MX_I2C1_Init+0x50>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f14:	4b07      	ldr	r3, [pc, #28]	@ (8000f34 <MX_I2C1_Init+0x50>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f1a:	4b06      	ldr	r3, [pc, #24]	@ (8000f34 <MX_I2C1_Init+0x50>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f20:	4804      	ldr	r0, [pc, #16]	@ (8000f34 <MX_I2C1_Init+0x50>)
 8000f22:	f001 fafb 	bl	800251c <HAL_I2C_Init>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d001      	beq.n	8000f30 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000f2c:	f000 f9fc 	bl	8001328 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000f30:	bf00      	nop
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	200000ec 	.word	0x200000ec
 8000f38:	40005400 	.word	0x40005400
 8000f3c:	00061a80 	.word	0x00061a80

08000f40 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f46:	463b      	mov	r3, r7
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
 8000f4c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000f4e:	4b15      	ldr	r3, [pc, #84]	@ (8000fa4 <MX_TIM6_Init+0x64>)
 8000f50:	4a15      	ldr	r2, [pc, #84]	@ (8000fa8 <MX_TIM6_Init+0x68>)
 8000f52:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 83;
 8000f54:	4b13      	ldr	r3, [pc, #76]	@ (8000fa4 <MX_TIM6_Init+0x64>)
 8000f56:	2253      	movs	r2, #83	@ 0x53
 8000f58:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f5a:	4b12      	ldr	r3, [pc, #72]	@ (8000fa4 <MX_TIM6_Init+0x64>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9999;
 8000f60:	4b10      	ldr	r3, [pc, #64]	@ (8000fa4 <MX_TIM6_Init+0x64>)
 8000f62:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000f66:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f68:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa4 <MX_TIM6_Init+0x64>)
 8000f6a:	2280      	movs	r2, #128	@ 0x80
 8000f6c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000f6e:	480d      	ldr	r0, [pc, #52]	@ (8000fa4 <MX_TIM6_Init+0x64>)
 8000f70:	f003 f9e4 	bl	800433c <HAL_TIM_Base_Init>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d001      	beq.n	8000f7e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8000f7a:	f000 f9d5 	bl	8001328 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f82:	2300      	movs	r3, #0
 8000f84:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000f86:	463b      	mov	r3, r7
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4806      	ldr	r0, [pc, #24]	@ (8000fa4 <MX_TIM6_Init+0x64>)
 8000f8c:	f003 fc54 	bl	8004838 <HAL_TIMEx_MasterConfigSynchronization>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8000f96:	f000 f9c7 	bl	8001328 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000f9a:	bf00      	nop
 8000f9c:	3708      	adds	r7, #8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	20000140 	.word	0x20000140
 8000fa8:	40001000 	.word	0x40001000

08000fac <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000fb0:	4b11      	ldr	r3, [pc, #68]	@ (8000ff8 <MX_UART4_Init+0x4c>)
 8000fb2:	4a12      	ldr	r2, [pc, #72]	@ (8000ffc <MX_UART4_Init+0x50>)
 8000fb4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8000fb6:	4b10      	ldr	r3, [pc, #64]	@ (8000ff8 <MX_UART4_Init+0x4c>)
 8000fb8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000fbc:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000fbe:	4b0e      	ldr	r3, [pc, #56]	@ (8000ff8 <MX_UART4_Init+0x4c>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000fc4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ff8 <MX_UART4_Init+0x4c>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000fca:	4b0b      	ldr	r3, [pc, #44]	@ (8000ff8 <MX_UART4_Init+0x4c>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000fd0:	4b09      	ldr	r3, [pc, #36]	@ (8000ff8 <MX_UART4_Init+0x4c>)
 8000fd2:	220c      	movs	r2, #12
 8000fd4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fd6:	4b08      	ldr	r3, [pc, #32]	@ (8000ff8 <MX_UART4_Init+0x4c>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fdc:	4b06      	ldr	r3, [pc, #24]	@ (8000ff8 <MX_UART4_Init+0x4c>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000fe2:	4805      	ldr	r0, [pc, #20]	@ (8000ff8 <MX_UART4_Init+0x4c>)
 8000fe4:	f003 fcb8 	bl	8004958 <HAL_UART_Init>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8000fee:	f000 f99b 	bl	8001328 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000ff2:	bf00      	nop
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	20000188 	.word	0x20000188
 8000ffc:	40004c00 	.word	0x40004c00

08001000 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001004:	4b11      	ldr	r3, [pc, #68]	@ (800104c <MX_UART5_Init+0x4c>)
 8001006:	4a12      	ldr	r2, [pc, #72]	@ (8001050 <MX_UART5_Init+0x50>)
 8001008:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 800100a:	4b10      	ldr	r3, [pc, #64]	@ (800104c <MX_UART5_Init+0x4c>)
 800100c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001010:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001012:	4b0e      	ldr	r3, [pc, #56]	@ (800104c <MX_UART5_Init+0x4c>)
 8001014:	2200      	movs	r2, #0
 8001016:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001018:	4b0c      	ldr	r3, [pc, #48]	@ (800104c <MX_UART5_Init+0x4c>)
 800101a:	2200      	movs	r2, #0
 800101c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800101e:	4b0b      	ldr	r3, [pc, #44]	@ (800104c <MX_UART5_Init+0x4c>)
 8001020:	2200      	movs	r2, #0
 8001022:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001024:	4b09      	ldr	r3, [pc, #36]	@ (800104c <MX_UART5_Init+0x4c>)
 8001026:	220c      	movs	r2, #12
 8001028:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800102a:	4b08      	ldr	r3, [pc, #32]	@ (800104c <MX_UART5_Init+0x4c>)
 800102c:	2200      	movs	r2, #0
 800102e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001030:	4b06      	ldr	r3, [pc, #24]	@ (800104c <MX_UART5_Init+0x4c>)
 8001032:	2200      	movs	r2, #0
 8001034:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001036:	4805      	ldr	r0, [pc, #20]	@ (800104c <MX_UART5_Init+0x4c>)
 8001038:	f003 fc8e 	bl	8004958 <HAL_UART_Init>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8001042:	f000 f971 	bl	8001328 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001046:	bf00      	nop
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	200001d0 	.word	0x200001d0
 8001050:	40005000 	.word	0x40005000

08001054 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001058:	4b11      	ldr	r3, [pc, #68]	@ (80010a0 <MX_USART2_UART_Init+0x4c>)
 800105a:	4a12      	ldr	r2, [pc, #72]	@ (80010a4 <MX_USART2_UART_Init+0x50>)
 800105c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800105e:	4b10      	ldr	r3, [pc, #64]	@ (80010a0 <MX_USART2_UART_Init+0x4c>)
 8001060:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001064:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001066:	4b0e      	ldr	r3, [pc, #56]	@ (80010a0 <MX_USART2_UART_Init+0x4c>)
 8001068:	2200      	movs	r2, #0
 800106a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800106c:	4b0c      	ldr	r3, [pc, #48]	@ (80010a0 <MX_USART2_UART_Init+0x4c>)
 800106e:	2200      	movs	r2, #0
 8001070:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001072:	4b0b      	ldr	r3, [pc, #44]	@ (80010a0 <MX_USART2_UART_Init+0x4c>)
 8001074:	2200      	movs	r2, #0
 8001076:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001078:	4b09      	ldr	r3, [pc, #36]	@ (80010a0 <MX_USART2_UART_Init+0x4c>)
 800107a:	220c      	movs	r2, #12
 800107c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800107e:	4b08      	ldr	r3, [pc, #32]	@ (80010a0 <MX_USART2_UART_Init+0x4c>)
 8001080:	2200      	movs	r2, #0
 8001082:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001084:	4b06      	ldr	r3, [pc, #24]	@ (80010a0 <MX_USART2_UART_Init+0x4c>)
 8001086:	2200      	movs	r2, #0
 8001088:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800108a:	4805      	ldr	r0, [pc, #20]	@ (80010a0 <MX_USART2_UART_Init+0x4c>)
 800108c:	f003 fc64 	bl	8004958 <HAL_UART_Init>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001096:	f000 f947 	bl	8001328 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800109a:	bf00      	nop
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	20000218 	.word	0x20000218
 80010a4:	40004400 	.word	0x40004400

080010a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b08c      	sub	sp, #48	@ 0x30
 80010ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ae:	f107 031c 	add.w	r3, r7, #28
 80010b2:	2200      	movs	r2, #0
 80010b4:	601a      	str	r2, [r3, #0]
 80010b6:	605a      	str	r2, [r3, #4]
 80010b8:	609a      	str	r2, [r3, #8]
 80010ba:	60da      	str	r2, [r3, #12]
 80010bc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80010be:	2300      	movs	r3, #0
 80010c0:	61bb      	str	r3, [r7, #24]
 80010c2:	4b92      	ldr	r3, [pc, #584]	@ (800130c <MX_GPIO_Init+0x264>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c6:	4a91      	ldr	r2, [pc, #580]	@ (800130c <MX_GPIO_Init+0x264>)
 80010c8:	f043 0310 	orr.w	r3, r3, #16
 80010cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ce:	4b8f      	ldr	r3, [pc, #572]	@ (800130c <MX_GPIO_Init+0x264>)
 80010d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d2:	f003 0310 	and.w	r3, r3, #16
 80010d6:	61bb      	str	r3, [r7, #24]
 80010d8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010da:	2300      	movs	r3, #0
 80010dc:	617b      	str	r3, [r7, #20]
 80010de:	4b8b      	ldr	r3, [pc, #556]	@ (800130c <MX_GPIO_Init+0x264>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e2:	4a8a      	ldr	r2, [pc, #552]	@ (800130c <MX_GPIO_Init+0x264>)
 80010e4:	f043 0304 	orr.w	r3, r3, #4
 80010e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ea:	4b88      	ldr	r3, [pc, #544]	@ (800130c <MX_GPIO_Init+0x264>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ee:	f003 0304 	and.w	r3, r3, #4
 80010f2:	617b      	str	r3, [r7, #20]
 80010f4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010f6:	2300      	movs	r3, #0
 80010f8:	613b      	str	r3, [r7, #16]
 80010fa:	4b84      	ldr	r3, [pc, #528]	@ (800130c <MX_GPIO_Init+0x264>)
 80010fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fe:	4a83      	ldr	r2, [pc, #524]	@ (800130c <MX_GPIO_Init+0x264>)
 8001100:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001104:	6313      	str	r3, [r2, #48]	@ 0x30
 8001106:	4b81      	ldr	r3, [pc, #516]	@ (800130c <MX_GPIO_Init+0x264>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800110a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800110e:	613b      	str	r3, [r7, #16]
 8001110:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001112:	2300      	movs	r3, #0
 8001114:	60fb      	str	r3, [r7, #12]
 8001116:	4b7d      	ldr	r3, [pc, #500]	@ (800130c <MX_GPIO_Init+0x264>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111a:	4a7c      	ldr	r2, [pc, #496]	@ (800130c <MX_GPIO_Init+0x264>)
 800111c:	f043 0302 	orr.w	r3, r3, #2
 8001120:	6313      	str	r3, [r2, #48]	@ 0x30
 8001122:	4b7a      	ldr	r3, [pc, #488]	@ (800130c <MX_GPIO_Init+0x264>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001126:	f003 0302 	and.w	r3, r3, #2
 800112a:	60fb      	str	r3, [r7, #12]
 800112c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800112e:	2300      	movs	r3, #0
 8001130:	60bb      	str	r3, [r7, #8]
 8001132:	4b76      	ldr	r3, [pc, #472]	@ (800130c <MX_GPIO_Init+0x264>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001136:	4a75      	ldr	r2, [pc, #468]	@ (800130c <MX_GPIO_Init+0x264>)
 8001138:	f043 0308 	orr.w	r3, r3, #8
 800113c:	6313      	str	r3, [r2, #48]	@ 0x30
 800113e:	4b73      	ldr	r3, [pc, #460]	@ (800130c <MX_GPIO_Init+0x264>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001142:	f003 0308 	and.w	r3, r3, #8
 8001146:	60bb      	str	r3, [r7, #8]
 8001148:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800114a:	2300      	movs	r3, #0
 800114c:	607b      	str	r3, [r7, #4]
 800114e:	4b6f      	ldr	r3, [pc, #444]	@ (800130c <MX_GPIO_Init+0x264>)
 8001150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001152:	4a6e      	ldr	r2, [pc, #440]	@ (800130c <MX_GPIO_Init+0x264>)
 8001154:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001158:	6313      	str	r3, [r2, #48]	@ 0x30
 800115a:	4b6c      	ldr	r3, [pc, #432]	@ (800130c <MX_GPIO_Init+0x264>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001162:	607b      	str	r3, [r7, #4]
 8001164:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001166:	2300      	movs	r3, #0
 8001168:	603b      	str	r3, [r7, #0]
 800116a:	4b68      	ldr	r3, [pc, #416]	@ (800130c <MX_GPIO_Init+0x264>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116e:	4a67      	ldr	r2, [pc, #412]	@ (800130c <MX_GPIO_Init+0x264>)
 8001170:	f043 0301 	orr.w	r3, r3, #1
 8001174:	6313      	str	r3, [r2, #48]	@ 0x30
 8001176:	4b65      	ldr	r3, [pc, #404]	@ (800130c <MX_GPIO_Init+0x264>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117a:	f003 0301 	and.w	r3, r3, #1
 800117e:	603b      	str	r3, [r7, #0]
 8001180:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_SET);
 8001182:	2201      	movs	r2, #1
 8001184:	2104      	movs	r1, #4
 8001186:	4862      	ldr	r0, [pc, #392]	@ (8001310 <MX_GPIO_Init+0x268>)
 8001188:	f001 f97c 	bl	8002484 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800118c:	2200      	movs	r2, #0
 800118e:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001192:	4860      	ldr	r0, [pc, #384]	@ (8001314 <MX_GPIO_Init+0x26c>)
 8001194:	f001 f976 	bl	8002484 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001198:	2200      	movs	r2, #0
 800119a:	2140      	movs	r1, #64	@ 0x40
 800119c:	485e      	ldr	r0, [pc, #376]	@ (8001318 <MX_GPIO_Init+0x270>)
 800119e:	f001 f971 	bl	8002484 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, PIR_1_LED_Pin|PIR_2_LED_Pin, GPIO_PIN_RESET);
 80011a2:	2200      	movs	r2, #0
 80011a4:	2118      	movs	r1, #24
 80011a6:	485d      	ldr	r0, [pc, #372]	@ (800131c <MX_GPIO_Init+0x274>)
 80011a8:	f001 f96c 	bl	8002484 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Buzzer_Pin */
  GPIO_InitStruct.Pin = Buzzer_Pin;
 80011ac:	2304      	movs	r3, #4
 80011ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011b0:	2301      	movs	r3, #1
 80011b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011b4:	2301      	movs	r3, #1
 80011b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b8:	2300      	movs	r3, #0
 80011ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 80011bc:	f107 031c 	add.w	r3, r7, #28
 80011c0:	4619      	mov	r1, r3
 80011c2:	4853      	ldr	r0, [pc, #332]	@ (8001310 <MX_GPIO_Init+0x268>)
 80011c4:	f000 ffca 	bl	800215c <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80011c8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011ce:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80011d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d4:	2300      	movs	r3, #0
 80011d6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80011d8:	f107 031c 	add.w	r3, r7, #28
 80011dc:	4619      	mov	r1, r3
 80011de:	4850      	ldr	r0, [pc, #320]	@ (8001320 <MX_GPIO_Init+0x278>)
 80011e0:	f000 ffbc 	bl	800215c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80011e4:	f244 0381 	movw	r3, #16513	@ 0x4081
 80011e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ea:	2301      	movs	r3, #1
 80011ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ee:	2300      	movs	r3, #0
 80011f0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f2:	2300      	movs	r3, #0
 80011f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f6:	f107 031c 	add.w	r3, r7, #28
 80011fa:	4619      	mov	r1, r3
 80011fc:	4845      	ldr	r0, [pc, #276]	@ (8001314 <MX_GPIO_Init+0x26c>)
 80011fe:	f000 ffad 	bl	800215c <HAL_GPIO_Init>

  /*Configure GPIO pins : STLK_RX_Pin STLK_TX_Pin */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001202:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001206:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001208:	2302      	movs	r3, #2
 800120a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120c:	2300      	movs	r3, #0
 800120e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001210:	2303      	movs	r3, #3
 8001212:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001214:	2307      	movs	r3, #7
 8001216:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001218:	f107 031c 	add.w	r3, r7, #28
 800121c:	4619      	mov	r1, r3
 800121e:	483f      	ldr	r0, [pc, #252]	@ (800131c <MX_GPIO_Init+0x274>)
 8001220:	f000 ff9c 	bl	800215c <HAL_GPIO_Init>

  /*Configure GPIO pins : PIR_1_Pin PIR_2_Pin */
  GPIO_InitStruct.Pin = PIR_1_Pin|PIR_2_Pin;
 8001224:	230c      	movs	r3, #12
 8001226:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001228:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800122c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800122e:	2301      	movs	r3, #1
 8001230:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001232:	f107 031c 	add.w	r3, r7, #28
 8001236:	4619      	mov	r1, r3
 8001238:	4837      	ldr	r0, [pc, #220]	@ (8001318 <MX_GPIO_Init+0x270>)
 800123a:	f000 ff8f 	bl	800215c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800123e:	2340      	movs	r3, #64	@ 0x40
 8001240:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001242:	2301      	movs	r3, #1
 8001244:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001246:	2300      	movs	r3, #0
 8001248:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800124a:	2300      	movs	r3, #0
 800124c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800124e:	f107 031c 	add.w	r3, r7, #28
 8001252:	4619      	mov	r1, r3
 8001254:	4830      	ldr	r0, [pc, #192]	@ (8001318 <MX_GPIO_Init+0x270>)
 8001256:	f000 ff81 	bl	800215c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800125a:	2380      	movs	r3, #128	@ 0x80
 800125c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800125e:	2300      	movs	r3, #0
 8001260:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001262:	2300      	movs	r3, #0
 8001264:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001266:	f107 031c 	add.w	r3, r7, #28
 800126a:	4619      	mov	r1, r3
 800126c:	482a      	ldr	r0, [pc, #168]	@ (8001318 <MX_GPIO_Init+0x270>)
 800126e:	f000 ff75 	bl	800215c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001272:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001276:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001278:	2302      	movs	r3, #2
 800127a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127c:	2300      	movs	r3, #0
 800127e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001280:	2303      	movs	r3, #3
 8001282:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001284:	230a      	movs	r3, #10
 8001286:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001288:	f107 031c 	add.w	r3, r7, #28
 800128c:	4619      	mov	r1, r3
 800128e:	4825      	ldr	r0, [pc, #148]	@ (8001324 <MX_GPIO_Init+0x27c>)
 8001290:	f000 ff64 	bl	800215c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001294:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001298:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800129a:	2300      	movs	r3, #0
 800129c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129e:	2300      	movs	r3, #0
 80012a0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80012a2:	f107 031c 	add.w	r3, r7, #28
 80012a6:	4619      	mov	r1, r3
 80012a8:	481e      	ldr	r0, [pc, #120]	@ (8001324 <MX_GPIO_Init+0x27c>)
 80012aa:	f000 ff57 	bl	800215c <HAL_GPIO_Init>

  /*Configure GPIO pins : PIR_1_LED_Pin PIR_2_LED_Pin */
  GPIO_InitStruct.Pin = PIR_1_LED_Pin|PIR_2_LED_Pin;
 80012ae:	2318      	movs	r3, #24
 80012b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012b2:	2301      	movs	r3, #1
 80012b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b6:	2300      	movs	r3, #0
 80012b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ba:	2300      	movs	r3, #0
 80012bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012be:	f107 031c 	add.w	r3, r7, #28
 80012c2:	4619      	mov	r1, r3
 80012c4:	4815      	ldr	r0, [pc, #84]	@ (800131c <MX_GPIO_Init+0x274>)
 80012c6:	f000 ff49 	bl	800215c <HAL_GPIO_Init>

  /*Configure GPIO pin : switch_Pin */
  GPIO_InitStruct.Pin = switch_Pin;
 80012ca:	2380      	movs	r3, #128	@ 0x80
 80012cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012ce:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80012d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012d4:	2301      	movs	r3, #1
 80012d6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(switch_GPIO_Port, &GPIO_InitStruct);
 80012d8:	f107 031c 	add.w	r3, r7, #28
 80012dc:	4619      	mov	r1, r3
 80012de:	480f      	ldr	r0, [pc, #60]	@ (800131c <MX_GPIO_Init+0x274>)
 80012e0:	f000 ff3c 	bl	800215c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80012e4:	2200      	movs	r2, #0
 80012e6:	2100      	movs	r1, #0
 80012e8:	2008      	movs	r0, #8
 80012ea:	f000 fe6e 	bl	8001fca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80012ee:	2008      	movs	r0, #8
 80012f0:	f000 fe87 	bl	8002002 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80012f4:	2200      	movs	r2, #0
 80012f6:	2100      	movs	r1, #0
 80012f8:	2017      	movs	r0, #23
 80012fa:	f000 fe66 	bl	8001fca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80012fe:	2017      	movs	r0, #23
 8001300:	f000 fe7f 	bl	8002002 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001304:	bf00      	nop
 8001306:	3730      	adds	r7, #48	@ 0x30
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	40023800 	.word	0x40023800
 8001310:	40021000 	.word	0x40021000
 8001314:	40020400 	.word	0x40020400
 8001318:	40021800 	.word	0x40021800
 800131c:	40020c00 	.word	0x40020c00
 8001320:	40020800 	.word	0x40020800
 8001324:	40020000 	.word	0x40020000

08001328 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800132c:	b672      	cpsid	i
}
 800132e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001330:	bf00      	nop
 8001332:	e7fd      	b.n	8001330 <Error_Handler+0x8>

08001334 <Modbus_CRC16>:
 * @brief Function to calculate the CRC_16
 * @param buf points to the data buffer for the request/response frame
 * @param len gives the number of bytes in the request/response frame
 * @retval crc returns the 16 bit calculated crc value
 */
uint16_t Modbus_CRC16(uint8_t *buf, uint8_t len) {
 8001334:	b480      	push	{r7}
 8001336:	b087      	sub	sp, #28
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
 800133c:	460b      	mov	r3, r1
 800133e:	70fb      	strb	r3, [r7, #3]
    uint16_t crc = 0xFFFF;
 8001340:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001344:	82fb      	strh	r3, [r7, #22]
    for (int pos = 0; pos < len; pos++) {
 8001346:	2300      	movs	r3, #0
 8001348:	613b      	str	r3, [r7, #16]
 800134a:	e022      	b.n	8001392 <Modbus_CRC16+0x5e>
        crc ^= buf[pos];
 800134c:	693b      	ldr	r3, [r7, #16]
 800134e:	687a      	ldr	r2, [r7, #4]
 8001350:	4413      	add	r3, r2
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	461a      	mov	r2, r3
 8001356:	8afb      	ldrh	r3, [r7, #22]
 8001358:	4053      	eors	r3, r2
 800135a:	82fb      	strh	r3, [r7, #22]
        for (int i = 0; i < 8; i++) {
 800135c:	2300      	movs	r3, #0
 800135e:	60fb      	str	r3, [r7, #12]
 8001360:	e011      	b.n	8001386 <Modbus_CRC16+0x52>
            if (crc & 0x0001)
 8001362:	8afb      	ldrh	r3, [r7, #22]
 8001364:	f003 0301 	and.w	r3, r3, #1
 8001368:	2b00      	cmp	r3, #0
 800136a:	d006      	beq.n	800137a <Modbus_CRC16+0x46>
                crc = (crc >> 1) ^ 0xA001;
 800136c:	8afb      	ldrh	r3, [r7, #22]
 800136e:	085b      	lsrs	r3, r3, #1
 8001370:	b29a      	uxth	r2, r3
 8001372:	4b0d      	ldr	r3, [pc, #52]	@ (80013a8 <Modbus_CRC16+0x74>)
 8001374:	4053      	eors	r3, r2
 8001376:	82fb      	strh	r3, [r7, #22]
 8001378:	e002      	b.n	8001380 <Modbus_CRC16+0x4c>
            else
                crc >>= 1;
 800137a:	8afb      	ldrh	r3, [r7, #22]
 800137c:	085b      	lsrs	r3, r3, #1
 800137e:	82fb      	strh	r3, [r7, #22]
        for (int i = 0; i < 8; i++) {
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	3301      	adds	r3, #1
 8001384:	60fb      	str	r3, [r7, #12]
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	2b07      	cmp	r3, #7
 800138a:	ddea      	ble.n	8001362 <Modbus_CRC16+0x2e>
    for (int pos = 0; pos < len; pos++) {
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	3301      	adds	r3, #1
 8001390:	613b      	str	r3, [r7, #16]
 8001392:	78fb      	ldrb	r3, [r7, #3]
 8001394:	693a      	ldr	r2, [r7, #16]
 8001396:	429a      	cmp	r2, r3
 8001398:	dbd8      	blt.n	800134c <Modbus_CRC16+0x18>
        }
    }
    return crc;
 800139a:	8afb      	ldrh	r3, [r7, #22]
}
 800139c:	4618      	mov	r0, r3
 800139e:	371c      	adds	r7, #28
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr
 80013a8:	ffffa001 	.word	0xffffa001

080013ac <Process_Modbus_Frame>:
/*
 * @brief Function that parses the request message frame and then generates and transmits the corresponding response frame
 * @param modbus_frame Points to the request message frame
 * @retval None
 */
void Process_Modbus_Frame(uint8_t * modbus_frame){
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b08c      	sub	sp, #48	@ 0x30
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
	// can be used to read stored values from holding registers
//	holding_registers[0] = 0x1234;
//	holding_registers[1] = 0x1001;
//	holding_registers[2] = 0x1212;

	uint8_t slave_address = modbus_frame[0];
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t function_code = modbus_frame[1];
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	785b      	ldrb	r3, [r3, #1]
 80013c0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	if (function_code == READ_SINGLE_REGISTER){
 80013c4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80013c8:	2b03      	cmp	r3, #3
 80013ca:	f040 809b 	bne.w	8001504 <Process_Modbus_Frame+0x158>
		uint16_t received_crc =  modbus_frame[6] | (modbus_frame[7] << 8);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	3306      	adds	r3, #6
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	b21a      	sxth	r2, r3
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	3307      	adds	r3, #7
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	b21b      	sxth	r3, r3
 80013de:	021b      	lsls	r3, r3, #8
 80013e0:	b21b      	sxth	r3, r3
 80013e2:	4313      	orrs	r3, r2
 80013e4:	b21b      	sxth	r3, r3
 80013e6:	827b      	strh	r3, [r7, #18]
		uint16_t calculated_crc = Modbus_CRC16(modbus_frame, 6);
 80013e8:	2106      	movs	r1, #6
 80013ea:	6878      	ldr	r0, [r7, #4]
 80013ec:	f7ff ffa2 	bl	8001334 <Modbus_CRC16>
 80013f0:	4603      	mov	r3, r0
 80013f2:	823b      	strh	r3, [r7, #16]

		if (received_crc != calculated_crc) return;
 80013f4:	8a7a      	ldrh	r2, [r7, #18]
 80013f6:	8a3b      	ldrh	r3, [r7, #16]
 80013f8:	429a      	cmp	r2, r3
 80013fa:	f040 817a 	bne.w	80016f2 <Process_Modbus_Frame+0x346>
		if (slave_address != 0x01) return;
 80013fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001402:	2b01      	cmp	r3, #1
 8001404:	f040 8177 	bne.w	80016f6 <Process_Modbus_Frame+0x34a>


		uint16_t start_address = (modbus_frame[2] << 8) | modbus_frame[3];
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	3302      	adds	r3, #2
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	b21b      	sxth	r3, r3
 8001410:	021b      	lsls	r3, r3, #8
 8001412:	b21a      	sxth	r2, r3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	3303      	adds	r3, #3
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	b21b      	sxth	r3, r3
 800141c:	4313      	orrs	r3, r2
 800141e:	b21b      	sxth	r3, r3
 8001420:	81fb      	strh	r3, [r7, #14]
		register_count = (modbus_frame[4] << 8) | modbus_frame[5];
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	3304      	adds	r3, #4
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	b21b      	sxth	r3, r3
 800142a:	021b      	lsls	r3, r3, #8
 800142c:	b21a      	sxth	r2, r3
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	3305      	adds	r3, #5
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	b21b      	sxth	r3, r3
 8001436:	4313      	orrs	r3, r2
 8001438:	b21b      	sxth	r3, r3
 800143a:	b29a      	uxth	r2, r3
 800143c:	4b69      	ldr	r3, [pc, #420]	@ (80015e4 <Process_Modbus_Frame+0x238>)
 800143e:	801a      	strh	r2, [r3, #0]

		if (register_count >10) return;
 8001440:	4b68      	ldr	r3, [pc, #416]	@ (80015e4 <Process_Modbus_Frame+0x238>)
 8001442:	881b      	ldrh	r3, [r3, #0]
 8001444:	2b0a      	cmp	r3, #10
 8001446:	f200 8158 	bhi.w	80016fa <Process_Modbus_Frame+0x34e>
	    reply[0] = slave_address;
 800144a:	4a67      	ldr	r2, [pc, #412]	@ (80015e8 <Process_Modbus_Frame+0x23c>)
 800144c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001450:	7013      	strb	r3, [r2, #0]
	    reply[1] = function_code;
 8001452:	4a65      	ldr	r2, [pc, #404]	@ (80015e8 <Process_Modbus_Frame+0x23c>)
 8001454:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001458:	7053      	strb	r3, [r2, #1]
	    reply[2] = register_count * 2; // byte count
 800145a:	4b62      	ldr	r3, [pc, #392]	@ (80015e4 <Process_Modbus_Frame+0x238>)
 800145c:	881b      	ldrh	r3, [r3, #0]
 800145e:	b2db      	uxtb	r3, r3
 8001460:	005b      	lsls	r3, r3, #1
 8001462:	b2da      	uxtb	r2, r3
 8001464:	4b60      	ldr	r3, [pc, #384]	@ (80015e8 <Process_Modbus_Frame+0x23c>)
 8001466:	709a      	strb	r2, [r3, #2]

	    for (int i = 0; i < register_count; i++) {	 // takes value from holding register and puts it into response frame
 8001468:	2300      	movs	r3, #0
 800146a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800146c:	e019      	b.n	80014a2 <Process_Modbus_Frame+0xf6>
	        uint16_t val = holding_registers[start_address + i];
 800146e:	89fa      	ldrh	r2, [r7, #14]
 8001470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001472:	4413      	add	r3, r2
 8001474:	4a5d      	ldr	r2, [pc, #372]	@ (80015ec <Process_Modbus_Frame+0x240>)
 8001476:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800147a:	817b      	strh	r3, [r7, #10]
	        reply[3 + 2*i] = (val >> 8) & 0xFF;
 800147c:	897b      	ldrh	r3, [r7, #10]
 800147e:	0a1b      	lsrs	r3, r3, #8
 8001480:	b29a      	uxth	r2, r3
 8001482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	3303      	adds	r3, #3
 8001488:	b2d1      	uxtb	r1, r2
 800148a:	4a57      	ldr	r2, [pc, #348]	@ (80015e8 <Process_Modbus_Frame+0x23c>)
 800148c:	54d1      	strb	r1, [r2, r3]
	        reply[4 + 2*i] = val & 0xFF;
 800148e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001490:	3302      	adds	r3, #2
 8001492:	005b      	lsls	r3, r3, #1
 8001494:	897a      	ldrh	r2, [r7, #10]
 8001496:	b2d1      	uxtb	r1, r2
 8001498:	4a53      	ldr	r2, [pc, #332]	@ (80015e8 <Process_Modbus_Frame+0x23c>)
 800149a:	54d1      	strb	r1, [r2, r3]
	    for (int i = 0; i < register_count; i++) {	 // takes value from holding register and puts it into response frame
 800149c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800149e:	3301      	adds	r3, #1
 80014a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80014a2:	4b50      	ldr	r3, [pc, #320]	@ (80015e4 <Process_Modbus_Frame+0x238>)
 80014a4:	881b      	ldrh	r3, [r3, #0]
 80014a6:	461a      	mov	r2, r3
 80014a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014aa:	4293      	cmp	r3, r2
 80014ac:	dbdf      	blt.n	800146e <Process_Modbus_Frame+0xc2>
	    }

	    uint16_t crc = Modbus_CRC16(reply, 3 + 2*register_count); // calculates the crc from response data and puts it into response frame
 80014ae:	4b4d      	ldr	r3, [pc, #308]	@ (80015e4 <Process_Modbus_Frame+0x238>)
 80014b0:	881b      	ldrh	r3, [r3, #0]
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	005b      	lsls	r3, r3, #1
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	3303      	adds	r3, #3
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	4619      	mov	r1, r3
 80014be:	484a      	ldr	r0, [pc, #296]	@ (80015e8 <Process_Modbus_Frame+0x23c>)
 80014c0:	f7ff ff38 	bl	8001334 <Modbus_CRC16>
 80014c4:	4603      	mov	r3, r0
 80014c6:	81bb      	strh	r3, [r7, #12]
	    reply[3 + 2*register_count] = crc & 0xFF;
 80014c8:	4b46      	ldr	r3, [pc, #280]	@ (80015e4 <Process_Modbus_Frame+0x238>)
 80014ca:	881b      	ldrh	r3, [r3, #0]
 80014cc:	005b      	lsls	r3, r3, #1
 80014ce:	3303      	adds	r3, #3
 80014d0:	89ba      	ldrh	r2, [r7, #12]
 80014d2:	b2d1      	uxtb	r1, r2
 80014d4:	4a44      	ldr	r2, [pc, #272]	@ (80015e8 <Process_Modbus_Frame+0x23c>)
 80014d6:	54d1      	strb	r1, [r2, r3]
	    reply[4 + 2*register_count] = (crc >> 8) & 0xFF;
 80014d8:	89bb      	ldrh	r3, [r7, #12]
 80014da:	0a1b      	lsrs	r3, r3, #8
 80014dc:	b29a      	uxth	r2, r3
 80014de:	4b41      	ldr	r3, [pc, #260]	@ (80015e4 <Process_Modbus_Frame+0x238>)
 80014e0:	881b      	ldrh	r3, [r3, #0]
 80014e2:	3302      	adds	r3, #2
 80014e4:	005b      	lsls	r3, r3, #1
 80014e6:	b2d1      	uxtb	r1, r2
 80014e8:	4a3f      	ldr	r2, [pc, #252]	@ (80015e8 <Process_Modbus_Frame+0x23c>)
 80014ea:	54d1      	strb	r1, [r2, r3]

	    HAL_UART_Transmit_IT(&huart2, reply, 5 + 2*register_count); // transmits response
 80014ec:	4b3d      	ldr	r3, [pc, #244]	@ (80015e4 <Process_Modbus_Frame+0x238>)
 80014ee:	881b      	ldrh	r3, [r3, #0]
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	b29b      	uxth	r3, r3
 80014f4:	3305      	adds	r3, #5
 80014f6:	b29b      	uxth	r3, r3
 80014f8:	461a      	mov	r2, r3
 80014fa:	493b      	ldr	r1, [pc, #236]	@ (80015e8 <Process_Modbus_Frame+0x23c>)
 80014fc:	483c      	ldr	r0, [pc, #240]	@ (80015f0 <Process_Modbus_Frame+0x244>)
 80014fe:	f003 fb9d 	bl	8004c3c <HAL_UART_Transmit_IT>
 8001502:	e103      	b.n	800170c <Process_Modbus_Frame+0x360>

	}

	else if (function_code == WRITE_SINGLE_REGISTER){
 8001504:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001508:	2b06      	cmp	r3, #6
 800150a:	d144      	bne.n	8001596 <Process_Modbus_Frame+0x1ea>
		uint16_t received_crc =  modbus_frame[6] | (modbus_frame[7] << 8);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	3306      	adds	r3, #6
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	b21a      	sxth	r2, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	3307      	adds	r3, #7
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	b21b      	sxth	r3, r3
 800151c:	021b      	lsls	r3, r3, #8
 800151e:	b21b      	sxth	r3, r3
 8001520:	4313      	orrs	r3, r2
 8001522:	b21b      	sxth	r3, r3
 8001524:	833b      	strh	r3, [r7, #24]
		uint16_t calculated_crc = Modbus_CRC16(modbus_frame, 6);
 8001526:	2106      	movs	r1, #6
 8001528:	6878      	ldr	r0, [r7, #4]
 800152a:	f7ff ff03 	bl	8001334 <Modbus_CRC16>
 800152e:	4603      	mov	r3, r0
 8001530:	82fb      	strh	r3, [r7, #22]


		if (received_crc != calculated_crc) return;
 8001532:	8b3a      	ldrh	r2, [r7, #24]
 8001534:	8afb      	ldrh	r3, [r7, #22]
 8001536:	429a      	cmp	r2, r3
 8001538:	f040 80e1 	bne.w	80016fe <Process_Modbus_Frame+0x352>
		if (slave_address != 0x01) return;
 800153c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001540:	2b01      	cmp	r3, #1
 8001542:	f040 80de 	bne.w	8001702 <Process_Modbus_Frame+0x356>


		uint16_t start_address = (modbus_frame[2] << 8) | modbus_frame[3];
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	3302      	adds	r3, #2
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	b21b      	sxth	r3, r3
 800154e:	021b      	lsls	r3, r3, #8
 8001550:	b21a      	sxth	r2, r3
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	3303      	adds	r3, #3
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	b21b      	sxth	r3, r3
 800155a:	4313      	orrs	r3, r2
 800155c:	b21b      	sxth	r3, r3
 800155e:	82bb      	strh	r3, [r7, #20]
		values[0] = (modbus_frame[4] << 8) | modbus_frame[5];  // stores the data in buffer values
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	3304      	adds	r3, #4
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	b21b      	sxth	r3, r3
 8001568:	021b      	lsls	r3, r3, #8
 800156a:	b21a      	sxth	r2, r3
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	3305      	adds	r3, #5
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	b21b      	sxth	r3, r3
 8001574:	4313      	orrs	r3, r2
 8001576:	b21b      	sxth	r3, r3
 8001578:	b29a      	uxth	r2, r3
 800157a:	4b1e      	ldr	r3, [pc, #120]	@ (80015f4 <Process_Modbus_Frame+0x248>)
 800157c:	801a      	strh	r2, [r3, #0]
		holding_registers[start_address] = values[0];
 800157e:	8abb      	ldrh	r3, [r7, #20]
 8001580:	4a1c      	ldr	r2, [pc, #112]	@ (80015f4 <Process_Modbus_Frame+0x248>)
 8001582:	8811      	ldrh	r1, [r2, #0]
 8001584:	4a19      	ldr	r2, [pc, #100]	@ (80015ec <Process_Modbus_Frame+0x240>)
 8001586:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		HAL_UART_Transmit_IT(&huart2, modbus_frame, 8);  // transmits back the request frame as the response frame
 800158a:	2208      	movs	r2, #8
 800158c:	6879      	ldr	r1, [r7, #4]
 800158e:	4818      	ldr	r0, [pc, #96]	@ (80015f0 <Process_Modbus_Frame+0x244>)
 8001590:	f003 fb54 	bl	8004c3c <HAL_UART_Transmit_IT>
 8001594:	e0ba      	b.n	800170c <Process_Modbus_Frame+0x360>
	}

	else if (function_code == WRITE_MULTIPLE_REGISTERS){
 8001596:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800159a:	2b10      	cmp	r3, #16
 800159c:	f040 80b6 	bne.w	800170c <Process_Modbus_Frame+0x360>

		uint16_t start_address = (modbus_frame[2] << 8) | modbus_frame[3];
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	3302      	adds	r3, #2
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	b21b      	sxth	r3, r3
 80015a8:	021b      	lsls	r3, r3, #8
 80015aa:	b21a      	sxth	r2, r3
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	3303      	adds	r3, #3
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	b21b      	sxth	r3, r3
 80015b4:	4313      	orrs	r3, r2
 80015b6:	b21b      	sxth	r3, r3
 80015b8:	84bb      	strh	r3, [r7, #36]	@ 0x24
		uint16_t register_count = (modbus_frame[4] << 8) | modbus_frame[5];
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	3304      	adds	r3, #4
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	b21b      	sxth	r3, r3
 80015c2:	021b      	lsls	r3, r3, #8
 80015c4:	b21a      	sxth	r2, r3
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	3305      	adds	r3, #5
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	b21b      	sxth	r3, r3
 80015ce:	4313      	orrs	r3, r2
 80015d0:	b21b      	sxth	r3, r3
 80015d2:	847b      	strh	r3, [r7, #34]	@ 0x22

		uint16_t byte_count = modbus_frame[6];
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	3306      	adds	r3, #6
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	843b      	strh	r3, [r7, #32]

		for (int i=0; i<register_count; i++){
 80015dc:	2300      	movs	r3, #0
 80015de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80015e0:	e030      	b.n	8001644 <Process_Modbus_Frame+0x298>
 80015e2:	bf00      	nop
 80015e4:	2000048c 	.word	0x2000048c
 80015e8:	20000360 	.word	0x20000360
 80015ec:	20000290 	.word	0x20000290
 80015f0:	20000218 	.word	0x20000218
 80015f4:	200003c4 	.word	0x200003c4
			values[i] = (modbus_frame[7+2*i] << 8) | modbus_frame[8+2*i];  // stores each of the 16 bit data in values array
 80015f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015fa:	005b      	lsls	r3, r3, #1
 80015fc:	3307      	adds	r3, #7
 80015fe:	461a      	mov	r2, r3
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	4413      	add	r3, r2
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	b21b      	sxth	r3, r3
 8001608:	021b      	lsls	r3, r3, #8
 800160a:	b21a      	sxth	r2, r3
 800160c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800160e:	3304      	adds	r3, #4
 8001610:	005b      	lsls	r3, r3, #1
 8001612:	4619      	mov	r1, r3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	440b      	add	r3, r1
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	b21b      	sxth	r3, r3
 800161c:	4313      	orrs	r3, r2
 800161e:	b21b      	sxth	r3, r3
 8001620:	b299      	uxth	r1, r3
 8001622:	4a3c      	ldr	r2, [pc, #240]	@ (8001714 <Process_Modbus_Frame+0x368>)
 8001624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001626:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			holding_registers[start_address + i] = values[i];
 800162a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800162c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800162e:	4413      	add	r3, r2
 8001630:	4938      	ldr	r1, [pc, #224]	@ (8001714 <Process_Modbus_Frame+0x368>)
 8001632:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001634:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8001638:	4a37      	ldr	r2, [pc, #220]	@ (8001718 <Process_Modbus_Frame+0x36c>)
 800163a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int i=0; i<register_count; i++){
 800163e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001640:	3301      	adds	r3, #1
 8001642:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001644:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001646:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001648:	429a      	cmp	r2, r3
 800164a:	dbd5      	blt.n	80015f8 <Process_Modbus_Frame+0x24c>
		}

		uint16_t calculated_crc = Modbus_CRC16(modbus_frame, 7+byte_count);
 800164c:	8c3b      	ldrh	r3, [r7, #32]
 800164e:	b2db      	uxtb	r3, r3
 8001650:	3307      	adds	r3, #7
 8001652:	b2db      	uxtb	r3, r3
 8001654:	4619      	mov	r1, r3
 8001656:	6878      	ldr	r0, [r7, #4]
 8001658:	f7ff fe6c 	bl	8001334 <Modbus_CRC16>
 800165c:	4603      	mov	r3, r0
 800165e:	83fb      	strh	r3, [r7, #30]
		uint16_t received_crc =  modbus_frame[7+byte_count] | (modbus_frame[8+byte_count] << 8);
 8001660:	8c3b      	ldrh	r3, [r7, #32]
 8001662:	3307      	adds	r3, #7
 8001664:	461a      	mov	r2, r3
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	4413      	add	r3, r2
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	b21a      	sxth	r2, r3
 800166e:	8c3b      	ldrh	r3, [r7, #32]
 8001670:	3308      	adds	r3, #8
 8001672:	4619      	mov	r1, r3
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	440b      	add	r3, r1
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	b21b      	sxth	r3, r3
 800167c:	021b      	lsls	r3, r3, #8
 800167e:	b21b      	sxth	r3, r3
 8001680:	4313      	orrs	r3, r2
 8001682:	b21b      	sxth	r3, r3
 8001684:	83bb      	strh	r3, [r7, #28]
		if (received_crc != calculated_crc) return;
 8001686:	8bba      	ldrh	r2, [r7, #28]
 8001688:	8bfb      	ldrh	r3, [r7, #30]
 800168a:	429a      	cmp	r2, r3
 800168c:	d13b      	bne.n	8001706 <Process_Modbus_Frame+0x35a>
		if (slave_address != 0x01) return;
 800168e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001692:	2b01      	cmp	r3, #1
 8001694:	d139      	bne.n	800170a <Process_Modbus_Frame+0x35e>


		reply[0] = slave_address;
 8001696:	4a21      	ldr	r2, [pc, #132]	@ (800171c <Process_Modbus_Frame+0x370>)
 8001698:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800169c:	7013      	strb	r3, [r2, #0]
		reply[1] = function_code;
 800169e:	4a1f      	ldr	r2, [pc, #124]	@ (800171c <Process_Modbus_Frame+0x370>)
 80016a0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80016a4:	7053      	strb	r3, [r2, #1]
		reply[2] = modbus_frame[2];
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	789a      	ldrb	r2, [r3, #2]
 80016aa:	4b1c      	ldr	r3, [pc, #112]	@ (800171c <Process_Modbus_Frame+0x370>)
 80016ac:	709a      	strb	r2, [r3, #2]
		reply[3] = modbus_frame[3];
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	78da      	ldrb	r2, [r3, #3]
 80016b2:	4b1a      	ldr	r3, [pc, #104]	@ (800171c <Process_Modbus_Frame+0x370>)
 80016b4:	70da      	strb	r2, [r3, #3]
		reply[4] = modbus_frame[4];
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	791a      	ldrb	r2, [r3, #4]
 80016ba:	4b18      	ldr	r3, [pc, #96]	@ (800171c <Process_Modbus_Frame+0x370>)
 80016bc:	711a      	strb	r2, [r3, #4]
		reply[5] = modbus_frame[5];
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	795a      	ldrb	r2, [r3, #5]
 80016c2:	4b16      	ldr	r3, [pc, #88]	@ (800171c <Process_Modbus_Frame+0x370>)
 80016c4:	715a      	strb	r2, [r3, #5]

		uint16_t crc = Modbus_CRC16(reply, 6);
 80016c6:	2106      	movs	r1, #6
 80016c8:	4814      	ldr	r0, [pc, #80]	@ (800171c <Process_Modbus_Frame+0x370>)
 80016ca:	f7ff fe33 	bl	8001334 <Modbus_CRC16>
 80016ce:	4603      	mov	r3, r0
 80016d0:	837b      	strh	r3, [r7, #26]
	    reply[6] = crc & 0xFF;
 80016d2:	8b7b      	ldrh	r3, [r7, #26]
 80016d4:	b2da      	uxtb	r2, r3
 80016d6:	4b11      	ldr	r3, [pc, #68]	@ (800171c <Process_Modbus_Frame+0x370>)
 80016d8:	719a      	strb	r2, [r3, #6]
	    reply[7] = (crc >> 8) & 0xFF;
 80016da:	8b7b      	ldrh	r3, [r7, #26]
 80016dc:	0a1b      	lsrs	r3, r3, #8
 80016de:	b29b      	uxth	r3, r3
 80016e0:	b2da      	uxtb	r2, r3
 80016e2:	4b0e      	ldr	r3, [pc, #56]	@ (800171c <Process_Modbus_Frame+0x370>)
 80016e4:	71da      	strb	r2, [r3, #7]

	    HAL_UART_Transmit_IT(&huart2, reply, 8); // transmits response
 80016e6:	2208      	movs	r2, #8
 80016e8:	490c      	ldr	r1, [pc, #48]	@ (800171c <Process_Modbus_Frame+0x370>)
 80016ea:	480d      	ldr	r0, [pc, #52]	@ (8001720 <Process_Modbus_Frame+0x374>)
 80016ec:	f003 faa6 	bl	8004c3c <HAL_UART_Transmit_IT>
 80016f0:	e00c      	b.n	800170c <Process_Modbus_Frame+0x360>
		if (received_crc != calculated_crc) return;
 80016f2:	bf00      	nop
 80016f4:	e00a      	b.n	800170c <Process_Modbus_Frame+0x360>
		if (slave_address != 0x01) return;
 80016f6:	bf00      	nop
 80016f8:	e008      	b.n	800170c <Process_Modbus_Frame+0x360>
		if (register_count >10) return;
 80016fa:	bf00      	nop
 80016fc:	e006      	b.n	800170c <Process_Modbus_Frame+0x360>
		if (received_crc != calculated_crc) return;
 80016fe:	bf00      	nop
 8001700:	e004      	b.n	800170c <Process_Modbus_Frame+0x360>
		if (slave_address != 0x01) return;
 8001702:	bf00      	nop
 8001704:	e002      	b.n	800170c <Process_Modbus_Frame+0x360>
		if (received_crc != calculated_crc) return;
 8001706:	bf00      	nop
 8001708:	e000      	b.n	800170c <Process_Modbus_Frame+0x360>
		if (slave_address != 0x01) return;
 800170a:	bf00      	nop
	}
}
 800170c:	3730      	adds	r7, #48	@ 0x30
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	200003c4 	.word	0x200003c4
 8001718:	20000290 	.word	0x20000290
 800171c:	20000360 	.word	0x20000360
 8001720:	20000218 	.word	0x20000218

08001724 <HAL_GPIO_EXTI_Callback>:
 * @brief Callback function to handle GPIO external interrupts of PIR_1, PIR_2 and Switch
 * @param GPIO_Pin Specifies the pin getting the interrupt
 * @retval None
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
 800172a:	4603      	mov	r3, r0
 800172c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == PIR_1_Pin){
 800172e:	88fb      	ldrh	r3, [r7, #6]
 8001730:	2b04      	cmp	r3, #4
 8001732:	d109      	bne.n	8001748 <HAL_GPIO_EXTI_Callback+0x24>
		pir_1_int_count++;
 8001734:	4b10      	ldr	r3, [pc, #64]	@ (8001778 <HAL_GPIO_EXTI_Callback+0x54>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	3301      	adds	r3, #1
 800173a:	4a0f      	ldr	r2, [pc, #60]	@ (8001778 <HAL_GPIO_EXTI_Callback+0x54>)
 800173c:	6013      	str	r3, [r2, #0]
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_3);
 800173e:	2108      	movs	r1, #8
 8001740:	480e      	ldr	r0, [pc, #56]	@ (800177c <HAL_GPIO_EXTI_Callback+0x58>)
 8001742:	f000 feb8 	bl	80024b6 <HAL_GPIO_TogglePin>

	else if(GPIO_Pin == switch_Pin){
		switch_flag = 0;
	}

}
 8001746:	e012      	b.n	800176e <HAL_GPIO_EXTI_Callback+0x4a>
	else if (GPIO_Pin == PIR_2_Pin) {
 8001748:	88fb      	ldrh	r3, [r7, #6]
 800174a:	2b08      	cmp	r3, #8
 800174c:	d109      	bne.n	8001762 <HAL_GPIO_EXTI_Callback+0x3e>
		pir_2_int_count++;
 800174e:	4b0c      	ldr	r3, [pc, #48]	@ (8001780 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	3301      	adds	r3, #1
 8001754:	4a0a      	ldr	r2, [pc, #40]	@ (8001780 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001756:	6013      	str	r3, [r2, #0]
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_4);
 8001758:	2110      	movs	r1, #16
 800175a:	4808      	ldr	r0, [pc, #32]	@ (800177c <HAL_GPIO_EXTI_Callback+0x58>)
 800175c:	f000 feab 	bl	80024b6 <HAL_GPIO_TogglePin>
}
 8001760:	e005      	b.n	800176e <HAL_GPIO_EXTI_Callback+0x4a>
	else if(GPIO_Pin == switch_Pin){
 8001762:	88fb      	ldrh	r3, [r7, #6]
 8001764:	2b80      	cmp	r3, #128	@ 0x80
 8001766:	d102      	bne.n	800176e <HAL_GPIO_EXTI_Callback+0x4a>
		switch_flag = 0;
 8001768:	4b06      	ldr	r3, [pc, #24]	@ (8001784 <HAL_GPIO_EXTI_Callback+0x60>)
 800176a:	2200      	movs	r2, #0
 800176c:	601a      	str	r2, [r3, #0]
}
 800176e:	bf00      	nop
 8001770:	3708      	adds	r7, #8
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	20000490 	.word	0x20000490
 800177c:	40020c00 	.word	0x40020c00
 8001780:	20000494 	.word	0x20000494
 8001784:	20000000 	.word	0x20000000

08001788 <get_object_distance>:
#include <stdlib.h>

char sensor_data_buffer[SENSOR_DATA_BUFFER_LEN];

int get_object_distance(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b084      	sub	sp, #16
 800178c:	af00      	add	r7, sp, #0
	HAL_UART_Receive(&huart5, (char *) sensor_data_buffer, 20, HAL_MAX_DELAY);
 800178e:	f04f 33ff 	mov.w	r3, #4294967295
 8001792:	2214      	movs	r2, #20
 8001794:	491c      	ldr	r1, [pc, #112]	@ (8001808 <get_object_distance+0x80>)
 8001796:	481d      	ldr	r0, [pc, #116]	@ (800180c <get_object_distance+0x84>)
 8001798:	f003 f9b9 	bl	8004b0e <HAL_UART_Receive>
	sensor_data_buffer[20] = '\0';
 800179c:	4b1a      	ldr	r3, [pc, #104]	@ (8001808 <get_object_distance+0x80>)
 800179e:	2200      	movs	r2, #0
 80017a0:	751a      	strb	r2, [r3, #20]
	char *token;
	char *rest = sensor_data_buffer; // Use a pointer to keep track of the rest of the string
 80017a2:	4b19      	ldr	r3, [pc, #100]	@ (8001808 <get_object_distance+0x80>)
 80017a4:	603b      	str	r3, [r7, #0]
	int object_distance;
	int detection_flag = 0;
 80017a6:	2300      	movs	r3, #0
 80017a8:	60fb      	str	r3, [r7, #12]

	if (strstr(sensor_data_buffer, "ON")){
 80017aa:	4919      	ldr	r1, [pc, #100]	@ (8001810 <get_object_distance+0x88>)
 80017ac:	4816      	ldr	r0, [pc, #88]	@ (8001808 <get_object_distance+0x80>)
 80017ae:	f004 fb10 	bl	8005dd2 <strstr>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d019      	beq.n	80017ec <get_object_distance+0x64>
		detection_flag = 1;
 80017b8:	2301      	movs	r3, #1
 80017ba:	60fb      	str	r3, [r7, #12]
	}
	// First split by pipe character '|'
	while (detection_flag){
 80017bc:	e016      	b.n	80017ec <get_object_distance+0x64>
		token = strtok_r(rest, "\r\n", &rest);
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	463a      	mov	r2, r7
 80017c2:	4914      	ldr	r1, [pc, #80]	@ (8001814 <get_object_distance+0x8c>)
 80017c4:	4618      	mov	r0, r3
 80017c6:	f004 fb01 	bl	8005dcc <strtok_r>
 80017ca:	4603      	mov	r3, r0
 80017cc:	607b      	str	r3, [r7, #4]
		if (strstr(token, "Range")){
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	4911      	ldr	r1, [pc, #68]	@ (8001818 <get_object_distance+0x90>)
 80017d2:	4618      	mov	r0, r3
 80017d4:	f004 fafd 	bl	8005dd2 <strstr>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d006      	beq.n	80017ec <get_object_distance+0x64>
			strtok_r(token, " ", &token);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	1d3a      	adds	r2, r7, #4
 80017e2:	490e      	ldr	r1, [pc, #56]	@ (800181c <get_object_distance+0x94>)
 80017e4:	4618      	mov	r0, r3
 80017e6:	f004 faf1 	bl	8005dcc <strtok_r>
			break;
 80017ea:	e002      	b.n	80017f2 <get_object_distance+0x6a>
	while (detection_flag){
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d1e5      	bne.n	80017be <get_object_distance+0x36>
		}
	}
	object_distance = atoi(token);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	4618      	mov	r0, r3
 80017f6:	f004 f9e9 	bl	8005bcc <atoi>
 80017fa:	60b8      	str	r0, [r7, #8]
	return object_distance;
 80017fc:	68bb      	ldr	r3, [r7, #8]
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3710      	adds	r7, #16
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	20000498 	.word	0x20000498
 800180c:	200001d0 	.word	0x200001d0
 8001810:	080067ac 	.word	0x080067ac
 8001814:	080067b0 	.word	0x080067b0
 8001818:	080067b4 	.word	0x080067b4
 800181c:	080067bc 	.word	0x080067bc

08001820 <get_sensor_state>:

detection_states get_sensor_state(int object_distance)
{
 8001820:	b480      	push	{r7}
 8001822:	b085      	sub	sp, #20
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
	detection_states sensor_state;
//	detection_states sensor_state;
	if (object_distance < 2.25){
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2b02      	cmp	r3, #2
 800182c:	dc02      	bgt.n	8001834 <get_sensor_state+0x14>
		sensor_state = ACTIVE;
 800182e:	2301      	movs	r3, #1
 8001830:	73fb      	strb	r3, [r7, #15]
 8001832:	e00a      	b.n	800184a <get_sensor_state+0x2a>
	}
	else if((object_distance >= 2.25) && (object_distance < 3)){
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	2b02      	cmp	r3, #2
 8001838:	dd05      	ble.n	8001846 <get_sensor_state+0x26>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2b02      	cmp	r3, #2
 800183e:	dc02      	bgt.n	8001846 <get_sensor_state+0x26>
		sensor_state = ALERT;
 8001840:	2302      	movs	r3, #2
 8001842:	73fb      	strb	r3, [r7, #15]
 8001844:	e001      	b.n	800184a <get_sensor_state+0x2a>
	}
	else{
		sensor_state = IDLE;
 8001846:	2300      	movs	r3, #0
 8001848:	73fb      	strb	r3, [r7, #15]
	}
	return sensor_state;
 800184a:	7bfb      	ldrb	r3, [r7, #15]
}
 800184c:	4618      	mov	r0, r3
 800184e:	3714      	adds	r7, #20
 8001850:	46bd      	mov	sp, r7
 8001852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001856:	4770      	bx	lr

08001858 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001858:	b480      	push	{r7}
 800185a:	b083      	sub	sp, #12
 800185c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800185e:	2300      	movs	r3, #0
 8001860:	607b      	str	r3, [r7, #4]
 8001862:	4b10      	ldr	r3, [pc, #64]	@ (80018a4 <HAL_MspInit+0x4c>)
 8001864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001866:	4a0f      	ldr	r2, [pc, #60]	@ (80018a4 <HAL_MspInit+0x4c>)
 8001868:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800186c:	6453      	str	r3, [r2, #68]	@ 0x44
 800186e:	4b0d      	ldr	r3, [pc, #52]	@ (80018a4 <HAL_MspInit+0x4c>)
 8001870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001872:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001876:	607b      	str	r3, [r7, #4]
 8001878:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800187a:	2300      	movs	r3, #0
 800187c:	603b      	str	r3, [r7, #0]
 800187e:	4b09      	ldr	r3, [pc, #36]	@ (80018a4 <HAL_MspInit+0x4c>)
 8001880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001882:	4a08      	ldr	r2, [pc, #32]	@ (80018a4 <HAL_MspInit+0x4c>)
 8001884:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001888:	6413      	str	r3, [r2, #64]	@ 0x40
 800188a:	4b06      	ldr	r3, [pc, #24]	@ (80018a4 <HAL_MspInit+0x4c>)
 800188c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800188e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001892:	603b      	str	r3, [r7, #0]
 8001894:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001896:	bf00      	nop
 8001898:	370c      	adds	r7, #12
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	40023800 	.word	0x40023800

080018a8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b08a      	sub	sp, #40	@ 0x28
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b0:	f107 0314 	add.w	r3, r7, #20
 80018b4:	2200      	movs	r2, #0
 80018b6:	601a      	str	r2, [r3, #0]
 80018b8:	605a      	str	r2, [r3, #4]
 80018ba:	609a      	str	r2, [r3, #8]
 80018bc:	60da      	str	r2, [r3, #12]
 80018be:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a19      	ldr	r2, [pc, #100]	@ (800192c <HAL_I2C_MspInit+0x84>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d12c      	bne.n	8001924 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ca:	2300      	movs	r3, #0
 80018cc:	613b      	str	r3, [r7, #16]
 80018ce:	4b18      	ldr	r3, [pc, #96]	@ (8001930 <HAL_I2C_MspInit+0x88>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d2:	4a17      	ldr	r2, [pc, #92]	@ (8001930 <HAL_I2C_MspInit+0x88>)
 80018d4:	f043 0302 	orr.w	r3, r3, #2
 80018d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018da:	4b15      	ldr	r3, [pc, #84]	@ (8001930 <HAL_I2C_MspInit+0x88>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018de:	f003 0302 	and.w	r3, r3, #2
 80018e2:	613b      	str	r3, [r7, #16]
 80018e4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80018e6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80018ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018ec:	2312      	movs	r3, #18
 80018ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f0:	2300      	movs	r3, #0
 80018f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018f4:	2303      	movs	r3, #3
 80018f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80018f8:	2304      	movs	r3, #4
 80018fa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018fc:	f107 0314 	add.w	r3, r7, #20
 8001900:	4619      	mov	r1, r3
 8001902:	480c      	ldr	r0, [pc, #48]	@ (8001934 <HAL_I2C_MspInit+0x8c>)
 8001904:	f000 fc2a 	bl	800215c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001908:	2300      	movs	r3, #0
 800190a:	60fb      	str	r3, [r7, #12]
 800190c:	4b08      	ldr	r3, [pc, #32]	@ (8001930 <HAL_I2C_MspInit+0x88>)
 800190e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001910:	4a07      	ldr	r2, [pc, #28]	@ (8001930 <HAL_I2C_MspInit+0x88>)
 8001912:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001916:	6413      	str	r3, [r2, #64]	@ 0x40
 8001918:	4b05      	ldr	r3, [pc, #20]	@ (8001930 <HAL_I2C_MspInit+0x88>)
 800191a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800191c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001920:	60fb      	str	r3, [r7, #12]
 8001922:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001924:	bf00      	nop
 8001926:	3728      	adds	r7, #40	@ 0x28
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	40005400 	.word	0x40005400
 8001930:	40023800 	.word	0x40023800
 8001934:	40020400 	.word	0x40020400

08001938 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b084      	sub	sp, #16
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a0e      	ldr	r2, [pc, #56]	@ (8001980 <HAL_TIM_Base_MspInit+0x48>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d115      	bne.n	8001976 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800194a:	2300      	movs	r3, #0
 800194c:	60fb      	str	r3, [r7, #12]
 800194e:	4b0d      	ldr	r3, [pc, #52]	@ (8001984 <HAL_TIM_Base_MspInit+0x4c>)
 8001950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001952:	4a0c      	ldr	r2, [pc, #48]	@ (8001984 <HAL_TIM_Base_MspInit+0x4c>)
 8001954:	f043 0310 	orr.w	r3, r3, #16
 8001958:	6413      	str	r3, [r2, #64]	@ 0x40
 800195a:	4b0a      	ldr	r3, [pc, #40]	@ (8001984 <HAL_TIM_Base_MspInit+0x4c>)
 800195c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800195e:	f003 0310 	and.w	r3, r3, #16
 8001962:	60fb      	str	r3, [r7, #12]
 8001964:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001966:	2200      	movs	r2, #0
 8001968:	2100      	movs	r1, #0
 800196a:	2036      	movs	r0, #54	@ 0x36
 800196c:	f000 fb2d 	bl	8001fca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001970:	2036      	movs	r0, #54	@ 0x36
 8001972:	f000 fb46 	bl	8002002 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 8001976:	bf00      	nop
 8001978:	3710      	adds	r7, #16
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40001000 	.word	0x40001000
 8001984:	40023800 	.word	0x40023800

08001988 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b08e      	sub	sp, #56	@ 0x38
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001990:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	605a      	str	r2, [r3, #4]
 800199a:	609a      	str	r2, [r3, #8]
 800199c:	60da      	str	r2, [r3, #12]
 800199e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a63      	ldr	r2, [pc, #396]	@ (8001b34 <HAL_UART_MspInit+0x1ac>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d135      	bne.n	8001a16 <HAL_UART_MspInit+0x8e>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80019aa:	2300      	movs	r3, #0
 80019ac:	623b      	str	r3, [r7, #32]
 80019ae:	4b62      	ldr	r3, [pc, #392]	@ (8001b38 <HAL_UART_MspInit+0x1b0>)
 80019b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b2:	4a61      	ldr	r2, [pc, #388]	@ (8001b38 <HAL_UART_MspInit+0x1b0>)
 80019b4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80019b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80019ba:	4b5f      	ldr	r3, [pc, #380]	@ (8001b38 <HAL_UART_MspInit+0x1b0>)
 80019bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019be:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80019c2:	623b      	str	r3, [r7, #32]
 80019c4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019c6:	2300      	movs	r3, #0
 80019c8:	61fb      	str	r3, [r7, #28]
 80019ca:	4b5b      	ldr	r3, [pc, #364]	@ (8001b38 <HAL_UART_MspInit+0x1b0>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ce:	4a5a      	ldr	r2, [pc, #360]	@ (8001b38 <HAL_UART_MspInit+0x1b0>)
 80019d0:	f043 0304 	orr.w	r3, r3, #4
 80019d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019d6:	4b58      	ldr	r3, [pc, #352]	@ (8001b38 <HAL_UART_MspInit+0x1b0>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019da:	f003 0304 	and.w	r3, r3, #4
 80019de:	61fb      	str	r3, [r7, #28]
 80019e0:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80019e2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80019e6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e8:	2302      	movs	r3, #2
 80019ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ec:	2300      	movs	r3, #0
 80019ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f0:	2303      	movs	r3, #3
 80019f2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80019f4:	2308      	movs	r3, #8
 80019f6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019fc:	4619      	mov	r1, r3
 80019fe:	484f      	ldr	r0, [pc, #316]	@ (8001b3c <HAL_UART_MspInit+0x1b4>)
 8001a00:	f000 fbac 	bl	800215c <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8001a04:	2200      	movs	r2, #0
 8001a06:	2100      	movs	r1, #0
 8001a08:	2034      	movs	r0, #52	@ 0x34
 8001a0a:	f000 fade 	bl	8001fca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001a0e:	2034      	movs	r0, #52	@ 0x34
 8001a10:	f000 faf7 	bl	8002002 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001a14:	e089      	b.n	8001b2a <HAL_UART_MspInit+0x1a2>
  else if(huart->Instance==UART5)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a49      	ldr	r2, [pc, #292]	@ (8001b40 <HAL_UART_MspInit+0x1b8>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d14b      	bne.n	8001ab8 <HAL_UART_MspInit+0x130>
    __HAL_RCC_UART5_CLK_ENABLE();
 8001a20:	2300      	movs	r3, #0
 8001a22:	61bb      	str	r3, [r7, #24]
 8001a24:	4b44      	ldr	r3, [pc, #272]	@ (8001b38 <HAL_UART_MspInit+0x1b0>)
 8001a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a28:	4a43      	ldr	r2, [pc, #268]	@ (8001b38 <HAL_UART_MspInit+0x1b0>)
 8001a2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001a2e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a30:	4b41      	ldr	r3, [pc, #260]	@ (8001b38 <HAL_UART_MspInit+0x1b0>)
 8001a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a34:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a38:	61bb      	str	r3, [r7, #24]
 8001a3a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	617b      	str	r3, [r7, #20]
 8001a40:	4b3d      	ldr	r3, [pc, #244]	@ (8001b38 <HAL_UART_MspInit+0x1b0>)
 8001a42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a44:	4a3c      	ldr	r2, [pc, #240]	@ (8001b38 <HAL_UART_MspInit+0x1b0>)
 8001a46:	f043 0304 	orr.w	r3, r3, #4
 8001a4a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a4c:	4b3a      	ldr	r3, [pc, #232]	@ (8001b38 <HAL_UART_MspInit+0x1b0>)
 8001a4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a50:	f003 0304 	and.w	r3, r3, #4
 8001a54:	617b      	str	r3, [r7, #20]
 8001a56:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a58:	2300      	movs	r3, #0
 8001a5a:	613b      	str	r3, [r7, #16]
 8001a5c:	4b36      	ldr	r3, [pc, #216]	@ (8001b38 <HAL_UART_MspInit+0x1b0>)
 8001a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a60:	4a35      	ldr	r2, [pc, #212]	@ (8001b38 <HAL_UART_MspInit+0x1b0>)
 8001a62:	f043 0308 	orr.w	r3, r3, #8
 8001a66:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a68:	4b33      	ldr	r3, [pc, #204]	@ (8001b38 <HAL_UART_MspInit+0x1b0>)
 8001a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6c:	f003 0308 	and.w	r3, r3, #8
 8001a70:	613b      	str	r3, [r7, #16]
 8001a72:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001a74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a78:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a7a:	2302      	movs	r3, #2
 8001a7c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a82:	2303      	movs	r3, #3
 8001a84:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001a86:	2308      	movs	r3, #8
 8001a88:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a8e:	4619      	mov	r1, r3
 8001a90:	482a      	ldr	r0, [pc, #168]	@ (8001b3c <HAL_UART_MspInit+0x1b4>)
 8001a92:	f000 fb63 	bl	800215c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a96:	2304      	movs	r3, #4
 8001a98:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a9a:	2302      	movs	r3, #2
 8001a9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001aa6:	2308      	movs	r3, #8
 8001aa8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001aaa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001aae:	4619      	mov	r1, r3
 8001ab0:	4824      	ldr	r0, [pc, #144]	@ (8001b44 <HAL_UART_MspInit+0x1bc>)
 8001ab2:	f000 fb53 	bl	800215c <HAL_GPIO_Init>
}
 8001ab6:	e038      	b.n	8001b2a <HAL_UART_MspInit+0x1a2>
  else if(huart->Instance==USART2)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a22      	ldr	r2, [pc, #136]	@ (8001b48 <HAL_UART_MspInit+0x1c0>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d133      	bne.n	8001b2a <HAL_UART_MspInit+0x1a2>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	60fb      	str	r3, [r7, #12]
 8001ac6:	4b1c      	ldr	r3, [pc, #112]	@ (8001b38 <HAL_UART_MspInit+0x1b0>)
 8001ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aca:	4a1b      	ldr	r2, [pc, #108]	@ (8001b38 <HAL_UART_MspInit+0x1b0>)
 8001acc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ad0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ad2:	4b19      	ldr	r3, [pc, #100]	@ (8001b38 <HAL_UART_MspInit+0x1b0>)
 8001ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ada:	60fb      	str	r3, [r7, #12]
 8001adc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ade:	2300      	movs	r3, #0
 8001ae0:	60bb      	str	r3, [r7, #8]
 8001ae2:	4b15      	ldr	r3, [pc, #84]	@ (8001b38 <HAL_UART_MspInit+0x1b0>)
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae6:	4a14      	ldr	r2, [pc, #80]	@ (8001b38 <HAL_UART_MspInit+0x1b0>)
 8001ae8:	f043 0308 	orr.w	r3, r3, #8
 8001aec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aee:	4b12      	ldr	r3, [pc, #72]	@ (8001b38 <HAL_UART_MspInit+0x1b0>)
 8001af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af2:	f003 0308 	and.w	r3, r3, #8
 8001af6:	60bb      	str	r3, [r7, #8]
 8001af8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001afa:	2360      	movs	r3, #96	@ 0x60
 8001afc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001afe:	2302      	movs	r3, #2
 8001b00:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b02:	2300      	movs	r3, #0
 8001b04:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b06:	2303      	movs	r3, #3
 8001b08:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b0a:	2307      	movs	r3, #7
 8001b0c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b12:	4619      	mov	r1, r3
 8001b14:	480b      	ldr	r0, [pc, #44]	@ (8001b44 <HAL_UART_MspInit+0x1bc>)
 8001b16:	f000 fb21 	bl	800215c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	2100      	movs	r1, #0
 8001b1e:	2026      	movs	r0, #38	@ 0x26
 8001b20:	f000 fa53 	bl	8001fca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001b24:	2026      	movs	r0, #38	@ 0x26
 8001b26:	f000 fa6c 	bl	8002002 <HAL_NVIC_EnableIRQ>
}
 8001b2a:	bf00      	nop
 8001b2c:	3738      	adds	r7, #56	@ 0x38
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	40004c00 	.word	0x40004c00
 8001b38:	40023800 	.word	0x40023800
 8001b3c:	40020800 	.word	0x40020800
 8001b40:	40005000 	.word	0x40005000
 8001b44:	40020c00 	.word	0x40020c00
 8001b48:	40004400 	.word	0x40004400

08001b4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b50:	bf00      	nop
 8001b52:	e7fd      	b.n	8001b50 <NMI_Handler+0x4>

08001b54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b58:	bf00      	nop
 8001b5a:	e7fd      	b.n	8001b58 <HardFault_Handler+0x4>

08001b5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b60:	bf00      	nop
 8001b62:	e7fd      	b.n	8001b60 <MemManage_Handler+0x4>

08001b64 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b68:	bf00      	nop
 8001b6a:	e7fd      	b.n	8001b68 <BusFault_Handler+0x4>

08001b6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b70:	bf00      	nop
 8001b72:	e7fd      	b.n	8001b70 <UsageFault_Handler+0x4>

08001b74 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b78:	bf00      	nop
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr

08001b82 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b82:	b480      	push	{r7}
 8001b84:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b86:	bf00      	nop
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr

08001b90 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b94:	bf00      	nop
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr

08001b9e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ba2:	f000 f8f3 	bl	8001d8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ba6:	bf00      	nop
 8001ba8:	bd80      	pop	{r7, pc}

08001baa <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001baa:	b580      	push	{r7, lr}
 8001bac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PIR_1_Pin);
 8001bae:	2004      	movs	r0, #4
 8001bb0:	f000 fc9c 	bl	80024ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001bb4:	bf00      	nop
 8001bb6:	bd80      	pop	{r7, pc}

08001bb8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(switch_Pin);
 8001bbc:	2080      	movs	r0, #128	@ 0x80
 8001bbe:	f000 fc95 	bl	80024ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001bc2:	bf00      	nop
 8001bc4:	bd80      	pop	{r7, pc}
	...

08001bc8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001bcc:	4802      	ldr	r0, [pc, #8]	@ (8001bd8 <USART2_IRQHandler+0x10>)
 8001bce:	f003 f891 	bl	8004cf4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001bd2:	bf00      	nop
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	20000218 	.word	0x20000218

08001bdc <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001be0:	4802      	ldr	r0, [pc, #8]	@ (8001bec <UART4_IRQHandler+0x10>)
 8001be2:	f003 f887 	bl	8004cf4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001be6:	bf00      	nop
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	20000188 	.word	0x20000188

08001bf0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001bf4:	4802      	ldr	r0, [pc, #8]	@ (8001c00 <TIM6_DAC_IRQHandler+0x10>)
 8001bf6:	f002 fc61 	bl	80044bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001bfa:	bf00      	nop
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	20000140 	.word	0x20000140

08001c04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b086      	sub	sp, #24
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c0c:	4a14      	ldr	r2, [pc, #80]	@ (8001c60 <_sbrk+0x5c>)
 8001c0e:	4b15      	ldr	r3, [pc, #84]	@ (8001c64 <_sbrk+0x60>)
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c18:	4b13      	ldr	r3, [pc, #76]	@ (8001c68 <_sbrk+0x64>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d102      	bne.n	8001c26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c20:	4b11      	ldr	r3, [pc, #68]	@ (8001c68 <_sbrk+0x64>)
 8001c22:	4a12      	ldr	r2, [pc, #72]	@ (8001c6c <_sbrk+0x68>)
 8001c24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c26:	4b10      	ldr	r3, [pc, #64]	@ (8001c68 <_sbrk+0x64>)
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	4413      	add	r3, r2
 8001c2e:	693a      	ldr	r2, [r7, #16]
 8001c30:	429a      	cmp	r2, r3
 8001c32:	d207      	bcs.n	8001c44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c34:	f004 f8e4 	bl	8005e00 <__errno>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	220c      	movs	r2, #12
 8001c3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c42:	e009      	b.n	8001c58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c44:	4b08      	ldr	r3, [pc, #32]	@ (8001c68 <_sbrk+0x64>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c4a:	4b07      	ldr	r3, [pc, #28]	@ (8001c68 <_sbrk+0x64>)
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4413      	add	r3, r2
 8001c52:	4a05      	ldr	r2, [pc, #20]	@ (8001c68 <_sbrk+0x64>)
 8001c54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c56:	68fb      	ldr	r3, [r7, #12]
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	3718      	adds	r7, #24
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	20020000 	.word	0x20020000
 8001c64:	00000400 	.word	0x00000400
 8001c68:	200004b4 	.word	0x200004b4
 8001c6c:	20000608 	.word	0x20000608

08001c70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c74:	4b06      	ldr	r3, [pc, #24]	@ (8001c90 <SystemInit+0x20>)
 8001c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c7a:	4a05      	ldr	r2, [pc, #20]	@ (8001c90 <SystemInit+0x20>)
 8001c7c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c80:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c84:	bf00      	nop
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	e000ed00 	.word	0xe000ed00

08001c94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001c94:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ccc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001c98:	f7ff ffea 	bl	8001c70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c9c:	480c      	ldr	r0, [pc, #48]	@ (8001cd0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c9e:	490d      	ldr	r1, [pc, #52]	@ (8001cd4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ca0:	4a0d      	ldr	r2, [pc, #52]	@ (8001cd8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ca2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ca4:	e002      	b.n	8001cac <LoopCopyDataInit>

08001ca6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ca6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ca8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001caa:	3304      	adds	r3, #4

08001cac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cb0:	d3f9      	bcc.n	8001ca6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cb2:	4a0a      	ldr	r2, [pc, #40]	@ (8001cdc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001cb4:	4c0a      	ldr	r4, [pc, #40]	@ (8001ce0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001cb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cb8:	e001      	b.n	8001cbe <LoopFillZerobss>

08001cba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cbc:	3204      	adds	r2, #4

08001cbe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cbe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cc0:	d3fb      	bcc.n	8001cba <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001cc2:	f004 f8a3 	bl	8005e0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cc6:	f7fe ffcd 	bl	8000c64 <main>
  bx  lr    
 8001cca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001ccc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001cd0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cd4:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001cd8:	0800691c 	.word	0x0800691c
  ldr r2, =_sbss
 8001cdc:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001ce0:	20000604 	.word	0x20000604

08001ce4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ce4:	e7fe      	b.n	8001ce4 <ADC_IRQHandler>
	...

08001ce8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001cec:	4b0e      	ldr	r3, [pc, #56]	@ (8001d28 <HAL_Init+0x40>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a0d      	ldr	r2, [pc, #52]	@ (8001d28 <HAL_Init+0x40>)
 8001cf2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001cf6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001cf8:	4b0b      	ldr	r3, [pc, #44]	@ (8001d28 <HAL_Init+0x40>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a0a      	ldr	r2, [pc, #40]	@ (8001d28 <HAL_Init+0x40>)
 8001cfe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d02:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d04:	4b08      	ldr	r3, [pc, #32]	@ (8001d28 <HAL_Init+0x40>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a07      	ldr	r2, [pc, #28]	@ (8001d28 <HAL_Init+0x40>)
 8001d0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d0e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d10:	2003      	movs	r0, #3
 8001d12:	f000 f94f 	bl	8001fb4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d16:	2000      	movs	r0, #0
 8001d18:	f000 f808 	bl	8001d2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d1c:	f7ff fd9c 	bl	8001858 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	40023c00 	.word	0x40023c00

08001d2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d34:	4b12      	ldr	r3, [pc, #72]	@ (8001d80 <HAL_InitTick+0x54>)
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	4b12      	ldr	r3, [pc, #72]	@ (8001d84 <HAL_InitTick+0x58>)
 8001d3a:	781b      	ldrb	r3, [r3, #0]
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d42:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d46:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f000 f967 	bl	800201e <HAL_SYSTICK_Config>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d001      	beq.n	8001d5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	e00e      	b.n	8001d78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2b0f      	cmp	r3, #15
 8001d5e:	d80a      	bhi.n	8001d76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d60:	2200      	movs	r2, #0
 8001d62:	6879      	ldr	r1, [r7, #4]
 8001d64:	f04f 30ff 	mov.w	r0, #4294967295
 8001d68:	f000 f92f 	bl	8001fca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d6c:	4a06      	ldr	r2, [pc, #24]	@ (8001d88 <HAL_InitTick+0x5c>)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d72:	2300      	movs	r3, #0
 8001d74:	e000      	b.n	8001d78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d76:	2301      	movs	r3, #1
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	3708      	adds	r7, #8
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	20000004 	.word	0x20000004
 8001d84:	2000000c 	.word	0x2000000c
 8001d88:	20000008 	.word	0x20000008

08001d8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d90:	4b06      	ldr	r3, [pc, #24]	@ (8001dac <HAL_IncTick+0x20>)
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	461a      	mov	r2, r3
 8001d96:	4b06      	ldr	r3, [pc, #24]	@ (8001db0 <HAL_IncTick+0x24>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4413      	add	r3, r2
 8001d9c:	4a04      	ldr	r2, [pc, #16]	@ (8001db0 <HAL_IncTick+0x24>)
 8001d9e:	6013      	str	r3, [r2, #0]
}
 8001da0:	bf00      	nop
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	2000000c 	.word	0x2000000c
 8001db0:	200004b8 	.word	0x200004b8

08001db4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  return uwTick;
 8001db8:	4b03      	ldr	r3, [pc, #12]	@ (8001dc8 <HAL_GetTick+0x14>)
 8001dba:	681b      	ldr	r3, [r3, #0]
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	200004b8 	.word	0x200004b8

08001dcc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001dd4:	f7ff ffee 	bl	8001db4 <HAL_GetTick>
 8001dd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001de4:	d005      	beq.n	8001df2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001de6:	4b0a      	ldr	r3, [pc, #40]	@ (8001e10 <HAL_Delay+0x44>)
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	461a      	mov	r2, r3
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	4413      	add	r3, r2
 8001df0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001df2:	bf00      	nop
 8001df4:	f7ff ffde 	bl	8001db4 <HAL_GetTick>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	68bb      	ldr	r3, [r7, #8]
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	68fa      	ldr	r2, [r7, #12]
 8001e00:	429a      	cmp	r2, r3
 8001e02:	d8f7      	bhi.n	8001df4 <HAL_Delay+0x28>
  {
  }
}
 8001e04:	bf00      	nop
 8001e06:	bf00      	nop
 8001e08:	3710      	adds	r7, #16
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	2000000c 	.word	0x2000000c

08001e14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b085      	sub	sp, #20
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	f003 0307 	and.w	r3, r3, #7
 8001e22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e24:	4b0c      	ldr	r3, [pc, #48]	@ (8001e58 <__NVIC_SetPriorityGrouping+0x44>)
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e2a:	68ba      	ldr	r2, [r7, #8]
 8001e2c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e30:	4013      	ands	r3, r2
 8001e32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e3c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e46:	4a04      	ldr	r2, [pc, #16]	@ (8001e58 <__NVIC_SetPriorityGrouping+0x44>)
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	60d3      	str	r3, [r2, #12]
}
 8001e4c:	bf00      	nop
 8001e4e:	3714      	adds	r7, #20
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr
 8001e58:	e000ed00 	.word	0xe000ed00

08001e5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e60:	4b04      	ldr	r3, [pc, #16]	@ (8001e74 <__NVIC_GetPriorityGrouping+0x18>)
 8001e62:	68db      	ldr	r3, [r3, #12]
 8001e64:	0a1b      	lsrs	r3, r3, #8
 8001e66:	f003 0307 	and.w	r3, r3, #7
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr
 8001e74:	e000ed00 	.word	0xe000ed00

08001e78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	4603      	mov	r3, r0
 8001e80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	db0b      	blt.n	8001ea2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e8a:	79fb      	ldrb	r3, [r7, #7]
 8001e8c:	f003 021f 	and.w	r2, r3, #31
 8001e90:	4907      	ldr	r1, [pc, #28]	@ (8001eb0 <__NVIC_EnableIRQ+0x38>)
 8001e92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e96:	095b      	lsrs	r3, r3, #5
 8001e98:	2001      	movs	r0, #1
 8001e9a:	fa00 f202 	lsl.w	r2, r0, r2
 8001e9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001ea2:	bf00      	nop
 8001ea4:	370c      	adds	r7, #12
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
 8001eae:	bf00      	nop
 8001eb0:	e000e100 	.word	0xe000e100

08001eb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	4603      	mov	r3, r0
 8001ebc:	6039      	str	r1, [r7, #0]
 8001ebe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ec0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	db0a      	blt.n	8001ede <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	b2da      	uxtb	r2, r3
 8001ecc:	490c      	ldr	r1, [pc, #48]	@ (8001f00 <__NVIC_SetPriority+0x4c>)
 8001ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed2:	0112      	lsls	r2, r2, #4
 8001ed4:	b2d2      	uxtb	r2, r2
 8001ed6:	440b      	add	r3, r1
 8001ed8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001edc:	e00a      	b.n	8001ef4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	b2da      	uxtb	r2, r3
 8001ee2:	4908      	ldr	r1, [pc, #32]	@ (8001f04 <__NVIC_SetPriority+0x50>)
 8001ee4:	79fb      	ldrb	r3, [r7, #7]
 8001ee6:	f003 030f 	and.w	r3, r3, #15
 8001eea:	3b04      	subs	r3, #4
 8001eec:	0112      	lsls	r2, r2, #4
 8001eee:	b2d2      	uxtb	r2, r2
 8001ef0:	440b      	add	r3, r1
 8001ef2:	761a      	strb	r2, [r3, #24]
}
 8001ef4:	bf00      	nop
 8001ef6:	370c      	adds	r7, #12
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr
 8001f00:	e000e100 	.word	0xe000e100
 8001f04:	e000ed00 	.word	0xe000ed00

08001f08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b089      	sub	sp, #36	@ 0x24
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	60f8      	str	r0, [r7, #12]
 8001f10:	60b9      	str	r1, [r7, #8]
 8001f12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	f003 0307 	and.w	r3, r3, #7
 8001f1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f1c:	69fb      	ldr	r3, [r7, #28]
 8001f1e:	f1c3 0307 	rsb	r3, r3, #7
 8001f22:	2b04      	cmp	r3, #4
 8001f24:	bf28      	it	cs
 8001f26:	2304      	movcs	r3, #4
 8001f28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	3304      	adds	r3, #4
 8001f2e:	2b06      	cmp	r3, #6
 8001f30:	d902      	bls.n	8001f38 <NVIC_EncodePriority+0x30>
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	3b03      	subs	r3, #3
 8001f36:	e000      	b.n	8001f3a <NVIC_EncodePriority+0x32>
 8001f38:	2300      	movs	r3, #0
 8001f3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f3c:	f04f 32ff 	mov.w	r2, #4294967295
 8001f40:	69bb      	ldr	r3, [r7, #24]
 8001f42:	fa02 f303 	lsl.w	r3, r2, r3
 8001f46:	43da      	mvns	r2, r3
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	401a      	ands	r2, r3
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f50:	f04f 31ff 	mov.w	r1, #4294967295
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	fa01 f303 	lsl.w	r3, r1, r3
 8001f5a:	43d9      	mvns	r1, r3
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f60:	4313      	orrs	r3, r2
         );
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3724      	adds	r7, #36	@ 0x24
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
	...

08001f70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	3b01      	subs	r3, #1
 8001f7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f80:	d301      	bcc.n	8001f86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f82:	2301      	movs	r3, #1
 8001f84:	e00f      	b.n	8001fa6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f86:	4a0a      	ldr	r2, [pc, #40]	@ (8001fb0 <SysTick_Config+0x40>)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	3b01      	subs	r3, #1
 8001f8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f8e:	210f      	movs	r1, #15
 8001f90:	f04f 30ff 	mov.w	r0, #4294967295
 8001f94:	f7ff ff8e 	bl	8001eb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f98:	4b05      	ldr	r3, [pc, #20]	@ (8001fb0 <SysTick_Config+0x40>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f9e:	4b04      	ldr	r3, [pc, #16]	@ (8001fb0 <SysTick_Config+0x40>)
 8001fa0:	2207      	movs	r2, #7
 8001fa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fa4:	2300      	movs	r3, #0
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	3708      	adds	r7, #8
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	e000e010 	.word	0xe000e010

08001fb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fbc:	6878      	ldr	r0, [r7, #4]
 8001fbe:	f7ff ff29 	bl	8001e14 <__NVIC_SetPriorityGrouping>
}
 8001fc2:	bf00      	nop
 8001fc4:	3708      	adds	r7, #8
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}

08001fca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fca:	b580      	push	{r7, lr}
 8001fcc:	b086      	sub	sp, #24
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	60b9      	str	r1, [r7, #8]
 8001fd4:	607a      	str	r2, [r7, #4]
 8001fd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fdc:	f7ff ff3e 	bl	8001e5c <__NVIC_GetPriorityGrouping>
 8001fe0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fe2:	687a      	ldr	r2, [r7, #4]
 8001fe4:	68b9      	ldr	r1, [r7, #8]
 8001fe6:	6978      	ldr	r0, [r7, #20]
 8001fe8:	f7ff ff8e 	bl	8001f08 <NVIC_EncodePriority>
 8001fec:	4602      	mov	r2, r0
 8001fee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ff2:	4611      	mov	r1, r2
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f7ff ff5d 	bl	8001eb4 <__NVIC_SetPriority>
}
 8001ffa:	bf00      	nop
 8001ffc:	3718      	adds	r7, #24
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}

08002002 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002002:	b580      	push	{r7, lr}
 8002004:	b082      	sub	sp, #8
 8002006:	af00      	add	r7, sp, #0
 8002008:	4603      	mov	r3, r0
 800200a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800200c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002010:	4618      	mov	r0, r3
 8002012:	f7ff ff31 	bl	8001e78 <__NVIC_EnableIRQ>
}
 8002016:	bf00      	nop
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}

0800201e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800201e:	b580      	push	{r7, lr}
 8002020:	b082      	sub	sp, #8
 8002022:	af00      	add	r7, sp, #0
 8002024:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f7ff ffa2 	bl	8001f70 <SysTick_Config>
 800202c:	4603      	mov	r3, r0
}
 800202e:	4618      	mov	r0, r3
 8002030:	3708      	adds	r7, #8
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}

08002036 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002036:	b580      	push	{r7, lr}
 8002038:	b084      	sub	sp, #16
 800203a:	af00      	add	r7, sp, #0
 800203c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002042:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002044:	f7ff feb6 	bl	8001db4 <HAL_GetTick>
 8002048:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002050:	b2db      	uxtb	r3, r3
 8002052:	2b02      	cmp	r3, #2
 8002054:	d008      	beq.n	8002068 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2280      	movs	r2, #128	@ 0x80
 800205a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2200      	movs	r2, #0
 8002060:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002064:	2301      	movs	r3, #1
 8002066:	e052      	b.n	800210e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f022 0216 	bic.w	r2, r2, #22
 8002076:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	695a      	ldr	r2, [r3, #20]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002086:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800208c:	2b00      	cmp	r3, #0
 800208e:	d103      	bne.n	8002098 <HAL_DMA_Abort+0x62>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002094:	2b00      	cmp	r3, #0
 8002096:	d007      	beq.n	80020a8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f022 0208 	bic.w	r2, r2, #8
 80020a6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f022 0201 	bic.w	r2, r2, #1
 80020b6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020b8:	e013      	b.n	80020e2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80020ba:	f7ff fe7b 	bl	8001db4 <HAL_GetTick>
 80020be:	4602      	mov	r2, r0
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	1ad3      	subs	r3, r2, r3
 80020c4:	2b05      	cmp	r3, #5
 80020c6:	d90c      	bls.n	80020e2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2220      	movs	r2, #32
 80020cc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2203      	movs	r2, #3
 80020d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2200      	movs	r2, #0
 80020da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80020de:	2303      	movs	r3, #3
 80020e0:	e015      	b.n	800210e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f003 0301 	and.w	r3, r3, #1
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d1e4      	bne.n	80020ba <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020f4:	223f      	movs	r2, #63	@ 0x3f
 80020f6:	409a      	lsls	r2, r3
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2201      	movs	r2, #1
 8002100:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2200      	movs	r2, #0
 8002108:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800210c:	2300      	movs	r3, #0
}
 800210e:	4618      	mov	r0, r3
 8002110:	3710      	adds	r7, #16
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}

08002116 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002116:	b480      	push	{r7}
 8002118:	b083      	sub	sp, #12
 800211a:	af00      	add	r7, sp, #0
 800211c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002124:	b2db      	uxtb	r3, r3
 8002126:	2b02      	cmp	r3, #2
 8002128:	d004      	beq.n	8002134 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2280      	movs	r2, #128	@ 0x80
 800212e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	e00c      	b.n	800214e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2205      	movs	r2, #5
 8002138:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f022 0201 	bic.w	r2, r2, #1
 800214a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800214c:	2300      	movs	r3, #0
}
 800214e:	4618      	mov	r0, r3
 8002150:	370c      	adds	r7, #12
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr
	...

0800215c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800215c:	b480      	push	{r7}
 800215e:	b089      	sub	sp, #36	@ 0x24
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
 8002164:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002166:	2300      	movs	r3, #0
 8002168:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800216a:	2300      	movs	r3, #0
 800216c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800216e:	2300      	movs	r3, #0
 8002170:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002172:	2300      	movs	r3, #0
 8002174:	61fb      	str	r3, [r7, #28]
 8002176:	e165      	b.n	8002444 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002178:	2201      	movs	r2, #1
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	fa02 f303 	lsl.w	r3, r2, r3
 8002180:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	697a      	ldr	r2, [r7, #20]
 8002188:	4013      	ands	r3, r2
 800218a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800218c:	693a      	ldr	r2, [r7, #16]
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	429a      	cmp	r2, r3
 8002192:	f040 8154 	bne.w	800243e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	f003 0303 	and.w	r3, r3, #3
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d005      	beq.n	80021ae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021aa:	2b02      	cmp	r3, #2
 80021ac:	d130      	bne.n	8002210 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	005b      	lsls	r3, r3, #1
 80021b8:	2203      	movs	r2, #3
 80021ba:	fa02 f303 	lsl.w	r3, r2, r3
 80021be:	43db      	mvns	r3, r3
 80021c0:	69ba      	ldr	r2, [r7, #24]
 80021c2:	4013      	ands	r3, r2
 80021c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	68da      	ldr	r2, [r3, #12]
 80021ca:	69fb      	ldr	r3, [r7, #28]
 80021cc:	005b      	lsls	r3, r3, #1
 80021ce:	fa02 f303 	lsl.w	r3, r2, r3
 80021d2:	69ba      	ldr	r2, [r7, #24]
 80021d4:	4313      	orrs	r3, r2
 80021d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	69ba      	ldr	r2, [r7, #24]
 80021dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021e4:	2201      	movs	r2, #1
 80021e6:	69fb      	ldr	r3, [r7, #28]
 80021e8:	fa02 f303 	lsl.w	r3, r2, r3
 80021ec:	43db      	mvns	r3, r3
 80021ee:	69ba      	ldr	r2, [r7, #24]
 80021f0:	4013      	ands	r3, r2
 80021f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	091b      	lsrs	r3, r3, #4
 80021fa:	f003 0201 	and.w	r2, r3, #1
 80021fe:	69fb      	ldr	r3, [r7, #28]
 8002200:	fa02 f303 	lsl.w	r3, r2, r3
 8002204:	69ba      	ldr	r2, [r7, #24]
 8002206:	4313      	orrs	r3, r2
 8002208:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	69ba      	ldr	r2, [r7, #24]
 800220e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f003 0303 	and.w	r3, r3, #3
 8002218:	2b03      	cmp	r3, #3
 800221a:	d017      	beq.n	800224c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002222:	69fb      	ldr	r3, [r7, #28]
 8002224:	005b      	lsls	r3, r3, #1
 8002226:	2203      	movs	r2, #3
 8002228:	fa02 f303 	lsl.w	r3, r2, r3
 800222c:	43db      	mvns	r3, r3
 800222e:	69ba      	ldr	r2, [r7, #24]
 8002230:	4013      	ands	r3, r2
 8002232:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	689a      	ldr	r2, [r3, #8]
 8002238:	69fb      	ldr	r3, [r7, #28]
 800223a:	005b      	lsls	r3, r3, #1
 800223c:	fa02 f303 	lsl.w	r3, r2, r3
 8002240:	69ba      	ldr	r2, [r7, #24]
 8002242:	4313      	orrs	r3, r2
 8002244:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	69ba      	ldr	r2, [r7, #24]
 800224a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f003 0303 	and.w	r3, r3, #3
 8002254:	2b02      	cmp	r3, #2
 8002256:	d123      	bne.n	80022a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002258:	69fb      	ldr	r3, [r7, #28]
 800225a:	08da      	lsrs	r2, r3, #3
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	3208      	adds	r2, #8
 8002260:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002264:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002266:	69fb      	ldr	r3, [r7, #28]
 8002268:	f003 0307 	and.w	r3, r3, #7
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	220f      	movs	r2, #15
 8002270:	fa02 f303 	lsl.w	r3, r2, r3
 8002274:	43db      	mvns	r3, r3
 8002276:	69ba      	ldr	r2, [r7, #24]
 8002278:	4013      	ands	r3, r2
 800227a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	691a      	ldr	r2, [r3, #16]
 8002280:	69fb      	ldr	r3, [r7, #28]
 8002282:	f003 0307 	and.w	r3, r3, #7
 8002286:	009b      	lsls	r3, r3, #2
 8002288:	fa02 f303 	lsl.w	r3, r2, r3
 800228c:	69ba      	ldr	r2, [r7, #24]
 800228e:	4313      	orrs	r3, r2
 8002290:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002292:	69fb      	ldr	r3, [r7, #28]
 8002294:	08da      	lsrs	r2, r3, #3
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	3208      	adds	r2, #8
 800229a:	69b9      	ldr	r1, [r7, #24]
 800229c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	005b      	lsls	r3, r3, #1
 80022aa:	2203      	movs	r2, #3
 80022ac:	fa02 f303 	lsl.w	r3, r2, r3
 80022b0:	43db      	mvns	r3, r3
 80022b2:	69ba      	ldr	r2, [r7, #24]
 80022b4:	4013      	ands	r3, r2
 80022b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f003 0203 	and.w	r2, r3, #3
 80022c0:	69fb      	ldr	r3, [r7, #28]
 80022c2:	005b      	lsls	r3, r3, #1
 80022c4:	fa02 f303 	lsl.w	r3, r2, r3
 80022c8:	69ba      	ldr	r2, [r7, #24]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80022dc:	2b00      	cmp	r3, #0
 80022de:	f000 80ae 	beq.w	800243e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022e2:	2300      	movs	r3, #0
 80022e4:	60fb      	str	r3, [r7, #12]
 80022e6:	4b5d      	ldr	r3, [pc, #372]	@ (800245c <HAL_GPIO_Init+0x300>)
 80022e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ea:	4a5c      	ldr	r2, [pc, #368]	@ (800245c <HAL_GPIO_Init+0x300>)
 80022ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80022f2:	4b5a      	ldr	r3, [pc, #360]	@ (800245c <HAL_GPIO_Init+0x300>)
 80022f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022fa:	60fb      	str	r3, [r7, #12]
 80022fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022fe:	4a58      	ldr	r2, [pc, #352]	@ (8002460 <HAL_GPIO_Init+0x304>)
 8002300:	69fb      	ldr	r3, [r7, #28]
 8002302:	089b      	lsrs	r3, r3, #2
 8002304:	3302      	adds	r3, #2
 8002306:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800230a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800230c:	69fb      	ldr	r3, [r7, #28]
 800230e:	f003 0303 	and.w	r3, r3, #3
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	220f      	movs	r2, #15
 8002316:	fa02 f303 	lsl.w	r3, r2, r3
 800231a:	43db      	mvns	r3, r3
 800231c:	69ba      	ldr	r2, [r7, #24]
 800231e:	4013      	ands	r3, r2
 8002320:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4a4f      	ldr	r2, [pc, #316]	@ (8002464 <HAL_GPIO_Init+0x308>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d025      	beq.n	8002376 <HAL_GPIO_Init+0x21a>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4a4e      	ldr	r2, [pc, #312]	@ (8002468 <HAL_GPIO_Init+0x30c>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d01f      	beq.n	8002372 <HAL_GPIO_Init+0x216>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4a4d      	ldr	r2, [pc, #308]	@ (800246c <HAL_GPIO_Init+0x310>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d019      	beq.n	800236e <HAL_GPIO_Init+0x212>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4a4c      	ldr	r2, [pc, #304]	@ (8002470 <HAL_GPIO_Init+0x314>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d013      	beq.n	800236a <HAL_GPIO_Init+0x20e>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4a4b      	ldr	r2, [pc, #300]	@ (8002474 <HAL_GPIO_Init+0x318>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d00d      	beq.n	8002366 <HAL_GPIO_Init+0x20a>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4a4a      	ldr	r2, [pc, #296]	@ (8002478 <HAL_GPIO_Init+0x31c>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d007      	beq.n	8002362 <HAL_GPIO_Init+0x206>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	4a49      	ldr	r2, [pc, #292]	@ (800247c <HAL_GPIO_Init+0x320>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d101      	bne.n	800235e <HAL_GPIO_Init+0x202>
 800235a:	2306      	movs	r3, #6
 800235c:	e00c      	b.n	8002378 <HAL_GPIO_Init+0x21c>
 800235e:	2307      	movs	r3, #7
 8002360:	e00a      	b.n	8002378 <HAL_GPIO_Init+0x21c>
 8002362:	2305      	movs	r3, #5
 8002364:	e008      	b.n	8002378 <HAL_GPIO_Init+0x21c>
 8002366:	2304      	movs	r3, #4
 8002368:	e006      	b.n	8002378 <HAL_GPIO_Init+0x21c>
 800236a:	2303      	movs	r3, #3
 800236c:	e004      	b.n	8002378 <HAL_GPIO_Init+0x21c>
 800236e:	2302      	movs	r3, #2
 8002370:	e002      	b.n	8002378 <HAL_GPIO_Init+0x21c>
 8002372:	2301      	movs	r3, #1
 8002374:	e000      	b.n	8002378 <HAL_GPIO_Init+0x21c>
 8002376:	2300      	movs	r3, #0
 8002378:	69fa      	ldr	r2, [r7, #28]
 800237a:	f002 0203 	and.w	r2, r2, #3
 800237e:	0092      	lsls	r2, r2, #2
 8002380:	4093      	lsls	r3, r2
 8002382:	69ba      	ldr	r2, [r7, #24]
 8002384:	4313      	orrs	r3, r2
 8002386:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002388:	4935      	ldr	r1, [pc, #212]	@ (8002460 <HAL_GPIO_Init+0x304>)
 800238a:	69fb      	ldr	r3, [r7, #28]
 800238c:	089b      	lsrs	r3, r3, #2
 800238e:	3302      	adds	r3, #2
 8002390:	69ba      	ldr	r2, [r7, #24]
 8002392:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002396:	4b3a      	ldr	r3, [pc, #232]	@ (8002480 <HAL_GPIO_Init+0x324>)
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	43db      	mvns	r3, r3
 80023a0:	69ba      	ldr	r2, [r7, #24]
 80023a2:	4013      	ands	r3, r2
 80023a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d003      	beq.n	80023ba <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80023b2:	69ba      	ldr	r2, [r7, #24]
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	4313      	orrs	r3, r2
 80023b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80023ba:	4a31      	ldr	r2, [pc, #196]	@ (8002480 <HAL_GPIO_Init+0x324>)
 80023bc:	69bb      	ldr	r3, [r7, #24]
 80023be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023c0:	4b2f      	ldr	r3, [pc, #188]	@ (8002480 <HAL_GPIO_Init+0x324>)
 80023c2:	68db      	ldr	r3, [r3, #12]
 80023c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	43db      	mvns	r3, r3
 80023ca:	69ba      	ldr	r2, [r7, #24]
 80023cc:	4013      	ands	r3, r2
 80023ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d003      	beq.n	80023e4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80023dc:	69ba      	ldr	r2, [r7, #24]
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	4313      	orrs	r3, r2
 80023e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80023e4:	4a26      	ldr	r2, [pc, #152]	@ (8002480 <HAL_GPIO_Init+0x324>)
 80023e6:	69bb      	ldr	r3, [r7, #24]
 80023e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80023ea:	4b25      	ldr	r3, [pc, #148]	@ (8002480 <HAL_GPIO_Init+0x324>)
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	43db      	mvns	r3, r3
 80023f4:	69ba      	ldr	r2, [r7, #24]
 80023f6:	4013      	ands	r3, r2
 80023f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002402:	2b00      	cmp	r3, #0
 8002404:	d003      	beq.n	800240e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002406:	69ba      	ldr	r2, [r7, #24]
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	4313      	orrs	r3, r2
 800240c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800240e:	4a1c      	ldr	r2, [pc, #112]	@ (8002480 <HAL_GPIO_Init+0x324>)
 8002410:	69bb      	ldr	r3, [r7, #24]
 8002412:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002414:	4b1a      	ldr	r3, [pc, #104]	@ (8002480 <HAL_GPIO_Init+0x324>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800241a:	693b      	ldr	r3, [r7, #16]
 800241c:	43db      	mvns	r3, r3
 800241e:	69ba      	ldr	r2, [r7, #24]
 8002420:	4013      	ands	r3, r2
 8002422:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800242c:	2b00      	cmp	r3, #0
 800242e:	d003      	beq.n	8002438 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002430:	69ba      	ldr	r2, [r7, #24]
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	4313      	orrs	r3, r2
 8002436:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002438:	4a11      	ldr	r2, [pc, #68]	@ (8002480 <HAL_GPIO_Init+0x324>)
 800243a:	69bb      	ldr	r3, [r7, #24]
 800243c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800243e:	69fb      	ldr	r3, [r7, #28]
 8002440:	3301      	adds	r3, #1
 8002442:	61fb      	str	r3, [r7, #28]
 8002444:	69fb      	ldr	r3, [r7, #28]
 8002446:	2b0f      	cmp	r3, #15
 8002448:	f67f ae96 	bls.w	8002178 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800244c:	bf00      	nop
 800244e:	bf00      	nop
 8002450:	3724      	adds	r7, #36	@ 0x24
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	40023800 	.word	0x40023800
 8002460:	40013800 	.word	0x40013800
 8002464:	40020000 	.word	0x40020000
 8002468:	40020400 	.word	0x40020400
 800246c:	40020800 	.word	0x40020800
 8002470:	40020c00 	.word	0x40020c00
 8002474:	40021000 	.word	0x40021000
 8002478:	40021400 	.word	0x40021400
 800247c:	40021800 	.word	0x40021800
 8002480:	40013c00 	.word	0x40013c00

08002484 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	460b      	mov	r3, r1
 800248e:	807b      	strh	r3, [r7, #2]
 8002490:	4613      	mov	r3, r2
 8002492:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002494:	787b      	ldrb	r3, [r7, #1]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d003      	beq.n	80024a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800249a:	887a      	ldrh	r2, [r7, #2]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80024a0:	e003      	b.n	80024aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80024a2:	887b      	ldrh	r3, [r7, #2]
 80024a4:	041a      	lsls	r2, r3, #16
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	619a      	str	r2, [r3, #24]
}
 80024aa:	bf00      	nop
 80024ac:	370c      	adds	r7, #12
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr

080024b6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80024b6:	b480      	push	{r7}
 80024b8:	b085      	sub	sp, #20
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	6078      	str	r0, [r7, #4]
 80024be:	460b      	mov	r3, r1
 80024c0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	695b      	ldr	r3, [r3, #20]
 80024c6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80024c8:	887a      	ldrh	r2, [r7, #2]
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	4013      	ands	r3, r2
 80024ce:	041a      	lsls	r2, r3, #16
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	43d9      	mvns	r1, r3
 80024d4:	887b      	ldrh	r3, [r7, #2]
 80024d6:	400b      	ands	r3, r1
 80024d8:	431a      	orrs	r2, r3
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	619a      	str	r2, [r3, #24]
}
 80024de:	bf00      	nop
 80024e0:	3714      	adds	r7, #20
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
	...

080024ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	4603      	mov	r3, r0
 80024f4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80024f6:	4b08      	ldr	r3, [pc, #32]	@ (8002518 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80024f8:	695a      	ldr	r2, [r3, #20]
 80024fa:	88fb      	ldrh	r3, [r7, #6]
 80024fc:	4013      	ands	r3, r2
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d006      	beq.n	8002510 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002502:	4a05      	ldr	r2, [pc, #20]	@ (8002518 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002504:	88fb      	ldrh	r3, [r7, #6]
 8002506:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002508:	88fb      	ldrh	r3, [r7, #6]
 800250a:	4618      	mov	r0, r3
 800250c:	f7ff f90a 	bl	8001724 <HAL_GPIO_EXTI_Callback>
  }
}
 8002510:	bf00      	nop
 8002512:	3708      	adds	r7, #8
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}
 8002518:	40013c00 	.word	0x40013c00

0800251c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b084      	sub	sp, #16
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d101      	bne.n	800252e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	e12b      	b.n	8002786 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002534:	b2db      	uxtb	r3, r3
 8002536:	2b00      	cmp	r3, #0
 8002538:	d106      	bne.n	8002548 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2200      	movs	r2, #0
 800253e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f7ff f9b0 	bl	80018a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2224      	movs	r2, #36	@ 0x24
 800254c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f022 0201 	bic.w	r2, r2, #1
 800255e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800256e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800257e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002580:	f001 f9e6 	bl	8003950 <HAL_RCC_GetPCLK1Freq>
 8002584:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	4a81      	ldr	r2, [pc, #516]	@ (8002790 <HAL_I2C_Init+0x274>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d807      	bhi.n	80025a0 <HAL_I2C_Init+0x84>
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	4a80      	ldr	r2, [pc, #512]	@ (8002794 <HAL_I2C_Init+0x278>)
 8002594:	4293      	cmp	r3, r2
 8002596:	bf94      	ite	ls
 8002598:	2301      	movls	r3, #1
 800259a:	2300      	movhi	r3, #0
 800259c:	b2db      	uxtb	r3, r3
 800259e:	e006      	b.n	80025ae <HAL_I2C_Init+0x92>
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	4a7d      	ldr	r2, [pc, #500]	@ (8002798 <HAL_I2C_Init+0x27c>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	bf94      	ite	ls
 80025a8:	2301      	movls	r3, #1
 80025aa:	2300      	movhi	r3, #0
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e0e7      	b.n	8002786 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	4a78      	ldr	r2, [pc, #480]	@ (800279c <HAL_I2C_Init+0x280>)
 80025ba:	fba2 2303 	umull	r2, r3, r2, r3
 80025be:	0c9b      	lsrs	r3, r3, #18
 80025c0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	68ba      	ldr	r2, [r7, #8]
 80025d2:	430a      	orrs	r2, r1
 80025d4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	6a1b      	ldr	r3, [r3, #32]
 80025dc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	4a6a      	ldr	r2, [pc, #424]	@ (8002790 <HAL_I2C_Init+0x274>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d802      	bhi.n	80025f0 <HAL_I2C_Init+0xd4>
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	3301      	adds	r3, #1
 80025ee:	e009      	b.n	8002604 <HAL_I2C_Init+0xe8>
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80025f6:	fb02 f303 	mul.w	r3, r2, r3
 80025fa:	4a69      	ldr	r2, [pc, #420]	@ (80027a0 <HAL_I2C_Init+0x284>)
 80025fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002600:	099b      	lsrs	r3, r3, #6
 8002602:	3301      	adds	r3, #1
 8002604:	687a      	ldr	r2, [r7, #4]
 8002606:	6812      	ldr	r2, [r2, #0]
 8002608:	430b      	orrs	r3, r1
 800260a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	69db      	ldr	r3, [r3, #28]
 8002612:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002616:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	495c      	ldr	r1, [pc, #368]	@ (8002790 <HAL_I2C_Init+0x274>)
 8002620:	428b      	cmp	r3, r1
 8002622:	d819      	bhi.n	8002658 <HAL_I2C_Init+0x13c>
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	1e59      	subs	r1, r3, #1
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	005b      	lsls	r3, r3, #1
 800262e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002632:	1c59      	adds	r1, r3, #1
 8002634:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002638:	400b      	ands	r3, r1
 800263a:	2b00      	cmp	r3, #0
 800263c:	d00a      	beq.n	8002654 <HAL_I2C_Init+0x138>
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	1e59      	subs	r1, r3, #1
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	005b      	lsls	r3, r3, #1
 8002648:	fbb1 f3f3 	udiv	r3, r1, r3
 800264c:	3301      	adds	r3, #1
 800264e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002652:	e051      	b.n	80026f8 <HAL_I2C_Init+0x1dc>
 8002654:	2304      	movs	r3, #4
 8002656:	e04f      	b.n	80026f8 <HAL_I2C_Init+0x1dc>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d111      	bne.n	8002684 <HAL_I2C_Init+0x168>
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	1e58      	subs	r0, r3, #1
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6859      	ldr	r1, [r3, #4]
 8002668:	460b      	mov	r3, r1
 800266a:	005b      	lsls	r3, r3, #1
 800266c:	440b      	add	r3, r1
 800266e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002672:	3301      	adds	r3, #1
 8002674:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002678:	2b00      	cmp	r3, #0
 800267a:	bf0c      	ite	eq
 800267c:	2301      	moveq	r3, #1
 800267e:	2300      	movne	r3, #0
 8002680:	b2db      	uxtb	r3, r3
 8002682:	e012      	b.n	80026aa <HAL_I2C_Init+0x18e>
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	1e58      	subs	r0, r3, #1
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6859      	ldr	r1, [r3, #4]
 800268c:	460b      	mov	r3, r1
 800268e:	009b      	lsls	r3, r3, #2
 8002690:	440b      	add	r3, r1
 8002692:	0099      	lsls	r1, r3, #2
 8002694:	440b      	add	r3, r1
 8002696:	fbb0 f3f3 	udiv	r3, r0, r3
 800269a:	3301      	adds	r3, #1
 800269c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	bf0c      	ite	eq
 80026a4:	2301      	moveq	r3, #1
 80026a6:	2300      	movne	r3, #0
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <HAL_I2C_Init+0x196>
 80026ae:	2301      	movs	r3, #1
 80026b0:	e022      	b.n	80026f8 <HAL_I2C_Init+0x1dc>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d10e      	bne.n	80026d8 <HAL_I2C_Init+0x1bc>
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	1e58      	subs	r0, r3, #1
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6859      	ldr	r1, [r3, #4]
 80026c2:	460b      	mov	r3, r1
 80026c4:	005b      	lsls	r3, r3, #1
 80026c6:	440b      	add	r3, r1
 80026c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80026cc:	3301      	adds	r3, #1
 80026ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80026d6:	e00f      	b.n	80026f8 <HAL_I2C_Init+0x1dc>
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	1e58      	subs	r0, r3, #1
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6859      	ldr	r1, [r3, #4]
 80026e0:	460b      	mov	r3, r1
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	440b      	add	r3, r1
 80026e6:	0099      	lsls	r1, r3, #2
 80026e8:	440b      	add	r3, r1
 80026ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80026ee:	3301      	adds	r3, #1
 80026f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026f4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80026f8:	6879      	ldr	r1, [r7, #4]
 80026fa:	6809      	ldr	r1, [r1, #0]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	69da      	ldr	r2, [r3, #28]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6a1b      	ldr	r3, [r3, #32]
 8002712:	431a      	orrs	r2, r3
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	430a      	orrs	r2, r1
 800271a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002726:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800272a:	687a      	ldr	r2, [r7, #4]
 800272c:	6911      	ldr	r1, [r2, #16]
 800272e:	687a      	ldr	r2, [r7, #4]
 8002730:	68d2      	ldr	r2, [r2, #12]
 8002732:	4311      	orrs	r1, r2
 8002734:	687a      	ldr	r2, [r7, #4]
 8002736:	6812      	ldr	r2, [r2, #0]
 8002738:	430b      	orrs	r3, r1
 800273a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	68db      	ldr	r3, [r3, #12]
 8002742:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	695a      	ldr	r2, [r3, #20]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	699b      	ldr	r3, [r3, #24]
 800274e:	431a      	orrs	r2, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	430a      	orrs	r2, r1
 8002756:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f042 0201 	orr.w	r2, r2, #1
 8002766:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2200      	movs	r2, #0
 800276c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2220      	movs	r2, #32
 8002772:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2200      	movs	r2, #0
 800277a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2200      	movs	r2, #0
 8002780:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002784:	2300      	movs	r3, #0
}
 8002786:	4618      	mov	r0, r3
 8002788:	3710      	adds	r7, #16
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	000186a0 	.word	0x000186a0
 8002794:	001e847f 	.word	0x001e847f
 8002798:	003d08ff 	.word	0x003d08ff
 800279c:	431bde83 	.word	0x431bde83
 80027a0:	10624dd3 	.word	0x10624dd3

080027a4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b088      	sub	sp, #32
 80027a8:	af02      	add	r7, sp, #8
 80027aa:	60f8      	str	r0, [r7, #12]
 80027ac:	607a      	str	r2, [r7, #4]
 80027ae:	461a      	mov	r2, r3
 80027b0:	460b      	mov	r3, r1
 80027b2:	817b      	strh	r3, [r7, #10]
 80027b4:	4613      	mov	r3, r2
 80027b6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80027b8:	f7ff fafc 	bl	8001db4 <HAL_GetTick>
 80027bc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	2b20      	cmp	r3, #32
 80027c8:	f040 80e0 	bne.w	800298c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	9300      	str	r3, [sp, #0]
 80027d0:	2319      	movs	r3, #25
 80027d2:	2201      	movs	r2, #1
 80027d4:	4970      	ldr	r1, [pc, #448]	@ (8002998 <HAL_I2C_Master_Transmit+0x1f4>)
 80027d6:	68f8      	ldr	r0, [r7, #12]
 80027d8:	f000 fd92 	bl	8003300 <I2C_WaitOnFlagUntilTimeout>
 80027dc:	4603      	mov	r3, r0
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d001      	beq.n	80027e6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80027e2:	2302      	movs	r3, #2
 80027e4:	e0d3      	b.n	800298e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d101      	bne.n	80027f4 <HAL_I2C_Master_Transmit+0x50>
 80027f0:	2302      	movs	r3, #2
 80027f2:	e0cc      	b.n	800298e <HAL_I2C_Master_Transmit+0x1ea>
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	2201      	movs	r2, #1
 80027f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 0301 	and.w	r3, r3, #1
 8002806:	2b01      	cmp	r3, #1
 8002808:	d007      	beq.n	800281a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f042 0201 	orr.w	r2, r2, #1
 8002818:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002828:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	2221      	movs	r2, #33	@ 0x21
 800282e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	2210      	movs	r2, #16
 8002836:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	2200      	movs	r2, #0
 800283e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	687a      	ldr	r2, [r7, #4]
 8002844:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	893a      	ldrh	r2, [r7, #8]
 800284a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002850:	b29a      	uxth	r2, r3
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	4a50      	ldr	r2, [pc, #320]	@ (800299c <HAL_I2C_Master_Transmit+0x1f8>)
 800285a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800285c:	8979      	ldrh	r1, [r7, #10]
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	6a3a      	ldr	r2, [r7, #32]
 8002862:	68f8      	ldr	r0, [r7, #12]
 8002864:	f000 fbfc 	bl	8003060 <I2C_MasterRequestWrite>
 8002868:	4603      	mov	r3, r0
 800286a:	2b00      	cmp	r3, #0
 800286c:	d001      	beq.n	8002872 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800286e:	2301      	movs	r3, #1
 8002870:	e08d      	b.n	800298e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002872:	2300      	movs	r3, #0
 8002874:	613b      	str	r3, [r7, #16]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	695b      	ldr	r3, [r3, #20]
 800287c:	613b      	str	r3, [r7, #16]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	699b      	ldr	r3, [r3, #24]
 8002884:	613b      	str	r3, [r7, #16]
 8002886:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002888:	e066      	b.n	8002958 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800288a:	697a      	ldr	r2, [r7, #20]
 800288c:	6a39      	ldr	r1, [r7, #32]
 800288e:	68f8      	ldr	r0, [r7, #12]
 8002890:	f000 fe50 	bl	8003534 <I2C_WaitOnTXEFlagUntilTimeout>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d00d      	beq.n	80028b6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800289e:	2b04      	cmp	r3, #4
 80028a0:	d107      	bne.n	80028b2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028b0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e06b      	b.n	800298e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ba:	781a      	ldrb	r2, [r3, #0]
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028c6:	1c5a      	adds	r2, r3, #1
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028d0:	b29b      	uxth	r3, r3
 80028d2:	3b01      	subs	r3, #1
 80028d4:	b29a      	uxth	r2, r3
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028de:	3b01      	subs	r3, #1
 80028e0:	b29a      	uxth	r2, r3
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	695b      	ldr	r3, [r3, #20]
 80028ec:	f003 0304 	and.w	r3, r3, #4
 80028f0:	2b04      	cmp	r3, #4
 80028f2:	d11b      	bne.n	800292c <HAL_I2C_Master_Transmit+0x188>
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d017      	beq.n	800292c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002900:	781a      	ldrb	r2, [r3, #0]
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800290c:	1c5a      	adds	r2, r3, #1
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002916:	b29b      	uxth	r3, r3
 8002918:	3b01      	subs	r3, #1
 800291a:	b29a      	uxth	r2, r3
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002924:	3b01      	subs	r3, #1
 8002926:	b29a      	uxth	r2, r3
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800292c:	697a      	ldr	r2, [r7, #20]
 800292e:	6a39      	ldr	r1, [r7, #32]
 8002930:	68f8      	ldr	r0, [r7, #12]
 8002932:	f000 fe47 	bl	80035c4 <I2C_WaitOnBTFFlagUntilTimeout>
 8002936:	4603      	mov	r3, r0
 8002938:	2b00      	cmp	r3, #0
 800293a:	d00d      	beq.n	8002958 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002940:	2b04      	cmp	r3, #4
 8002942:	d107      	bne.n	8002954 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002952:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	e01a      	b.n	800298e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800295c:	2b00      	cmp	r3, #0
 800295e:	d194      	bne.n	800288a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800296e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2220      	movs	r2, #32
 8002974:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	2200      	movs	r2, #0
 800297c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2200      	movs	r2, #0
 8002984:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002988:	2300      	movs	r3, #0
 800298a:	e000      	b.n	800298e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800298c:	2302      	movs	r3, #2
  }
}
 800298e:	4618      	mov	r0, r3
 8002990:	3718      	adds	r7, #24
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	00100002 	.word	0x00100002
 800299c:	ffff0000 	.word	0xffff0000

080029a0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b08c      	sub	sp, #48	@ 0x30
 80029a4:	af02      	add	r7, sp, #8
 80029a6:	60f8      	str	r0, [r7, #12]
 80029a8:	607a      	str	r2, [r7, #4]
 80029aa:	461a      	mov	r2, r3
 80029ac:	460b      	mov	r3, r1
 80029ae:	817b      	strh	r3, [r7, #10]
 80029b0:	4613      	mov	r3, r2
 80029b2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80029b4:	f7ff f9fe 	bl	8001db4 <HAL_GetTick>
 80029b8:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	2b20      	cmp	r3, #32
 80029c4:	f040 8217 	bne.w	8002df6 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80029c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ca:	9300      	str	r3, [sp, #0]
 80029cc:	2319      	movs	r3, #25
 80029ce:	2201      	movs	r2, #1
 80029d0:	497c      	ldr	r1, [pc, #496]	@ (8002bc4 <HAL_I2C_Master_Receive+0x224>)
 80029d2:	68f8      	ldr	r0, [r7, #12]
 80029d4:	f000 fc94 	bl	8003300 <I2C_WaitOnFlagUntilTimeout>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d001      	beq.n	80029e2 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80029de:	2302      	movs	r3, #2
 80029e0:	e20a      	b.n	8002df8 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	d101      	bne.n	80029f0 <HAL_I2C_Master_Receive+0x50>
 80029ec:	2302      	movs	r3, #2
 80029ee:	e203      	b.n	8002df8 <HAL_I2C_Master_Receive+0x458>
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	2201      	movs	r2, #1
 80029f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 0301 	and.w	r3, r3, #1
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d007      	beq.n	8002a16 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f042 0201 	orr.w	r2, r2, #1
 8002a14:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a24:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2222      	movs	r2, #34	@ 0x22
 8002a2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	2210      	movs	r2, #16
 8002a32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	893a      	ldrh	r2, [r7, #8]
 8002a46:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a4c:	b29a      	uxth	r2, r3
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	4a5c      	ldr	r2, [pc, #368]	@ (8002bc8 <HAL_I2C_Master_Receive+0x228>)
 8002a56:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002a58:	8979      	ldrh	r1, [r7, #10]
 8002a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a5e:	68f8      	ldr	r0, [r7, #12]
 8002a60:	f000 fb80 	bl	8003164 <I2C_MasterRequestRead>
 8002a64:	4603      	mov	r3, r0
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d001      	beq.n	8002a6e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e1c4      	b.n	8002df8 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d113      	bne.n	8002a9e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a76:	2300      	movs	r3, #0
 8002a78:	623b      	str	r3, [r7, #32]
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	695b      	ldr	r3, [r3, #20]
 8002a80:	623b      	str	r3, [r7, #32]
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	699b      	ldr	r3, [r3, #24]
 8002a88:	623b      	str	r3, [r7, #32]
 8002a8a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a9a:	601a      	str	r2, [r3, #0]
 8002a9c:	e198      	b.n	8002dd0 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d11b      	bne.n	8002ade <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ab4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	61fb      	str	r3, [r7, #28]
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	695b      	ldr	r3, [r3, #20]
 8002ac0:	61fb      	str	r3, [r7, #28]
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	699b      	ldr	r3, [r3, #24]
 8002ac8:	61fb      	str	r3, [r7, #28]
 8002aca:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ada:	601a      	str	r2, [r3, #0]
 8002adc:	e178      	b.n	8002dd0 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ae2:	2b02      	cmp	r3, #2
 8002ae4:	d11b      	bne.n	8002b1e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002af4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b04:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b06:	2300      	movs	r3, #0
 8002b08:	61bb      	str	r3, [r7, #24]
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	695b      	ldr	r3, [r3, #20]
 8002b10:	61bb      	str	r3, [r7, #24]
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	699b      	ldr	r3, [r3, #24]
 8002b18:	61bb      	str	r3, [r7, #24]
 8002b1a:	69bb      	ldr	r3, [r7, #24]
 8002b1c:	e158      	b.n	8002dd0 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002b2c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b2e:	2300      	movs	r3, #0
 8002b30:	617b      	str	r3, [r7, #20]
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	695b      	ldr	r3, [r3, #20]
 8002b38:	617b      	str	r3, [r7, #20]
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	699b      	ldr	r3, [r3, #24]
 8002b40:	617b      	str	r3, [r7, #20]
 8002b42:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002b44:	e144      	b.n	8002dd0 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b4a:	2b03      	cmp	r3, #3
 8002b4c:	f200 80f1 	bhi.w	8002d32 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d123      	bne.n	8002ba0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b5a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002b5c:	68f8      	ldr	r0, [r7, #12]
 8002b5e:	f000 fd79 	bl	8003654 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d001      	beq.n	8002b6c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e145      	b.n	8002df8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	691a      	ldr	r2, [r3, #16]
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b76:	b2d2      	uxtb	r2, r2
 8002b78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b7e:	1c5a      	adds	r2, r3, #1
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b88:	3b01      	subs	r3, #1
 8002b8a:	b29a      	uxth	r2, r3
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b94:	b29b      	uxth	r3, r3
 8002b96:	3b01      	subs	r3, #1
 8002b98:	b29a      	uxth	r2, r3
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002b9e:	e117      	b.n	8002dd0 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ba4:	2b02      	cmp	r3, #2
 8002ba6:	d14e      	bne.n	8002c46 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002baa:	9300      	str	r3, [sp, #0]
 8002bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bae:	2200      	movs	r2, #0
 8002bb0:	4906      	ldr	r1, [pc, #24]	@ (8002bcc <HAL_I2C_Master_Receive+0x22c>)
 8002bb2:	68f8      	ldr	r0, [r7, #12]
 8002bb4:	f000 fba4 	bl	8003300 <I2C_WaitOnFlagUntilTimeout>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d008      	beq.n	8002bd0 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e11a      	b.n	8002df8 <HAL_I2C_Master_Receive+0x458>
 8002bc2:	bf00      	nop
 8002bc4:	00100002 	.word	0x00100002
 8002bc8:	ffff0000 	.word	0xffff0000
 8002bcc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002bde:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	691a      	ldr	r2, [r3, #16]
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bea:	b2d2      	uxtb	r2, r2
 8002bec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bf2:	1c5a      	adds	r2, r3, #1
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bfc:	3b01      	subs	r3, #1
 8002bfe:	b29a      	uxth	r2, r3
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c08:	b29b      	uxth	r3, r3
 8002c0a:	3b01      	subs	r3, #1
 8002c0c:	b29a      	uxth	r2, r3
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	691a      	ldr	r2, [r3, #16]
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c1c:	b2d2      	uxtb	r2, r2
 8002c1e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c24:	1c5a      	adds	r2, r3, #1
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c2e:	3b01      	subs	r3, #1
 8002c30:	b29a      	uxth	r2, r3
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c3a:	b29b      	uxth	r3, r3
 8002c3c:	3b01      	subs	r3, #1
 8002c3e:	b29a      	uxth	r2, r3
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002c44:	e0c4      	b.n	8002dd0 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c48:	9300      	str	r3, [sp, #0]
 8002c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	496c      	ldr	r1, [pc, #432]	@ (8002e00 <HAL_I2C_Master_Receive+0x460>)
 8002c50:	68f8      	ldr	r0, [r7, #12]
 8002c52:	f000 fb55 	bl	8003300 <I2C_WaitOnFlagUntilTimeout>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e0cb      	b.n	8002df8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c6e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	691a      	ldr	r2, [r3, #16]
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c7a:	b2d2      	uxtb	r2, r2
 8002c7c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c82:	1c5a      	adds	r2, r3, #1
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c8c:	3b01      	subs	r3, #1
 8002c8e:	b29a      	uxth	r2, r3
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c98:	b29b      	uxth	r3, r3
 8002c9a:	3b01      	subs	r3, #1
 8002c9c:	b29a      	uxth	r2, r3
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca4:	9300      	str	r3, [sp, #0]
 8002ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ca8:	2200      	movs	r2, #0
 8002caa:	4955      	ldr	r1, [pc, #340]	@ (8002e00 <HAL_I2C_Master_Receive+0x460>)
 8002cac:	68f8      	ldr	r0, [r7, #12]
 8002cae:	f000 fb27 	bl	8003300 <I2C_WaitOnFlagUntilTimeout>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d001      	beq.n	8002cbc <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e09d      	b.n	8002df8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002cca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	691a      	ldr	r2, [r3, #16]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cd6:	b2d2      	uxtb	r2, r2
 8002cd8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cde:	1c5a      	adds	r2, r3, #1
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ce8:	3b01      	subs	r3, #1
 8002cea:	b29a      	uxth	r2, r3
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cf4:	b29b      	uxth	r3, r3
 8002cf6:	3b01      	subs	r3, #1
 8002cf8:	b29a      	uxth	r2, r3
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	691a      	ldr	r2, [r3, #16]
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d08:	b2d2      	uxtb	r2, r2
 8002d0a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d10:	1c5a      	adds	r2, r3, #1
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d1a:	3b01      	subs	r3, #1
 8002d1c:	b29a      	uxth	r2, r3
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d26:	b29b      	uxth	r3, r3
 8002d28:	3b01      	subs	r3, #1
 8002d2a:	b29a      	uxth	r2, r3
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002d30:	e04e      	b.n	8002dd0 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d34:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002d36:	68f8      	ldr	r0, [r7, #12]
 8002d38:	f000 fc8c 	bl	8003654 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d001      	beq.n	8002d46 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	e058      	b.n	8002df8 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	691a      	ldr	r2, [r3, #16]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d50:	b2d2      	uxtb	r2, r2
 8002d52:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d58:	1c5a      	adds	r2, r3, #1
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d62:	3b01      	subs	r3, #1
 8002d64:	b29a      	uxth	r2, r3
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d6e:	b29b      	uxth	r3, r3
 8002d70:	3b01      	subs	r3, #1
 8002d72:	b29a      	uxth	r2, r3
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	695b      	ldr	r3, [r3, #20]
 8002d7e:	f003 0304 	and.w	r3, r3, #4
 8002d82:	2b04      	cmp	r3, #4
 8002d84:	d124      	bne.n	8002dd0 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d8a:	2b03      	cmp	r3, #3
 8002d8c:	d107      	bne.n	8002d9e <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d9c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	691a      	ldr	r2, [r3, #16]
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da8:	b2d2      	uxtb	r2, r2
 8002daa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db0:	1c5a      	adds	r2, r3, #1
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dba:	3b01      	subs	r3, #1
 8002dbc:	b29a      	uxth	r2, r3
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dc6:	b29b      	uxth	r3, r3
 8002dc8:	3b01      	subs	r3, #1
 8002dca:	b29a      	uxth	r2, r3
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	f47f aeb6 	bne.w	8002b46 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2220      	movs	r2, #32
 8002dde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2200      	movs	r2, #0
 8002de6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	2200      	movs	r2, #0
 8002dee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002df2:	2300      	movs	r3, #0
 8002df4:	e000      	b.n	8002df8 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002df6:	2302      	movs	r3, #2
  }
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3728      	adds	r7, #40	@ 0x28
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	00010004 	.word	0x00010004

08002e04 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b08a      	sub	sp, #40	@ 0x28
 8002e08:	af02      	add	r7, sp, #8
 8002e0a:	60f8      	str	r0, [r7, #12]
 8002e0c:	607a      	str	r2, [r7, #4]
 8002e0e:	603b      	str	r3, [r7, #0]
 8002e10:	460b      	mov	r3, r1
 8002e12:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002e14:	f7fe ffce 	bl	8001db4 <HAL_GetTick>
 8002e18:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	2b20      	cmp	r3, #32
 8002e28:	f040 8111 	bne.w	800304e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e2c:	69fb      	ldr	r3, [r7, #28]
 8002e2e:	9300      	str	r3, [sp, #0]
 8002e30:	2319      	movs	r3, #25
 8002e32:	2201      	movs	r2, #1
 8002e34:	4988      	ldr	r1, [pc, #544]	@ (8003058 <HAL_I2C_IsDeviceReady+0x254>)
 8002e36:	68f8      	ldr	r0, [r7, #12]
 8002e38:	f000 fa62 	bl	8003300 <I2C_WaitOnFlagUntilTimeout>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d001      	beq.n	8002e46 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002e42:	2302      	movs	r3, #2
 8002e44:	e104      	b.n	8003050 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d101      	bne.n	8002e54 <HAL_I2C_IsDeviceReady+0x50>
 8002e50:	2302      	movs	r3, #2
 8002e52:	e0fd      	b.n	8003050 <HAL_I2C_IsDeviceReady+0x24c>
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	2201      	movs	r2, #1
 8002e58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 0301 	and.w	r3, r3, #1
 8002e66:	2b01      	cmp	r3, #1
 8002e68:	d007      	beq.n	8002e7a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f042 0201 	orr.w	r2, r2, #1
 8002e78:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e88:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2224      	movs	r2, #36	@ 0x24
 8002e8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2200      	movs	r2, #0
 8002e96:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	4a70      	ldr	r2, [pc, #448]	@ (800305c <HAL_I2C_IsDeviceReady+0x258>)
 8002e9c:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002eac:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002eae:	69fb      	ldr	r3, [r7, #28]
 8002eb0:	9300      	str	r3, [sp, #0]
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002eba:	68f8      	ldr	r0, [r7, #12]
 8002ebc:	f000 fa20 	bl	8003300 <I2C_WaitOnFlagUntilTimeout>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d00d      	beq.n	8002ee2 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ed0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ed4:	d103      	bne.n	8002ede <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002edc:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	e0b6      	b.n	8003050 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002ee2:	897b      	ldrh	r3, [r7, #10]
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002ef0:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002ef2:	f7fe ff5f 	bl	8001db4 <HAL_GetTick>
 8002ef6:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	695b      	ldr	r3, [r3, #20]
 8002efe:	f003 0302 	and.w	r3, r3, #2
 8002f02:	2b02      	cmp	r3, #2
 8002f04:	bf0c      	ite	eq
 8002f06:	2301      	moveq	r3, #1
 8002f08:	2300      	movne	r3, #0
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	695b      	ldr	r3, [r3, #20]
 8002f14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f1c:	bf0c      	ite	eq
 8002f1e:	2301      	moveq	r3, #1
 8002f20:	2300      	movne	r3, #0
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002f26:	e025      	b.n	8002f74 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002f28:	f7fe ff44 	bl	8001db4 <HAL_GetTick>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	69fb      	ldr	r3, [r7, #28]
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	683a      	ldr	r2, [r7, #0]
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d302      	bcc.n	8002f3e <HAL_I2C_IsDeviceReady+0x13a>
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d103      	bne.n	8002f46 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	22a0      	movs	r2, #160	@ 0xa0
 8002f42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	695b      	ldr	r3, [r3, #20]
 8002f4c:	f003 0302 	and.w	r3, r3, #2
 8002f50:	2b02      	cmp	r3, #2
 8002f52:	bf0c      	ite	eq
 8002f54:	2301      	moveq	r3, #1
 8002f56:	2300      	movne	r3, #0
 8002f58:	b2db      	uxtb	r3, r3
 8002f5a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	695b      	ldr	r3, [r3, #20]
 8002f62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f6a:	bf0c      	ite	eq
 8002f6c:	2301      	moveq	r3, #1
 8002f6e:	2300      	movne	r3, #0
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f7a:	b2db      	uxtb	r3, r3
 8002f7c:	2ba0      	cmp	r3, #160	@ 0xa0
 8002f7e:	d005      	beq.n	8002f8c <HAL_I2C_IsDeviceReady+0x188>
 8002f80:	7dfb      	ldrb	r3, [r7, #23]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d102      	bne.n	8002f8c <HAL_I2C_IsDeviceReady+0x188>
 8002f86:	7dbb      	ldrb	r3, [r7, #22]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d0cd      	beq.n	8002f28 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	2220      	movs	r2, #32
 8002f90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	695b      	ldr	r3, [r3, #20]
 8002f9a:	f003 0302 	and.w	r3, r3, #2
 8002f9e:	2b02      	cmp	r3, #2
 8002fa0:	d129      	bne.n	8002ff6 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fb0:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	613b      	str	r3, [r7, #16]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	695b      	ldr	r3, [r3, #20]
 8002fbc:	613b      	str	r3, [r7, #16]
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	699b      	ldr	r3, [r3, #24]
 8002fc4:	613b      	str	r3, [r7, #16]
 8002fc6:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002fc8:	69fb      	ldr	r3, [r7, #28]
 8002fca:	9300      	str	r3, [sp, #0]
 8002fcc:	2319      	movs	r3, #25
 8002fce:	2201      	movs	r2, #1
 8002fd0:	4921      	ldr	r1, [pc, #132]	@ (8003058 <HAL_I2C_IsDeviceReady+0x254>)
 8002fd2:	68f8      	ldr	r0, [r7, #12]
 8002fd4:	f000 f994 	bl	8003300 <I2C_WaitOnFlagUntilTimeout>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d001      	beq.n	8002fe2 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e036      	b.n	8003050 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2220      	movs	r2, #32
 8002fe6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	e02c      	b.n	8003050 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003004:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800300e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003010:	69fb      	ldr	r3, [r7, #28]
 8003012:	9300      	str	r3, [sp, #0]
 8003014:	2319      	movs	r3, #25
 8003016:	2201      	movs	r2, #1
 8003018:	490f      	ldr	r1, [pc, #60]	@ (8003058 <HAL_I2C_IsDeviceReady+0x254>)
 800301a:	68f8      	ldr	r0, [r7, #12]
 800301c:	f000 f970 	bl	8003300 <I2C_WaitOnFlagUntilTimeout>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d001      	beq.n	800302a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e012      	b.n	8003050 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800302a:	69bb      	ldr	r3, [r7, #24]
 800302c:	3301      	adds	r3, #1
 800302e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003030:	69ba      	ldr	r2, [r7, #24]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	429a      	cmp	r2, r3
 8003036:	f4ff af32 	bcc.w	8002e9e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2220      	movs	r2, #32
 800303e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2200      	movs	r2, #0
 8003046:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e000      	b.n	8003050 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800304e:	2302      	movs	r3, #2
  }
}
 8003050:	4618      	mov	r0, r3
 8003052:	3720      	adds	r7, #32
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}
 8003058:	00100002 	.word	0x00100002
 800305c:	ffff0000 	.word	0xffff0000

08003060 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b088      	sub	sp, #32
 8003064:	af02      	add	r7, sp, #8
 8003066:	60f8      	str	r0, [r7, #12]
 8003068:	607a      	str	r2, [r7, #4]
 800306a:	603b      	str	r3, [r7, #0]
 800306c:	460b      	mov	r3, r1
 800306e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003074:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	2b08      	cmp	r3, #8
 800307a:	d006      	beq.n	800308a <I2C_MasterRequestWrite+0x2a>
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	2b01      	cmp	r3, #1
 8003080:	d003      	beq.n	800308a <I2C_MasterRequestWrite+0x2a>
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003088:	d108      	bne.n	800309c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003098:	601a      	str	r2, [r3, #0]
 800309a:	e00b      	b.n	80030b4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030a0:	2b12      	cmp	r3, #18
 80030a2:	d107      	bne.n	80030b4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80030b2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	9300      	str	r3, [sp, #0]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2200      	movs	r2, #0
 80030bc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80030c0:	68f8      	ldr	r0, [r7, #12]
 80030c2:	f000 f91d 	bl	8003300 <I2C_WaitOnFlagUntilTimeout>
 80030c6:	4603      	mov	r3, r0
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d00d      	beq.n	80030e8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030da:	d103      	bne.n	80030e4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030e2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80030e4:	2303      	movs	r3, #3
 80030e6:	e035      	b.n	8003154 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	691b      	ldr	r3, [r3, #16]
 80030ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80030f0:	d108      	bne.n	8003104 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80030f2:	897b      	ldrh	r3, [r7, #10]
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	461a      	mov	r2, r3
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003100:	611a      	str	r2, [r3, #16]
 8003102:	e01b      	b.n	800313c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003104:	897b      	ldrh	r3, [r7, #10]
 8003106:	11db      	asrs	r3, r3, #7
 8003108:	b2db      	uxtb	r3, r3
 800310a:	f003 0306 	and.w	r3, r3, #6
 800310e:	b2db      	uxtb	r3, r3
 8003110:	f063 030f 	orn	r3, r3, #15
 8003114:	b2da      	uxtb	r2, r3
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	687a      	ldr	r2, [r7, #4]
 8003120:	490e      	ldr	r1, [pc, #56]	@ (800315c <I2C_MasterRequestWrite+0xfc>)
 8003122:	68f8      	ldr	r0, [r7, #12]
 8003124:	f000 f966 	bl	80033f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d001      	beq.n	8003132 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	e010      	b.n	8003154 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003132:	897b      	ldrh	r3, [r7, #10]
 8003134:	b2da      	uxtb	r2, r3
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	687a      	ldr	r2, [r7, #4]
 8003140:	4907      	ldr	r1, [pc, #28]	@ (8003160 <I2C_MasterRequestWrite+0x100>)
 8003142:	68f8      	ldr	r0, [r7, #12]
 8003144:	f000 f956 	bl	80033f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003148:	4603      	mov	r3, r0
 800314a:	2b00      	cmp	r3, #0
 800314c:	d001      	beq.n	8003152 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e000      	b.n	8003154 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003152:	2300      	movs	r3, #0
}
 8003154:	4618      	mov	r0, r3
 8003156:	3718      	adds	r7, #24
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}
 800315c:	00010008 	.word	0x00010008
 8003160:	00010002 	.word	0x00010002

08003164 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b088      	sub	sp, #32
 8003168:	af02      	add	r7, sp, #8
 800316a:	60f8      	str	r0, [r7, #12]
 800316c:	607a      	str	r2, [r7, #4]
 800316e:	603b      	str	r3, [r7, #0]
 8003170:	460b      	mov	r3, r1
 8003172:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003178:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003188:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	2b08      	cmp	r3, #8
 800318e:	d006      	beq.n	800319e <I2C_MasterRequestRead+0x3a>
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	2b01      	cmp	r3, #1
 8003194:	d003      	beq.n	800319e <I2C_MasterRequestRead+0x3a>
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800319c:	d108      	bne.n	80031b0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031ac:	601a      	str	r2, [r3, #0]
 80031ae:	e00b      	b.n	80031c8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031b4:	2b11      	cmp	r3, #17
 80031b6:	d107      	bne.n	80031c8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031c6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	9300      	str	r3, [sp, #0]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2200      	movs	r2, #0
 80031d0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80031d4:	68f8      	ldr	r0, [r7, #12]
 80031d6:	f000 f893 	bl	8003300 <I2C_WaitOnFlagUntilTimeout>
 80031da:	4603      	mov	r3, r0
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d00d      	beq.n	80031fc <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80031ee:	d103      	bne.n	80031f8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80031f6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80031f8:	2303      	movs	r3, #3
 80031fa:	e079      	b.n	80032f0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	691b      	ldr	r3, [r3, #16]
 8003200:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003204:	d108      	bne.n	8003218 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003206:	897b      	ldrh	r3, [r7, #10]
 8003208:	b2db      	uxtb	r3, r3
 800320a:	f043 0301 	orr.w	r3, r3, #1
 800320e:	b2da      	uxtb	r2, r3
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	611a      	str	r2, [r3, #16]
 8003216:	e05f      	b.n	80032d8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003218:	897b      	ldrh	r3, [r7, #10]
 800321a:	11db      	asrs	r3, r3, #7
 800321c:	b2db      	uxtb	r3, r3
 800321e:	f003 0306 	and.w	r3, r3, #6
 8003222:	b2db      	uxtb	r3, r3
 8003224:	f063 030f 	orn	r3, r3, #15
 8003228:	b2da      	uxtb	r2, r3
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	4930      	ldr	r1, [pc, #192]	@ (80032f8 <I2C_MasterRequestRead+0x194>)
 8003236:	68f8      	ldr	r0, [r7, #12]
 8003238:	f000 f8dc 	bl	80033f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800323c:	4603      	mov	r3, r0
 800323e:	2b00      	cmp	r3, #0
 8003240:	d001      	beq.n	8003246 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	e054      	b.n	80032f0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003246:	897b      	ldrh	r3, [r7, #10]
 8003248:	b2da      	uxtb	r2, r3
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	687a      	ldr	r2, [r7, #4]
 8003254:	4929      	ldr	r1, [pc, #164]	@ (80032fc <I2C_MasterRequestRead+0x198>)
 8003256:	68f8      	ldr	r0, [r7, #12]
 8003258:	f000 f8cc 	bl	80033f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d001      	beq.n	8003266 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e044      	b.n	80032f0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003266:	2300      	movs	r3, #0
 8003268:	613b      	str	r3, [r7, #16]
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	695b      	ldr	r3, [r3, #20]
 8003270:	613b      	str	r3, [r7, #16]
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	699b      	ldr	r3, [r3, #24]
 8003278:	613b      	str	r3, [r7, #16]
 800327a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800328a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	9300      	str	r3, [sp, #0]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2200      	movs	r2, #0
 8003294:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003298:	68f8      	ldr	r0, [r7, #12]
 800329a:	f000 f831 	bl	8003300 <I2C_WaitOnFlagUntilTimeout>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d00d      	beq.n	80032c0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032b2:	d103      	bne.n	80032bc <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032ba:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80032bc:	2303      	movs	r3, #3
 80032be:	e017      	b.n	80032f0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80032c0:	897b      	ldrh	r3, [r7, #10]
 80032c2:	11db      	asrs	r3, r3, #7
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	f003 0306 	and.w	r3, r3, #6
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	f063 030e 	orn	r3, r3, #14
 80032d0:	b2da      	uxtb	r2, r3
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	687a      	ldr	r2, [r7, #4]
 80032dc:	4907      	ldr	r1, [pc, #28]	@ (80032fc <I2C_MasterRequestRead+0x198>)
 80032de:	68f8      	ldr	r0, [r7, #12]
 80032e0:	f000 f888 	bl	80033f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032e4:	4603      	mov	r3, r0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d001      	beq.n	80032ee <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e000      	b.n	80032f0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80032ee:	2300      	movs	r3, #0
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3718      	adds	r7, #24
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}
 80032f8:	00010008 	.word	0x00010008
 80032fc:	00010002 	.word	0x00010002

08003300 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b084      	sub	sp, #16
 8003304:	af00      	add	r7, sp, #0
 8003306:	60f8      	str	r0, [r7, #12]
 8003308:	60b9      	str	r1, [r7, #8]
 800330a:	603b      	str	r3, [r7, #0]
 800330c:	4613      	mov	r3, r2
 800330e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003310:	e048      	b.n	80033a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003318:	d044      	beq.n	80033a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800331a:	f7fe fd4b 	bl	8001db4 <HAL_GetTick>
 800331e:	4602      	mov	r2, r0
 8003320:	69bb      	ldr	r3, [r7, #24]
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	683a      	ldr	r2, [r7, #0]
 8003326:	429a      	cmp	r2, r3
 8003328:	d302      	bcc.n	8003330 <I2C_WaitOnFlagUntilTimeout+0x30>
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d139      	bne.n	80033a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	0c1b      	lsrs	r3, r3, #16
 8003334:	b2db      	uxtb	r3, r3
 8003336:	2b01      	cmp	r3, #1
 8003338:	d10d      	bne.n	8003356 <I2C_WaitOnFlagUntilTimeout+0x56>
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	695b      	ldr	r3, [r3, #20]
 8003340:	43da      	mvns	r2, r3
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	4013      	ands	r3, r2
 8003346:	b29b      	uxth	r3, r3
 8003348:	2b00      	cmp	r3, #0
 800334a:	bf0c      	ite	eq
 800334c:	2301      	moveq	r3, #1
 800334e:	2300      	movne	r3, #0
 8003350:	b2db      	uxtb	r3, r3
 8003352:	461a      	mov	r2, r3
 8003354:	e00c      	b.n	8003370 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	699b      	ldr	r3, [r3, #24]
 800335c:	43da      	mvns	r2, r3
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	4013      	ands	r3, r2
 8003362:	b29b      	uxth	r3, r3
 8003364:	2b00      	cmp	r3, #0
 8003366:	bf0c      	ite	eq
 8003368:	2301      	moveq	r3, #1
 800336a:	2300      	movne	r3, #0
 800336c:	b2db      	uxtb	r3, r3
 800336e:	461a      	mov	r2, r3
 8003370:	79fb      	ldrb	r3, [r7, #7]
 8003372:	429a      	cmp	r2, r3
 8003374:	d116      	bne.n	80033a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2200      	movs	r2, #0
 800337a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2220      	movs	r2, #32
 8003380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2200      	movs	r2, #0
 8003388:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003390:	f043 0220 	orr.w	r2, r3, #32
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2200      	movs	r2, #0
 800339c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e023      	b.n	80033ec <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	0c1b      	lsrs	r3, r3, #16
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d10d      	bne.n	80033ca <I2C_WaitOnFlagUntilTimeout+0xca>
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	695b      	ldr	r3, [r3, #20]
 80033b4:	43da      	mvns	r2, r3
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	4013      	ands	r3, r2
 80033ba:	b29b      	uxth	r3, r3
 80033bc:	2b00      	cmp	r3, #0
 80033be:	bf0c      	ite	eq
 80033c0:	2301      	moveq	r3, #1
 80033c2:	2300      	movne	r3, #0
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	461a      	mov	r2, r3
 80033c8:	e00c      	b.n	80033e4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	699b      	ldr	r3, [r3, #24]
 80033d0:	43da      	mvns	r2, r3
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	4013      	ands	r3, r2
 80033d6:	b29b      	uxth	r3, r3
 80033d8:	2b00      	cmp	r3, #0
 80033da:	bf0c      	ite	eq
 80033dc:	2301      	moveq	r3, #1
 80033de:	2300      	movne	r3, #0
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	461a      	mov	r2, r3
 80033e4:	79fb      	ldrb	r3, [r7, #7]
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d093      	beq.n	8003312 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80033ea:	2300      	movs	r3, #0
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	3710      	adds	r7, #16
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}

080033f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b084      	sub	sp, #16
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	60f8      	str	r0, [r7, #12]
 80033fc:	60b9      	str	r1, [r7, #8]
 80033fe:	607a      	str	r2, [r7, #4]
 8003400:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003402:	e071      	b.n	80034e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	695b      	ldr	r3, [r3, #20]
 800340a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800340e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003412:	d123      	bne.n	800345c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003422:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800342c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2200      	movs	r2, #0
 8003432:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	2220      	movs	r2, #32
 8003438:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2200      	movs	r2, #0
 8003440:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003448:	f043 0204 	orr.w	r2, r3, #4
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2200      	movs	r2, #0
 8003454:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	e067      	b.n	800352c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003462:	d041      	beq.n	80034e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003464:	f7fe fca6 	bl	8001db4 <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	687a      	ldr	r2, [r7, #4]
 8003470:	429a      	cmp	r2, r3
 8003472:	d302      	bcc.n	800347a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d136      	bne.n	80034e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	0c1b      	lsrs	r3, r3, #16
 800347e:	b2db      	uxtb	r3, r3
 8003480:	2b01      	cmp	r3, #1
 8003482:	d10c      	bne.n	800349e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	695b      	ldr	r3, [r3, #20]
 800348a:	43da      	mvns	r2, r3
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	4013      	ands	r3, r2
 8003490:	b29b      	uxth	r3, r3
 8003492:	2b00      	cmp	r3, #0
 8003494:	bf14      	ite	ne
 8003496:	2301      	movne	r3, #1
 8003498:	2300      	moveq	r3, #0
 800349a:	b2db      	uxtb	r3, r3
 800349c:	e00b      	b.n	80034b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	699b      	ldr	r3, [r3, #24]
 80034a4:	43da      	mvns	r2, r3
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	4013      	ands	r3, r2
 80034aa:	b29b      	uxth	r3, r3
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	bf14      	ite	ne
 80034b0:	2301      	movne	r3, #1
 80034b2:	2300      	moveq	r3, #0
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d016      	beq.n	80034e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2200      	movs	r2, #0
 80034be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2220      	movs	r2, #32
 80034c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2200      	movs	r2, #0
 80034cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d4:	f043 0220 	orr.w	r2, r3, #32
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e021      	b.n	800352c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	0c1b      	lsrs	r3, r3, #16
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d10c      	bne.n	800350c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	695b      	ldr	r3, [r3, #20]
 80034f8:	43da      	mvns	r2, r3
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	4013      	ands	r3, r2
 80034fe:	b29b      	uxth	r3, r3
 8003500:	2b00      	cmp	r3, #0
 8003502:	bf14      	ite	ne
 8003504:	2301      	movne	r3, #1
 8003506:	2300      	moveq	r3, #0
 8003508:	b2db      	uxtb	r3, r3
 800350a:	e00b      	b.n	8003524 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	699b      	ldr	r3, [r3, #24]
 8003512:	43da      	mvns	r2, r3
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	4013      	ands	r3, r2
 8003518:	b29b      	uxth	r3, r3
 800351a:	2b00      	cmp	r3, #0
 800351c:	bf14      	ite	ne
 800351e:	2301      	movne	r3, #1
 8003520:	2300      	moveq	r3, #0
 8003522:	b2db      	uxtb	r3, r3
 8003524:	2b00      	cmp	r3, #0
 8003526:	f47f af6d 	bne.w	8003404 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800352a:	2300      	movs	r3, #0
}
 800352c:	4618      	mov	r0, r3
 800352e:	3710      	adds	r7, #16
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}

08003534 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	60f8      	str	r0, [r7, #12]
 800353c:	60b9      	str	r1, [r7, #8]
 800353e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003540:	e034      	b.n	80035ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003542:	68f8      	ldr	r0, [r7, #12]
 8003544:	f000 f8e3 	bl	800370e <I2C_IsAcknowledgeFailed>
 8003548:	4603      	mov	r3, r0
 800354a:	2b00      	cmp	r3, #0
 800354c:	d001      	beq.n	8003552 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e034      	b.n	80035bc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003558:	d028      	beq.n	80035ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800355a:	f7fe fc2b 	bl	8001db4 <HAL_GetTick>
 800355e:	4602      	mov	r2, r0
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	68ba      	ldr	r2, [r7, #8]
 8003566:	429a      	cmp	r2, r3
 8003568:	d302      	bcc.n	8003570 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800356a:	68bb      	ldr	r3, [r7, #8]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d11d      	bne.n	80035ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	695b      	ldr	r3, [r3, #20]
 8003576:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800357a:	2b80      	cmp	r3, #128	@ 0x80
 800357c:	d016      	beq.n	80035ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2200      	movs	r2, #0
 8003582:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2220      	movs	r2, #32
 8003588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2200      	movs	r2, #0
 8003590:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003598:	f043 0220 	orr.w	r2, r3, #32
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	2200      	movs	r2, #0
 80035a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80035a8:	2301      	movs	r3, #1
 80035aa:	e007      	b.n	80035bc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	695b      	ldr	r3, [r3, #20]
 80035b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035b6:	2b80      	cmp	r3, #128	@ 0x80
 80035b8:	d1c3      	bne.n	8003542 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80035ba:	2300      	movs	r3, #0
}
 80035bc:	4618      	mov	r0, r3
 80035be:	3710      	adds	r7, #16
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bd80      	pop	{r7, pc}

080035c4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b084      	sub	sp, #16
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	60f8      	str	r0, [r7, #12]
 80035cc:	60b9      	str	r1, [r7, #8]
 80035ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80035d0:	e034      	b.n	800363c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80035d2:	68f8      	ldr	r0, [r7, #12]
 80035d4:	f000 f89b 	bl	800370e <I2C_IsAcknowledgeFailed>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d001      	beq.n	80035e2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	e034      	b.n	800364c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035e8:	d028      	beq.n	800363c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035ea:	f7fe fbe3 	bl	8001db4 <HAL_GetTick>
 80035ee:	4602      	mov	r2, r0
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	68ba      	ldr	r2, [r7, #8]
 80035f6:	429a      	cmp	r2, r3
 80035f8:	d302      	bcc.n	8003600 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d11d      	bne.n	800363c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	695b      	ldr	r3, [r3, #20]
 8003606:	f003 0304 	and.w	r3, r3, #4
 800360a:	2b04      	cmp	r3, #4
 800360c:	d016      	beq.n	800363c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	2200      	movs	r2, #0
 8003612:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2220      	movs	r2, #32
 8003618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2200      	movs	r2, #0
 8003620:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003628:	f043 0220 	orr.w	r2, r3, #32
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2200      	movs	r2, #0
 8003634:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e007      	b.n	800364c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	695b      	ldr	r3, [r3, #20]
 8003642:	f003 0304 	and.w	r3, r3, #4
 8003646:	2b04      	cmp	r3, #4
 8003648:	d1c3      	bne.n	80035d2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800364a:	2300      	movs	r3, #0
}
 800364c:	4618      	mov	r0, r3
 800364e:	3710      	adds	r7, #16
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af00      	add	r7, sp, #0
 800365a:	60f8      	str	r0, [r7, #12]
 800365c:	60b9      	str	r1, [r7, #8]
 800365e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003660:	e049      	b.n	80036f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	695b      	ldr	r3, [r3, #20]
 8003668:	f003 0310 	and.w	r3, r3, #16
 800366c:	2b10      	cmp	r3, #16
 800366e:	d119      	bne.n	80036a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f06f 0210 	mvn.w	r2, #16
 8003678:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2200      	movs	r2, #0
 800367e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2220      	movs	r2, #32
 8003684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2200      	movs	r2, #0
 800368c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	2200      	movs	r2, #0
 800369c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	e030      	b.n	8003706 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036a4:	f7fe fb86 	bl	8001db4 <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	68ba      	ldr	r2, [r7, #8]
 80036b0:	429a      	cmp	r2, r3
 80036b2:	d302      	bcc.n	80036ba <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d11d      	bne.n	80036f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	695b      	ldr	r3, [r3, #20]
 80036c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036c4:	2b40      	cmp	r3, #64	@ 0x40
 80036c6:	d016      	beq.n	80036f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2200      	movs	r2, #0
 80036cc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	2220      	movs	r2, #32
 80036d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2200      	movs	r2, #0
 80036da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e2:	f043 0220 	orr.w	r2, r3, #32
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2200      	movs	r2, #0
 80036ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	e007      	b.n	8003706 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	695b      	ldr	r3, [r3, #20]
 80036fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003700:	2b40      	cmp	r3, #64	@ 0x40
 8003702:	d1ae      	bne.n	8003662 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003704:	2300      	movs	r3, #0
}
 8003706:	4618      	mov	r0, r3
 8003708:	3710      	adds	r7, #16
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}

0800370e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800370e:	b480      	push	{r7}
 8003710:	b083      	sub	sp, #12
 8003712:	af00      	add	r7, sp, #0
 8003714:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	695b      	ldr	r3, [r3, #20]
 800371c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003720:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003724:	d11b      	bne.n	800375e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800372e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2200      	movs	r2, #0
 8003734:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2220      	movs	r2, #32
 800373a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2200      	movs	r2, #0
 8003742:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800374a:	f043 0204 	orr.w	r2, r3, #4
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2200      	movs	r2, #0
 8003756:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	e000      	b.n	8003760 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800375e:	2300      	movs	r3, #0
}
 8003760:	4618      	mov	r0, r3
 8003762:	370c      	adds	r7, #12
 8003764:	46bd      	mov	sp, r7
 8003766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376a:	4770      	bx	lr

0800376c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b084      	sub	sp, #16
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
 8003774:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d101      	bne.n	8003780 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	e0cc      	b.n	800391a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003780:	4b68      	ldr	r3, [pc, #416]	@ (8003924 <HAL_RCC_ClockConfig+0x1b8>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f003 030f 	and.w	r3, r3, #15
 8003788:	683a      	ldr	r2, [r7, #0]
 800378a:	429a      	cmp	r2, r3
 800378c:	d90c      	bls.n	80037a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800378e:	4b65      	ldr	r3, [pc, #404]	@ (8003924 <HAL_RCC_ClockConfig+0x1b8>)
 8003790:	683a      	ldr	r2, [r7, #0]
 8003792:	b2d2      	uxtb	r2, r2
 8003794:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003796:	4b63      	ldr	r3, [pc, #396]	@ (8003924 <HAL_RCC_ClockConfig+0x1b8>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f003 030f 	and.w	r3, r3, #15
 800379e:	683a      	ldr	r2, [r7, #0]
 80037a0:	429a      	cmp	r2, r3
 80037a2:	d001      	beq.n	80037a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e0b8      	b.n	800391a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 0302 	and.w	r3, r3, #2
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d020      	beq.n	80037f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f003 0304 	and.w	r3, r3, #4
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d005      	beq.n	80037cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80037c0:	4b59      	ldr	r3, [pc, #356]	@ (8003928 <HAL_RCC_ClockConfig+0x1bc>)
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	4a58      	ldr	r2, [pc, #352]	@ (8003928 <HAL_RCC_ClockConfig+0x1bc>)
 80037c6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80037ca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f003 0308 	and.w	r3, r3, #8
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d005      	beq.n	80037e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80037d8:	4b53      	ldr	r3, [pc, #332]	@ (8003928 <HAL_RCC_ClockConfig+0x1bc>)
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	4a52      	ldr	r2, [pc, #328]	@ (8003928 <HAL_RCC_ClockConfig+0x1bc>)
 80037de:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80037e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037e4:	4b50      	ldr	r3, [pc, #320]	@ (8003928 <HAL_RCC_ClockConfig+0x1bc>)
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	494d      	ldr	r1, [pc, #308]	@ (8003928 <HAL_RCC_ClockConfig+0x1bc>)
 80037f2:	4313      	orrs	r3, r2
 80037f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f003 0301 	and.w	r3, r3, #1
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d044      	beq.n	800388c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	2b01      	cmp	r3, #1
 8003808:	d107      	bne.n	800381a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800380a:	4b47      	ldr	r3, [pc, #284]	@ (8003928 <HAL_RCC_ClockConfig+0x1bc>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003812:	2b00      	cmp	r3, #0
 8003814:	d119      	bne.n	800384a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e07f      	b.n	800391a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	2b02      	cmp	r3, #2
 8003820:	d003      	beq.n	800382a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003826:	2b03      	cmp	r3, #3
 8003828:	d107      	bne.n	800383a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800382a:	4b3f      	ldr	r3, [pc, #252]	@ (8003928 <HAL_RCC_ClockConfig+0x1bc>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003832:	2b00      	cmp	r3, #0
 8003834:	d109      	bne.n	800384a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	e06f      	b.n	800391a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800383a:	4b3b      	ldr	r3, [pc, #236]	@ (8003928 <HAL_RCC_ClockConfig+0x1bc>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 0302 	and.w	r3, r3, #2
 8003842:	2b00      	cmp	r3, #0
 8003844:	d101      	bne.n	800384a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003846:	2301      	movs	r3, #1
 8003848:	e067      	b.n	800391a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800384a:	4b37      	ldr	r3, [pc, #220]	@ (8003928 <HAL_RCC_ClockConfig+0x1bc>)
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	f023 0203 	bic.w	r2, r3, #3
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	4934      	ldr	r1, [pc, #208]	@ (8003928 <HAL_RCC_ClockConfig+0x1bc>)
 8003858:	4313      	orrs	r3, r2
 800385a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800385c:	f7fe faaa 	bl	8001db4 <HAL_GetTick>
 8003860:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003862:	e00a      	b.n	800387a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003864:	f7fe faa6 	bl	8001db4 <HAL_GetTick>
 8003868:	4602      	mov	r2, r0
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	1ad3      	subs	r3, r2, r3
 800386e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003872:	4293      	cmp	r3, r2
 8003874:	d901      	bls.n	800387a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003876:	2303      	movs	r3, #3
 8003878:	e04f      	b.n	800391a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800387a:	4b2b      	ldr	r3, [pc, #172]	@ (8003928 <HAL_RCC_ClockConfig+0x1bc>)
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	f003 020c 	and.w	r2, r3, #12
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	009b      	lsls	r3, r3, #2
 8003888:	429a      	cmp	r2, r3
 800388a:	d1eb      	bne.n	8003864 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800388c:	4b25      	ldr	r3, [pc, #148]	@ (8003924 <HAL_RCC_ClockConfig+0x1b8>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f003 030f 	and.w	r3, r3, #15
 8003894:	683a      	ldr	r2, [r7, #0]
 8003896:	429a      	cmp	r2, r3
 8003898:	d20c      	bcs.n	80038b4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800389a:	4b22      	ldr	r3, [pc, #136]	@ (8003924 <HAL_RCC_ClockConfig+0x1b8>)
 800389c:	683a      	ldr	r2, [r7, #0]
 800389e:	b2d2      	uxtb	r2, r2
 80038a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038a2:	4b20      	ldr	r3, [pc, #128]	@ (8003924 <HAL_RCC_ClockConfig+0x1b8>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 030f 	and.w	r3, r3, #15
 80038aa:	683a      	ldr	r2, [r7, #0]
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d001      	beq.n	80038b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e032      	b.n	800391a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 0304 	and.w	r3, r3, #4
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d008      	beq.n	80038d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038c0:	4b19      	ldr	r3, [pc, #100]	@ (8003928 <HAL_RCC_ClockConfig+0x1bc>)
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	68db      	ldr	r3, [r3, #12]
 80038cc:	4916      	ldr	r1, [pc, #88]	@ (8003928 <HAL_RCC_ClockConfig+0x1bc>)
 80038ce:	4313      	orrs	r3, r2
 80038d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0308 	and.w	r3, r3, #8
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d009      	beq.n	80038f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80038de:	4b12      	ldr	r3, [pc, #72]	@ (8003928 <HAL_RCC_ClockConfig+0x1bc>)
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	691b      	ldr	r3, [r3, #16]
 80038ea:	00db      	lsls	r3, r3, #3
 80038ec:	490e      	ldr	r1, [pc, #56]	@ (8003928 <HAL_RCC_ClockConfig+0x1bc>)
 80038ee:	4313      	orrs	r3, r2
 80038f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80038f2:	f000 f855 	bl	80039a0 <HAL_RCC_GetSysClockFreq>
 80038f6:	4602      	mov	r2, r0
 80038f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003928 <HAL_RCC_ClockConfig+0x1bc>)
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	091b      	lsrs	r3, r3, #4
 80038fe:	f003 030f 	and.w	r3, r3, #15
 8003902:	490a      	ldr	r1, [pc, #40]	@ (800392c <HAL_RCC_ClockConfig+0x1c0>)
 8003904:	5ccb      	ldrb	r3, [r1, r3]
 8003906:	fa22 f303 	lsr.w	r3, r2, r3
 800390a:	4a09      	ldr	r2, [pc, #36]	@ (8003930 <HAL_RCC_ClockConfig+0x1c4>)
 800390c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800390e:	4b09      	ldr	r3, [pc, #36]	@ (8003934 <HAL_RCC_ClockConfig+0x1c8>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4618      	mov	r0, r3
 8003914:	f7fe fa0a 	bl	8001d2c <HAL_InitTick>

  return HAL_OK;
 8003918:	2300      	movs	r3, #0
}
 800391a:	4618      	mov	r0, r3
 800391c:	3710      	adds	r7, #16
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}
 8003922:	bf00      	nop
 8003924:	40023c00 	.word	0x40023c00
 8003928:	40023800 	.word	0x40023800
 800392c:	080067c0 	.word	0x080067c0
 8003930:	20000004 	.word	0x20000004
 8003934:	20000008 	.word	0x20000008

08003938 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003938:	b480      	push	{r7}
 800393a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800393c:	4b03      	ldr	r3, [pc, #12]	@ (800394c <HAL_RCC_GetHCLKFreq+0x14>)
 800393e:	681b      	ldr	r3, [r3, #0]
}
 8003940:	4618      	mov	r0, r3
 8003942:	46bd      	mov	sp, r7
 8003944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003948:	4770      	bx	lr
 800394a:	bf00      	nop
 800394c:	20000004 	.word	0x20000004

08003950 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003954:	f7ff fff0 	bl	8003938 <HAL_RCC_GetHCLKFreq>
 8003958:	4602      	mov	r2, r0
 800395a:	4b05      	ldr	r3, [pc, #20]	@ (8003970 <HAL_RCC_GetPCLK1Freq+0x20>)
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	0a9b      	lsrs	r3, r3, #10
 8003960:	f003 0307 	and.w	r3, r3, #7
 8003964:	4903      	ldr	r1, [pc, #12]	@ (8003974 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003966:	5ccb      	ldrb	r3, [r1, r3]
 8003968:	fa22 f303 	lsr.w	r3, r2, r3
}
 800396c:	4618      	mov	r0, r3
 800396e:	bd80      	pop	{r7, pc}
 8003970:	40023800 	.word	0x40023800
 8003974:	080067d0 	.word	0x080067d0

08003978 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800397c:	f7ff ffdc 	bl	8003938 <HAL_RCC_GetHCLKFreq>
 8003980:	4602      	mov	r2, r0
 8003982:	4b05      	ldr	r3, [pc, #20]	@ (8003998 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	0b5b      	lsrs	r3, r3, #13
 8003988:	f003 0307 	and.w	r3, r3, #7
 800398c:	4903      	ldr	r1, [pc, #12]	@ (800399c <HAL_RCC_GetPCLK2Freq+0x24>)
 800398e:	5ccb      	ldrb	r3, [r1, r3]
 8003990:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003994:	4618      	mov	r0, r3
 8003996:	bd80      	pop	{r7, pc}
 8003998:	40023800 	.word	0x40023800
 800399c:	080067d0 	.word	0x080067d0

080039a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039a4:	b0ae      	sub	sp, #184	@ 0xb8
 80039a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80039a8:	2300      	movs	r3, #0
 80039aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80039ae:	2300      	movs	r3, #0
 80039b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80039b4:	2300      	movs	r3, #0
 80039b6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80039ba:	2300      	movs	r3, #0
 80039bc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80039c0:	2300      	movs	r3, #0
 80039c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80039c6:	4bcb      	ldr	r3, [pc, #812]	@ (8003cf4 <HAL_RCC_GetSysClockFreq+0x354>)
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	f003 030c 	and.w	r3, r3, #12
 80039ce:	2b0c      	cmp	r3, #12
 80039d0:	f200 8206 	bhi.w	8003de0 <HAL_RCC_GetSysClockFreq+0x440>
 80039d4:	a201      	add	r2, pc, #4	@ (adr r2, 80039dc <HAL_RCC_GetSysClockFreq+0x3c>)
 80039d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039da:	bf00      	nop
 80039dc:	08003a11 	.word	0x08003a11
 80039e0:	08003de1 	.word	0x08003de1
 80039e4:	08003de1 	.word	0x08003de1
 80039e8:	08003de1 	.word	0x08003de1
 80039ec:	08003a19 	.word	0x08003a19
 80039f0:	08003de1 	.word	0x08003de1
 80039f4:	08003de1 	.word	0x08003de1
 80039f8:	08003de1 	.word	0x08003de1
 80039fc:	08003a21 	.word	0x08003a21
 8003a00:	08003de1 	.word	0x08003de1
 8003a04:	08003de1 	.word	0x08003de1
 8003a08:	08003de1 	.word	0x08003de1
 8003a0c:	08003c11 	.word	0x08003c11
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003a10:	4bb9      	ldr	r3, [pc, #740]	@ (8003cf8 <HAL_RCC_GetSysClockFreq+0x358>)
 8003a12:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003a16:	e1e7      	b.n	8003de8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003a18:	4bb8      	ldr	r3, [pc, #736]	@ (8003cfc <HAL_RCC_GetSysClockFreq+0x35c>)
 8003a1a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003a1e:	e1e3      	b.n	8003de8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a20:	4bb4      	ldr	r3, [pc, #720]	@ (8003cf4 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003a28:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a2c:	4bb1      	ldr	r3, [pc, #708]	@ (8003cf4 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d071      	beq.n	8003b1c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a38:	4bae      	ldr	r3, [pc, #696]	@ (8003cf4 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	099b      	lsrs	r3, r3, #6
 8003a3e:	2200      	movs	r2, #0
 8003a40:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003a44:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003a48:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003a4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a50:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003a54:	2300      	movs	r3, #0
 8003a56:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003a5a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003a5e:	4622      	mov	r2, r4
 8003a60:	462b      	mov	r3, r5
 8003a62:	f04f 0000 	mov.w	r0, #0
 8003a66:	f04f 0100 	mov.w	r1, #0
 8003a6a:	0159      	lsls	r1, r3, #5
 8003a6c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a70:	0150      	lsls	r0, r2, #5
 8003a72:	4602      	mov	r2, r0
 8003a74:	460b      	mov	r3, r1
 8003a76:	4621      	mov	r1, r4
 8003a78:	1a51      	subs	r1, r2, r1
 8003a7a:	6439      	str	r1, [r7, #64]	@ 0x40
 8003a7c:	4629      	mov	r1, r5
 8003a7e:	eb63 0301 	sbc.w	r3, r3, r1
 8003a82:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a84:	f04f 0200 	mov.w	r2, #0
 8003a88:	f04f 0300 	mov.w	r3, #0
 8003a8c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003a90:	4649      	mov	r1, r9
 8003a92:	018b      	lsls	r3, r1, #6
 8003a94:	4641      	mov	r1, r8
 8003a96:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a9a:	4641      	mov	r1, r8
 8003a9c:	018a      	lsls	r2, r1, #6
 8003a9e:	4641      	mov	r1, r8
 8003aa0:	1a51      	subs	r1, r2, r1
 8003aa2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003aa4:	4649      	mov	r1, r9
 8003aa6:	eb63 0301 	sbc.w	r3, r3, r1
 8003aaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003aac:	f04f 0200 	mov.w	r2, #0
 8003ab0:	f04f 0300 	mov.w	r3, #0
 8003ab4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003ab8:	4649      	mov	r1, r9
 8003aba:	00cb      	lsls	r3, r1, #3
 8003abc:	4641      	mov	r1, r8
 8003abe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ac2:	4641      	mov	r1, r8
 8003ac4:	00ca      	lsls	r2, r1, #3
 8003ac6:	4610      	mov	r0, r2
 8003ac8:	4619      	mov	r1, r3
 8003aca:	4603      	mov	r3, r0
 8003acc:	4622      	mov	r2, r4
 8003ace:	189b      	adds	r3, r3, r2
 8003ad0:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ad2:	462b      	mov	r3, r5
 8003ad4:	460a      	mov	r2, r1
 8003ad6:	eb42 0303 	adc.w	r3, r2, r3
 8003ada:	637b      	str	r3, [r7, #52]	@ 0x34
 8003adc:	f04f 0200 	mov.w	r2, #0
 8003ae0:	f04f 0300 	mov.w	r3, #0
 8003ae4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003ae8:	4629      	mov	r1, r5
 8003aea:	024b      	lsls	r3, r1, #9
 8003aec:	4621      	mov	r1, r4
 8003aee:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003af2:	4621      	mov	r1, r4
 8003af4:	024a      	lsls	r2, r1, #9
 8003af6:	4610      	mov	r0, r2
 8003af8:	4619      	mov	r1, r3
 8003afa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003afe:	2200      	movs	r2, #0
 8003b00:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003b04:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003b08:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003b0c:	f7fc fbd8 	bl	80002c0 <__aeabi_uldivmod>
 8003b10:	4602      	mov	r2, r0
 8003b12:	460b      	mov	r3, r1
 8003b14:	4613      	mov	r3, r2
 8003b16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003b1a:	e067      	b.n	8003bec <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b1c:	4b75      	ldr	r3, [pc, #468]	@ (8003cf4 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	099b      	lsrs	r3, r3, #6
 8003b22:	2200      	movs	r2, #0
 8003b24:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003b28:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003b2c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003b30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b34:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003b36:	2300      	movs	r3, #0
 8003b38:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003b3a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003b3e:	4622      	mov	r2, r4
 8003b40:	462b      	mov	r3, r5
 8003b42:	f04f 0000 	mov.w	r0, #0
 8003b46:	f04f 0100 	mov.w	r1, #0
 8003b4a:	0159      	lsls	r1, r3, #5
 8003b4c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b50:	0150      	lsls	r0, r2, #5
 8003b52:	4602      	mov	r2, r0
 8003b54:	460b      	mov	r3, r1
 8003b56:	4621      	mov	r1, r4
 8003b58:	1a51      	subs	r1, r2, r1
 8003b5a:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003b5c:	4629      	mov	r1, r5
 8003b5e:	eb63 0301 	sbc.w	r3, r3, r1
 8003b62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b64:	f04f 0200 	mov.w	r2, #0
 8003b68:	f04f 0300 	mov.w	r3, #0
 8003b6c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003b70:	4649      	mov	r1, r9
 8003b72:	018b      	lsls	r3, r1, #6
 8003b74:	4641      	mov	r1, r8
 8003b76:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b7a:	4641      	mov	r1, r8
 8003b7c:	018a      	lsls	r2, r1, #6
 8003b7e:	4641      	mov	r1, r8
 8003b80:	ebb2 0a01 	subs.w	sl, r2, r1
 8003b84:	4649      	mov	r1, r9
 8003b86:	eb63 0b01 	sbc.w	fp, r3, r1
 8003b8a:	f04f 0200 	mov.w	r2, #0
 8003b8e:	f04f 0300 	mov.w	r3, #0
 8003b92:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003b96:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003b9a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003b9e:	4692      	mov	sl, r2
 8003ba0:	469b      	mov	fp, r3
 8003ba2:	4623      	mov	r3, r4
 8003ba4:	eb1a 0303 	adds.w	r3, sl, r3
 8003ba8:	623b      	str	r3, [r7, #32]
 8003baa:	462b      	mov	r3, r5
 8003bac:	eb4b 0303 	adc.w	r3, fp, r3
 8003bb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003bb2:	f04f 0200 	mov.w	r2, #0
 8003bb6:	f04f 0300 	mov.w	r3, #0
 8003bba:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003bbe:	4629      	mov	r1, r5
 8003bc0:	028b      	lsls	r3, r1, #10
 8003bc2:	4621      	mov	r1, r4
 8003bc4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003bc8:	4621      	mov	r1, r4
 8003bca:	028a      	lsls	r2, r1, #10
 8003bcc:	4610      	mov	r0, r2
 8003bce:	4619      	mov	r1, r3
 8003bd0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	673b      	str	r3, [r7, #112]	@ 0x70
 8003bd8:	677a      	str	r2, [r7, #116]	@ 0x74
 8003bda:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003bde:	f7fc fb6f 	bl	80002c0 <__aeabi_uldivmod>
 8003be2:	4602      	mov	r2, r0
 8003be4:	460b      	mov	r3, r1
 8003be6:	4613      	mov	r3, r2
 8003be8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003bec:	4b41      	ldr	r3, [pc, #260]	@ (8003cf4 <HAL_RCC_GetSysClockFreq+0x354>)
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	0c1b      	lsrs	r3, r3, #16
 8003bf2:	f003 0303 	and.w	r3, r3, #3
 8003bf6:	3301      	adds	r3, #1
 8003bf8:	005b      	lsls	r3, r3, #1
 8003bfa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003bfe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003c02:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003c06:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c0a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003c0e:	e0eb      	b.n	8003de8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c10:	4b38      	ldr	r3, [pc, #224]	@ (8003cf4 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c18:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c1c:	4b35      	ldr	r3, [pc, #212]	@ (8003cf4 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d06b      	beq.n	8003d00 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c28:	4b32      	ldr	r3, [pc, #200]	@ (8003cf4 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	099b      	lsrs	r3, r3, #6
 8003c2e:	2200      	movs	r2, #0
 8003c30:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003c32:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003c34:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003c36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c3a:	663b      	str	r3, [r7, #96]	@ 0x60
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	667b      	str	r3, [r7, #100]	@ 0x64
 8003c40:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003c44:	4622      	mov	r2, r4
 8003c46:	462b      	mov	r3, r5
 8003c48:	f04f 0000 	mov.w	r0, #0
 8003c4c:	f04f 0100 	mov.w	r1, #0
 8003c50:	0159      	lsls	r1, r3, #5
 8003c52:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c56:	0150      	lsls	r0, r2, #5
 8003c58:	4602      	mov	r2, r0
 8003c5a:	460b      	mov	r3, r1
 8003c5c:	4621      	mov	r1, r4
 8003c5e:	1a51      	subs	r1, r2, r1
 8003c60:	61b9      	str	r1, [r7, #24]
 8003c62:	4629      	mov	r1, r5
 8003c64:	eb63 0301 	sbc.w	r3, r3, r1
 8003c68:	61fb      	str	r3, [r7, #28]
 8003c6a:	f04f 0200 	mov.w	r2, #0
 8003c6e:	f04f 0300 	mov.w	r3, #0
 8003c72:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003c76:	4659      	mov	r1, fp
 8003c78:	018b      	lsls	r3, r1, #6
 8003c7a:	4651      	mov	r1, sl
 8003c7c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c80:	4651      	mov	r1, sl
 8003c82:	018a      	lsls	r2, r1, #6
 8003c84:	4651      	mov	r1, sl
 8003c86:	ebb2 0801 	subs.w	r8, r2, r1
 8003c8a:	4659      	mov	r1, fp
 8003c8c:	eb63 0901 	sbc.w	r9, r3, r1
 8003c90:	f04f 0200 	mov.w	r2, #0
 8003c94:	f04f 0300 	mov.w	r3, #0
 8003c98:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c9c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003ca0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ca4:	4690      	mov	r8, r2
 8003ca6:	4699      	mov	r9, r3
 8003ca8:	4623      	mov	r3, r4
 8003caa:	eb18 0303 	adds.w	r3, r8, r3
 8003cae:	613b      	str	r3, [r7, #16]
 8003cb0:	462b      	mov	r3, r5
 8003cb2:	eb49 0303 	adc.w	r3, r9, r3
 8003cb6:	617b      	str	r3, [r7, #20]
 8003cb8:	f04f 0200 	mov.w	r2, #0
 8003cbc:	f04f 0300 	mov.w	r3, #0
 8003cc0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003cc4:	4629      	mov	r1, r5
 8003cc6:	024b      	lsls	r3, r1, #9
 8003cc8:	4621      	mov	r1, r4
 8003cca:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003cce:	4621      	mov	r1, r4
 8003cd0:	024a      	lsls	r2, r1, #9
 8003cd2:	4610      	mov	r0, r2
 8003cd4:	4619      	mov	r1, r3
 8003cd6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003cda:	2200      	movs	r2, #0
 8003cdc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003cde:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003ce0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003ce4:	f7fc faec 	bl	80002c0 <__aeabi_uldivmod>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	460b      	mov	r3, r1
 8003cec:	4613      	mov	r3, r2
 8003cee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003cf2:	e065      	b.n	8003dc0 <HAL_RCC_GetSysClockFreq+0x420>
 8003cf4:	40023800 	.word	0x40023800
 8003cf8:	00f42400 	.word	0x00f42400
 8003cfc:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d00:	4b3d      	ldr	r3, [pc, #244]	@ (8003df8 <HAL_RCC_GetSysClockFreq+0x458>)
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	099b      	lsrs	r3, r3, #6
 8003d06:	2200      	movs	r2, #0
 8003d08:	4618      	mov	r0, r3
 8003d0a:	4611      	mov	r1, r2
 8003d0c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003d10:	653b      	str	r3, [r7, #80]	@ 0x50
 8003d12:	2300      	movs	r3, #0
 8003d14:	657b      	str	r3, [r7, #84]	@ 0x54
 8003d16:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003d1a:	4642      	mov	r2, r8
 8003d1c:	464b      	mov	r3, r9
 8003d1e:	f04f 0000 	mov.w	r0, #0
 8003d22:	f04f 0100 	mov.w	r1, #0
 8003d26:	0159      	lsls	r1, r3, #5
 8003d28:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d2c:	0150      	lsls	r0, r2, #5
 8003d2e:	4602      	mov	r2, r0
 8003d30:	460b      	mov	r3, r1
 8003d32:	4641      	mov	r1, r8
 8003d34:	1a51      	subs	r1, r2, r1
 8003d36:	60b9      	str	r1, [r7, #8]
 8003d38:	4649      	mov	r1, r9
 8003d3a:	eb63 0301 	sbc.w	r3, r3, r1
 8003d3e:	60fb      	str	r3, [r7, #12]
 8003d40:	f04f 0200 	mov.w	r2, #0
 8003d44:	f04f 0300 	mov.w	r3, #0
 8003d48:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003d4c:	4659      	mov	r1, fp
 8003d4e:	018b      	lsls	r3, r1, #6
 8003d50:	4651      	mov	r1, sl
 8003d52:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d56:	4651      	mov	r1, sl
 8003d58:	018a      	lsls	r2, r1, #6
 8003d5a:	4651      	mov	r1, sl
 8003d5c:	1a54      	subs	r4, r2, r1
 8003d5e:	4659      	mov	r1, fp
 8003d60:	eb63 0501 	sbc.w	r5, r3, r1
 8003d64:	f04f 0200 	mov.w	r2, #0
 8003d68:	f04f 0300 	mov.w	r3, #0
 8003d6c:	00eb      	lsls	r3, r5, #3
 8003d6e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d72:	00e2      	lsls	r2, r4, #3
 8003d74:	4614      	mov	r4, r2
 8003d76:	461d      	mov	r5, r3
 8003d78:	4643      	mov	r3, r8
 8003d7a:	18e3      	adds	r3, r4, r3
 8003d7c:	603b      	str	r3, [r7, #0]
 8003d7e:	464b      	mov	r3, r9
 8003d80:	eb45 0303 	adc.w	r3, r5, r3
 8003d84:	607b      	str	r3, [r7, #4]
 8003d86:	f04f 0200 	mov.w	r2, #0
 8003d8a:	f04f 0300 	mov.w	r3, #0
 8003d8e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003d92:	4629      	mov	r1, r5
 8003d94:	028b      	lsls	r3, r1, #10
 8003d96:	4621      	mov	r1, r4
 8003d98:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003d9c:	4621      	mov	r1, r4
 8003d9e:	028a      	lsls	r2, r1, #10
 8003da0:	4610      	mov	r0, r2
 8003da2:	4619      	mov	r1, r3
 8003da4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003da8:	2200      	movs	r2, #0
 8003daa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003dac:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003dae:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003db2:	f7fc fa85 	bl	80002c0 <__aeabi_uldivmod>
 8003db6:	4602      	mov	r2, r0
 8003db8:	460b      	mov	r3, r1
 8003dba:	4613      	mov	r3, r2
 8003dbc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003dc0:	4b0d      	ldr	r3, [pc, #52]	@ (8003df8 <HAL_RCC_GetSysClockFreq+0x458>)
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	0f1b      	lsrs	r3, r3, #28
 8003dc6:	f003 0307 	and.w	r3, r3, #7
 8003dca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003dce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003dd2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003dd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dda:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003dde:	e003      	b.n	8003de8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003de0:	4b06      	ldr	r3, [pc, #24]	@ (8003dfc <HAL_RCC_GetSysClockFreq+0x45c>)
 8003de2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003de6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003de8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	37b8      	adds	r7, #184	@ 0xb8
 8003df0:	46bd      	mov	sp, r7
 8003df2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003df6:	bf00      	nop
 8003df8:	40023800 	.word	0x40023800
 8003dfc:	00f42400 	.word	0x00f42400

08003e00 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b086      	sub	sp, #24
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d101      	bne.n	8003e12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e28d      	b.n	800432e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 0301 	and.w	r3, r3, #1
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	f000 8083 	beq.w	8003f26 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003e20:	4b94      	ldr	r3, [pc, #592]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	f003 030c 	and.w	r3, r3, #12
 8003e28:	2b04      	cmp	r3, #4
 8003e2a:	d019      	beq.n	8003e60 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003e2c:	4b91      	ldr	r3, [pc, #580]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	f003 030c 	and.w	r3, r3, #12
        || \
 8003e34:	2b08      	cmp	r3, #8
 8003e36:	d106      	bne.n	8003e46 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003e38:	4b8e      	ldr	r3, [pc, #568]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e40:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e44:	d00c      	beq.n	8003e60 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e46:	4b8b      	ldr	r3, [pc, #556]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003e4e:	2b0c      	cmp	r3, #12
 8003e50:	d112      	bne.n	8003e78 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e52:	4b88      	ldr	r3, [pc, #544]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e5a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e5e:	d10b      	bne.n	8003e78 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e60:	4b84      	ldr	r3, [pc, #528]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d05b      	beq.n	8003f24 <HAL_RCC_OscConfig+0x124>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d157      	bne.n	8003f24 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e25a      	b.n	800432e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e80:	d106      	bne.n	8003e90 <HAL_RCC_OscConfig+0x90>
 8003e82:	4b7c      	ldr	r3, [pc, #496]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a7b      	ldr	r2, [pc, #492]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003e88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e8c:	6013      	str	r3, [r2, #0]
 8003e8e:	e01d      	b.n	8003ecc <HAL_RCC_OscConfig+0xcc>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e98:	d10c      	bne.n	8003eb4 <HAL_RCC_OscConfig+0xb4>
 8003e9a:	4b76      	ldr	r3, [pc, #472]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a75      	ldr	r2, [pc, #468]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003ea0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ea4:	6013      	str	r3, [r2, #0]
 8003ea6:	4b73      	ldr	r3, [pc, #460]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a72      	ldr	r2, [pc, #456]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003eac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003eb0:	6013      	str	r3, [r2, #0]
 8003eb2:	e00b      	b.n	8003ecc <HAL_RCC_OscConfig+0xcc>
 8003eb4:	4b6f      	ldr	r3, [pc, #444]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a6e      	ldr	r2, [pc, #440]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003eba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ebe:	6013      	str	r3, [r2, #0]
 8003ec0:	4b6c      	ldr	r3, [pc, #432]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a6b      	ldr	r2, [pc, #428]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003ec6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003eca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d013      	beq.n	8003efc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ed4:	f7fd ff6e 	bl	8001db4 <HAL_GetTick>
 8003ed8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eda:	e008      	b.n	8003eee <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003edc:	f7fd ff6a 	bl	8001db4 <HAL_GetTick>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	1ad3      	subs	r3, r2, r3
 8003ee6:	2b64      	cmp	r3, #100	@ 0x64
 8003ee8:	d901      	bls.n	8003eee <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003eea:	2303      	movs	r3, #3
 8003eec:	e21f      	b.n	800432e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eee:	4b61      	ldr	r3, [pc, #388]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d0f0      	beq.n	8003edc <HAL_RCC_OscConfig+0xdc>
 8003efa:	e014      	b.n	8003f26 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003efc:	f7fd ff5a 	bl	8001db4 <HAL_GetTick>
 8003f00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f02:	e008      	b.n	8003f16 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f04:	f7fd ff56 	bl	8001db4 <HAL_GetTick>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	1ad3      	subs	r3, r2, r3
 8003f0e:	2b64      	cmp	r3, #100	@ 0x64
 8003f10:	d901      	bls.n	8003f16 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003f12:	2303      	movs	r3, #3
 8003f14:	e20b      	b.n	800432e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f16:	4b57      	ldr	r3, [pc, #348]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d1f0      	bne.n	8003f04 <HAL_RCC_OscConfig+0x104>
 8003f22:	e000      	b.n	8003f26 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 0302 	and.w	r3, r3, #2
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d06f      	beq.n	8004012 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003f32:	4b50      	ldr	r3, [pc, #320]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	f003 030c 	and.w	r3, r3, #12
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d017      	beq.n	8003f6e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003f3e:	4b4d      	ldr	r3, [pc, #308]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	f003 030c 	and.w	r3, r3, #12
        || \
 8003f46:	2b08      	cmp	r3, #8
 8003f48:	d105      	bne.n	8003f56 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003f4a:	4b4a      	ldr	r3, [pc, #296]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d00b      	beq.n	8003f6e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f56:	4b47      	ldr	r3, [pc, #284]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003f5e:	2b0c      	cmp	r3, #12
 8003f60:	d11c      	bne.n	8003f9c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f62:	4b44      	ldr	r3, [pc, #272]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d116      	bne.n	8003f9c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f6e:	4b41      	ldr	r3, [pc, #260]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f003 0302 	and.w	r3, r3, #2
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d005      	beq.n	8003f86 <HAL_RCC_OscConfig+0x186>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	68db      	ldr	r3, [r3, #12]
 8003f7e:	2b01      	cmp	r3, #1
 8003f80:	d001      	beq.n	8003f86 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	e1d3      	b.n	800432e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f86:	4b3b      	ldr	r3, [pc, #236]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	691b      	ldr	r3, [r3, #16]
 8003f92:	00db      	lsls	r3, r3, #3
 8003f94:	4937      	ldr	r1, [pc, #220]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003f96:	4313      	orrs	r3, r2
 8003f98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f9a:	e03a      	b.n	8004012 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	68db      	ldr	r3, [r3, #12]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d020      	beq.n	8003fe6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fa4:	4b34      	ldr	r3, [pc, #208]	@ (8004078 <HAL_RCC_OscConfig+0x278>)
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003faa:	f7fd ff03 	bl	8001db4 <HAL_GetTick>
 8003fae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fb0:	e008      	b.n	8003fc4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fb2:	f7fd feff 	bl	8001db4 <HAL_GetTick>
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	1ad3      	subs	r3, r2, r3
 8003fbc:	2b02      	cmp	r3, #2
 8003fbe:	d901      	bls.n	8003fc4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003fc0:	2303      	movs	r3, #3
 8003fc2:	e1b4      	b.n	800432e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fc4:	4b2b      	ldr	r3, [pc, #172]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 0302 	and.w	r3, r3, #2
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d0f0      	beq.n	8003fb2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fd0:	4b28      	ldr	r3, [pc, #160]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	691b      	ldr	r3, [r3, #16]
 8003fdc:	00db      	lsls	r3, r3, #3
 8003fde:	4925      	ldr	r1, [pc, #148]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	600b      	str	r3, [r1, #0]
 8003fe4:	e015      	b.n	8004012 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003fe6:	4b24      	ldr	r3, [pc, #144]	@ (8004078 <HAL_RCC_OscConfig+0x278>)
 8003fe8:	2200      	movs	r2, #0
 8003fea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fec:	f7fd fee2 	bl	8001db4 <HAL_GetTick>
 8003ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ff2:	e008      	b.n	8004006 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ff4:	f7fd fede 	bl	8001db4 <HAL_GetTick>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	2b02      	cmp	r3, #2
 8004000:	d901      	bls.n	8004006 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	e193      	b.n	800432e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004006:	4b1b      	ldr	r3, [pc, #108]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 0302 	and.w	r3, r3, #2
 800400e:	2b00      	cmp	r3, #0
 8004010:	d1f0      	bne.n	8003ff4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f003 0308 	and.w	r3, r3, #8
 800401a:	2b00      	cmp	r3, #0
 800401c:	d036      	beq.n	800408c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	695b      	ldr	r3, [r3, #20]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d016      	beq.n	8004054 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004026:	4b15      	ldr	r3, [pc, #84]	@ (800407c <HAL_RCC_OscConfig+0x27c>)
 8004028:	2201      	movs	r2, #1
 800402a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800402c:	f7fd fec2 	bl	8001db4 <HAL_GetTick>
 8004030:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004032:	e008      	b.n	8004046 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004034:	f7fd febe 	bl	8001db4 <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	2b02      	cmp	r3, #2
 8004040:	d901      	bls.n	8004046 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004042:	2303      	movs	r3, #3
 8004044:	e173      	b.n	800432e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004046:	4b0b      	ldr	r3, [pc, #44]	@ (8004074 <HAL_RCC_OscConfig+0x274>)
 8004048:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800404a:	f003 0302 	and.w	r3, r3, #2
 800404e:	2b00      	cmp	r3, #0
 8004050:	d0f0      	beq.n	8004034 <HAL_RCC_OscConfig+0x234>
 8004052:	e01b      	b.n	800408c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004054:	4b09      	ldr	r3, [pc, #36]	@ (800407c <HAL_RCC_OscConfig+0x27c>)
 8004056:	2200      	movs	r2, #0
 8004058:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800405a:	f7fd feab 	bl	8001db4 <HAL_GetTick>
 800405e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004060:	e00e      	b.n	8004080 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004062:	f7fd fea7 	bl	8001db4 <HAL_GetTick>
 8004066:	4602      	mov	r2, r0
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	1ad3      	subs	r3, r2, r3
 800406c:	2b02      	cmp	r3, #2
 800406e:	d907      	bls.n	8004080 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004070:	2303      	movs	r3, #3
 8004072:	e15c      	b.n	800432e <HAL_RCC_OscConfig+0x52e>
 8004074:	40023800 	.word	0x40023800
 8004078:	42470000 	.word	0x42470000
 800407c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004080:	4b8a      	ldr	r3, [pc, #552]	@ (80042ac <HAL_RCC_OscConfig+0x4ac>)
 8004082:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004084:	f003 0302 	and.w	r3, r3, #2
 8004088:	2b00      	cmp	r3, #0
 800408a:	d1ea      	bne.n	8004062 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f003 0304 	and.w	r3, r3, #4
 8004094:	2b00      	cmp	r3, #0
 8004096:	f000 8097 	beq.w	80041c8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800409a:	2300      	movs	r3, #0
 800409c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800409e:	4b83      	ldr	r3, [pc, #524]	@ (80042ac <HAL_RCC_OscConfig+0x4ac>)
 80040a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d10f      	bne.n	80040ca <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040aa:	2300      	movs	r3, #0
 80040ac:	60bb      	str	r3, [r7, #8]
 80040ae:	4b7f      	ldr	r3, [pc, #508]	@ (80042ac <HAL_RCC_OscConfig+0x4ac>)
 80040b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b2:	4a7e      	ldr	r2, [pc, #504]	@ (80042ac <HAL_RCC_OscConfig+0x4ac>)
 80040b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80040ba:	4b7c      	ldr	r3, [pc, #496]	@ (80042ac <HAL_RCC_OscConfig+0x4ac>)
 80040bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040c2:	60bb      	str	r3, [r7, #8]
 80040c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040c6:	2301      	movs	r3, #1
 80040c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040ca:	4b79      	ldr	r3, [pc, #484]	@ (80042b0 <HAL_RCC_OscConfig+0x4b0>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d118      	bne.n	8004108 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040d6:	4b76      	ldr	r3, [pc, #472]	@ (80042b0 <HAL_RCC_OscConfig+0x4b0>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a75      	ldr	r2, [pc, #468]	@ (80042b0 <HAL_RCC_OscConfig+0x4b0>)
 80040dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040e2:	f7fd fe67 	bl	8001db4 <HAL_GetTick>
 80040e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040e8:	e008      	b.n	80040fc <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040ea:	f7fd fe63 	bl	8001db4 <HAL_GetTick>
 80040ee:	4602      	mov	r2, r0
 80040f0:	693b      	ldr	r3, [r7, #16]
 80040f2:	1ad3      	subs	r3, r2, r3
 80040f4:	2b02      	cmp	r3, #2
 80040f6:	d901      	bls.n	80040fc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80040f8:	2303      	movs	r3, #3
 80040fa:	e118      	b.n	800432e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040fc:	4b6c      	ldr	r3, [pc, #432]	@ (80042b0 <HAL_RCC_OscConfig+0x4b0>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004104:	2b00      	cmp	r3, #0
 8004106:	d0f0      	beq.n	80040ea <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	689b      	ldr	r3, [r3, #8]
 800410c:	2b01      	cmp	r3, #1
 800410e:	d106      	bne.n	800411e <HAL_RCC_OscConfig+0x31e>
 8004110:	4b66      	ldr	r3, [pc, #408]	@ (80042ac <HAL_RCC_OscConfig+0x4ac>)
 8004112:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004114:	4a65      	ldr	r2, [pc, #404]	@ (80042ac <HAL_RCC_OscConfig+0x4ac>)
 8004116:	f043 0301 	orr.w	r3, r3, #1
 800411a:	6713      	str	r3, [r2, #112]	@ 0x70
 800411c:	e01c      	b.n	8004158 <HAL_RCC_OscConfig+0x358>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	2b05      	cmp	r3, #5
 8004124:	d10c      	bne.n	8004140 <HAL_RCC_OscConfig+0x340>
 8004126:	4b61      	ldr	r3, [pc, #388]	@ (80042ac <HAL_RCC_OscConfig+0x4ac>)
 8004128:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800412a:	4a60      	ldr	r2, [pc, #384]	@ (80042ac <HAL_RCC_OscConfig+0x4ac>)
 800412c:	f043 0304 	orr.w	r3, r3, #4
 8004130:	6713      	str	r3, [r2, #112]	@ 0x70
 8004132:	4b5e      	ldr	r3, [pc, #376]	@ (80042ac <HAL_RCC_OscConfig+0x4ac>)
 8004134:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004136:	4a5d      	ldr	r2, [pc, #372]	@ (80042ac <HAL_RCC_OscConfig+0x4ac>)
 8004138:	f043 0301 	orr.w	r3, r3, #1
 800413c:	6713      	str	r3, [r2, #112]	@ 0x70
 800413e:	e00b      	b.n	8004158 <HAL_RCC_OscConfig+0x358>
 8004140:	4b5a      	ldr	r3, [pc, #360]	@ (80042ac <HAL_RCC_OscConfig+0x4ac>)
 8004142:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004144:	4a59      	ldr	r2, [pc, #356]	@ (80042ac <HAL_RCC_OscConfig+0x4ac>)
 8004146:	f023 0301 	bic.w	r3, r3, #1
 800414a:	6713      	str	r3, [r2, #112]	@ 0x70
 800414c:	4b57      	ldr	r3, [pc, #348]	@ (80042ac <HAL_RCC_OscConfig+0x4ac>)
 800414e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004150:	4a56      	ldr	r2, [pc, #344]	@ (80042ac <HAL_RCC_OscConfig+0x4ac>)
 8004152:	f023 0304 	bic.w	r3, r3, #4
 8004156:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d015      	beq.n	800418c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004160:	f7fd fe28 	bl	8001db4 <HAL_GetTick>
 8004164:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004166:	e00a      	b.n	800417e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004168:	f7fd fe24 	bl	8001db4 <HAL_GetTick>
 800416c:	4602      	mov	r2, r0
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	1ad3      	subs	r3, r2, r3
 8004172:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004176:	4293      	cmp	r3, r2
 8004178:	d901      	bls.n	800417e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	e0d7      	b.n	800432e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800417e:	4b4b      	ldr	r3, [pc, #300]	@ (80042ac <HAL_RCC_OscConfig+0x4ac>)
 8004180:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004182:	f003 0302 	and.w	r3, r3, #2
 8004186:	2b00      	cmp	r3, #0
 8004188:	d0ee      	beq.n	8004168 <HAL_RCC_OscConfig+0x368>
 800418a:	e014      	b.n	80041b6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800418c:	f7fd fe12 	bl	8001db4 <HAL_GetTick>
 8004190:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004192:	e00a      	b.n	80041aa <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004194:	f7fd fe0e 	bl	8001db4 <HAL_GetTick>
 8004198:	4602      	mov	r2, r0
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d901      	bls.n	80041aa <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80041a6:	2303      	movs	r3, #3
 80041a8:	e0c1      	b.n	800432e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041aa:	4b40      	ldr	r3, [pc, #256]	@ (80042ac <HAL_RCC_OscConfig+0x4ac>)
 80041ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041ae:	f003 0302 	and.w	r3, r3, #2
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d1ee      	bne.n	8004194 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80041b6:	7dfb      	ldrb	r3, [r7, #23]
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d105      	bne.n	80041c8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041bc:	4b3b      	ldr	r3, [pc, #236]	@ (80042ac <HAL_RCC_OscConfig+0x4ac>)
 80041be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c0:	4a3a      	ldr	r2, [pc, #232]	@ (80042ac <HAL_RCC_OscConfig+0x4ac>)
 80041c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041c6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	699b      	ldr	r3, [r3, #24]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	f000 80ad 	beq.w	800432c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80041d2:	4b36      	ldr	r3, [pc, #216]	@ (80042ac <HAL_RCC_OscConfig+0x4ac>)
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	f003 030c 	and.w	r3, r3, #12
 80041da:	2b08      	cmp	r3, #8
 80041dc:	d060      	beq.n	80042a0 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	699b      	ldr	r3, [r3, #24]
 80041e2:	2b02      	cmp	r3, #2
 80041e4:	d145      	bne.n	8004272 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041e6:	4b33      	ldr	r3, [pc, #204]	@ (80042b4 <HAL_RCC_OscConfig+0x4b4>)
 80041e8:	2200      	movs	r2, #0
 80041ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041ec:	f7fd fde2 	bl	8001db4 <HAL_GetTick>
 80041f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041f2:	e008      	b.n	8004206 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041f4:	f7fd fdde 	bl	8001db4 <HAL_GetTick>
 80041f8:	4602      	mov	r2, r0
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	1ad3      	subs	r3, r2, r3
 80041fe:	2b02      	cmp	r3, #2
 8004200:	d901      	bls.n	8004206 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004202:	2303      	movs	r3, #3
 8004204:	e093      	b.n	800432e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004206:	4b29      	ldr	r3, [pc, #164]	@ (80042ac <HAL_RCC_OscConfig+0x4ac>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800420e:	2b00      	cmp	r3, #0
 8004210:	d1f0      	bne.n	80041f4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	69da      	ldr	r2, [r3, #28]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6a1b      	ldr	r3, [r3, #32]
 800421a:	431a      	orrs	r2, r3
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004220:	019b      	lsls	r3, r3, #6
 8004222:	431a      	orrs	r2, r3
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004228:	085b      	lsrs	r3, r3, #1
 800422a:	3b01      	subs	r3, #1
 800422c:	041b      	lsls	r3, r3, #16
 800422e:	431a      	orrs	r2, r3
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004234:	061b      	lsls	r3, r3, #24
 8004236:	431a      	orrs	r2, r3
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800423c:	071b      	lsls	r3, r3, #28
 800423e:	491b      	ldr	r1, [pc, #108]	@ (80042ac <HAL_RCC_OscConfig+0x4ac>)
 8004240:	4313      	orrs	r3, r2
 8004242:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004244:	4b1b      	ldr	r3, [pc, #108]	@ (80042b4 <HAL_RCC_OscConfig+0x4b4>)
 8004246:	2201      	movs	r2, #1
 8004248:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800424a:	f7fd fdb3 	bl	8001db4 <HAL_GetTick>
 800424e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004250:	e008      	b.n	8004264 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004252:	f7fd fdaf 	bl	8001db4 <HAL_GetTick>
 8004256:	4602      	mov	r2, r0
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	1ad3      	subs	r3, r2, r3
 800425c:	2b02      	cmp	r3, #2
 800425e:	d901      	bls.n	8004264 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004260:	2303      	movs	r3, #3
 8004262:	e064      	b.n	800432e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004264:	4b11      	ldr	r3, [pc, #68]	@ (80042ac <HAL_RCC_OscConfig+0x4ac>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800426c:	2b00      	cmp	r3, #0
 800426e:	d0f0      	beq.n	8004252 <HAL_RCC_OscConfig+0x452>
 8004270:	e05c      	b.n	800432c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004272:	4b10      	ldr	r3, [pc, #64]	@ (80042b4 <HAL_RCC_OscConfig+0x4b4>)
 8004274:	2200      	movs	r2, #0
 8004276:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004278:	f7fd fd9c 	bl	8001db4 <HAL_GetTick>
 800427c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800427e:	e008      	b.n	8004292 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004280:	f7fd fd98 	bl	8001db4 <HAL_GetTick>
 8004284:	4602      	mov	r2, r0
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	1ad3      	subs	r3, r2, r3
 800428a:	2b02      	cmp	r3, #2
 800428c:	d901      	bls.n	8004292 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800428e:	2303      	movs	r3, #3
 8004290:	e04d      	b.n	800432e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004292:	4b06      	ldr	r3, [pc, #24]	@ (80042ac <HAL_RCC_OscConfig+0x4ac>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800429a:	2b00      	cmp	r3, #0
 800429c:	d1f0      	bne.n	8004280 <HAL_RCC_OscConfig+0x480>
 800429e:	e045      	b.n	800432c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	699b      	ldr	r3, [r3, #24]
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d107      	bne.n	80042b8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	e040      	b.n	800432e <HAL_RCC_OscConfig+0x52e>
 80042ac:	40023800 	.word	0x40023800
 80042b0:	40007000 	.word	0x40007000
 80042b4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80042b8:	4b1f      	ldr	r3, [pc, #124]	@ (8004338 <HAL_RCC_OscConfig+0x538>)
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	699b      	ldr	r3, [r3, #24]
 80042c2:	2b01      	cmp	r3, #1
 80042c4:	d030      	beq.n	8004328 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042d0:	429a      	cmp	r2, r3
 80042d2:	d129      	bne.n	8004328 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042de:	429a      	cmp	r2, r3
 80042e0:	d122      	bne.n	8004328 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80042e2:	68fa      	ldr	r2, [r7, #12]
 80042e4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80042e8:	4013      	ands	r3, r2
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80042ee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d119      	bne.n	8004328 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042fe:	085b      	lsrs	r3, r3, #1
 8004300:	3b01      	subs	r3, #1
 8004302:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004304:	429a      	cmp	r2, r3
 8004306:	d10f      	bne.n	8004328 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004312:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004314:	429a      	cmp	r2, r3
 8004316:	d107      	bne.n	8004328 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004322:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004324:	429a      	cmp	r2, r3
 8004326:	d001      	beq.n	800432c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	e000      	b.n	800432e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800432c:	2300      	movs	r3, #0
}
 800432e:	4618      	mov	r0, r3
 8004330:	3718      	adds	r7, #24
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}
 8004336:	bf00      	nop
 8004338:	40023800 	.word	0x40023800

0800433c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b082      	sub	sp, #8
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d101      	bne.n	800434e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	e041      	b.n	80043d2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004354:	b2db      	uxtb	r3, r3
 8004356:	2b00      	cmp	r3, #0
 8004358:	d106      	bne.n	8004368 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2200      	movs	r2, #0
 800435e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f7fd fae8 	bl	8001938 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2202      	movs	r2, #2
 800436c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	3304      	adds	r3, #4
 8004378:	4619      	mov	r1, r3
 800437a:	4610      	mov	r0, r2
 800437c:	f000 f9b6 	bl	80046ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2201      	movs	r2, #1
 8004384:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2201      	movs	r2, #1
 800438c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2201      	movs	r2, #1
 8004394:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2201      	movs	r2, #1
 800439c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2201      	movs	r2, #1
 80043a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2201      	movs	r2, #1
 80043b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2201      	movs	r2, #1
 80043c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2201      	movs	r2, #1
 80043cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80043d0:	2300      	movs	r3, #0
}
 80043d2:	4618      	mov	r0, r3
 80043d4:	3708      	adds	r7, #8
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bd80      	pop	{r7, pc}
	...

080043dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80043dc:	b480      	push	{r7}
 80043de:	b085      	sub	sp, #20
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043ea:	b2db      	uxtb	r3, r3
 80043ec:	2b01      	cmp	r3, #1
 80043ee:	d001      	beq.n	80043f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e04e      	b.n	8004492 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2202      	movs	r2, #2
 80043f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	68da      	ldr	r2, [r3, #12]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f042 0201 	orr.w	r2, r2, #1
 800440a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a23      	ldr	r2, [pc, #140]	@ (80044a0 <HAL_TIM_Base_Start_IT+0xc4>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d022      	beq.n	800445c <HAL_TIM_Base_Start_IT+0x80>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800441e:	d01d      	beq.n	800445c <HAL_TIM_Base_Start_IT+0x80>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a1f      	ldr	r2, [pc, #124]	@ (80044a4 <HAL_TIM_Base_Start_IT+0xc8>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d018      	beq.n	800445c <HAL_TIM_Base_Start_IT+0x80>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a1e      	ldr	r2, [pc, #120]	@ (80044a8 <HAL_TIM_Base_Start_IT+0xcc>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d013      	beq.n	800445c <HAL_TIM_Base_Start_IT+0x80>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a1c      	ldr	r2, [pc, #112]	@ (80044ac <HAL_TIM_Base_Start_IT+0xd0>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d00e      	beq.n	800445c <HAL_TIM_Base_Start_IT+0x80>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a1b      	ldr	r2, [pc, #108]	@ (80044b0 <HAL_TIM_Base_Start_IT+0xd4>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d009      	beq.n	800445c <HAL_TIM_Base_Start_IT+0x80>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a19      	ldr	r2, [pc, #100]	@ (80044b4 <HAL_TIM_Base_Start_IT+0xd8>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d004      	beq.n	800445c <HAL_TIM_Base_Start_IT+0x80>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a18      	ldr	r2, [pc, #96]	@ (80044b8 <HAL_TIM_Base_Start_IT+0xdc>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d111      	bne.n	8004480 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	689b      	ldr	r3, [r3, #8]
 8004462:	f003 0307 	and.w	r3, r3, #7
 8004466:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2b06      	cmp	r3, #6
 800446c:	d010      	beq.n	8004490 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	681a      	ldr	r2, [r3, #0]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f042 0201 	orr.w	r2, r2, #1
 800447c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800447e:	e007      	b.n	8004490 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f042 0201 	orr.w	r2, r2, #1
 800448e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004490:	2300      	movs	r3, #0
}
 8004492:	4618      	mov	r0, r3
 8004494:	3714      	adds	r7, #20
 8004496:	46bd      	mov	sp, r7
 8004498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449c:	4770      	bx	lr
 800449e:	bf00      	nop
 80044a0:	40010000 	.word	0x40010000
 80044a4:	40000400 	.word	0x40000400
 80044a8:	40000800 	.word	0x40000800
 80044ac:	40000c00 	.word	0x40000c00
 80044b0:	40010400 	.word	0x40010400
 80044b4:	40014000 	.word	0x40014000
 80044b8:	40001800 	.word	0x40001800

080044bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b084      	sub	sp, #16
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	68db      	ldr	r3, [r3, #12]
 80044ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	691b      	ldr	r3, [r3, #16]
 80044d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	f003 0302 	and.w	r3, r3, #2
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d020      	beq.n	8004520 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	f003 0302 	and.w	r3, r3, #2
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d01b      	beq.n	8004520 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f06f 0202 	mvn.w	r2, #2
 80044f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2201      	movs	r2, #1
 80044f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	699b      	ldr	r3, [r3, #24]
 80044fe:	f003 0303 	and.w	r3, r3, #3
 8004502:	2b00      	cmp	r3, #0
 8004504:	d003      	beq.n	800450e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	f000 f8d2 	bl	80046b0 <HAL_TIM_IC_CaptureCallback>
 800450c:	e005      	b.n	800451a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f000 f8c4 	bl	800469c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004514:	6878      	ldr	r0, [r7, #4]
 8004516:	f000 f8d5 	bl	80046c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2200      	movs	r2, #0
 800451e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	f003 0304 	and.w	r3, r3, #4
 8004526:	2b00      	cmp	r3, #0
 8004528:	d020      	beq.n	800456c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	f003 0304 	and.w	r3, r3, #4
 8004530:	2b00      	cmp	r3, #0
 8004532:	d01b      	beq.n	800456c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f06f 0204 	mvn.w	r2, #4
 800453c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2202      	movs	r2, #2
 8004542:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	699b      	ldr	r3, [r3, #24]
 800454a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800454e:	2b00      	cmp	r3, #0
 8004550:	d003      	beq.n	800455a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 f8ac 	bl	80046b0 <HAL_TIM_IC_CaptureCallback>
 8004558:	e005      	b.n	8004566 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800455a:	6878      	ldr	r0, [r7, #4]
 800455c:	f000 f89e 	bl	800469c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004560:	6878      	ldr	r0, [r7, #4]
 8004562:	f000 f8af 	bl	80046c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2200      	movs	r2, #0
 800456a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	f003 0308 	and.w	r3, r3, #8
 8004572:	2b00      	cmp	r3, #0
 8004574:	d020      	beq.n	80045b8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	f003 0308 	and.w	r3, r3, #8
 800457c:	2b00      	cmp	r3, #0
 800457e:	d01b      	beq.n	80045b8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f06f 0208 	mvn.w	r2, #8
 8004588:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2204      	movs	r2, #4
 800458e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	69db      	ldr	r3, [r3, #28]
 8004596:	f003 0303 	and.w	r3, r3, #3
 800459a:	2b00      	cmp	r3, #0
 800459c:	d003      	beq.n	80045a6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f000 f886 	bl	80046b0 <HAL_TIM_IC_CaptureCallback>
 80045a4:	e005      	b.n	80045b2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	f000 f878 	bl	800469c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045ac:	6878      	ldr	r0, [r7, #4]
 80045ae:	f000 f889 	bl	80046c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2200      	movs	r2, #0
 80045b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	f003 0310 	and.w	r3, r3, #16
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d020      	beq.n	8004604 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	f003 0310 	and.w	r3, r3, #16
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d01b      	beq.n	8004604 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f06f 0210 	mvn.w	r2, #16
 80045d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2208      	movs	r2, #8
 80045da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	69db      	ldr	r3, [r3, #28]
 80045e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d003      	beq.n	80045f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f000 f860 	bl	80046b0 <HAL_TIM_IC_CaptureCallback>
 80045f0:	e005      	b.n	80045fe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045f2:	6878      	ldr	r0, [r7, #4]
 80045f4:	f000 f852 	bl	800469c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	f000 f863 	bl	80046c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2200      	movs	r2, #0
 8004602:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	f003 0301 	and.w	r3, r3, #1
 800460a:	2b00      	cmp	r3, #0
 800460c:	d00c      	beq.n	8004628 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	f003 0301 	and.w	r3, r3, #1
 8004614:	2b00      	cmp	r3, #0
 8004616:	d007      	beq.n	8004628 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f06f 0201 	mvn.w	r2, #1
 8004620:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f7fc fab0 	bl	8000b88 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800462e:	2b00      	cmp	r3, #0
 8004630:	d00c      	beq.n	800464c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004638:	2b00      	cmp	r3, #0
 800463a:	d007      	beq.n	800464c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004644:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	f000 f97c 	bl	8004944 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004652:	2b00      	cmp	r3, #0
 8004654:	d00c      	beq.n	8004670 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800465c:	2b00      	cmp	r3, #0
 800465e:	d007      	beq.n	8004670 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004668:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f000 f834 	bl	80046d8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	f003 0320 	and.w	r3, r3, #32
 8004676:	2b00      	cmp	r3, #0
 8004678:	d00c      	beq.n	8004694 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	f003 0320 	and.w	r3, r3, #32
 8004680:	2b00      	cmp	r3, #0
 8004682:	d007      	beq.n	8004694 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f06f 0220 	mvn.w	r2, #32
 800468c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f000 f94e 	bl	8004930 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004694:	bf00      	nop
 8004696:	3710      	adds	r7, #16
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}

0800469c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800469c:	b480      	push	{r7}
 800469e:	b083      	sub	sp, #12
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80046a4:	bf00      	nop
 80046a6:	370c      	adds	r7, #12
 80046a8:	46bd      	mov	sp, r7
 80046aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ae:	4770      	bx	lr

080046b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b083      	sub	sp, #12
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80046b8:	bf00      	nop
 80046ba:	370c      	adds	r7, #12
 80046bc:	46bd      	mov	sp, r7
 80046be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c2:	4770      	bx	lr

080046c4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046cc:	bf00      	nop
 80046ce:	370c      	adds	r7, #12
 80046d0:	46bd      	mov	sp, r7
 80046d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d6:	4770      	bx	lr

080046d8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046d8:	b480      	push	{r7}
 80046da:	b083      	sub	sp, #12
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046e0:	bf00      	nop
 80046e2:	370c      	adds	r7, #12
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr

080046ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b085      	sub	sp, #20
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
 80046f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a43      	ldr	r2, [pc, #268]	@ (800480c <TIM_Base_SetConfig+0x120>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d013      	beq.n	800472c <TIM_Base_SetConfig+0x40>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800470a:	d00f      	beq.n	800472c <TIM_Base_SetConfig+0x40>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	4a40      	ldr	r2, [pc, #256]	@ (8004810 <TIM_Base_SetConfig+0x124>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d00b      	beq.n	800472c <TIM_Base_SetConfig+0x40>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	4a3f      	ldr	r2, [pc, #252]	@ (8004814 <TIM_Base_SetConfig+0x128>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d007      	beq.n	800472c <TIM_Base_SetConfig+0x40>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	4a3e      	ldr	r2, [pc, #248]	@ (8004818 <TIM_Base_SetConfig+0x12c>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d003      	beq.n	800472c <TIM_Base_SetConfig+0x40>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	4a3d      	ldr	r2, [pc, #244]	@ (800481c <TIM_Base_SetConfig+0x130>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d108      	bne.n	800473e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004732:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	68fa      	ldr	r2, [r7, #12]
 800473a:	4313      	orrs	r3, r2
 800473c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a32      	ldr	r2, [pc, #200]	@ (800480c <TIM_Base_SetConfig+0x120>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d02b      	beq.n	800479e <TIM_Base_SetConfig+0xb2>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800474c:	d027      	beq.n	800479e <TIM_Base_SetConfig+0xb2>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a2f      	ldr	r2, [pc, #188]	@ (8004810 <TIM_Base_SetConfig+0x124>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d023      	beq.n	800479e <TIM_Base_SetConfig+0xb2>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a2e      	ldr	r2, [pc, #184]	@ (8004814 <TIM_Base_SetConfig+0x128>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d01f      	beq.n	800479e <TIM_Base_SetConfig+0xb2>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	4a2d      	ldr	r2, [pc, #180]	@ (8004818 <TIM_Base_SetConfig+0x12c>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d01b      	beq.n	800479e <TIM_Base_SetConfig+0xb2>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	4a2c      	ldr	r2, [pc, #176]	@ (800481c <TIM_Base_SetConfig+0x130>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d017      	beq.n	800479e <TIM_Base_SetConfig+0xb2>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	4a2b      	ldr	r2, [pc, #172]	@ (8004820 <TIM_Base_SetConfig+0x134>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d013      	beq.n	800479e <TIM_Base_SetConfig+0xb2>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	4a2a      	ldr	r2, [pc, #168]	@ (8004824 <TIM_Base_SetConfig+0x138>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d00f      	beq.n	800479e <TIM_Base_SetConfig+0xb2>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	4a29      	ldr	r2, [pc, #164]	@ (8004828 <TIM_Base_SetConfig+0x13c>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d00b      	beq.n	800479e <TIM_Base_SetConfig+0xb2>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	4a28      	ldr	r2, [pc, #160]	@ (800482c <TIM_Base_SetConfig+0x140>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d007      	beq.n	800479e <TIM_Base_SetConfig+0xb2>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	4a27      	ldr	r2, [pc, #156]	@ (8004830 <TIM_Base_SetConfig+0x144>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d003      	beq.n	800479e <TIM_Base_SetConfig+0xb2>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	4a26      	ldr	r2, [pc, #152]	@ (8004834 <TIM_Base_SetConfig+0x148>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d108      	bne.n	80047b0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	68db      	ldr	r3, [r3, #12]
 80047aa:	68fa      	ldr	r2, [r7, #12]
 80047ac:	4313      	orrs	r3, r2
 80047ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	695b      	ldr	r3, [r3, #20]
 80047ba:	4313      	orrs	r3, r2
 80047bc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	689a      	ldr	r2, [r3, #8]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	681a      	ldr	r2, [r3, #0]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	4a0e      	ldr	r2, [pc, #56]	@ (800480c <TIM_Base_SetConfig+0x120>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d003      	beq.n	80047de <TIM_Base_SetConfig+0xf2>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	4a10      	ldr	r2, [pc, #64]	@ (800481c <TIM_Base_SetConfig+0x130>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d103      	bne.n	80047e6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	691a      	ldr	r2, [r3, #16]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f043 0204 	orr.w	r2, r3, #4
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2201      	movs	r2, #1
 80047f6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	68fa      	ldr	r2, [r7, #12]
 80047fc:	601a      	str	r2, [r3, #0]
}
 80047fe:	bf00      	nop
 8004800:	3714      	adds	r7, #20
 8004802:	46bd      	mov	sp, r7
 8004804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004808:	4770      	bx	lr
 800480a:	bf00      	nop
 800480c:	40010000 	.word	0x40010000
 8004810:	40000400 	.word	0x40000400
 8004814:	40000800 	.word	0x40000800
 8004818:	40000c00 	.word	0x40000c00
 800481c:	40010400 	.word	0x40010400
 8004820:	40014000 	.word	0x40014000
 8004824:	40014400 	.word	0x40014400
 8004828:	40014800 	.word	0x40014800
 800482c:	40001800 	.word	0x40001800
 8004830:	40001c00 	.word	0x40001c00
 8004834:	40002000 	.word	0x40002000

08004838 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004838:	b480      	push	{r7}
 800483a:	b085      	sub	sp, #20
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
 8004840:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004848:	2b01      	cmp	r3, #1
 800484a:	d101      	bne.n	8004850 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800484c:	2302      	movs	r3, #2
 800484e:	e05a      	b.n	8004906 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2201      	movs	r2, #1
 8004854:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2202      	movs	r2, #2
 800485c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004876:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	68fa      	ldr	r2, [r7, #12]
 800487e:	4313      	orrs	r3, r2
 8004880:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	68fa      	ldr	r2, [r7, #12]
 8004888:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a21      	ldr	r2, [pc, #132]	@ (8004914 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d022      	beq.n	80048da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800489c:	d01d      	beq.n	80048da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4a1d      	ldr	r2, [pc, #116]	@ (8004918 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d018      	beq.n	80048da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a1b      	ldr	r2, [pc, #108]	@ (800491c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d013      	beq.n	80048da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a1a      	ldr	r2, [pc, #104]	@ (8004920 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d00e      	beq.n	80048da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a18      	ldr	r2, [pc, #96]	@ (8004924 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d009      	beq.n	80048da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4a17      	ldr	r2, [pc, #92]	@ (8004928 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d004      	beq.n	80048da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4a15      	ldr	r2, [pc, #84]	@ (800492c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d10c      	bne.n	80048f4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80048da:	68bb      	ldr	r3, [r7, #8]
 80048dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80048e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	68ba      	ldr	r2, [r7, #8]
 80048e8:	4313      	orrs	r3, r2
 80048ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	68ba      	ldr	r2, [r7, #8]
 80048f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2201      	movs	r2, #1
 80048f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2200      	movs	r2, #0
 8004900:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004904:	2300      	movs	r3, #0
}
 8004906:	4618      	mov	r0, r3
 8004908:	3714      	adds	r7, #20
 800490a:	46bd      	mov	sp, r7
 800490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004910:	4770      	bx	lr
 8004912:	bf00      	nop
 8004914:	40010000 	.word	0x40010000
 8004918:	40000400 	.word	0x40000400
 800491c:	40000800 	.word	0x40000800
 8004920:	40000c00 	.word	0x40000c00
 8004924:	40010400 	.word	0x40010400
 8004928:	40014000 	.word	0x40014000
 800492c:	40001800 	.word	0x40001800

08004930 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004930:	b480      	push	{r7}
 8004932:	b083      	sub	sp, #12
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004938:	bf00      	nop
 800493a:	370c      	adds	r7, #12
 800493c:	46bd      	mov	sp, r7
 800493e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004942:	4770      	bx	lr

08004944 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004944:	b480      	push	{r7}
 8004946:	b083      	sub	sp, #12
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800494c:	bf00      	nop
 800494e:	370c      	adds	r7, #12
 8004950:	46bd      	mov	sp, r7
 8004952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004956:	4770      	bx	lr

08004958 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b082      	sub	sp, #8
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d101      	bne.n	800496a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004966:	2301      	movs	r3, #1
 8004968:	e042      	b.n	80049f0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004970:	b2db      	uxtb	r3, r3
 8004972:	2b00      	cmp	r3, #0
 8004974:	d106      	bne.n	8004984 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2200      	movs	r2, #0
 800497a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	f7fd f802 	bl	8001988 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2224      	movs	r2, #36	@ 0x24
 8004988:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	68da      	ldr	r2, [r3, #12]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800499a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800499c:	6878      	ldr	r0, [r7, #4]
 800499e:	f000 fea1 	bl	80056e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	691a      	ldr	r2, [r3, #16]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80049b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	695a      	ldr	r2, [r3, #20]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80049c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	68da      	ldr	r2, [r3, #12]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80049d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2200      	movs	r2, #0
 80049d6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2220      	movs	r2, #32
 80049dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2220      	movs	r2, #32
 80049e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2200      	movs	r2, #0
 80049ec:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80049ee:	2300      	movs	r3, #0
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	3708      	adds	r7, #8
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}

080049f8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b08a      	sub	sp, #40	@ 0x28
 80049fc:	af02      	add	r7, sp, #8
 80049fe:	60f8      	str	r0, [r7, #12]
 8004a00:	60b9      	str	r1, [r7, #8]
 8004a02:	603b      	str	r3, [r7, #0]
 8004a04:	4613      	mov	r3, r2
 8004a06:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a12:	b2db      	uxtb	r3, r3
 8004a14:	2b20      	cmp	r3, #32
 8004a16:	d175      	bne.n	8004b04 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d002      	beq.n	8004a24 <HAL_UART_Transmit+0x2c>
 8004a1e:	88fb      	ldrh	r3, [r7, #6]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d101      	bne.n	8004a28 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004a24:	2301      	movs	r3, #1
 8004a26:	e06e      	b.n	8004b06 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2221      	movs	r2, #33	@ 0x21
 8004a32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a36:	f7fd f9bd 	bl	8001db4 <HAL_GetTick>
 8004a3a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	88fa      	ldrh	r2, [r7, #6]
 8004a40:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	88fa      	ldrh	r2, [r7, #6]
 8004a46:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a50:	d108      	bne.n	8004a64 <HAL_UART_Transmit+0x6c>
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	691b      	ldr	r3, [r3, #16]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d104      	bne.n	8004a64 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	61bb      	str	r3, [r7, #24]
 8004a62:	e003      	b.n	8004a6c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a68:	2300      	movs	r3, #0
 8004a6a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004a6c:	e02e      	b.n	8004acc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	9300      	str	r3, [sp, #0]
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	2200      	movs	r2, #0
 8004a76:	2180      	movs	r1, #128	@ 0x80
 8004a78:	68f8      	ldr	r0, [r7, #12]
 8004a7a:	f000 fc05 	bl	8005288 <UART_WaitOnFlagUntilTimeout>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d005      	beq.n	8004a90 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2220      	movs	r2, #32
 8004a88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004a8c:	2303      	movs	r3, #3
 8004a8e:	e03a      	b.n	8004b06 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004a90:	69fb      	ldr	r3, [r7, #28]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d10b      	bne.n	8004aae <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004a96:	69bb      	ldr	r3, [r7, #24]
 8004a98:	881b      	ldrh	r3, [r3, #0]
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004aa4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004aa6:	69bb      	ldr	r3, [r7, #24]
 8004aa8:	3302      	adds	r3, #2
 8004aaa:	61bb      	str	r3, [r7, #24]
 8004aac:	e007      	b.n	8004abe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004aae:	69fb      	ldr	r3, [r7, #28]
 8004ab0:	781a      	ldrb	r2, [r3, #0]
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004ab8:	69fb      	ldr	r3, [r7, #28]
 8004aba:	3301      	adds	r3, #1
 8004abc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004ac2:	b29b      	uxth	r3, r3
 8004ac4:	3b01      	subs	r3, #1
 8004ac6:	b29a      	uxth	r2, r3
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004ad0:	b29b      	uxth	r3, r3
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d1cb      	bne.n	8004a6e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	9300      	str	r3, [sp, #0]
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	2200      	movs	r2, #0
 8004ade:	2140      	movs	r1, #64	@ 0x40
 8004ae0:	68f8      	ldr	r0, [r7, #12]
 8004ae2:	f000 fbd1 	bl	8005288 <UART_WaitOnFlagUntilTimeout>
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d005      	beq.n	8004af8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2220      	movs	r2, #32
 8004af0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004af4:	2303      	movs	r3, #3
 8004af6:	e006      	b.n	8004b06 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2220      	movs	r2, #32
 8004afc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004b00:	2300      	movs	r3, #0
 8004b02:	e000      	b.n	8004b06 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004b04:	2302      	movs	r3, #2
  }
}
 8004b06:	4618      	mov	r0, r3
 8004b08:	3720      	adds	r7, #32
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bd80      	pop	{r7, pc}

08004b0e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b0e:	b580      	push	{r7, lr}
 8004b10:	b08a      	sub	sp, #40	@ 0x28
 8004b12:	af02      	add	r7, sp, #8
 8004b14:	60f8      	str	r0, [r7, #12]
 8004b16:	60b9      	str	r1, [r7, #8]
 8004b18:	603b      	str	r3, [r7, #0]
 8004b1a:	4613      	mov	r3, r2
 8004b1c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004b28:	b2db      	uxtb	r3, r3
 8004b2a:	2b20      	cmp	r3, #32
 8004b2c:	f040 8081 	bne.w	8004c32 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d002      	beq.n	8004b3c <HAL_UART_Receive+0x2e>
 8004b36:	88fb      	ldrh	r3, [r7, #6]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d101      	bne.n	8004b40 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	e079      	b.n	8004c34 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	2200      	movs	r2, #0
 8004b44:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2222      	movs	r2, #34	@ 0x22
 8004b4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2200      	movs	r2, #0
 8004b52:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b54:	f7fd f92e 	bl	8001db4 <HAL_GetTick>
 8004b58:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	88fa      	ldrh	r2, [r7, #6]
 8004b5e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	88fa      	ldrh	r2, [r7, #6]
 8004b64:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b6e:	d108      	bne.n	8004b82 <HAL_UART_Receive+0x74>
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	691b      	ldr	r3, [r3, #16]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d104      	bne.n	8004b82 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	61bb      	str	r3, [r7, #24]
 8004b80:	e003      	b.n	8004b8a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b86:	2300      	movs	r3, #0
 8004b88:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004b8a:	e047      	b.n	8004c1c <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	9300      	str	r3, [sp, #0]
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	2200      	movs	r2, #0
 8004b94:	2120      	movs	r1, #32
 8004b96:	68f8      	ldr	r0, [r7, #12]
 8004b98:	f000 fb76 	bl	8005288 <UART_WaitOnFlagUntilTimeout>
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d005      	beq.n	8004bae <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2220      	movs	r2, #32
 8004ba6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8004baa:	2303      	movs	r3, #3
 8004bac:	e042      	b.n	8004c34 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8004bae:	69fb      	ldr	r3, [r7, #28]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d10c      	bne.n	8004bce <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	b29b      	uxth	r3, r3
 8004bbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bc0:	b29a      	uxth	r2, r3
 8004bc2:	69bb      	ldr	r3, [r7, #24]
 8004bc4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004bc6:	69bb      	ldr	r3, [r7, #24]
 8004bc8:	3302      	adds	r3, #2
 8004bca:	61bb      	str	r3, [r7, #24]
 8004bcc:	e01f      	b.n	8004c0e <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	689b      	ldr	r3, [r3, #8]
 8004bd2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bd6:	d007      	beq.n	8004be8 <HAL_UART_Receive+0xda>
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d10a      	bne.n	8004bf6 <HAL_UART_Receive+0xe8>
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	691b      	ldr	r3, [r3, #16]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d106      	bne.n	8004bf6 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	b2da      	uxtb	r2, r3
 8004bf0:	69fb      	ldr	r3, [r7, #28]
 8004bf2:	701a      	strb	r2, [r3, #0]
 8004bf4:	e008      	b.n	8004c08 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c02:	b2da      	uxtb	r2, r3
 8004c04:	69fb      	ldr	r3, [r7, #28]
 8004c06:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004c08:	69fb      	ldr	r3, [r7, #28]
 8004c0a:	3301      	adds	r3, #1
 8004c0c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c12:	b29b      	uxth	r3, r3
 8004c14:	3b01      	subs	r3, #1
 8004c16:	b29a      	uxth	r2, r3
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c20:	b29b      	uxth	r3, r3
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d1b2      	bne.n	8004b8c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2220      	movs	r2, #32
 8004c2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	e000      	b.n	8004c34 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8004c32:	2302      	movs	r3, #2
  }
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	3720      	adds	r7, #32
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}

08004c3c <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b085      	sub	sp, #20
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	60f8      	str	r0, [r7, #12]
 8004c44:	60b9      	str	r1, [r7, #8]
 8004c46:	4613      	mov	r3, r2
 8004c48:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c50:	b2db      	uxtb	r3, r3
 8004c52:	2b20      	cmp	r3, #32
 8004c54:	d121      	bne.n	8004c9a <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d002      	beq.n	8004c62 <HAL_UART_Transmit_IT+0x26>
 8004c5c:	88fb      	ldrh	r3, [r7, #6]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d101      	bne.n	8004c66 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	e01a      	b.n	8004c9c <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	68ba      	ldr	r2, [r7, #8]
 8004c6a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	88fa      	ldrh	r2, [r7, #6]
 8004c70:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	88fa      	ldrh	r2, [r7, #6]
 8004c76:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2221      	movs	r2, #33	@ 0x21
 8004c82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	68da      	ldr	r2, [r3, #12]
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004c94:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004c96:	2300      	movs	r3, #0
 8004c98:	e000      	b.n	8004c9c <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8004c9a:	2302      	movs	r3, #2
  }
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3714      	adds	r7, #20
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr

08004ca8 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b084      	sub	sp, #16
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	60f8      	str	r0, [r7, #12]
 8004cb0:	60b9      	str	r1, [r7, #8]
 8004cb2:	4613      	mov	r3, r2
 8004cb4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004cbc:	b2db      	uxtb	r3, r3
 8004cbe:	2b20      	cmp	r3, #32
 8004cc0:	d112      	bne.n	8004ce8 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d002      	beq.n	8004cce <HAL_UART_Receive_IT+0x26>
 8004cc8:	88fb      	ldrh	r3, [r7, #6]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d101      	bne.n	8004cd2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	e00b      	b.n	8004cea <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004cd8:	88fb      	ldrh	r3, [r7, #6]
 8004cda:	461a      	mov	r2, r3
 8004cdc:	68b9      	ldr	r1, [r7, #8]
 8004cde:	68f8      	ldr	r0, [r7, #12]
 8004ce0:	f000 fb2b 	bl	800533a <UART_Start_Receive_IT>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	e000      	b.n	8004cea <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004ce8:	2302      	movs	r3, #2
  }
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3710      	adds	r7, #16
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}
	...

08004cf4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b0ba      	sub	sp, #232	@ 0xe8
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	68db      	ldr	r3, [r3, #12]
 8004d0c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	695b      	ldr	r3, [r3, #20]
 8004d16:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004d20:	2300      	movs	r3, #0
 8004d22:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004d26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d2a:	f003 030f 	and.w	r3, r3, #15
 8004d2e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004d32:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d10f      	bne.n	8004d5a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004d3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d3e:	f003 0320 	and.w	r3, r3, #32
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d009      	beq.n	8004d5a <HAL_UART_IRQHandler+0x66>
 8004d46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d4a:	f003 0320 	and.w	r3, r3, #32
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d003      	beq.n	8004d5a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f000 fc07 	bl	8005566 <UART_Receive_IT>
      return;
 8004d58:	e273      	b.n	8005242 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004d5a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	f000 80de 	beq.w	8004f20 <HAL_UART_IRQHandler+0x22c>
 8004d64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d68:	f003 0301 	and.w	r3, r3, #1
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d106      	bne.n	8004d7e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004d70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d74:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	f000 80d1 	beq.w	8004f20 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004d7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d82:	f003 0301 	and.w	r3, r3, #1
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d00b      	beq.n	8004da2 <HAL_UART_IRQHandler+0xae>
 8004d8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d005      	beq.n	8004da2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d9a:	f043 0201 	orr.w	r2, r3, #1
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004da2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004da6:	f003 0304 	and.w	r3, r3, #4
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d00b      	beq.n	8004dc6 <HAL_UART_IRQHandler+0xd2>
 8004dae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004db2:	f003 0301 	and.w	r3, r3, #1
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d005      	beq.n	8004dc6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dbe:	f043 0202 	orr.w	r2, r3, #2
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004dc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dca:	f003 0302 	and.w	r3, r3, #2
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d00b      	beq.n	8004dea <HAL_UART_IRQHandler+0xf6>
 8004dd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004dd6:	f003 0301 	and.w	r3, r3, #1
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d005      	beq.n	8004dea <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004de2:	f043 0204 	orr.w	r2, r3, #4
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004dea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dee:	f003 0308 	and.w	r3, r3, #8
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d011      	beq.n	8004e1a <HAL_UART_IRQHandler+0x126>
 8004df6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004dfa:	f003 0320 	and.w	r3, r3, #32
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d105      	bne.n	8004e0e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004e02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e06:	f003 0301 	and.w	r3, r3, #1
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d005      	beq.n	8004e1a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e12:	f043 0208 	orr.w	r2, r3, #8
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	f000 820a 	beq.w	8005238 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004e24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e28:	f003 0320 	and.w	r3, r3, #32
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d008      	beq.n	8004e42 <HAL_UART_IRQHandler+0x14e>
 8004e30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e34:	f003 0320 	and.w	r3, r3, #32
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d002      	beq.n	8004e42 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004e3c:	6878      	ldr	r0, [r7, #4]
 8004e3e:	f000 fb92 	bl	8005566 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	695b      	ldr	r3, [r3, #20]
 8004e48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e4c:	2b40      	cmp	r3, #64	@ 0x40
 8004e4e:	bf0c      	ite	eq
 8004e50:	2301      	moveq	r3, #1
 8004e52:	2300      	movne	r3, #0
 8004e54:	b2db      	uxtb	r3, r3
 8004e56:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e5e:	f003 0308 	and.w	r3, r3, #8
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d103      	bne.n	8004e6e <HAL_UART_IRQHandler+0x17a>
 8004e66:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d04f      	beq.n	8004f0e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	f000 fa9d 	bl	80053ae <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	695b      	ldr	r3, [r3, #20]
 8004e7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e7e:	2b40      	cmp	r3, #64	@ 0x40
 8004e80:	d141      	bne.n	8004f06 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	3314      	adds	r3, #20
 8004e88:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004e90:	e853 3f00 	ldrex	r3, [r3]
 8004e94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004e98:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004e9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ea0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	3314      	adds	r3, #20
 8004eaa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004eae:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004eb2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eb6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004eba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004ebe:	e841 2300 	strex	r3, r2, [r1]
 8004ec2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004ec6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d1d9      	bne.n	8004e82 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d013      	beq.n	8004efe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004eda:	4a8a      	ldr	r2, [pc, #552]	@ (8005104 <HAL_UART_IRQHandler+0x410>)
 8004edc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f7fd f917 	bl	8002116 <HAL_DMA_Abort_IT>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d016      	beq.n	8004f1c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ef2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ef4:	687a      	ldr	r2, [r7, #4]
 8004ef6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004ef8:	4610      	mov	r0, r2
 8004efa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004efc:	e00e      	b.n	8004f1c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	f000 f9ac 	bl	800525c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f04:	e00a      	b.n	8004f1c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004f06:	6878      	ldr	r0, [r7, #4]
 8004f08:	f000 f9a8 	bl	800525c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f0c:	e006      	b.n	8004f1c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004f0e:	6878      	ldr	r0, [r7, #4]
 8004f10:	f000 f9a4 	bl	800525c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2200      	movs	r2, #0
 8004f18:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004f1a:	e18d      	b.n	8005238 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f1c:	bf00      	nop
    return;
 8004f1e:	e18b      	b.n	8005238 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	f040 8167 	bne.w	80051f8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004f2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f2e:	f003 0310 	and.w	r3, r3, #16
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	f000 8160 	beq.w	80051f8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004f38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f3c:	f003 0310 	and.w	r3, r3, #16
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	f000 8159 	beq.w	80051f8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004f46:	2300      	movs	r3, #0
 8004f48:	60bb      	str	r3, [r7, #8]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	60bb      	str	r3, [r7, #8]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	60bb      	str	r3, [r7, #8]
 8004f5a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	695b      	ldr	r3, [r3, #20]
 8004f62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f66:	2b40      	cmp	r3, #64	@ 0x40
 8004f68:	f040 80ce 	bne.w	8005108 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004f78:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	f000 80a9 	beq.w	80050d4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004f86:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004f8a:	429a      	cmp	r2, r3
 8004f8c:	f080 80a2 	bcs.w	80050d4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004f96:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f9c:	69db      	ldr	r3, [r3, #28]
 8004f9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fa2:	f000 8088 	beq.w	80050b6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	330c      	adds	r3, #12
 8004fac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fb0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004fb4:	e853 3f00 	ldrex	r3, [r3]
 8004fb8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004fbc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004fc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004fc4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	330c      	adds	r3, #12
 8004fce:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004fd2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004fd6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fda:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004fde:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004fe2:	e841 2300 	strex	r3, r2, [r1]
 8004fe6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004fea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d1d9      	bne.n	8004fa6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	3314      	adds	r3, #20
 8004ff8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ffa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004ffc:	e853 3f00 	ldrex	r3, [r3]
 8005000:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005002:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005004:	f023 0301 	bic.w	r3, r3, #1
 8005008:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	3314      	adds	r3, #20
 8005012:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005016:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800501a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800501c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800501e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005022:	e841 2300 	strex	r3, r2, [r1]
 8005026:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005028:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800502a:	2b00      	cmp	r3, #0
 800502c:	d1e1      	bne.n	8004ff2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	3314      	adds	r3, #20
 8005034:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005036:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005038:	e853 3f00 	ldrex	r3, [r3]
 800503c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800503e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005040:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005044:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	3314      	adds	r3, #20
 800504e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005052:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005054:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005056:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005058:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800505a:	e841 2300 	strex	r3, r2, [r1]
 800505e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005060:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005062:	2b00      	cmp	r3, #0
 8005064:	d1e3      	bne.n	800502e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2220      	movs	r2, #32
 800506a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2200      	movs	r2, #0
 8005072:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	330c      	adds	r3, #12
 800507a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800507c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800507e:	e853 3f00 	ldrex	r3, [r3]
 8005082:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005084:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005086:	f023 0310 	bic.w	r3, r3, #16
 800508a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	330c      	adds	r3, #12
 8005094:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005098:	65ba      	str	r2, [r7, #88]	@ 0x58
 800509a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800509c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800509e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80050a0:	e841 2300 	strex	r3, r2, [r1]
 80050a4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80050a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d1e3      	bne.n	8005074 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050b0:	4618      	mov	r0, r3
 80050b2:	f7fc ffc0 	bl	8002036 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2202      	movs	r2, #2
 80050ba:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80050c4:	b29b      	uxth	r3, r3
 80050c6:	1ad3      	subs	r3, r2, r3
 80050c8:	b29b      	uxth	r3, r3
 80050ca:	4619      	mov	r1, r3
 80050cc:	6878      	ldr	r0, [r7, #4]
 80050ce:	f000 f8cf 	bl	8005270 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80050d2:	e0b3      	b.n	800523c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80050d8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80050dc:	429a      	cmp	r2, r3
 80050de:	f040 80ad 	bne.w	800523c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050e6:	69db      	ldr	r3, [r3, #28]
 80050e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050ec:	f040 80a6 	bne.w	800523c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2202      	movs	r2, #2
 80050f4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80050fa:	4619      	mov	r1, r3
 80050fc:	6878      	ldr	r0, [r7, #4]
 80050fe:	f000 f8b7 	bl	8005270 <HAL_UARTEx_RxEventCallback>
      return;
 8005102:	e09b      	b.n	800523c <HAL_UART_IRQHandler+0x548>
 8005104:	08005475 	.word	0x08005475
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005110:	b29b      	uxth	r3, r3
 8005112:	1ad3      	subs	r3, r2, r3
 8005114:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800511c:	b29b      	uxth	r3, r3
 800511e:	2b00      	cmp	r3, #0
 8005120:	f000 808e 	beq.w	8005240 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005124:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005128:	2b00      	cmp	r3, #0
 800512a:	f000 8089 	beq.w	8005240 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	330c      	adds	r3, #12
 8005134:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005138:	e853 3f00 	ldrex	r3, [r3]
 800513c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800513e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005140:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005144:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	330c      	adds	r3, #12
 800514e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005152:	647a      	str	r2, [r7, #68]	@ 0x44
 8005154:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005156:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005158:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800515a:	e841 2300 	strex	r3, r2, [r1]
 800515e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005160:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005162:	2b00      	cmp	r3, #0
 8005164:	d1e3      	bne.n	800512e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	3314      	adds	r3, #20
 800516c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800516e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005170:	e853 3f00 	ldrex	r3, [r3]
 8005174:	623b      	str	r3, [r7, #32]
   return(result);
 8005176:	6a3b      	ldr	r3, [r7, #32]
 8005178:	f023 0301 	bic.w	r3, r3, #1
 800517c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	3314      	adds	r3, #20
 8005186:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800518a:	633a      	str	r2, [r7, #48]	@ 0x30
 800518c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800518e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005190:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005192:	e841 2300 	strex	r3, r2, [r1]
 8005196:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005198:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800519a:	2b00      	cmp	r3, #0
 800519c:	d1e3      	bne.n	8005166 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2220      	movs	r2, #32
 80051a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2200      	movs	r2, #0
 80051aa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	330c      	adds	r3, #12
 80051b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	e853 3f00 	ldrex	r3, [r3]
 80051ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f023 0310 	bic.w	r3, r3, #16
 80051c2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	330c      	adds	r3, #12
 80051cc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80051d0:	61fa      	str	r2, [r7, #28]
 80051d2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051d4:	69b9      	ldr	r1, [r7, #24]
 80051d6:	69fa      	ldr	r2, [r7, #28]
 80051d8:	e841 2300 	strex	r3, r2, [r1]
 80051dc:	617b      	str	r3, [r7, #20]
   return(result);
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d1e3      	bne.n	80051ac <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2202      	movs	r2, #2
 80051e8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80051ea:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80051ee:	4619      	mov	r1, r3
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	f000 f83d 	bl	8005270 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80051f6:	e023      	b.n	8005240 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80051f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005200:	2b00      	cmp	r3, #0
 8005202:	d009      	beq.n	8005218 <HAL_UART_IRQHandler+0x524>
 8005204:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005208:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800520c:	2b00      	cmp	r3, #0
 800520e:	d003      	beq.n	8005218 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005210:	6878      	ldr	r0, [r7, #4]
 8005212:	f000 f940 	bl	8005496 <UART_Transmit_IT>
    return;
 8005216:	e014      	b.n	8005242 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005218:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800521c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005220:	2b00      	cmp	r3, #0
 8005222:	d00e      	beq.n	8005242 <HAL_UART_IRQHandler+0x54e>
 8005224:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005228:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800522c:	2b00      	cmp	r3, #0
 800522e:	d008      	beq.n	8005242 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005230:	6878      	ldr	r0, [r7, #4]
 8005232:	f000 f980 	bl	8005536 <UART_EndTransmit_IT>
    return;
 8005236:	e004      	b.n	8005242 <HAL_UART_IRQHandler+0x54e>
    return;
 8005238:	bf00      	nop
 800523a:	e002      	b.n	8005242 <HAL_UART_IRQHandler+0x54e>
      return;
 800523c:	bf00      	nop
 800523e:	e000      	b.n	8005242 <HAL_UART_IRQHandler+0x54e>
      return;
 8005240:	bf00      	nop
  }
}
 8005242:	37e8      	adds	r7, #232	@ 0xe8
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}

08005248 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005248:	b480      	push	{r7}
 800524a:	b083      	sub	sp, #12
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005250:	bf00      	nop
 8005252:	370c      	adds	r7, #12
 8005254:	46bd      	mov	sp, r7
 8005256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525a:	4770      	bx	lr

0800525c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800525c:	b480      	push	{r7}
 800525e:	b083      	sub	sp, #12
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005264:	bf00      	nop
 8005266:	370c      	adds	r7, #12
 8005268:	46bd      	mov	sp, r7
 800526a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526e:	4770      	bx	lr

08005270 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005270:	b480      	push	{r7}
 8005272:	b083      	sub	sp, #12
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	460b      	mov	r3, r1
 800527a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800527c:	bf00      	nop
 800527e:	370c      	adds	r7, #12
 8005280:	46bd      	mov	sp, r7
 8005282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005286:	4770      	bx	lr

08005288 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b086      	sub	sp, #24
 800528c:	af00      	add	r7, sp, #0
 800528e:	60f8      	str	r0, [r7, #12]
 8005290:	60b9      	str	r1, [r7, #8]
 8005292:	603b      	str	r3, [r7, #0]
 8005294:	4613      	mov	r3, r2
 8005296:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005298:	e03b      	b.n	8005312 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800529a:	6a3b      	ldr	r3, [r7, #32]
 800529c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052a0:	d037      	beq.n	8005312 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052a2:	f7fc fd87 	bl	8001db4 <HAL_GetTick>
 80052a6:	4602      	mov	r2, r0
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	1ad3      	subs	r3, r2, r3
 80052ac:	6a3a      	ldr	r2, [r7, #32]
 80052ae:	429a      	cmp	r2, r3
 80052b0:	d302      	bcc.n	80052b8 <UART_WaitOnFlagUntilTimeout+0x30>
 80052b2:	6a3b      	ldr	r3, [r7, #32]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d101      	bne.n	80052bc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80052b8:	2303      	movs	r3, #3
 80052ba:	e03a      	b.n	8005332 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	68db      	ldr	r3, [r3, #12]
 80052c2:	f003 0304 	and.w	r3, r3, #4
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d023      	beq.n	8005312 <UART_WaitOnFlagUntilTimeout+0x8a>
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	2b80      	cmp	r3, #128	@ 0x80
 80052ce:	d020      	beq.n	8005312 <UART_WaitOnFlagUntilTimeout+0x8a>
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	2b40      	cmp	r3, #64	@ 0x40
 80052d4:	d01d      	beq.n	8005312 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f003 0308 	and.w	r3, r3, #8
 80052e0:	2b08      	cmp	r3, #8
 80052e2:	d116      	bne.n	8005312 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80052e4:	2300      	movs	r3, #0
 80052e6:	617b      	str	r3, [r7, #20]
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	617b      	str	r3, [r7, #20]
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	617b      	str	r3, [r7, #20]
 80052f8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80052fa:	68f8      	ldr	r0, [r7, #12]
 80052fc:	f000 f857 	bl	80053ae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2208      	movs	r2, #8
 8005304:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2200      	movs	r2, #0
 800530a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	e00f      	b.n	8005332 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	4013      	ands	r3, r2
 800531c:	68ba      	ldr	r2, [r7, #8]
 800531e:	429a      	cmp	r2, r3
 8005320:	bf0c      	ite	eq
 8005322:	2301      	moveq	r3, #1
 8005324:	2300      	movne	r3, #0
 8005326:	b2db      	uxtb	r3, r3
 8005328:	461a      	mov	r2, r3
 800532a:	79fb      	ldrb	r3, [r7, #7]
 800532c:	429a      	cmp	r2, r3
 800532e:	d0b4      	beq.n	800529a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005330:	2300      	movs	r3, #0
}
 8005332:	4618      	mov	r0, r3
 8005334:	3718      	adds	r7, #24
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}

0800533a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800533a:	b480      	push	{r7}
 800533c:	b085      	sub	sp, #20
 800533e:	af00      	add	r7, sp, #0
 8005340:	60f8      	str	r0, [r7, #12]
 8005342:	60b9      	str	r1, [r7, #8]
 8005344:	4613      	mov	r3, r2
 8005346:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	68ba      	ldr	r2, [r7, #8]
 800534c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	88fa      	ldrh	r2, [r7, #6]
 8005352:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	88fa      	ldrh	r2, [r7, #6]
 8005358:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2200      	movs	r2, #0
 800535e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	2222      	movs	r2, #34	@ 0x22
 8005364:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	691b      	ldr	r3, [r3, #16]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d007      	beq.n	8005380 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	68da      	ldr	r2, [r3, #12]
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800537e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	695a      	ldr	r2, [r3, #20]
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f042 0201 	orr.w	r2, r2, #1
 800538e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	68da      	ldr	r2, [r3, #12]
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f042 0220 	orr.w	r2, r2, #32
 800539e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80053a0:	2300      	movs	r3, #0
}
 80053a2:	4618      	mov	r0, r3
 80053a4:	3714      	adds	r7, #20
 80053a6:	46bd      	mov	sp, r7
 80053a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ac:	4770      	bx	lr

080053ae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80053ae:	b480      	push	{r7}
 80053b0:	b095      	sub	sp, #84	@ 0x54
 80053b2:	af00      	add	r7, sp, #0
 80053b4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	330c      	adds	r3, #12
 80053bc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053c0:	e853 3f00 	ldrex	r3, [r3]
 80053c4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80053c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80053cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	330c      	adds	r3, #12
 80053d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80053d6:	643a      	str	r2, [r7, #64]	@ 0x40
 80053d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053da:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80053dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80053de:	e841 2300 	strex	r3, r2, [r1]
 80053e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80053e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d1e5      	bne.n	80053b6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	3314      	adds	r3, #20
 80053f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053f2:	6a3b      	ldr	r3, [r7, #32]
 80053f4:	e853 3f00 	ldrex	r3, [r3]
 80053f8:	61fb      	str	r3, [r7, #28]
   return(result);
 80053fa:	69fb      	ldr	r3, [r7, #28]
 80053fc:	f023 0301 	bic.w	r3, r3, #1
 8005400:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	3314      	adds	r3, #20
 8005408:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800540a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800540c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800540e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005410:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005412:	e841 2300 	strex	r3, r2, [r1]
 8005416:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800541a:	2b00      	cmp	r3, #0
 800541c:	d1e5      	bne.n	80053ea <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005422:	2b01      	cmp	r3, #1
 8005424:	d119      	bne.n	800545a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	330c      	adds	r3, #12
 800542c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	e853 3f00 	ldrex	r3, [r3]
 8005434:	60bb      	str	r3, [r7, #8]
   return(result);
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	f023 0310 	bic.w	r3, r3, #16
 800543c:	647b      	str	r3, [r7, #68]	@ 0x44
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	330c      	adds	r3, #12
 8005444:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005446:	61ba      	str	r2, [r7, #24]
 8005448:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800544a:	6979      	ldr	r1, [r7, #20]
 800544c:	69ba      	ldr	r2, [r7, #24]
 800544e:	e841 2300 	strex	r3, r2, [r1]
 8005452:	613b      	str	r3, [r7, #16]
   return(result);
 8005454:	693b      	ldr	r3, [r7, #16]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d1e5      	bne.n	8005426 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2220      	movs	r2, #32
 800545e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2200      	movs	r2, #0
 8005466:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005468:	bf00      	nop
 800546a:	3754      	adds	r7, #84	@ 0x54
 800546c:	46bd      	mov	sp, r7
 800546e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005472:	4770      	bx	lr

08005474 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b084      	sub	sp, #16
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005480:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2200      	movs	r2, #0
 8005486:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005488:	68f8      	ldr	r0, [r7, #12]
 800548a:	f7ff fee7 	bl	800525c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800548e:	bf00      	nop
 8005490:	3710      	adds	r7, #16
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}

08005496 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005496:	b480      	push	{r7}
 8005498:	b085      	sub	sp, #20
 800549a:	af00      	add	r7, sp, #0
 800549c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054a4:	b2db      	uxtb	r3, r3
 80054a6:	2b21      	cmp	r3, #33	@ 0x21
 80054a8:	d13e      	bne.n	8005528 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	689b      	ldr	r3, [r3, #8]
 80054ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054b2:	d114      	bne.n	80054de <UART_Transmit_IT+0x48>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	691b      	ldr	r3, [r3, #16]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d110      	bne.n	80054de <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6a1b      	ldr	r3, [r3, #32]
 80054c0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	881b      	ldrh	r3, [r3, #0]
 80054c6:	461a      	mov	r2, r3
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80054d0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6a1b      	ldr	r3, [r3, #32]
 80054d6:	1c9a      	adds	r2, r3, #2
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	621a      	str	r2, [r3, #32]
 80054dc:	e008      	b.n	80054f0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6a1b      	ldr	r3, [r3, #32]
 80054e2:	1c59      	adds	r1, r3, #1
 80054e4:	687a      	ldr	r2, [r7, #4]
 80054e6:	6211      	str	r1, [r2, #32]
 80054e8:	781a      	ldrb	r2, [r3, #0]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80054f4:	b29b      	uxth	r3, r3
 80054f6:	3b01      	subs	r3, #1
 80054f8:	b29b      	uxth	r3, r3
 80054fa:	687a      	ldr	r2, [r7, #4]
 80054fc:	4619      	mov	r1, r3
 80054fe:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005500:	2b00      	cmp	r3, #0
 8005502:	d10f      	bne.n	8005524 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	68da      	ldr	r2, [r3, #12]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005512:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	68da      	ldr	r2, [r3, #12]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005522:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005524:	2300      	movs	r3, #0
 8005526:	e000      	b.n	800552a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005528:	2302      	movs	r3, #2
  }
}
 800552a:	4618      	mov	r0, r3
 800552c:	3714      	adds	r7, #20
 800552e:	46bd      	mov	sp, r7
 8005530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005534:	4770      	bx	lr

08005536 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005536:	b580      	push	{r7, lr}
 8005538:	b082      	sub	sp, #8
 800553a:	af00      	add	r7, sp, #0
 800553c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	68da      	ldr	r2, [r3, #12]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800554c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2220      	movs	r2, #32
 8005552:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f7ff fe76 	bl	8005248 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800555c:	2300      	movs	r3, #0
}
 800555e:	4618      	mov	r0, r3
 8005560:	3708      	adds	r7, #8
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}

08005566 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005566:	b580      	push	{r7, lr}
 8005568:	b08c      	sub	sp, #48	@ 0x30
 800556a:	af00      	add	r7, sp, #0
 800556c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800556e:	2300      	movs	r3, #0
 8005570:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005572:	2300      	movs	r3, #0
 8005574:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800557c:	b2db      	uxtb	r3, r3
 800557e:	2b22      	cmp	r3, #34	@ 0x22
 8005580:	f040 80aa 	bne.w	80056d8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	689b      	ldr	r3, [r3, #8]
 8005588:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800558c:	d115      	bne.n	80055ba <UART_Receive_IT+0x54>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	691b      	ldr	r3, [r3, #16]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d111      	bne.n	80055ba <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800559a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	685b      	ldr	r3, [r3, #4]
 80055a2:	b29b      	uxth	r3, r3
 80055a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055a8:	b29a      	uxth	r2, r3
 80055aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055ac:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055b2:	1c9a      	adds	r2, r3, #2
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	629a      	str	r2, [r3, #40]	@ 0x28
 80055b8:	e024      	b.n	8005604 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055be:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055c8:	d007      	beq.n	80055da <UART_Receive_IT+0x74>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	689b      	ldr	r3, [r3, #8]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d10a      	bne.n	80055e8 <UART_Receive_IT+0x82>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	691b      	ldr	r3, [r3, #16]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d106      	bne.n	80055e8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	b2da      	uxtb	r2, r3
 80055e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055e4:	701a      	strb	r2, [r3, #0]
 80055e6:	e008      	b.n	80055fa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	b2db      	uxtb	r3, r3
 80055f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055f4:	b2da      	uxtb	r2, r3
 80055f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055f8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055fe:	1c5a      	adds	r2, r3, #1
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005608:	b29b      	uxth	r3, r3
 800560a:	3b01      	subs	r3, #1
 800560c:	b29b      	uxth	r3, r3
 800560e:	687a      	ldr	r2, [r7, #4]
 8005610:	4619      	mov	r1, r3
 8005612:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005614:	2b00      	cmp	r3, #0
 8005616:	d15d      	bne.n	80056d4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	68da      	ldr	r2, [r3, #12]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f022 0220 	bic.w	r2, r2, #32
 8005626:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	68da      	ldr	r2, [r3, #12]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005636:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	695a      	ldr	r2, [r3, #20]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f022 0201 	bic.w	r2, r2, #1
 8005646:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2220      	movs	r2, #32
 800564c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2200      	movs	r2, #0
 8005654:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800565a:	2b01      	cmp	r3, #1
 800565c:	d135      	bne.n	80056ca <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2200      	movs	r2, #0
 8005662:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	330c      	adds	r3, #12
 800566a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	e853 3f00 	ldrex	r3, [r3]
 8005672:	613b      	str	r3, [r7, #16]
   return(result);
 8005674:	693b      	ldr	r3, [r7, #16]
 8005676:	f023 0310 	bic.w	r3, r3, #16
 800567a:	627b      	str	r3, [r7, #36]	@ 0x24
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	330c      	adds	r3, #12
 8005682:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005684:	623a      	str	r2, [r7, #32]
 8005686:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005688:	69f9      	ldr	r1, [r7, #28]
 800568a:	6a3a      	ldr	r2, [r7, #32]
 800568c:	e841 2300 	strex	r3, r2, [r1]
 8005690:	61bb      	str	r3, [r7, #24]
   return(result);
 8005692:	69bb      	ldr	r3, [r7, #24]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d1e5      	bne.n	8005664 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f003 0310 	and.w	r3, r3, #16
 80056a2:	2b10      	cmp	r3, #16
 80056a4:	d10a      	bne.n	80056bc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80056a6:	2300      	movs	r3, #0
 80056a8:	60fb      	str	r3, [r7, #12]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	60fb      	str	r3, [r7, #12]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	60fb      	str	r3, [r7, #12]
 80056ba:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80056c0:	4619      	mov	r1, r3
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f7ff fdd4 	bl	8005270 <HAL_UARTEx_RxEventCallback>
 80056c8:	e002      	b.n	80056d0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f7fb fa74 	bl	8000bb8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80056d0:	2300      	movs	r3, #0
 80056d2:	e002      	b.n	80056da <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80056d4:	2300      	movs	r3, #0
 80056d6:	e000      	b.n	80056da <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80056d8:	2302      	movs	r3, #2
  }
}
 80056da:	4618      	mov	r0, r3
 80056dc:	3730      	adds	r7, #48	@ 0x30
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}
	...

080056e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80056e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80056e8:	b0c0      	sub	sp, #256	@ 0x100
 80056ea:	af00      	add	r7, sp, #0
 80056ec:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80056f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	691b      	ldr	r3, [r3, #16]
 80056f8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80056fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005700:	68d9      	ldr	r1, [r3, #12]
 8005702:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	ea40 0301 	orr.w	r3, r0, r1
 800570c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800570e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005712:	689a      	ldr	r2, [r3, #8]
 8005714:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005718:	691b      	ldr	r3, [r3, #16]
 800571a:	431a      	orrs	r2, r3
 800571c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005720:	695b      	ldr	r3, [r3, #20]
 8005722:	431a      	orrs	r2, r3
 8005724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005728:	69db      	ldr	r3, [r3, #28]
 800572a:	4313      	orrs	r3, r2
 800572c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	68db      	ldr	r3, [r3, #12]
 8005738:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800573c:	f021 010c 	bic.w	r1, r1, #12
 8005740:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800574a:	430b      	orrs	r3, r1
 800574c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800574e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	695b      	ldr	r3, [r3, #20]
 8005756:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800575a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800575e:	6999      	ldr	r1, [r3, #24]
 8005760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005764:	681a      	ldr	r2, [r3, #0]
 8005766:	ea40 0301 	orr.w	r3, r0, r1
 800576a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800576c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	4b8f      	ldr	r3, [pc, #572]	@ (80059b0 <UART_SetConfig+0x2cc>)
 8005774:	429a      	cmp	r2, r3
 8005776:	d005      	beq.n	8005784 <UART_SetConfig+0xa0>
 8005778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800577c:	681a      	ldr	r2, [r3, #0]
 800577e:	4b8d      	ldr	r3, [pc, #564]	@ (80059b4 <UART_SetConfig+0x2d0>)
 8005780:	429a      	cmp	r2, r3
 8005782:	d104      	bne.n	800578e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005784:	f7fe f8f8 	bl	8003978 <HAL_RCC_GetPCLK2Freq>
 8005788:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800578c:	e003      	b.n	8005796 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800578e:	f7fe f8df 	bl	8003950 <HAL_RCC_GetPCLK1Freq>
 8005792:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005796:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800579a:	69db      	ldr	r3, [r3, #28]
 800579c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057a0:	f040 810c 	bne.w	80059bc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80057a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057a8:	2200      	movs	r2, #0
 80057aa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80057ae:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80057b2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80057b6:	4622      	mov	r2, r4
 80057b8:	462b      	mov	r3, r5
 80057ba:	1891      	adds	r1, r2, r2
 80057bc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80057be:	415b      	adcs	r3, r3
 80057c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80057c2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80057c6:	4621      	mov	r1, r4
 80057c8:	eb12 0801 	adds.w	r8, r2, r1
 80057cc:	4629      	mov	r1, r5
 80057ce:	eb43 0901 	adc.w	r9, r3, r1
 80057d2:	f04f 0200 	mov.w	r2, #0
 80057d6:	f04f 0300 	mov.w	r3, #0
 80057da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80057de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80057e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80057e6:	4690      	mov	r8, r2
 80057e8:	4699      	mov	r9, r3
 80057ea:	4623      	mov	r3, r4
 80057ec:	eb18 0303 	adds.w	r3, r8, r3
 80057f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80057f4:	462b      	mov	r3, r5
 80057f6:	eb49 0303 	adc.w	r3, r9, r3
 80057fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80057fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	2200      	movs	r2, #0
 8005806:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800580a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800580e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005812:	460b      	mov	r3, r1
 8005814:	18db      	adds	r3, r3, r3
 8005816:	653b      	str	r3, [r7, #80]	@ 0x50
 8005818:	4613      	mov	r3, r2
 800581a:	eb42 0303 	adc.w	r3, r2, r3
 800581e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005820:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005824:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005828:	f7fa fd4a 	bl	80002c0 <__aeabi_uldivmod>
 800582c:	4602      	mov	r2, r0
 800582e:	460b      	mov	r3, r1
 8005830:	4b61      	ldr	r3, [pc, #388]	@ (80059b8 <UART_SetConfig+0x2d4>)
 8005832:	fba3 2302 	umull	r2, r3, r3, r2
 8005836:	095b      	lsrs	r3, r3, #5
 8005838:	011c      	lsls	r4, r3, #4
 800583a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800583e:	2200      	movs	r2, #0
 8005840:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005844:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005848:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800584c:	4642      	mov	r2, r8
 800584e:	464b      	mov	r3, r9
 8005850:	1891      	adds	r1, r2, r2
 8005852:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005854:	415b      	adcs	r3, r3
 8005856:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005858:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800585c:	4641      	mov	r1, r8
 800585e:	eb12 0a01 	adds.w	sl, r2, r1
 8005862:	4649      	mov	r1, r9
 8005864:	eb43 0b01 	adc.w	fp, r3, r1
 8005868:	f04f 0200 	mov.w	r2, #0
 800586c:	f04f 0300 	mov.w	r3, #0
 8005870:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005874:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005878:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800587c:	4692      	mov	sl, r2
 800587e:	469b      	mov	fp, r3
 8005880:	4643      	mov	r3, r8
 8005882:	eb1a 0303 	adds.w	r3, sl, r3
 8005886:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800588a:	464b      	mov	r3, r9
 800588c:	eb4b 0303 	adc.w	r3, fp, r3
 8005890:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	2200      	movs	r2, #0
 800589c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80058a0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80058a4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80058a8:	460b      	mov	r3, r1
 80058aa:	18db      	adds	r3, r3, r3
 80058ac:	643b      	str	r3, [r7, #64]	@ 0x40
 80058ae:	4613      	mov	r3, r2
 80058b0:	eb42 0303 	adc.w	r3, r2, r3
 80058b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80058b6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80058ba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80058be:	f7fa fcff 	bl	80002c0 <__aeabi_uldivmod>
 80058c2:	4602      	mov	r2, r0
 80058c4:	460b      	mov	r3, r1
 80058c6:	4611      	mov	r1, r2
 80058c8:	4b3b      	ldr	r3, [pc, #236]	@ (80059b8 <UART_SetConfig+0x2d4>)
 80058ca:	fba3 2301 	umull	r2, r3, r3, r1
 80058ce:	095b      	lsrs	r3, r3, #5
 80058d0:	2264      	movs	r2, #100	@ 0x64
 80058d2:	fb02 f303 	mul.w	r3, r2, r3
 80058d6:	1acb      	subs	r3, r1, r3
 80058d8:	00db      	lsls	r3, r3, #3
 80058da:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80058de:	4b36      	ldr	r3, [pc, #216]	@ (80059b8 <UART_SetConfig+0x2d4>)
 80058e0:	fba3 2302 	umull	r2, r3, r3, r2
 80058e4:	095b      	lsrs	r3, r3, #5
 80058e6:	005b      	lsls	r3, r3, #1
 80058e8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80058ec:	441c      	add	r4, r3
 80058ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058f2:	2200      	movs	r2, #0
 80058f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80058f8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80058fc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005900:	4642      	mov	r2, r8
 8005902:	464b      	mov	r3, r9
 8005904:	1891      	adds	r1, r2, r2
 8005906:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005908:	415b      	adcs	r3, r3
 800590a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800590c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005910:	4641      	mov	r1, r8
 8005912:	1851      	adds	r1, r2, r1
 8005914:	6339      	str	r1, [r7, #48]	@ 0x30
 8005916:	4649      	mov	r1, r9
 8005918:	414b      	adcs	r3, r1
 800591a:	637b      	str	r3, [r7, #52]	@ 0x34
 800591c:	f04f 0200 	mov.w	r2, #0
 8005920:	f04f 0300 	mov.w	r3, #0
 8005924:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005928:	4659      	mov	r1, fp
 800592a:	00cb      	lsls	r3, r1, #3
 800592c:	4651      	mov	r1, sl
 800592e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005932:	4651      	mov	r1, sl
 8005934:	00ca      	lsls	r2, r1, #3
 8005936:	4610      	mov	r0, r2
 8005938:	4619      	mov	r1, r3
 800593a:	4603      	mov	r3, r0
 800593c:	4642      	mov	r2, r8
 800593e:	189b      	adds	r3, r3, r2
 8005940:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005944:	464b      	mov	r3, r9
 8005946:	460a      	mov	r2, r1
 8005948:	eb42 0303 	adc.w	r3, r2, r3
 800594c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005950:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	2200      	movs	r2, #0
 8005958:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800595c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005960:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005964:	460b      	mov	r3, r1
 8005966:	18db      	adds	r3, r3, r3
 8005968:	62bb      	str	r3, [r7, #40]	@ 0x28
 800596a:	4613      	mov	r3, r2
 800596c:	eb42 0303 	adc.w	r3, r2, r3
 8005970:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005972:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005976:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800597a:	f7fa fca1 	bl	80002c0 <__aeabi_uldivmod>
 800597e:	4602      	mov	r2, r0
 8005980:	460b      	mov	r3, r1
 8005982:	4b0d      	ldr	r3, [pc, #52]	@ (80059b8 <UART_SetConfig+0x2d4>)
 8005984:	fba3 1302 	umull	r1, r3, r3, r2
 8005988:	095b      	lsrs	r3, r3, #5
 800598a:	2164      	movs	r1, #100	@ 0x64
 800598c:	fb01 f303 	mul.w	r3, r1, r3
 8005990:	1ad3      	subs	r3, r2, r3
 8005992:	00db      	lsls	r3, r3, #3
 8005994:	3332      	adds	r3, #50	@ 0x32
 8005996:	4a08      	ldr	r2, [pc, #32]	@ (80059b8 <UART_SetConfig+0x2d4>)
 8005998:	fba2 2303 	umull	r2, r3, r2, r3
 800599c:	095b      	lsrs	r3, r3, #5
 800599e:	f003 0207 	and.w	r2, r3, #7
 80059a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4422      	add	r2, r4
 80059aa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80059ac:	e106      	b.n	8005bbc <UART_SetConfig+0x4d8>
 80059ae:	bf00      	nop
 80059b0:	40011000 	.word	0x40011000
 80059b4:	40011400 	.word	0x40011400
 80059b8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80059bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80059c0:	2200      	movs	r2, #0
 80059c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80059c6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80059ca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80059ce:	4642      	mov	r2, r8
 80059d0:	464b      	mov	r3, r9
 80059d2:	1891      	adds	r1, r2, r2
 80059d4:	6239      	str	r1, [r7, #32]
 80059d6:	415b      	adcs	r3, r3
 80059d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80059da:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80059de:	4641      	mov	r1, r8
 80059e0:	1854      	adds	r4, r2, r1
 80059e2:	4649      	mov	r1, r9
 80059e4:	eb43 0501 	adc.w	r5, r3, r1
 80059e8:	f04f 0200 	mov.w	r2, #0
 80059ec:	f04f 0300 	mov.w	r3, #0
 80059f0:	00eb      	lsls	r3, r5, #3
 80059f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80059f6:	00e2      	lsls	r2, r4, #3
 80059f8:	4614      	mov	r4, r2
 80059fa:	461d      	mov	r5, r3
 80059fc:	4643      	mov	r3, r8
 80059fe:	18e3      	adds	r3, r4, r3
 8005a00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005a04:	464b      	mov	r3, r9
 8005a06:	eb45 0303 	adc.w	r3, r5, r3
 8005a0a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005a0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	2200      	movs	r2, #0
 8005a16:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005a1a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005a1e:	f04f 0200 	mov.w	r2, #0
 8005a22:	f04f 0300 	mov.w	r3, #0
 8005a26:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005a2a:	4629      	mov	r1, r5
 8005a2c:	008b      	lsls	r3, r1, #2
 8005a2e:	4621      	mov	r1, r4
 8005a30:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a34:	4621      	mov	r1, r4
 8005a36:	008a      	lsls	r2, r1, #2
 8005a38:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005a3c:	f7fa fc40 	bl	80002c0 <__aeabi_uldivmod>
 8005a40:	4602      	mov	r2, r0
 8005a42:	460b      	mov	r3, r1
 8005a44:	4b60      	ldr	r3, [pc, #384]	@ (8005bc8 <UART_SetConfig+0x4e4>)
 8005a46:	fba3 2302 	umull	r2, r3, r3, r2
 8005a4a:	095b      	lsrs	r3, r3, #5
 8005a4c:	011c      	lsls	r4, r3, #4
 8005a4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a52:	2200      	movs	r2, #0
 8005a54:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005a58:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005a5c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005a60:	4642      	mov	r2, r8
 8005a62:	464b      	mov	r3, r9
 8005a64:	1891      	adds	r1, r2, r2
 8005a66:	61b9      	str	r1, [r7, #24]
 8005a68:	415b      	adcs	r3, r3
 8005a6a:	61fb      	str	r3, [r7, #28]
 8005a6c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a70:	4641      	mov	r1, r8
 8005a72:	1851      	adds	r1, r2, r1
 8005a74:	6139      	str	r1, [r7, #16]
 8005a76:	4649      	mov	r1, r9
 8005a78:	414b      	adcs	r3, r1
 8005a7a:	617b      	str	r3, [r7, #20]
 8005a7c:	f04f 0200 	mov.w	r2, #0
 8005a80:	f04f 0300 	mov.w	r3, #0
 8005a84:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005a88:	4659      	mov	r1, fp
 8005a8a:	00cb      	lsls	r3, r1, #3
 8005a8c:	4651      	mov	r1, sl
 8005a8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005a92:	4651      	mov	r1, sl
 8005a94:	00ca      	lsls	r2, r1, #3
 8005a96:	4610      	mov	r0, r2
 8005a98:	4619      	mov	r1, r3
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	4642      	mov	r2, r8
 8005a9e:	189b      	adds	r3, r3, r2
 8005aa0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005aa4:	464b      	mov	r3, r9
 8005aa6:	460a      	mov	r2, r1
 8005aa8:	eb42 0303 	adc.w	r3, r2, r3
 8005aac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005ab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005aba:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005abc:	f04f 0200 	mov.w	r2, #0
 8005ac0:	f04f 0300 	mov.w	r3, #0
 8005ac4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005ac8:	4649      	mov	r1, r9
 8005aca:	008b      	lsls	r3, r1, #2
 8005acc:	4641      	mov	r1, r8
 8005ace:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ad2:	4641      	mov	r1, r8
 8005ad4:	008a      	lsls	r2, r1, #2
 8005ad6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005ada:	f7fa fbf1 	bl	80002c0 <__aeabi_uldivmod>
 8005ade:	4602      	mov	r2, r0
 8005ae0:	460b      	mov	r3, r1
 8005ae2:	4611      	mov	r1, r2
 8005ae4:	4b38      	ldr	r3, [pc, #224]	@ (8005bc8 <UART_SetConfig+0x4e4>)
 8005ae6:	fba3 2301 	umull	r2, r3, r3, r1
 8005aea:	095b      	lsrs	r3, r3, #5
 8005aec:	2264      	movs	r2, #100	@ 0x64
 8005aee:	fb02 f303 	mul.w	r3, r2, r3
 8005af2:	1acb      	subs	r3, r1, r3
 8005af4:	011b      	lsls	r3, r3, #4
 8005af6:	3332      	adds	r3, #50	@ 0x32
 8005af8:	4a33      	ldr	r2, [pc, #204]	@ (8005bc8 <UART_SetConfig+0x4e4>)
 8005afa:	fba2 2303 	umull	r2, r3, r2, r3
 8005afe:	095b      	lsrs	r3, r3, #5
 8005b00:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005b04:	441c      	add	r4, r3
 8005b06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	673b      	str	r3, [r7, #112]	@ 0x70
 8005b0e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005b10:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005b14:	4642      	mov	r2, r8
 8005b16:	464b      	mov	r3, r9
 8005b18:	1891      	adds	r1, r2, r2
 8005b1a:	60b9      	str	r1, [r7, #8]
 8005b1c:	415b      	adcs	r3, r3
 8005b1e:	60fb      	str	r3, [r7, #12]
 8005b20:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b24:	4641      	mov	r1, r8
 8005b26:	1851      	adds	r1, r2, r1
 8005b28:	6039      	str	r1, [r7, #0]
 8005b2a:	4649      	mov	r1, r9
 8005b2c:	414b      	adcs	r3, r1
 8005b2e:	607b      	str	r3, [r7, #4]
 8005b30:	f04f 0200 	mov.w	r2, #0
 8005b34:	f04f 0300 	mov.w	r3, #0
 8005b38:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005b3c:	4659      	mov	r1, fp
 8005b3e:	00cb      	lsls	r3, r1, #3
 8005b40:	4651      	mov	r1, sl
 8005b42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b46:	4651      	mov	r1, sl
 8005b48:	00ca      	lsls	r2, r1, #3
 8005b4a:	4610      	mov	r0, r2
 8005b4c:	4619      	mov	r1, r3
 8005b4e:	4603      	mov	r3, r0
 8005b50:	4642      	mov	r2, r8
 8005b52:	189b      	adds	r3, r3, r2
 8005b54:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005b56:	464b      	mov	r3, r9
 8005b58:	460a      	mov	r2, r1
 8005b5a:	eb42 0303 	adc.w	r3, r2, r3
 8005b5e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	2200      	movs	r2, #0
 8005b68:	663b      	str	r3, [r7, #96]	@ 0x60
 8005b6a:	667a      	str	r2, [r7, #100]	@ 0x64
 8005b6c:	f04f 0200 	mov.w	r2, #0
 8005b70:	f04f 0300 	mov.w	r3, #0
 8005b74:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005b78:	4649      	mov	r1, r9
 8005b7a:	008b      	lsls	r3, r1, #2
 8005b7c:	4641      	mov	r1, r8
 8005b7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b82:	4641      	mov	r1, r8
 8005b84:	008a      	lsls	r2, r1, #2
 8005b86:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005b8a:	f7fa fb99 	bl	80002c0 <__aeabi_uldivmod>
 8005b8e:	4602      	mov	r2, r0
 8005b90:	460b      	mov	r3, r1
 8005b92:	4b0d      	ldr	r3, [pc, #52]	@ (8005bc8 <UART_SetConfig+0x4e4>)
 8005b94:	fba3 1302 	umull	r1, r3, r3, r2
 8005b98:	095b      	lsrs	r3, r3, #5
 8005b9a:	2164      	movs	r1, #100	@ 0x64
 8005b9c:	fb01 f303 	mul.w	r3, r1, r3
 8005ba0:	1ad3      	subs	r3, r2, r3
 8005ba2:	011b      	lsls	r3, r3, #4
 8005ba4:	3332      	adds	r3, #50	@ 0x32
 8005ba6:	4a08      	ldr	r2, [pc, #32]	@ (8005bc8 <UART_SetConfig+0x4e4>)
 8005ba8:	fba2 2303 	umull	r2, r3, r2, r3
 8005bac:	095b      	lsrs	r3, r3, #5
 8005bae:	f003 020f 	and.w	r2, r3, #15
 8005bb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4422      	add	r2, r4
 8005bba:	609a      	str	r2, [r3, #8]
}
 8005bbc:	bf00      	nop
 8005bbe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005bc8:	51eb851f 	.word	0x51eb851f

08005bcc <atoi>:
 8005bcc:	220a      	movs	r2, #10
 8005bce:	2100      	movs	r1, #0
 8005bd0:	f000 b87a 	b.w	8005cc8 <strtol>

08005bd4 <_strtol_l.isra.0>:
 8005bd4:	2b24      	cmp	r3, #36	@ 0x24
 8005bd6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bda:	4686      	mov	lr, r0
 8005bdc:	4690      	mov	r8, r2
 8005bde:	d801      	bhi.n	8005be4 <_strtol_l.isra.0+0x10>
 8005be0:	2b01      	cmp	r3, #1
 8005be2:	d106      	bne.n	8005bf2 <_strtol_l.isra.0+0x1e>
 8005be4:	f000 f90c 	bl	8005e00 <__errno>
 8005be8:	2316      	movs	r3, #22
 8005bea:	6003      	str	r3, [r0, #0]
 8005bec:	2000      	movs	r0, #0
 8005bee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bf2:	4834      	ldr	r0, [pc, #208]	@ (8005cc4 <_strtol_l.isra.0+0xf0>)
 8005bf4:	460d      	mov	r5, r1
 8005bf6:	462a      	mov	r2, r5
 8005bf8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005bfc:	5d06      	ldrb	r6, [r0, r4]
 8005bfe:	f016 0608 	ands.w	r6, r6, #8
 8005c02:	d1f8      	bne.n	8005bf6 <_strtol_l.isra.0+0x22>
 8005c04:	2c2d      	cmp	r4, #45	@ 0x2d
 8005c06:	d110      	bne.n	8005c2a <_strtol_l.isra.0+0x56>
 8005c08:	782c      	ldrb	r4, [r5, #0]
 8005c0a:	2601      	movs	r6, #1
 8005c0c:	1c95      	adds	r5, r2, #2
 8005c0e:	f033 0210 	bics.w	r2, r3, #16
 8005c12:	d115      	bne.n	8005c40 <_strtol_l.isra.0+0x6c>
 8005c14:	2c30      	cmp	r4, #48	@ 0x30
 8005c16:	d10d      	bne.n	8005c34 <_strtol_l.isra.0+0x60>
 8005c18:	782a      	ldrb	r2, [r5, #0]
 8005c1a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005c1e:	2a58      	cmp	r2, #88	@ 0x58
 8005c20:	d108      	bne.n	8005c34 <_strtol_l.isra.0+0x60>
 8005c22:	786c      	ldrb	r4, [r5, #1]
 8005c24:	3502      	adds	r5, #2
 8005c26:	2310      	movs	r3, #16
 8005c28:	e00a      	b.n	8005c40 <_strtol_l.isra.0+0x6c>
 8005c2a:	2c2b      	cmp	r4, #43	@ 0x2b
 8005c2c:	bf04      	itt	eq
 8005c2e:	782c      	ldrbeq	r4, [r5, #0]
 8005c30:	1c95      	addeq	r5, r2, #2
 8005c32:	e7ec      	b.n	8005c0e <_strtol_l.isra.0+0x3a>
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d1f6      	bne.n	8005c26 <_strtol_l.isra.0+0x52>
 8005c38:	2c30      	cmp	r4, #48	@ 0x30
 8005c3a:	bf14      	ite	ne
 8005c3c:	230a      	movne	r3, #10
 8005c3e:	2308      	moveq	r3, #8
 8005c40:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005c44:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005c48:	2200      	movs	r2, #0
 8005c4a:	fbbc f9f3 	udiv	r9, ip, r3
 8005c4e:	4610      	mov	r0, r2
 8005c50:	fb03 ca19 	mls	sl, r3, r9, ip
 8005c54:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005c58:	2f09      	cmp	r7, #9
 8005c5a:	d80f      	bhi.n	8005c7c <_strtol_l.isra.0+0xa8>
 8005c5c:	463c      	mov	r4, r7
 8005c5e:	42a3      	cmp	r3, r4
 8005c60:	dd1b      	ble.n	8005c9a <_strtol_l.isra.0+0xc6>
 8005c62:	1c57      	adds	r7, r2, #1
 8005c64:	d007      	beq.n	8005c76 <_strtol_l.isra.0+0xa2>
 8005c66:	4581      	cmp	r9, r0
 8005c68:	d314      	bcc.n	8005c94 <_strtol_l.isra.0+0xc0>
 8005c6a:	d101      	bne.n	8005c70 <_strtol_l.isra.0+0x9c>
 8005c6c:	45a2      	cmp	sl, r4
 8005c6e:	db11      	blt.n	8005c94 <_strtol_l.isra.0+0xc0>
 8005c70:	fb00 4003 	mla	r0, r0, r3, r4
 8005c74:	2201      	movs	r2, #1
 8005c76:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005c7a:	e7eb      	b.n	8005c54 <_strtol_l.isra.0+0x80>
 8005c7c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8005c80:	2f19      	cmp	r7, #25
 8005c82:	d801      	bhi.n	8005c88 <_strtol_l.isra.0+0xb4>
 8005c84:	3c37      	subs	r4, #55	@ 0x37
 8005c86:	e7ea      	b.n	8005c5e <_strtol_l.isra.0+0x8a>
 8005c88:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8005c8c:	2f19      	cmp	r7, #25
 8005c8e:	d804      	bhi.n	8005c9a <_strtol_l.isra.0+0xc6>
 8005c90:	3c57      	subs	r4, #87	@ 0x57
 8005c92:	e7e4      	b.n	8005c5e <_strtol_l.isra.0+0x8a>
 8005c94:	f04f 32ff 	mov.w	r2, #4294967295
 8005c98:	e7ed      	b.n	8005c76 <_strtol_l.isra.0+0xa2>
 8005c9a:	1c53      	adds	r3, r2, #1
 8005c9c:	d108      	bne.n	8005cb0 <_strtol_l.isra.0+0xdc>
 8005c9e:	2322      	movs	r3, #34	@ 0x22
 8005ca0:	f8ce 3000 	str.w	r3, [lr]
 8005ca4:	4660      	mov	r0, ip
 8005ca6:	f1b8 0f00 	cmp.w	r8, #0
 8005caa:	d0a0      	beq.n	8005bee <_strtol_l.isra.0+0x1a>
 8005cac:	1e69      	subs	r1, r5, #1
 8005cae:	e006      	b.n	8005cbe <_strtol_l.isra.0+0xea>
 8005cb0:	b106      	cbz	r6, 8005cb4 <_strtol_l.isra.0+0xe0>
 8005cb2:	4240      	negs	r0, r0
 8005cb4:	f1b8 0f00 	cmp.w	r8, #0
 8005cb8:	d099      	beq.n	8005bee <_strtol_l.isra.0+0x1a>
 8005cba:	2a00      	cmp	r2, #0
 8005cbc:	d1f6      	bne.n	8005cac <_strtol_l.isra.0+0xd8>
 8005cbe:	f8c8 1000 	str.w	r1, [r8]
 8005cc2:	e794      	b.n	8005bee <_strtol_l.isra.0+0x1a>
 8005cc4:	080067d9 	.word	0x080067d9

08005cc8 <strtol>:
 8005cc8:	4613      	mov	r3, r2
 8005cca:	460a      	mov	r2, r1
 8005ccc:	4601      	mov	r1, r0
 8005cce:	4802      	ldr	r0, [pc, #8]	@ (8005cd8 <strtol+0x10>)
 8005cd0:	6800      	ldr	r0, [r0, #0]
 8005cd2:	f7ff bf7f 	b.w	8005bd4 <_strtol_l.isra.0>
 8005cd6:	bf00      	nop
 8005cd8:	20000010 	.word	0x20000010

08005cdc <sniprintf>:
 8005cdc:	b40c      	push	{r2, r3}
 8005cde:	b530      	push	{r4, r5, lr}
 8005ce0:	4b18      	ldr	r3, [pc, #96]	@ (8005d44 <sniprintf+0x68>)
 8005ce2:	1e0c      	subs	r4, r1, #0
 8005ce4:	681d      	ldr	r5, [r3, #0]
 8005ce6:	b09d      	sub	sp, #116	@ 0x74
 8005ce8:	da08      	bge.n	8005cfc <sniprintf+0x20>
 8005cea:	238b      	movs	r3, #139	@ 0x8b
 8005cec:	602b      	str	r3, [r5, #0]
 8005cee:	f04f 30ff 	mov.w	r0, #4294967295
 8005cf2:	b01d      	add	sp, #116	@ 0x74
 8005cf4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005cf8:	b002      	add	sp, #8
 8005cfa:	4770      	bx	lr
 8005cfc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005d00:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005d04:	f04f 0300 	mov.w	r3, #0
 8005d08:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005d0a:	bf14      	ite	ne
 8005d0c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005d10:	4623      	moveq	r3, r4
 8005d12:	9304      	str	r3, [sp, #16]
 8005d14:	9307      	str	r3, [sp, #28]
 8005d16:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005d1a:	9002      	str	r0, [sp, #8]
 8005d1c:	9006      	str	r0, [sp, #24]
 8005d1e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005d22:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005d24:	ab21      	add	r3, sp, #132	@ 0x84
 8005d26:	a902      	add	r1, sp, #8
 8005d28:	4628      	mov	r0, r5
 8005d2a:	9301      	str	r3, [sp, #4]
 8005d2c:	f000 f9fe 	bl	800612c <_svfiprintf_r>
 8005d30:	1c43      	adds	r3, r0, #1
 8005d32:	bfbc      	itt	lt
 8005d34:	238b      	movlt	r3, #139	@ 0x8b
 8005d36:	602b      	strlt	r3, [r5, #0]
 8005d38:	2c00      	cmp	r4, #0
 8005d3a:	d0da      	beq.n	8005cf2 <sniprintf+0x16>
 8005d3c:	9b02      	ldr	r3, [sp, #8]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	701a      	strb	r2, [r3, #0]
 8005d42:	e7d6      	b.n	8005cf2 <sniprintf+0x16>
 8005d44:	20000010 	.word	0x20000010

08005d48 <memset>:
 8005d48:	4402      	add	r2, r0
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d100      	bne.n	8005d52 <memset+0xa>
 8005d50:	4770      	bx	lr
 8005d52:	f803 1b01 	strb.w	r1, [r3], #1
 8005d56:	e7f9      	b.n	8005d4c <memset+0x4>

08005d58 <strncmp>:
 8005d58:	b510      	push	{r4, lr}
 8005d5a:	b16a      	cbz	r2, 8005d78 <strncmp+0x20>
 8005d5c:	3901      	subs	r1, #1
 8005d5e:	1884      	adds	r4, r0, r2
 8005d60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005d64:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	d103      	bne.n	8005d74 <strncmp+0x1c>
 8005d6c:	42a0      	cmp	r0, r4
 8005d6e:	d001      	beq.n	8005d74 <strncmp+0x1c>
 8005d70:	2a00      	cmp	r2, #0
 8005d72:	d1f5      	bne.n	8005d60 <strncmp+0x8>
 8005d74:	1ad0      	subs	r0, r2, r3
 8005d76:	bd10      	pop	{r4, pc}
 8005d78:	4610      	mov	r0, r2
 8005d7a:	e7fc      	b.n	8005d76 <strncmp+0x1e>

08005d7c <__strtok_r>:
 8005d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d7e:	4604      	mov	r4, r0
 8005d80:	b908      	cbnz	r0, 8005d86 <__strtok_r+0xa>
 8005d82:	6814      	ldr	r4, [r2, #0]
 8005d84:	b144      	cbz	r4, 8005d98 <__strtok_r+0x1c>
 8005d86:	4620      	mov	r0, r4
 8005d88:	f814 5b01 	ldrb.w	r5, [r4], #1
 8005d8c:	460f      	mov	r7, r1
 8005d8e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8005d92:	b91e      	cbnz	r6, 8005d9c <__strtok_r+0x20>
 8005d94:	b965      	cbnz	r5, 8005db0 <__strtok_r+0x34>
 8005d96:	6015      	str	r5, [r2, #0]
 8005d98:	2000      	movs	r0, #0
 8005d9a:	e005      	b.n	8005da8 <__strtok_r+0x2c>
 8005d9c:	42b5      	cmp	r5, r6
 8005d9e:	d1f6      	bne.n	8005d8e <__strtok_r+0x12>
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d1f0      	bne.n	8005d86 <__strtok_r+0xa>
 8005da4:	6014      	str	r4, [r2, #0]
 8005da6:	7003      	strb	r3, [r0, #0]
 8005da8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005daa:	461c      	mov	r4, r3
 8005dac:	e00c      	b.n	8005dc8 <__strtok_r+0x4c>
 8005dae:	b91d      	cbnz	r5, 8005db8 <__strtok_r+0x3c>
 8005db0:	4627      	mov	r7, r4
 8005db2:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005db6:	460e      	mov	r6, r1
 8005db8:	f816 5b01 	ldrb.w	r5, [r6], #1
 8005dbc:	42ab      	cmp	r3, r5
 8005dbe:	d1f6      	bne.n	8005dae <__strtok_r+0x32>
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d0f2      	beq.n	8005daa <__strtok_r+0x2e>
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	703b      	strb	r3, [r7, #0]
 8005dc8:	6014      	str	r4, [r2, #0]
 8005dca:	e7ed      	b.n	8005da8 <__strtok_r+0x2c>

08005dcc <strtok_r>:
 8005dcc:	2301      	movs	r3, #1
 8005dce:	f7ff bfd5 	b.w	8005d7c <__strtok_r>

08005dd2 <strstr>:
 8005dd2:	780a      	ldrb	r2, [r1, #0]
 8005dd4:	b570      	push	{r4, r5, r6, lr}
 8005dd6:	b96a      	cbnz	r2, 8005df4 <strstr+0x22>
 8005dd8:	bd70      	pop	{r4, r5, r6, pc}
 8005dda:	429a      	cmp	r2, r3
 8005ddc:	d109      	bne.n	8005df2 <strstr+0x20>
 8005dde:	460c      	mov	r4, r1
 8005de0:	4605      	mov	r5, r0
 8005de2:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d0f6      	beq.n	8005dd8 <strstr+0x6>
 8005dea:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8005dee:	429e      	cmp	r6, r3
 8005df0:	d0f7      	beq.n	8005de2 <strstr+0x10>
 8005df2:	3001      	adds	r0, #1
 8005df4:	7803      	ldrb	r3, [r0, #0]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d1ef      	bne.n	8005dda <strstr+0x8>
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	e7ec      	b.n	8005dd8 <strstr+0x6>
	...

08005e00 <__errno>:
 8005e00:	4b01      	ldr	r3, [pc, #4]	@ (8005e08 <__errno+0x8>)
 8005e02:	6818      	ldr	r0, [r3, #0]
 8005e04:	4770      	bx	lr
 8005e06:	bf00      	nop
 8005e08:	20000010 	.word	0x20000010

08005e0c <__libc_init_array>:
 8005e0c:	b570      	push	{r4, r5, r6, lr}
 8005e0e:	4d0d      	ldr	r5, [pc, #52]	@ (8005e44 <__libc_init_array+0x38>)
 8005e10:	4c0d      	ldr	r4, [pc, #52]	@ (8005e48 <__libc_init_array+0x3c>)
 8005e12:	1b64      	subs	r4, r4, r5
 8005e14:	10a4      	asrs	r4, r4, #2
 8005e16:	2600      	movs	r6, #0
 8005e18:	42a6      	cmp	r6, r4
 8005e1a:	d109      	bne.n	8005e30 <__libc_init_array+0x24>
 8005e1c:	4d0b      	ldr	r5, [pc, #44]	@ (8005e4c <__libc_init_array+0x40>)
 8005e1e:	4c0c      	ldr	r4, [pc, #48]	@ (8005e50 <__libc_init_array+0x44>)
 8005e20:	f000 fc6c 	bl	80066fc <_init>
 8005e24:	1b64      	subs	r4, r4, r5
 8005e26:	10a4      	asrs	r4, r4, #2
 8005e28:	2600      	movs	r6, #0
 8005e2a:	42a6      	cmp	r6, r4
 8005e2c:	d105      	bne.n	8005e3a <__libc_init_array+0x2e>
 8005e2e:	bd70      	pop	{r4, r5, r6, pc}
 8005e30:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e34:	4798      	blx	r3
 8005e36:	3601      	adds	r6, #1
 8005e38:	e7ee      	b.n	8005e18 <__libc_init_array+0xc>
 8005e3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e3e:	4798      	blx	r3
 8005e40:	3601      	adds	r6, #1
 8005e42:	e7f2      	b.n	8005e2a <__libc_init_array+0x1e>
 8005e44:	08006914 	.word	0x08006914
 8005e48:	08006914 	.word	0x08006914
 8005e4c:	08006914 	.word	0x08006914
 8005e50:	08006918 	.word	0x08006918

08005e54 <__retarget_lock_acquire_recursive>:
 8005e54:	4770      	bx	lr

08005e56 <__retarget_lock_release_recursive>:
 8005e56:	4770      	bx	lr

08005e58 <strcpy>:
 8005e58:	4603      	mov	r3, r0
 8005e5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005e5e:	f803 2b01 	strb.w	r2, [r3], #1
 8005e62:	2a00      	cmp	r2, #0
 8005e64:	d1f9      	bne.n	8005e5a <strcpy+0x2>
 8005e66:	4770      	bx	lr

08005e68 <memcpy>:
 8005e68:	440a      	add	r2, r1
 8005e6a:	4291      	cmp	r1, r2
 8005e6c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005e70:	d100      	bne.n	8005e74 <memcpy+0xc>
 8005e72:	4770      	bx	lr
 8005e74:	b510      	push	{r4, lr}
 8005e76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e7a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e7e:	4291      	cmp	r1, r2
 8005e80:	d1f9      	bne.n	8005e76 <memcpy+0xe>
 8005e82:	bd10      	pop	{r4, pc}

08005e84 <_free_r>:
 8005e84:	b538      	push	{r3, r4, r5, lr}
 8005e86:	4605      	mov	r5, r0
 8005e88:	2900      	cmp	r1, #0
 8005e8a:	d041      	beq.n	8005f10 <_free_r+0x8c>
 8005e8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e90:	1f0c      	subs	r4, r1, #4
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	bfb8      	it	lt
 8005e96:	18e4      	addlt	r4, r4, r3
 8005e98:	f000 f8e0 	bl	800605c <__malloc_lock>
 8005e9c:	4a1d      	ldr	r2, [pc, #116]	@ (8005f14 <_free_r+0x90>)
 8005e9e:	6813      	ldr	r3, [r2, #0]
 8005ea0:	b933      	cbnz	r3, 8005eb0 <_free_r+0x2c>
 8005ea2:	6063      	str	r3, [r4, #4]
 8005ea4:	6014      	str	r4, [r2, #0]
 8005ea6:	4628      	mov	r0, r5
 8005ea8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005eac:	f000 b8dc 	b.w	8006068 <__malloc_unlock>
 8005eb0:	42a3      	cmp	r3, r4
 8005eb2:	d908      	bls.n	8005ec6 <_free_r+0x42>
 8005eb4:	6820      	ldr	r0, [r4, #0]
 8005eb6:	1821      	adds	r1, r4, r0
 8005eb8:	428b      	cmp	r3, r1
 8005eba:	bf01      	itttt	eq
 8005ebc:	6819      	ldreq	r1, [r3, #0]
 8005ebe:	685b      	ldreq	r3, [r3, #4]
 8005ec0:	1809      	addeq	r1, r1, r0
 8005ec2:	6021      	streq	r1, [r4, #0]
 8005ec4:	e7ed      	b.n	8005ea2 <_free_r+0x1e>
 8005ec6:	461a      	mov	r2, r3
 8005ec8:	685b      	ldr	r3, [r3, #4]
 8005eca:	b10b      	cbz	r3, 8005ed0 <_free_r+0x4c>
 8005ecc:	42a3      	cmp	r3, r4
 8005ece:	d9fa      	bls.n	8005ec6 <_free_r+0x42>
 8005ed0:	6811      	ldr	r1, [r2, #0]
 8005ed2:	1850      	adds	r0, r2, r1
 8005ed4:	42a0      	cmp	r0, r4
 8005ed6:	d10b      	bne.n	8005ef0 <_free_r+0x6c>
 8005ed8:	6820      	ldr	r0, [r4, #0]
 8005eda:	4401      	add	r1, r0
 8005edc:	1850      	adds	r0, r2, r1
 8005ede:	4283      	cmp	r3, r0
 8005ee0:	6011      	str	r1, [r2, #0]
 8005ee2:	d1e0      	bne.n	8005ea6 <_free_r+0x22>
 8005ee4:	6818      	ldr	r0, [r3, #0]
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	6053      	str	r3, [r2, #4]
 8005eea:	4408      	add	r0, r1
 8005eec:	6010      	str	r0, [r2, #0]
 8005eee:	e7da      	b.n	8005ea6 <_free_r+0x22>
 8005ef0:	d902      	bls.n	8005ef8 <_free_r+0x74>
 8005ef2:	230c      	movs	r3, #12
 8005ef4:	602b      	str	r3, [r5, #0]
 8005ef6:	e7d6      	b.n	8005ea6 <_free_r+0x22>
 8005ef8:	6820      	ldr	r0, [r4, #0]
 8005efa:	1821      	adds	r1, r4, r0
 8005efc:	428b      	cmp	r3, r1
 8005efe:	bf04      	itt	eq
 8005f00:	6819      	ldreq	r1, [r3, #0]
 8005f02:	685b      	ldreq	r3, [r3, #4]
 8005f04:	6063      	str	r3, [r4, #4]
 8005f06:	bf04      	itt	eq
 8005f08:	1809      	addeq	r1, r1, r0
 8005f0a:	6021      	streq	r1, [r4, #0]
 8005f0c:	6054      	str	r4, [r2, #4]
 8005f0e:	e7ca      	b.n	8005ea6 <_free_r+0x22>
 8005f10:	bd38      	pop	{r3, r4, r5, pc}
 8005f12:	bf00      	nop
 8005f14:	20000600 	.word	0x20000600

08005f18 <sbrk_aligned>:
 8005f18:	b570      	push	{r4, r5, r6, lr}
 8005f1a:	4e0f      	ldr	r6, [pc, #60]	@ (8005f58 <sbrk_aligned+0x40>)
 8005f1c:	460c      	mov	r4, r1
 8005f1e:	6831      	ldr	r1, [r6, #0]
 8005f20:	4605      	mov	r5, r0
 8005f22:	b911      	cbnz	r1, 8005f2a <sbrk_aligned+0x12>
 8005f24:	f000 fba4 	bl	8006670 <_sbrk_r>
 8005f28:	6030      	str	r0, [r6, #0]
 8005f2a:	4621      	mov	r1, r4
 8005f2c:	4628      	mov	r0, r5
 8005f2e:	f000 fb9f 	bl	8006670 <_sbrk_r>
 8005f32:	1c43      	adds	r3, r0, #1
 8005f34:	d103      	bne.n	8005f3e <sbrk_aligned+0x26>
 8005f36:	f04f 34ff 	mov.w	r4, #4294967295
 8005f3a:	4620      	mov	r0, r4
 8005f3c:	bd70      	pop	{r4, r5, r6, pc}
 8005f3e:	1cc4      	adds	r4, r0, #3
 8005f40:	f024 0403 	bic.w	r4, r4, #3
 8005f44:	42a0      	cmp	r0, r4
 8005f46:	d0f8      	beq.n	8005f3a <sbrk_aligned+0x22>
 8005f48:	1a21      	subs	r1, r4, r0
 8005f4a:	4628      	mov	r0, r5
 8005f4c:	f000 fb90 	bl	8006670 <_sbrk_r>
 8005f50:	3001      	adds	r0, #1
 8005f52:	d1f2      	bne.n	8005f3a <sbrk_aligned+0x22>
 8005f54:	e7ef      	b.n	8005f36 <sbrk_aligned+0x1e>
 8005f56:	bf00      	nop
 8005f58:	200005fc 	.word	0x200005fc

08005f5c <_malloc_r>:
 8005f5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f60:	1ccd      	adds	r5, r1, #3
 8005f62:	f025 0503 	bic.w	r5, r5, #3
 8005f66:	3508      	adds	r5, #8
 8005f68:	2d0c      	cmp	r5, #12
 8005f6a:	bf38      	it	cc
 8005f6c:	250c      	movcc	r5, #12
 8005f6e:	2d00      	cmp	r5, #0
 8005f70:	4606      	mov	r6, r0
 8005f72:	db01      	blt.n	8005f78 <_malloc_r+0x1c>
 8005f74:	42a9      	cmp	r1, r5
 8005f76:	d904      	bls.n	8005f82 <_malloc_r+0x26>
 8005f78:	230c      	movs	r3, #12
 8005f7a:	6033      	str	r3, [r6, #0]
 8005f7c:	2000      	movs	r0, #0
 8005f7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f82:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006058 <_malloc_r+0xfc>
 8005f86:	f000 f869 	bl	800605c <__malloc_lock>
 8005f8a:	f8d8 3000 	ldr.w	r3, [r8]
 8005f8e:	461c      	mov	r4, r3
 8005f90:	bb44      	cbnz	r4, 8005fe4 <_malloc_r+0x88>
 8005f92:	4629      	mov	r1, r5
 8005f94:	4630      	mov	r0, r6
 8005f96:	f7ff ffbf 	bl	8005f18 <sbrk_aligned>
 8005f9a:	1c43      	adds	r3, r0, #1
 8005f9c:	4604      	mov	r4, r0
 8005f9e:	d158      	bne.n	8006052 <_malloc_r+0xf6>
 8005fa0:	f8d8 4000 	ldr.w	r4, [r8]
 8005fa4:	4627      	mov	r7, r4
 8005fa6:	2f00      	cmp	r7, #0
 8005fa8:	d143      	bne.n	8006032 <_malloc_r+0xd6>
 8005faa:	2c00      	cmp	r4, #0
 8005fac:	d04b      	beq.n	8006046 <_malloc_r+0xea>
 8005fae:	6823      	ldr	r3, [r4, #0]
 8005fb0:	4639      	mov	r1, r7
 8005fb2:	4630      	mov	r0, r6
 8005fb4:	eb04 0903 	add.w	r9, r4, r3
 8005fb8:	f000 fb5a 	bl	8006670 <_sbrk_r>
 8005fbc:	4581      	cmp	r9, r0
 8005fbe:	d142      	bne.n	8006046 <_malloc_r+0xea>
 8005fc0:	6821      	ldr	r1, [r4, #0]
 8005fc2:	1a6d      	subs	r5, r5, r1
 8005fc4:	4629      	mov	r1, r5
 8005fc6:	4630      	mov	r0, r6
 8005fc8:	f7ff ffa6 	bl	8005f18 <sbrk_aligned>
 8005fcc:	3001      	adds	r0, #1
 8005fce:	d03a      	beq.n	8006046 <_malloc_r+0xea>
 8005fd0:	6823      	ldr	r3, [r4, #0]
 8005fd2:	442b      	add	r3, r5
 8005fd4:	6023      	str	r3, [r4, #0]
 8005fd6:	f8d8 3000 	ldr.w	r3, [r8]
 8005fda:	685a      	ldr	r2, [r3, #4]
 8005fdc:	bb62      	cbnz	r2, 8006038 <_malloc_r+0xdc>
 8005fde:	f8c8 7000 	str.w	r7, [r8]
 8005fe2:	e00f      	b.n	8006004 <_malloc_r+0xa8>
 8005fe4:	6822      	ldr	r2, [r4, #0]
 8005fe6:	1b52      	subs	r2, r2, r5
 8005fe8:	d420      	bmi.n	800602c <_malloc_r+0xd0>
 8005fea:	2a0b      	cmp	r2, #11
 8005fec:	d917      	bls.n	800601e <_malloc_r+0xc2>
 8005fee:	1961      	adds	r1, r4, r5
 8005ff0:	42a3      	cmp	r3, r4
 8005ff2:	6025      	str	r5, [r4, #0]
 8005ff4:	bf18      	it	ne
 8005ff6:	6059      	strne	r1, [r3, #4]
 8005ff8:	6863      	ldr	r3, [r4, #4]
 8005ffa:	bf08      	it	eq
 8005ffc:	f8c8 1000 	streq.w	r1, [r8]
 8006000:	5162      	str	r2, [r4, r5]
 8006002:	604b      	str	r3, [r1, #4]
 8006004:	4630      	mov	r0, r6
 8006006:	f000 f82f 	bl	8006068 <__malloc_unlock>
 800600a:	f104 000b 	add.w	r0, r4, #11
 800600e:	1d23      	adds	r3, r4, #4
 8006010:	f020 0007 	bic.w	r0, r0, #7
 8006014:	1ac2      	subs	r2, r0, r3
 8006016:	bf1c      	itt	ne
 8006018:	1a1b      	subne	r3, r3, r0
 800601a:	50a3      	strne	r3, [r4, r2]
 800601c:	e7af      	b.n	8005f7e <_malloc_r+0x22>
 800601e:	6862      	ldr	r2, [r4, #4]
 8006020:	42a3      	cmp	r3, r4
 8006022:	bf0c      	ite	eq
 8006024:	f8c8 2000 	streq.w	r2, [r8]
 8006028:	605a      	strne	r2, [r3, #4]
 800602a:	e7eb      	b.n	8006004 <_malloc_r+0xa8>
 800602c:	4623      	mov	r3, r4
 800602e:	6864      	ldr	r4, [r4, #4]
 8006030:	e7ae      	b.n	8005f90 <_malloc_r+0x34>
 8006032:	463c      	mov	r4, r7
 8006034:	687f      	ldr	r7, [r7, #4]
 8006036:	e7b6      	b.n	8005fa6 <_malloc_r+0x4a>
 8006038:	461a      	mov	r2, r3
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	42a3      	cmp	r3, r4
 800603e:	d1fb      	bne.n	8006038 <_malloc_r+0xdc>
 8006040:	2300      	movs	r3, #0
 8006042:	6053      	str	r3, [r2, #4]
 8006044:	e7de      	b.n	8006004 <_malloc_r+0xa8>
 8006046:	230c      	movs	r3, #12
 8006048:	6033      	str	r3, [r6, #0]
 800604a:	4630      	mov	r0, r6
 800604c:	f000 f80c 	bl	8006068 <__malloc_unlock>
 8006050:	e794      	b.n	8005f7c <_malloc_r+0x20>
 8006052:	6005      	str	r5, [r0, #0]
 8006054:	e7d6      	b.n	8006004 <_malloc_r+0xa8>
 8006056:	bf00      	nop
 8006058:	20000600 	.word	0x20000600

0800605c <__malloc_lock>:
 800605c:	4801      	ldr	r0, [pc, #4]	@ (8006064 <__malloc_lock+0x8>)
 800605e:	f7ff bef9 	b.w	8005e54 <__retarget_lock_acquire_recursive>
 8006062:	bf00      	nop
 8006064:	200005f8 	.word	0x200005f8

08006068 <__malloc_unlock>:
 8006068:	4801      	ldr	r0, [pc, #4]	@ (8006070 <__malloc_unlock+0x8>)
 800606a:	f7ff bef4 	b.w	8005e56 <__retarget_lock_release_recursive>
 800606e:	bf00      	nop
 8006070:	200005f8 	.word	0x200005f8

08006074 <__ssputs_r>:
 8006074:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006078:	688e      	ldr	r6, [r1, #8]
 800607a:	461f      	mov	r7, r3
 800607c:	42be      	cmp	r6, r7
 800607e:	680b      	ldr	r3, [r1, #0]
 8006080:	4682      	mov	sl, r0
 8006082:	460c      	mov	r4, r1
 8006084:	4690      	mov	r8, r2
 8006086:	d82d      	bhi.n	80060e4 <__ssputs_r+0x70>
 8006088:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800608c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006090:	d026      	beq.n	80060e0 <__ssputs_r+0x6c>
 8006092:	6965      	ldr	r5, [r4, #20]
 8006094:	6909      	ldr	r1, [r1, #16]
 8006096:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800609a:	eba3 0901 	sub.w	r9, r3, r1
 800609e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80060a2:	1c7b      	adds	r3, r7, #1
 80060a4:	444b      	add	r3, r9
 80060a6:	106d      	asrs	r5, r5, #1
 80060a8:	429d      	cmp	r5, r3
 80060aa:	bf38      	it	cc
 80060ac:	461d      	movcc	r5, r3
 80060ae:	0553      	lsls	r3, r2, #21
 80060b0:	d527      	bpl.n	8006102 <__ssputs_r+0x8e>
 80060b2:	4629      	mov	r1, r5
 80060b4:	f7ff ff52 	bl	8005f5c <_malloc_r>
 80060b8:	4606      	mov	r6, r0
 80060ba:	b360      	cbz	r0, 8006116 <__ssputs_r+0xa2>
 80060bc:	6921      	ldr	r1, [r4, #16]
 80060be:	464a      	mov	r2, r9
 80060c0:	f7ff fed2 	bl	8005e68 <memcpy>
 80060c4:	89a3      	ldrh	r3, [r4, #12]
 80060c6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80060ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80060ce:	81a3      	strh	r3, [r4, #12]
 80060d0:	6126      	str	r6, [r4, #16]
 80060d2:	6165      	str	r5, [r4, #20]
 80060d4:	444e      	add	r6, r9
 80060d6:	eba5 0509 	sub.w	r5, r5, r9
 80060da:	6026      	str	r6, [r4, #0]
 80060dc:	60a5      	str	r5, [r4, #8]
 80060de:	463e      	mov	r6, r7
 80060e0:	42be      	cmp	r6, r7
 80060e2:	d900      	bls.n	80060e6 <__ssputs_r+0x72>
 80060e4:	463e      	mov	r6, r7
 80060e6:	6820      	ldr	r0, [r4, #0]
 80060e8:	4632      	mov	r2, r6
 80060ea:	4641      	mov	r1, r8
 80060ec:	f000 faa6 	bl	800663c <memmove>
 80060f0:	68a3      	ldr	r3, [r4, #8]
 80060f2:	1b9b      	subs	r3, r3, r6
 80060f4:	60a3      	str	r3, [r4, #8]
 80060f6:	6823      	ldr	r3, [r4, #0]
 80060f8:	4433      	add	r3, r6
 80060fa:	6023      	str	r3, [r4, #0]
 80060fc:	2000      	movs	r0, #0
 80060fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006102:	462a      	mov	r2, r5
 8006104:	f000 fac4 	bl	8006690 <_realloc_r>
 8006108:	4606      	mov	r6, r0
 800610a:	2800      	cmp	r0, #0
 800610c:	d1e0      	bne.n	80060d0 <__ssputs_r+0x5c>
 800610e:	6921      	ldr	r1, [r4, #16]
 8006110:	4650      	mov	r0, sl
 8006112:	f7ff feb7 	bl	8005e84 <_free_r>
 8006116:	230c      	movs	r3, #12
 8006118:	f8ca 3000 	str.w	r3, [sl]
 800611c:	89a3      	ldrh	r3, [r4, #12]
 800611e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006122:	81a3      	strh	r3, [r4, #12]
 8006124:	f04f 30ff 	mov.w	r0, #4294967295
 8006128:	e7e9      	b.n	80060fe <__ssputs_r+0x8a>
	...

0800612c <_svfiprintf_r>:
 800612c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006130:	4698      	mov	r8, r3
 8006132:	898b      	ldrh	r3, [r1, #12]
 8006134:	061b      	lsls	r3, r3, #24
 8006136:	b09d      	sub	sp, #116	@ 0x74
 8006138:	4607      	mov	r7, r0
 800613a:	460d      	mov	r5, r1
 800613c:	4614      	mov	r4, r2
 800613e:	d510      	bpl.n	8006162 <_svfiprintf_r+0x36>
 8006140:	690b      	ldr	r3, [r1, #16]
 8006142:	b973      	cbnz	r3, 8006162 <_svfiprintf_r+0x36>
 8006144:	2140      	movs	r1, #64	@ 0x40
 8006146:	f7ff ff09 	bl	8005f5c <_malloc_r>
 800614a:	6028      	str	r0, [r5, #0]
 800614c:	6128      	str	r0, [r5, #16]
 800614e:	b930      	cbnz	r0, 800615e <_svfiprintf_r+0x32>
 8006150:	230c      	movs	r3, #12
 8006152:	603b      	str	r3, [r7, #0]
 8006154:	f04f 30ff 	mov.w	r0, #4294967295
 8006158:	b01d      	add	sp, #116	@ 0x74
 800615a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800615e:	2340      	movs	r3, #64	@ 0x40
 8006160:	616b      	str	r3, [r5, #20]
 8006162:	2300      	movs	r3, #0
 8006164:	9309      	str	r3, [sp, #36]	@ 0x24
 8006166:	2320      	movs	r3, #32
 8006168:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800616c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006170:	2330      	movs	r3, #48	@ 0x30
 8006172:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006310 <_svfiprintf_r+0x1e4>
 8006176:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800617a:	f04f 0901 	mov.w	r9, #1
 800617e:	4623      	mov	r3, r4
 8006180:	469a      	mov	sl, r3
 8006182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006186:	b10a      	cbz	r2, 800618c <_svfiprintf_r+0x60>
 8006188:	2a25      	cmp	r2, #37	@ 0x25
 800618a:	d1f9      	bne.n	8006180 <_svfiprintf_r+0x54>
 800618c:	ebba 0b04 	subs.w	fp, sl, r4
 8006190:	d00b      	beq.n	80061aa <_svfiprintf_r+0x7e>
 8006192:	465b      	mov	r3, fp
 8006194:	4622      	mov	r2, r4
 8006196:	4629      	mov	r1, r5
 8006198:	4638      	mov	r0, r7
 800619a:	f7ff ff6b 	bl	8006074 <__ssputs_r>
 800619e:	3001      	adds	r0, #1
 80061a0:	f000 80a7 	beq.w	80062f2 <_svfiprintf_r+0x1c6>
 80061a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80061a6:	445a      	add	r2, fp
 80061a8:	9209      	str	r2, [sp, #36]	@ 0x24
 80061aa:	f89a 3000 	ldrb.w	r3, [sl]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	f000 809f 	beq.w	80062f2 <_svfiprintf_r+0x1c6>
 80061b4:	2300      	movs	r3, #0
 80061b6:	f04f 32ff 	mov.w	r2, #4294967295
 80061ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80061be:	f10a 0a01 	add.w	sl, sl, #1
 80061c2:	9304      	str	r3, [sp, #16]
 80061c4:	9307      	str	r3, [sp, #28]
 80061c6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80061ca:	931a      	str	r3, [sp, #104]	@ 0x68
 80061cc:	4654      	mov	r4, sl
 80061ce:	2205      	movs	r2, #5
 80061d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061d4:	484e      	ldr	r0, [pc, #312]	@ (8006310 <_svfiprintf_r+0x1e4>)
 80061d6:	f7fa f823 	bl	8000220 <memchr>
 80061da:	9a04      	ldr	r2, [sp, #16]
 80061dc:	b9d8      	cbnz	r0, 8006216 <_svfiprintf_r+0xea>
 80061de:	06d0      	lsls	r0, r2, #27
 80061e0:	bf44      	itt	mi
 80061e2:	2320      	movmi	r3, #32
 80061e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80061e8:	0711      	lsls	r1, r2, #28
 80061ea:	bf44      	itt	mi
 80061ec:	232b      	movmi	r3, #43	@ 0x2b
 80061ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80061f2:	f89a 3000 	ldrb.w	r3, [sl]
 80061f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80061f8:	d015      	beq.n	8006226 <_svfiprintf_r+0xfa>
 80061fa:	9a07      	ldr	r2, [sp, #28]
 80061fc:	4654      	mov	r4, sl
 80061fe:	2000      	movs	r0, #0
 8006200:	f04f 0c0a 	mov.w	ip, #10
 8006204:	4621      	mov	r1, r4
 8006206:	f811 3b01 	ldrb.w	r3, [r1], #1
 800620a:	3b30      	subs	r3, #48	@ 0x30
 800620c:	2b09      	cmp	r3, #9
 800620e:	d94b      	bls.n	80062a8 <_svfiprintf_r+0x17c>
 8006210:	b1b0      	cbz	r0, 8006240 <_svfiprintf_r+0x114>
 8006212:	9207      	str	r2, [sp, #28]
 8006214:	e014      	b.n	8006240 <_svfiprintf_r+0x114>
 8006216:	eba0 0308 	sub.w	r3, r0, r8
 800621a:	fa09 f303 	lsl.w	r3, r9, r3
 800621e:	4313      	orrs	r3, r2
 8006220:	9304      	str	r3, [sp, #16]
 8006222:	46a2      	mov	sl, r4
 8006224:	e7d2      	b.n	80061cc <_svfiprintf_r+0xa0>
 8006226:	9b03      	ldr	r3, [sp, #12]
 8006228:	1d19      	adds	r1, r3, #4
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	9103      	str	r1, [sp, #12]
 800622e:	2b00      	cmp	r3, #0
 8006230:	bfbb      	ittet	lt
 8006232:	425b      	neglt	r3, r3
 8006234:	f042 0202 	orrlt.w	r2, r2, #2
 8006238:	9307      	strge	r3, [sp, #28]
 800623a:	9307      	strlt	r3, [sp, #28]
 800623c:	bfb8      	it	lt
 800623e:	9204      	strlt	r2, [sp, #16]
 8006240:	7823      	ldrb	r3, [r4, #0]
 8006242:	2b2e      	cmp	r3, #46	@ 0x2e
 8006244:	d10a      	bne.n	800625c <_svfiprintf_r+0x130>
 8006246:	7863      	ldrb	r3, [r4, #1]
 8006248:	2b2a      	cmp	r3, #42	@ 0x2a
 800624a:	d132      	bne.n	80062b2 <_svfiprintf_r+0x186>
 800624c:	9b03      	ldr	r3, [sp, #12]
 800624e:	1d1a      	adds	r2, r3, #4
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	9203      	str	r2, [sp, #12]
 8006254:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006258:	3402      	adds	r4, #2
 800625a:	9305      	str	r3, [sp, #20]
 800625c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006320 <_svfiprintf_r+0x1f4>
 8006260:	7821      	ldrb	r1, [r4, #0]
 8006262:	2203      	movs	r2, #3
 8006264:	4650      	mov	r0, sl
 8006266:	f7f9 ffdb 	bl	8000220 <memchr>
 800626a:	b138      	cbz	r0, 800627c <_svfiprintf_r+0x150>
 800626c:	9b04      	ldr	r3, [sp, #16]
 800626e:	eba0 000a 	sub.w	r0, r0, sl
 8006272:	2240      	movs	r2, #64	@ 0x40
 8006274:	4082      	lsls	r2, r0
 8006276:	4313      	orrs	r3, r2
 8006278:	3401      	adds	r4, #1
 800627a:	9304      	str	r3, [sp, #16]
 800627c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006280:	4824      	ldr	r0, [pc, #144]	@ (8006314 <_svfiprintf_r+0x1e8>)
 8006282:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006286:	2206      	movs	r2, #6
 8006288:	f7f9 ffca 	bl	8000220 <memchr>
 800628c:	2800      	cmp	r0, #0
 800628e:	d036      	beq.n	80062fe <_svfiprintf_r+0x1d2>
 8006290:	4b21      	ldr	r3, [pc, #132]	@ (8006318 <_svfiprintf_r+0x1ec>)
 8006292:	bb1b      	cbnz	r3, 80062dc <_svfiprintf_r+0x1b0>
 8006294:	9b03      	ldr	r3, [sp, #12]
 8006296:	3307      	adds	r3, #7
 8006298:	f023 0307 	bic.w	r3, r3, #7
 800629c:	3308      	adds	r3, #8
 800629e:	9303      	str	r3, [sp, #12]
 80062a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062a2:	4433      	add	r3, r6
 80062a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80062a6:	e76a      	b.n	800617e <_svfiprintf_r+0x52>
 80062a8:	fb0c 3202 	mla	r2, ip, r2, r3
 80062ac:	460c      	mov	r4, r1
 80062ae:	2001      	movs	r0, #1
 80062b0:	e7a8      	b.n	8006204 <_svfiprintf_r+0xd8>
 80062b2:	2300      	movs	r3, #0
 80062b4:	3401      	adds	r4, #1
 80062b6:	9305      	str	r3, [sp, #20]
 80062b8:	4619      	mov	r1, r3
 80062ba:	f04f 0c0a 	mov.w	ip, #10
 80062be:	4620      	mov	r0, r4
 80062c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80062c4:	3a30      	subs	r2, #48	@ 0x30
 80062c6:	2a09      	cmp	r2, #9
 80062c8:	d903      	bls.n	80062d2 <_svfiprintf_r+0x1a6>
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d0c6      	beq.n	800625c <_svfiprintf_r+0x130>
 80062ce:	9105      	str	r1, [sp, #20]
 80062d0:	e7c4      	b.n	800625c <_svfiprintf_r+0x130>
 80062d2:	fb0c 2101 	mla	r1, ip, r1, r2
 80062d6:	4604      	mov	r4, r0
 80062d8:	2301      	movs	r3, #1
 80062da:	e7f0      	b.n	80062be <_svfiprintf_r+0x192>
 80062dc:	ab03      	add	r3, sp, #12
 80062de:	9300      	str	r3, [sp, #0]
 80062e0:	462a      	mov	r2, r5
 80062e2:	4b0e      	ldr	r3, [pc, #56]	@ (800631c <_svfiprintf_r+0x1f0>)
 80062e4:	a904      	add	r1, sp, #16
 80062e6:	4638      	mov	r0, r7
 80062e8:	f3af 8000 	nop.w
 80062ec:	1c42      	adds	r2, r0, #1
 80062ee:	4606      	mov	r6, r0
 80062f0:	d1d6      	bne.n	80062a0 <_svfiprintf_r+0x174>
 80062f2:	89ab      	ldrh	r3, [r5, #12]
 80062f4:	065b      	lsls	r3, r3, #25
 80062f6:	f53f af2d 	bmi.w	8006154 <_svfiprintf_r+0x28>
 80062fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80062fc:	e72c      	b.n	8006158 <_svfiprintf_r+0x2c>
 80062fe:	ab03      	add	r3, sp, #12
 8006300:	9300      	str	r3, [sp, #0]
 8006302:	462a      	mov	r2, r5
 8006304:	4b05      	ldr	r3, [pc, #20]	@ (800631c <_svfiprintf_r+0x1f0>)
 8006306:	a904      	add	r1, sp, #16
 8006308:	4638      	mov	r0, r7
 800630a:	f000 f879 	bl	8006400 <_printf_i>
 800630e:	e7ed      	b.n	80062ec <_svfiprintf_r+0x1c0>
 8006310:	080068d9 	.word	0x080068d9
 8006314:	080068e3 	.word	0x080068e3
 8006318:	00000000 	.word	0x00000000
 800631c:	08006075 	.word	0x08006075
 8006320:	080068df 	.word	0x080068df

08006324 <_printf_common>:
 8006324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006328:	4616      	mov	r6, r2
 800632a:	4698      	mov	r8, r3
 800632c:	688a      	ldr	r2, [r1, #8]
 800632e:	690b      	ldr	r3, [r1, #16]
 8006330:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006334:	4293      	cmp	r3, r2
 8006336:	bfb8      	it	lt
 8006338:	4613      	movlt	r3, r2
 800633a:	6033      	str	r3, [r6, #0]
 800633c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006340:	4607      	mov	r7, r0
 8006342:	460c      	mov	r4, r1
 8006344:	b10a      	cbz	r2, 800634a <_printf_common+0x26>
 8006346:	3301      	adds	r3, #1
 8006348:	6033      	str	r3, [r6, #0]
 800634a:	6823      	ldr	r3, [r4, #0]
 800634c:	0699      	lsls	r1, r3, #26
 800634e:	bf42      	ittt	mi
 8006350:	6833      	ldrmi	r3, [r6, #0]
 8006352:	3302      	addmi	r3, #2
 8006354:	6033      	strmi	r3, [r6, #0]
 8006356:	6825      	ldr	r5, [r4, #0]
 8006358:	f015 0506 	ands.w	r5, r5, #6
 800635c:	d106      	bne.n	800636c <_printf_common+0x48>
 800635e:	f104 0a19 	add.w	sl, r4, #25
 8006362:	68e3      	ldr	r3, [r4, #12]
 8006364:	6832      	ldr	r2, [r6, #0]
 8006366:	1a9b      	subs	r3, r3, r2
 8006368:	42ab      	cmp	r3, r5
 800636a:	dc26      	bgt.n	80063ba <_printf_common+0x96>
 800636c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006370:	6822      	ldr	r2, [r4, #0]
 8006372:	3b00      	subs	r3, #0
 8006374:	bf18      	it	ne
 8006376:	2301      	movne	r3, #1
 8006378:	0692      	lsls	r2, r2, #26
 800637a:	d42b      	bmi.n	80063d4 <_printf_common+0xb0>
 800637c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006380:	4641      	mov	r1, r8
 8006382:	4638      	mov	r0, r7
 8006384:	47c8      	blx	r9
 8006386:	3001      	adds	r0, #1
 8006388:	d01e      	beq.n	80063c8 <_printf_common+0xa4>
 800638a:	6823      	ldr	r3, [r4, #0]
 800638c:	6922      	ldr	r2, [r4, #16]
 800638e:	f003 0306 	and.w	r3, r3, #6
 8006392:	2b04      	cmp	r3, #4
 8006394:	bf02      	ittt	eq
 8006396:	68e5      	ldreq	r5, [r4, #12]
 8006398:	6833      	ldreq	r3, [r6, #0]
 800639a:	1aed      	subeq	r5, r5, r3
 800639c:	68a3      	ldr	r3, [r4, #8]
 800639e:	bf0c      	ite	eq
 80063a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80063a4:	2500      	movne	r5, #0
 80063a6:	4293      	cmp	r3, r2
 80063a8:	bfc4      	itt	gt
 80063aa:	1a9b      	subgt	r3, r3, r2
 80063ac:	18ed      	addgt	r5, r5, r3
 80063ae:	2600      	movs	r6, #0
 80063b0:	341a      	adds	r4, #26
 80063b2:	42b5      	cmp	r5, r6
 80063b4:	d11a      	bne.n	80063ec <_printf_common+0xc8>
 80063b6:	2000      	movs	r0, #0
 80063b8:	e008      	b.n	80063cc <_printf_common+0xa8>
 80063ba:	2301      	movs	r3, #1
 80063bc:	4652      	mov	r2, sl
 80063be:	4641      	mov	r1, r8
 80063c0:	4638      	mov	r0, r7
 80063c2:	47c8      	blx	r9
 80063c4:	3001      	adds	r0, #1
 80063c6:	d103      	bne.n	80063d0 <_printf_common+0xac>
 80063c8:	f04f 30ff 	mov.w	r0, #4294967295
 80063cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063d0:	3501      	adds	r5, #1
 80063d2:	e7c6      	b.n	8006362 <_printf_common+0x3e>
 80063d4:	18e1      	adds	r1, r4, r3
 80063d6:	1c5a      	adds	r2, r3, #1
 80063d8:	2030      	movs	r0, #48	@ 0x30
 80063da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80063de:	4422      	add	r2, r4
 80063e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80063e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80063e8:	3302      	adds	r3, #2
 80063ea:	e7c7      	b.n	800637c <_printf_common+0x58>
 80063ec:	2301      	movs	r3, #1
 80063ee:	4622      	mov	r2, r4
 80063f0:	4641      	mov	r1, r8
 80063f2:	4638      	mov	r0, r7
 80063f4:	47c8      	blx	r9
 80063f6:	3001      	adds	r0, #1
 80063f8:	d0e6      	beq.n	80063c8 <_printf_common+0xa4>
 80063fa:	3601      	adds	r6, #1
 80063fc:	e7d9      	b.n	80063b2 <_printf_common+0x8e>
	...

08006400 <_printf_i>:
 8006400:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006404:	7e0f      	ldrb	r7, [r1, #24]
 8006406:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006408:	2f78      	cmp	r7, #120	@ 0x78
 800640a:	4691      	mov	r9, r2
 800640c:	4680      	mov	r8, r0
 800640e:	460c      	mov	r4, r1
 8006410:	469a      	mov	sl, r3
 8006412:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006416:	d807      	bhi.n	8006428 <_printf_i+0x28>
 8006418:	2f62      	cmp	r7, #98	@ 0x62
 800641a:	d80a      	bhi.n	8006432 <_printf_i+0x32>
 800641c:	2f00      	cmp	r7, #0
 800641e:	f000 80d1 	beq.w	80065c4 <_printf_i+0x1c4>
 8006422:	2f58      	cmp	r7, #88	@ 0x58
 8006424:	f000 80b8 	beq.w	8006598 <_printf_i+0x198>
 8006428:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800642c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006430:	e03a      	b.n	80064a8 <_printf_i+0xa8>
 8006432:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006436:	2b15      	cmp	r3, #21
 8006438:	d8f6      	bhi.n	8006428 <_printf_i+0x28>
 800643a:	a101      	add	r1, pc, #4	@ (adr r1, 8006440 <_printf_i+0x40>)
 800643c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006440:	08006499 	.word	0x08006499
 8006444:	080064ad 	.word	0x080064ad
 8006448:	08006429 	.word	0x08006429
 800644c:	08006429 	.word	0x08006429
 8006450:	08006429 	.word	0x08006429
 8006454:	08006429 	.word	0x08006429
 8006458:	080064ad 	.word	0x080064ad
 800645c:	08006429 	.word	0x08006429
 8006460:	08006429 	.word	0x08006429
 8006464:	08006429 	.word	0x08006429
 8006468:	08006429 	.word	0x08006429
 800646c:	080065ab 	.word	0x080065ab
 8006470:	080064d7 	.word	0x080064d7
 8006474:	08006565 	.word	0x08006565
 8006478:	08006429 	.word	0x08006429
 800647c:	08006429 	.word	0x08006429
 8006480:	080065cd 	.word	0x080065cd
 8006484:	08006429 	.word	0x08006429
 8006488:	080064d7 	.word	0x080064d7
 800648c:	08006429 	.word	0x08006429
 8006490:	08006429 	.word	0x08006429
 8006494:	0800656d 	.word	0x0800656d
 8006498:	6833      	ldr	r3, [r6, #0]
 800649a:	1d1a      	adds	r2, r3, #4
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	6032      	str	r2, [r6, #0]
 80064a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80064a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80064a8:	2301      	movs	r3, #1
 80064aa:	e09c      	b.n	80065e6 <_printf_i+0x1e6>
 80064ac:	6833      	ldr	r3, [r6, #0]
 80064ae:	6820      	ldr	r0, [r4, #0]
 80064b0:	1d19      	adds	r1, r3, #4
 80064b2:	6031      	str	r1, [r6, #0]
 80064b4:	0606      	lsls	r6, r0, #24
 80064b6:	d501      	bpl.n	80064bc <_printf_i+0xbc>
 80064b8:	681d      	ldr	r5, [r3, #0]
 80064ba:	e003      	b.n	80064c4 <_printf_i+0xc4>
 80064bc:	0645      	lsls	r5, r0, #25
 80064be:	d5fb      	bpl.n	80064b8 <_printf_i+0xb8>
 80064c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80064c4:	2d00      	cmp	r5, #0
 80064c6:	da03      	bge.n	80064d0 <_printf_i+0xd0>
 80064c8:	232d      	movs	r3, #45	@ 0x2d
 80064ca:	426d      	negs	r5, r5
 80064cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064d0:	4858      	ldr	r0, [pc, #352]	@ (8006634 <_printf_i+0x234>)
 80064d2:	230a      	movs	r3, #10
 80064d4:	e011      	b.n	80064fa <_printf_i+0xfa>
 80064d6:	6821      	ldr	r1, [r4, #0]
 80064d8:	6833      	ldr	r3, [r6, #0]
 80064da:	0608      	lsls	r0, r1, #24
 80064dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80064e0:	d402      	bmi.n	80064e8 <_printf_i+0xe8>
 80064e2:	0649      	lsls	r1, r1, #25
 80064e4:	bf48      	it	mi
 80064e6:	b2ad      	uxthmi	r5, r5
 80064e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80064ea:	4852      	ldr	r0, [pc, #328]	@ (8006634 <_printf_i+0x234>)
 80064ec:	6033      	str	r3, [r6, #0]
 80064ee:	bf14      	ite	ne
 80064f0:	230a      	movne	r3, #10
 80064f2:	2308      	moveq	r3, #8
 80064f4:	2100      	movs	r1, #0
 80064f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80064fa:	6866      	ldr	r6, [r4, #4]
 80064fc:	60a6      	str	r6, [r4, #8]
 80064fe:	2e00      	cmp	r6, #0
 8006500:	db05      	blt.n	800650e <_printf_i+0x10e>
 8006502:	6821      	ldr	r1, [r4, #0]
 8006504:	432e      	orrs	r6, r5
 8006506:	f021 0104 	bic.w	r1, r1, #4
 800650a:	6021      	str	r1, [r4, #0]
 800650c:	d04b      	beq.n	80065a6 <_printf_i+0x1a6>
 800650e:	4616      	mov	r6, r2
 8006510:	fbb5 f1f3 	udiv	r1, r5, r3
 8006514:	fb03 5711 	mls	r7, r3, r1, r5
 8006518:	5dc7      	ldrb	r7, [r0, r7]
 800651a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800651e:	462f      	mov	r7, r5
 8006520:	42bb      	cmp	r3, r7
 8006522:	460d      	mov	r5, r1
 8006524:	d9f4      	bls.n	8006510 <_printf_i+0x110>
 8006526:	2b08      	cmp	r3, #8
 8006528:	d10b      	bne.n	8006542 <_printf_i+0x142>
 800652a:	6823      	ldr	r3, [r4, #0]
 800652c:	07df      	lsls	r7, r3, #31
 800652e:	d508      	bpl.n	8006542 <_printf_i+0x142>
 8006530:	6923      	ldr	r3, [r4, #16]
 8006532:	6861      	ldr	r1, [r4, #4]
 8006534:	4299      	cmp	r1, r3
 8006536:	bfde      	ittt	le
 8006538:	2330      	movle	r3, #48	@ 0x30
 800653a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800653e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006542:	1b92      	subs	r2, r2, r6
 8006544:	6122      	str	r2, [r4, #16]
 8006546:	f8cd a000 	str.w	sl, [sp]
 800654a:	464b      	mov	r3, r9
 800654c:	aa03      	add	r2, sp, #12
 800654e:	4621      	mov	r1, r4
 8006550:	4640      	mov	r0, r8
 8006552:	f7ff fee7 	bl	8006324 <_printf_common>
 8006556:	3001      	adds	r0, #1
 8006558:	d14a      	bne.n	80065f0 <_printf_i+0x1f0>
 800655a:	f04f 30ff 	mov.w	r0, #4294967295
 800655e:	b004      	add	sp, #16
 8006560:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006564:	6823      	ldr	r3, [r4, #0]
 8006566:	f043 0320 	orr.w	r3, r3, #32
 800656a:	6023      	str	r3, [r4, #0]
 800656c:	4832      	ldr	r0, [pc, #200]	@ (8006638 <_printf_i+0x238>)
 800656e:	2778      	movs	r7, #120	@ 0x78
 8006570:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006574:	6823      	ldr	r3, [r4, #0]
 8006576:	6831      	ldr	r1, [r6, #0]
 8006578:	061f      	lsls	r7, r3, #24
 800657a:	f851 5b04 	ldr.w	r5, [r1], #4
 800657e:	d402      	bmi.n	8006586 <_printf_i+0x186>
 8006580:	065f      	lsls	r7, r3, #25
 8006582:	bf48      	it	mi
 8006584:	b2ad      	uxthmi	r5, r5
 8006586:	6031      	str	r1, [r6, #0]
 8006588:	07d9      	lsls	r1, r3, #31
 800658a:	bf44      	itt	mi
 800658c:	f043 0320 	orrmi.w	r3, r3, #32
 8006590:	6023      	strmi	r3, [r4, #0]
 8006592:	b11d      	cbz	r5, 800659c <_printf_i+0x19c>
 8006594:	2310      	movs	r3, #16
 8006596:	e7ad      	b.n	80064f4 <_printf_i+0xf4>
 8006598:	4826      	ldr	r0, [pc, #152]	@ (8006634 <_printf_i+0x234>)
 800659a:	e7e9      	b.n	8006570 <_printf_i+0x170>
 800659c:	6823      	ldr	r3, [r4, #0]
 800659e:	f023 0320 	bic.w	r3, r3, #32
 80065a2:	6023      	str	r3, [r4, #0]
 80065a4:	e7f6      	b.n	8006594 <_printf_i+0x194>
 80065a6:	4616      	mov	r6, r2
 80065a8:	e7bd      	b.n	8006526 <_printf_i+0x126>
 80065aa:	6833      	ldr	r3, [r6, #0]
 80065ac:	6825      	ldr	r5, [r4, #0]
 80065ae:	6961      	ldr	r1, [r4, #20]
 80065b0:	1d18      	adds	r0, r3, #4
 80065b2:	6030      	str	r0, [r6, #0]
 80065b4:	062e      	lsls	r6, r5, #24
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	d501      	bpl.n	80065be <_printf_i+0x1be>
 80065ba:	6019      	str	r1, [r3, #0]
 80065bc:	e002      	b.n	80065c4 <_printf_i+0x1c4>
 80065be:	0668      	lsls	r0, r5, #25
 80065c0:	d5fb      	bpl.n	80065ba <_printf_i+0x1ba>
 80065c2:	8019      	strh	r1, [r3, #0]
 80065c4:	2300      	movs	r3, #0
 80065c6:	6123      	str	r3, [r4, #16]
 80065c8:	4616      	mov	r6, r2
 80065ca:	e7bc      	b.n	8006546 <_printf_i+0x146>
 80065cc:	6833      	ldr	r3, [r6, #0]
 80065ce:	1d1a      	adds	r2, r3, #4
 80065d0:	6032      	str	r2, [r6, #0]
 80065d2:	681e      	ldr	r6, [r3, #0]
 80065d4:	6862      	ldr	r2, [r4, #4]
 80065d6:	2100      	movs	r1, #0
 80065d8:	4630      	mov	r0, r6
 80065da:	f7f9 fe21 	bl	8000220 <memchr>
 80065de:	b108      	cbz	r0, 80065e4 <_printf_i+0x1e4>
 80065e0:	1b80      	subs	r0, r0, r6
 80065e2:	6060      	str	r0, [r4, #4]
 80065e4:	6863      	ldr	r3, [r4, #4]
 80065e6:	6123      	str	r3, [r4, #16]
 80065e8:	2300      	movs	r3, #0
 80065ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80065ee:	e7aa      	b.n	8006546 <_printf_i+0x146>
 80065f0:	6923      	ldr	r3, [r4, #16]
 80065f2:	4632      	mov	r2, r6
 80065f4:	4649      	mov	r1, r9
 80065f6:	4640      	mov	r0, r8
 80065f8:	47d0      	blx	sl
 80065fa:	3001      	adds	r0, #1
 80065fc:	d0ad      	beq.n	800655a <_printf_i+0x15a>
 80065fe:	6823      	ldr	r3, [r4, #0]
 8006600:	079b      	lsls	r3, r3, #30
 8006602:	d413      	bmi.n	800662c <_printf_i+0x22c>
 8006604:	68e0      	ldr	r0, [r4, #12]
 8006606:	9b03      	ldr	r3, [sp, #12]
 8006608:	4298      	cmp	r0, r3
 800660a:	bfb8      	it	lt
 800660c:	4618      	movlt	r0, r3
 800660e:	e7a6      	b.n	800655e <_printf_i+0x15e>
 8006610:	2301      	movs	r3, #1
 8006612:	4632      	mov	r2, r6
 8006614:	4649      	mov	r1, r9
 8006616:	4640      	mov	r0, r8
 8006618:	47d0      	blx	sl
 800661a:	3001      	adds	r0, #1
 800661c:	d09d      	beq.n	800655a <_printf_i+0x15a>
 800661e:	3501      	adds	r5, #1
 8006620:	68e3      	ldr	r3, [r4, #12]
 8006622:	9903      	ldr	r1, [sp, #12]
 8006624:	1a5b      	subs	r3, r3, r1
 8006626:	42ab      	cmp	r3, r5
 8006628:	dcf2      	bgt.n	8006610 <_printf_i+0x210>
 800662a:	e7eb      	b.n	8006604 <_printf_i+0x204>
 800662c:	2500      	movs	r5, #0
 800662e:	f104 0619 	add.w	r6, r4, #25
 8006632:	e7f5      	b.n	8006620 <_printf_i+0x220>
 8006634:	080068ea 	.word	0x080068ea
 8006638:	080068fb 	.word	0x080068fb

0800663c <memmove>:
 800663c:	4288      	cmp	r0, r1
 800663e:	b510      	push	{r4, lr}
 8006640:	eb01 0402 	add.w	r4, r1, r2
 8006644:	d902      	bls.n	800664c <memmove+0x10>
 8006646:	4284      	cmp	r4, r0
 8006648:	4623      	mov	r3, r4
 800664a:	d807      	bhi.n	800665c <memmove+0x20>
 800664c:	1e43      	subs	r3, r0, #1
 800664e:	42a1      	cmp	r1, r4
 8006650:	d008      	beq.n	8006664 <memmove+0x28>
 8006652:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006656:	f803 2f01 	strb.w	r2, [r3, #1]!
 800665a:	e7f8      	b.n	800664e <memmove+0x12>
 800665c:	4402      	add	r2, r0
 800665e:	4601      	mov	r1, r0
 8006660:	428a      	cmp	r2, r1
 8006662:	d100      	bne.n	8006666 <memmove+0x2a>
 8006664:	bd10      	pop	{r4, pc}
 8006666:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800666a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800666e:	e7f7      	b.n	8006660 <memmove+0x24>

08006670 <_sbrk_r>:
 8006670:	b538      	push	{r3, r4, r5, lr}
 8006672:	4d06      	ldr	r5, [pc, #24]	@ (800668c <_sbrk_r+0x1c>)
 8006674:	2300      	movs	r3, #0
 8006676:	4604      	mov	r4, r0
 8006678:	4608      	mov	r0, r1
 800667a:	602b      	str	r3, [r5, #0]
 800667c:	f7fb fac2 	bl	8001c04 <_sbrk>
 8006680:	1c43      	adds	r3, r0, #1
 8006682:	d102      	bne.n	800668a <_sbrk_r+0x1a>
 8006684:	682b      	ldr	r3, [r5, #0]
 8006686:	b103      	cbz	r3, 800668a <_sbrk_r+0x1a>
 8006688:	6023      	str	r3, [r4, #0]
 800668a:	bd38      	pop	{r3, r4, r5, pc}
 800668c:	200005f4 	.word	0x200005f4

08006690 <_realloc_r>:
 8006690:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006694:	4607      	mov	r7, r0
 8006696:	4614      	mov	r4, r2
 8006698:	460d      	mov	r5, r1
 800669a:	b921      	cbnz	r1, 80066a6 <_realloc_r+0x16>
 800669c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80066a0:	4611      	mov	r1, r2
 80066a2:	f7ff bc5b 	b.w	8005f5c <_malloc_r>
 80066a6:	b92a      	cbnz	r2, 80066b4 <_realloc_r+0x24>
 80066a8:	f7ff fbec 	bl	8005e84 <_free_r>
 80066ac:	4625      	mov	r5, r4
 80066ae:	4628      	mov	r0, r5
 80066b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066b4:	f000 f81a 	bl	80066ec <_malloc_usable_size_r>
 80066b8:	4284      	cmp	r4, r0
 80066ba:	4606      	mov	r6, r0
 80066bc:	d802      	bhi.n	80066c4 <_realloc_r+0x34>
 80066be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80066c2:	d8f4      	bhi.n	80066ae <_realloc_r+0x1e>
 80066c4:	4621      	mov	r1, r4
 80066c6:	4638      	mov	r0, r7
 80066c8:	f7ff fc48 	bl	8005f5c <_malloc_r>
 80066cc:	4680      	mov	r8, r0
 80066ce:	b908      	cbnz	r0, 80066d4 <_realloc_r+0x44>
 80066d0:	4645      	mov	r5, r8
 80066d2:	e7ec      	b.n	80066ae <_realloc_r+0x1e>
 80066d4:	42b4      	cmp	r4, r6
 80066d6:	4622      	mov	r2, r4
 80066d8:	4629      	mov	r1, r5
 80066da:	bf28      	it	cs
 80066dc:	4632      	movcs	r2, r6
 80066de:	f7ff fbc3 	bl	8005e68 <memcpy>
 80066e2:	4629      	mov	r1, r5
 80066e4:	4638      	mov	r0, r7
 80066e6:	f7ff fbcd 	bl	8005e84 <_free_r>
 80066ea:	e7f1      	b.n	80066d0 <_realloc_r+0x40>

080066ec <_malloc_usable_size_r>:
 80066ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80066f0:	1f18      	subs	r0, r3, #4
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	bfbc      	itt	lt
 80066f6:	580b      	ldrlt	r3, [r1, r0]
 80066f8:	18c0      	addlt	r0, r0, r3
 80066fa:	4770      	bx	lr

080066fc <_init>:
 80066fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066fe:	bf00      	nop
 8006700:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006702:	bc08      	pop	{r3}
 8006704:	469e      	mov	lr, r3
 8006706:	4770      	bx	lr

08006708 <_fini>:
 8006708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800670a:	bf00      	nop
 800670c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800670e:	bc08      	pop	{r3}
 8006710:	469e      	mov	lr, r3
 8006712:	4770      	bx	lr
