// Seed: 1213939813
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    input wire id_2,
    output supply1 id_3,
    output tri1 id_4,
    input tri id_5,
    input supply1 id_6,
    output wor id_7,
    output wire id_8,
    input wire id_9,
    input wand id_10,
    input uwire id_11,
    input wire id_12,
    input tri1 id_13
);
  wire id_15;
endmodule
module module_1 (
    input  tri   id_0,
    input  wire  id_1,
    input  uwire id_2,
    output wand  id_3,
    inout  tri0  id_4,
    input  wand  id_5,
    input  tri1  id_6,
    output wand  id_7,
    input  wor   id_8,
    output uwire id_9,
    output tri0  id_10
);
  assign id_3 = 1'b0;
  module_0(
      id_2, id_7, id_1, id_9, id_7, id_1, id_8, id_9, id_3, id_6, id_1, id_8, id_6, id_0
  );
endmodule
