INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Exam2Debuggin/Exam2Debuggin.srcs/sources_1/imports/4-bit-counter/counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Exam2Debuggin/Exam2Debuggin.srcs/sources_1/imports/4-bit-counter/d_flipflop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_flipflop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Exam2Debuggin/Exam2Debuggin.srcs/sources_1/imports/4-bit-counter/d_latch_asyn_rstn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_latch_asyn_rstn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Exam2Debuggin/Exam2Debuggin.srcs/sources_1/imports/4-bit-counter/mux2x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Exam2Debuggin/Exam2Debuggin.srcs/sim_1/new/t1_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t1_sim
