## Board:                   Hitech Global Z920 ZU19-PS
##      Device:             xczu19egffvc1760-2-e
##
## -----------------------------------------------------------------------------
## -- PCIe Bus --
## -----------------------------------------------------------------------------
##  Bank:                   TODO
##      VCCO:               TODO
##  Location:               TODO, 
##      Vendor:             TODO
##      Device:             TODO
##      Characteristics:    TODO

##------------


set_property PACKAGE_PIN L33    [ get_ports HTG_Z920_HPC_BUS_PCIe_FMC_REF_CLK0_N] ; ## { IN  } GBTCLK0_M2C_N      
set_property PACKAGE_PIN L32    [ get_ports HTG_Z920_HPC_BUS_PCIe_FMC_REF_CLK0_P] ; ## { IN  } GBTCLK0_M2C_P      
set_property PACKAGE_PIN W42    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_R0N]         ; ## { OUT } FMC_PL_DP[05]_M2C_N
set_property PACKAGE_PIN W41    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_R0P]         ; ## { OUT } FMC_PL_DP[05]_M2C_P
set_property PACKAGE_PIN V40    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_R1N]         ; ## { OUT } FMC_PL_DP[06]_M2C_N
set_property PACKAGE_PIN V39    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_R1P]         ; ## { OUT } FMC_PL_DP[06]_M2C_P
set_property PACKAGE_PIN U42    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_R2N]         ; ## { OUT } FMC_PL_DP[04]_M2C_N
set_property PACKAGE_PIN U41    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_R2P]         ; ## { OUT } FMC_PL_DP[04]_M2C_P
set_property PACKAGE_PIN T40    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_R3N]         ; ## { OUT } FMC_PL_DP[07]_M2C_N
set_property PACKAGE_PIN T39    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_R3P]         ; ## { OUT } FMC_PL_DP[07]_M2C_P
set_property PACKAGE_PIN E42    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_R4N]         ; ## { OUT } FMC_PL_DP[03]_M2C_N
set_property PACKAGE_PIN E41    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_R4P]         ; ## { OUT } FMC_PL_DP[03]_M2C_P
set_property PACKAGE_PIN F40    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_R5N]         ; ## { OUT } FMC_PL_DP[02]_M2C_N
set_property PACKAGE_PIN F39    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_R5P]         ; ## { OUT } FMC_PL_DP[02]_M2C_P
set_property PACKAGE_PIN G42    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_R6N]         ; ## { OUT } FMC_PL_DP[01]_M2C_N
set_property PACKAGE_PIN G41    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_R6P]         ; ## { OUT } FMC_PL_DP[01]_M2C_P
set_property PACKAGE_PIN D40    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_R7N]         ; ## { OUT } FMC_PL_DP[00]_M2C_N
set_property PACKAGE_PIN D39    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_R7P]         ; ## { OUT } FMC_PL_DP[00]_M2C_P
set_property PACKAGE_PIN Y35    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_T0N]         ; ## { IN  } FMC_PL_DP[05]_C2M_N
set_property PACKAGE_PIN Y34    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_T0P]         ; ## { IN  } FMC_PL_DP[05]_C2M_P
set_property PACKAGE_PIN W37    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_T1N]         ; ## { IN  } FMC_PL_DP[06]_C2M_N
set_property PACKAGE_PIN W36    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_T1P]         ; ## { IN  } FMC_PL_DP[06]_C2M_P
set_property PACKAGE_PIN V35    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_T2N]         ; ## { IN  } FMC_PL_DP[04]_C2M_N
set_property PACKAGE_PIN V34    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_T2P]         ; ## { IN  } FMC_PL_DP[04]_C2M_P
set_property PACKAGE_PIN U37    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_T3N]         ; ## { IN  } FMC_PL_DP[07]_C2M_N
set_property PACKAGE_PIN U36    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_T3P]         ; ## { IN  } FMC_PL_DP[07]_C2M_P
set_property PACKAGE_PIN F35    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_T4N]         ; ## { IN  } FMC_PL_DP[03]_C2M_N
set_property PACKAGE_PIN F34    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_T4P]         ; ## { IN  } FMC_PL_DP[03]_C2M_P
set_property PACKAGE_PIN G37    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_T5N]         ; ## { IN  } FMC_PL_DP[02]_C2M_N
set_property PACKAGE_PIN G36    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_T5P]         ; ## { IN  } FMC_PL_DP[02]_C2M_P
set_property PACKAGE_PIN H35    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_T6N]         ; ## { IN  } FMC_PL_DP[01]_C2M_N
set_property PACKAGE_PIN H34    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_T6P]         ; ## { IN  } FMC_PL_DP[01]_C2M_P
set_property PACKAGE_PIN E37    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_T7N]         ; ## { IN  } FMC_PL_DP[00]_C2M_N
set_property PACKAGE_PIN E36    [ get_ports HTG_Z920_HPC_BUS_PCIe_PE_T7P]         ; ## { IN  } FMC_PL_DP[00]_C2M_P



## set I/O standard

#TODO Timing?
#TODO #FIXIT IO Standart for transcievers

