// File: logic_gates.v
// Description: Implements basic 2-input logic gates
// Author: Afsal Mohamed

module logic_gates(
    input wire a,
    input wire b,
    output wire y_and,
    output wire y_or,
    output wire y_not,
    output wire y_xor,
    output wire y_nand,
    output wire y_nor
);

assign y_and  = a & b;
assign y_or   = a | b;
assign y_not  = ~a;
assign y_xor  = a ^ b;
assign y_nand = ~(a & b);
assign y_nor  = ~(a | b);

endmodule