library ieee; use ieee.std_logic_1164.all;

entity format_7_seg is

	port(
		a : in std_logic_vector(7 downto 0);
		comparator : in std_logic_vector(5 downto 0);
		b : out std_logic_vector(7 downto 0));

end format_7_seg;

/*module format_7_seg(a, comparator, b);

	input wire [7:0] a;
	input wire [5:0] comparator;
	output reg [7:0] b;
	
	always@(a, comparator) begin
	
		b = a;
		if(comparator == 6'b101000 | comparator == 6'b101001) begin
			b[4] = 0;
			b[5] = 1;
		end
		
		else if(comparator == 6'b100000 | comparator == 6'b100100)
			b[4] = 1;
			
		else if(comparator == 6'b101010)
			b = 8'b00110000;
		
	end

endmodule*/
