<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › arch › hwregs › iop › asm › iop_timer_grp_defs_asm.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../../index.html"></a><h1>iop_timer_grp_defs_asm.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __iop_timer_grp_defs_asm_h</span>
<span class="cp">#define __iop_timer_grp_defs_asm_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           ../../inst/io_proc/rtl/iop_timer_grp.r</span>
<span class="cm"> *     id:           iop_timer_grp.r,v 1.29 2005/02/16 09:13:27 niklaspa Exp</span>
<span class="cm"> *     last modfied: Mon Apr 11 16:08:46 2005</span>
<span class="cm"> *</span>
<span class="cm"> *   by /n/asic/design/tools/rdesc/src/rdes2c -asm --outfile asm/iop_timer_grp_defs_asm.h ../../inst/io_proc/rtl/iop_timer_grp.r</span>
<span class="cm"> *      id: $Id: iop_timer_grp_defs_asm.h,v 1.5 2005/04/24 18:31:07 starvik Exp $</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>

<span class="cp">#ifndef REG_FIELD</span>
<span class="cp">#define REG_FIELD( scope, reg, field, value ) \</span>
<span class="cp">  REG_FIELD_X_( value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_FIELD_X_( value, shift ) ((value) &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_STATE</span>
<span class="cp">#define REG_STATE( scope, reg, field, symbolic_value ) \</span>
<span class="cp">  REG_STATE_X_( regk_##scope##_##symbolic_value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_STATE_X_( k, shift ) (k &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_MASK</span>
<span class="cp">#define REG_MASK( scope, reg, field ) \</span>
<span class="cp">  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_MASK_X_( width, lsb ) (((1 &lt;&lt; width)-1) &lt;&lt; lsb)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_LSB</span>
<span class="cp">#define REG_LSB( scope, reg, field ) reg_##scope##_##reg##___##field##___lsb</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_BIT</span>
<span class="cp">#define REG_BIT( scope, reg, field ) reg_##scope##_##reg##___##field##___bit</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) REG_ADDR_X_(inst, reg_##scope##_##reg##_offset)</span>
<span class="cp">#define REG_ADDR_X_( inst, offs ) ((inst) + offs)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">         REG_ADDR_VECT_X_(inst, reg_##scope##_##reg##_offset, index, \</span>
<span class="cp">			 STRIDE_##scope##_##reg )</span>
<span class="cp">#define REG_ADDR_VECT_X_( inst, offs, index, stride ) \</span>
<span class="cp">                          ((inst) + offs + (index) * stride)</span>
<span class="cp">#endif</span>

<span class="cm">/* Register rw_cfg, scope iop_timer_grp, type rw */</span>
<span class="cp">#define reg_iop_timer_grp_rw_cfg___clk_src___lsb 0</span>
<span class="cp">#define reg_iop_timer_grp_rw_cfg___clk_src___width 1</span>
<span class="cp">#define reg_iop_timer_grp_rw_cfg___clk_src___bit 0</span>
<span class="cp">#define reg_iop_timer_grp_rw_cfg___trig___lsb 1</span>
<span class="cp">#define reg_iop_timer_grp_rw_cfg___trig___width 2</span>
<span class="cp">#define reg_iop_timer_grp_rw_cfg___clk_gen_div___lsb 3</span>
<span class="cp">#define reg_iop_timer_grp_rw_cfg___clk_gen_div___width 8</span>
<span class="cp">#define reg_iop_timer_grp_rw_cfg___clk_div___lsb 11</span>
<span class="cp">#define reg_iop_timer_grp_rw_cfg___clk_div___width 8</span>
<span class="cp">#define reg_iop_timer_grp_rw_cfg_offset 0</span>

<span class="cm">/* Register rw_half_period, scope iop_timer_grp, type rw */</span>
<span class="cp">#define reg_iop_timer_grp_rw_half_period___quota_lo___lsb 0</span>
<span class="cp">#define reg_iop_timer_grp_rw_half_period___quota_lo___width 15</span>
<span class="cp">#define reg_iop_timer_grp_rw_half_period___quota_hi___lsb 15</span>
<span class="cp">#define reg_iop_timer_grp_rw_half_period___quota_hi___width 15</span>
<span class="cp">#define reg_iop_timer_grp_rw_half_period___quota_hi_sel___lsb 30</span>
<span class="cp">#define reg_iop_timer_grp_rw_half_period___quota_hi_sel___width 1</span>
<span class="cp">#define reg_iop_timer_grp_rw_half_period___quota_hi_sel___bit 30</span>
<span class="cp">#define reg_iop_timer_grp_rw_half_period_offset 4</span>

<span class="cm">/* Register rw_half_period_len, scope iop_timer_grp, type rw */</span>
<span class="cp">#define reg_iop_timer_grp_rw_half_period_len_offset 8</span>

<span class="cp">#define STRIDE_iop_timer_grp_rw_tmr_cfg 4</span>
<span class="cm">/* Register rw_tmr_cfg, scope iop_timer_grp, type rw */</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_cfg___clk_src___lsb 0</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_cfg___clk_src___width 3</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_cfg___strb___lsb 3</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_cfg___strb___width 2</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_cfg___run_mode___lsb 5</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_cfg___run_mode___width 2</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_cfg___out_mode___lsb 7</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_cfg___out_mode___width 1</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_cfg___out_mode___bit 7</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_cfg___active_on_tmr___lsb 8</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_cfg___active_on_tmr___width 2</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_cfg___inv___lsb 10</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_cfg___inv___width 1</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_cfg___inv___bit 10</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_cfg___en_by_tmr___lsb 11</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_cfg___en_by_tmr___width 2</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_cfg___dis_by_tmr___lsb 13</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_cfg___dis_by_tmr___width 2</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_cfg___en_only_by_reg___lsb 15</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_cfg___en_only_by_reg___width 1</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_cfg___en_only_by_reg___bit 15</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_cfg___dis_only_by_reg___lsb 16</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_cfg___dis_only_by_reg___width 1</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_cfg___dis_only_by_reg___bit 16</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_cfg___rst_at_en_strb___lsb 17</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_cfg___rst_at_en_strb___width 1</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_cfg___rst_at_en_strb___bit 17</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_cfg_offset 12</span>

<span class="cp">#define STRIDE_iop_timer_grp_rw_tmr_len 4</span>
<span class="cm">/* Register rw_tmr_len, scope iop_timer_grp, type rw */</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_len___val___lsb 0</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_len___val___width 16</span>
<span class="cp">#define reg_iop_timer_grp_rw_tmr_len_offset 44</span>

<span class="cm">/* Register rw_cmd, scope iop_timer_grp, type rw */</span>
<span class="cp">#define reg_iop_timer_grp_rw_cmd___rst___lsb 0</span>
<span class="cp">#define reg_iop_timer_grp_rw_cmd___rst___width 4</span>
<span class="cp">#define reg_iop_timer_grp_rw_cmd___en___lsb 4</span>
<span class="cp">#define reg_iop_timer_grp_rw_cmd___en___width 4</span>
<span class="cp">#define reg_iop_timer_grp_rw_cmd___dis___lsb 8</span>
<span class="cp">#define reg_iop_timer_grp_rw_cmd___dis___width 4</span>
<span class="cp">#define reg_iop_timer_grp_rw_cmd___strb___lsb 12</span>
<span class="cp">#define reg_iop_timer_grp_rw_cmd___strb___width 4</span>
<span class="cp">#define reg_iop_timer_grp_rw_cmd_offset 60</span>

<span class="cm">/* Register r_clk_gen_cnt, scope iop_timer_grp, type r */</span>
<span class="cp">#define reg_iop_timer_grp_r_clk_gen_cnt_offset 64</span>

<span class="cp">#define STRIDE_iop_timer_grp_rs_tmr_cnt 8</span>
<span class="cm">/* Register rs_tmr_cnt, scope iop_timer_grp, type rs */</span>
<span class="cp">#define reg_iop_timer_grp_rs_tmr_cnt___val___lsb 0</span>
<span class="cp">#define reg_iop_timer_grp_rs_tmr_cnt___val___width 16</span>
<span class="cp">#define reg_iop_timer_grp_rs_tmr_cnt_offset 68</span>

<span class="cp">#define STRIDE_iop_timer_grp_r_tmr_cnt 8</span>
<span class="cm">/* Register r_tmr_cnt, scope iop_timer_grp, type r */</span>
<span class="cp">#define reg_iop_timer_grp_r_tmr_cnt___val___lsb 0</span>
<span class="cp">#define reg_iop_timer_grp_r_tmr_cnt___val___width 16</span>
<span class="cp">#define reg_iop_timer_grp_r_tmr_cnt_offset 72</span>

<span class="cm">/* Register rw_intr_mask, scope iop_timer_grp, type rw */</span>
<span class="cp">#define reg_iop_timer_grp_rw_intr_mask___tmr0___lsb 0</span>
<span class="cp">#define reg_iop_timer_grp_rw_intr_mask___tmr0___width 1</span>
<span class="cp">#define reg_iop_timer_grp_rw_intr_mask___tmr0___bit 0</span>
<span class="cp">#define reg_iop_timer_grp_rw_intr_mask___tmr1___lsb 1</span>
<span class="cp">#define reg_iop_timer_grp_rw_intr_mask___tmr1___width 1</span>
<span class="cp">#define reg_iop_timer_grp_rw_intr_mask___tmr1___bit 1</span>
<span class="cp">#define reg_iop_timer_grp_rw_intr_mask___tmr2___lsb 2</span>
<span class="cp">#define reg_iop_timer_grp_rw_intr_mask___tmr2___width 1</span>
<span class="cp">#define reg_iop_timer_grp_rw_intr_mask___tmr2___bit 2</span>
<span class="cp">#define reg_iop_timer_grp_rw_intr_mask___tmr3___lsb 3</span>
<span class="cp">#define reg_iop_timer_grp_rw_intr_mask___tmr3___width 1</span>
<span class="cp">#define reg_iop_timer_grp_rw_intr_mask___tmr3___bit 3</span>
<span class="cp">#define reg_iop_timer_grp_rw_intr_mask_offset 100</span>

<span class="cm">/* Register rw_ack_intr, scope iop_timer_grp, type rw */</span>
<span class="cp">#define reg_iop_timer_grp_rw_ack_intr___tmr0___lsb 0</span>
<span class="cp">#define reg_iop_timer_grp_rw_ack_intr___tmr0___width 1</span>
<span class="cp">#define reg_iop_timer_grp_rw_ack_intr___tmr0___bit 0</span>
<span class="cp">#define reg_iop_timer_grp_rw_ack_intr___tmr1___lsb 1</span>
<span class="cp">#define reg_iop_timer_grp_rw_ack_intr___tmr1___width 1</span>
<span class="cp">#define reg_iop_timer_grp_rw_ack_intr___tmr1___bit 1</span>
<span class="cp">#define reg_iop_timer_grp_rw_ack_intr___tmr2___lsb 2</span>
<span class="cp">#define reg_iop_timer_grp_rw_ack_intr___tmr2___width 1</span>
<span class="cp">#define reg_iop_timer_grp_rw_ack_intr___tmr2___bit 2</span>
<span class="cp">#define reg_iop_timer_grp_rw_ack_intr___tmr3___lsb 3</span>
<span class="cp">#define reg_iop_timer_grp_rw_ack_intr___tmr3___width 1</span>
<span class="cp">#define reg_iop_timer_grp_rw_ack_intr___tmr3___bit 3</span>
<span class="cp">#define reg_iop_timer_grp_rw_ack_intr_offset 104</span>

<span class="cm">/* Register r_intr, scope iop_timer_grp, type r */</span>
<span class="cp">#define reg_iop_timer_grp_r_intr___tmr0___lsb 0</span>
<span class="cp">#define reg_iop_timer_grp_r_intr___tmr0___width 1</span>
<span class="cp">#define reg_iop_timer_grp_r_intr___tmr0___bit 0</span>
<span class="cp">#define reg_iop_timer_grp_r_intr___tmr1___lsb 1</span>
<span class="cp">#define reg_iop_timer_grp_r_intr___tmr1___width 1</span>
<span class="cp">#define reg_iop_timer_grp_r_intr___tmr1___bit 1</span>
<span class="cp">#define reg_iop_timer_grp_r_intr___tmr2___lsb 2</span>
<span class="cp">#define reg_iop_timer_grp_r_intr___tmr2___width 1</span>
<span class="cp">#define reg_iop_timer_grp_r_intr___tmr2___bit 2</span>
<span class="cp">#define reg_iop_timer_grp_r_intr___tmr3___lsb 3</span>
<span class="cp">#define reg_iop_timer_grp_r_intr___tmr3___width 1</span>
<span class="cp">#define reg_iop_timer_grp_r_intr___tmr3___bit 3</span>
<span class="cp">#define reg_iop_timer_grp_r_intr_offset 108</span>

<span class="cm">/* Register r_masked_intr, scope iop_timer_grp, type r */</span>
<span class="cp">#define reg_iop_timer_grp_r_masked_intr___tmr0___lsb 0</span>
<span class="cp">#define reg_iop_timer_grp_r_masked_intr___tmr0___width 1</span>
<span class="cp">#define reg_iop_timer_grp_r_masked_intr___tmr0___bit 0</span>
<span class="cp">#define reg_iop_timer_grp_r_masked_intr___tmr1___lsb 1</span>
<span class="cp">#define reg_iop_timer_grp_r_masked_intr___tmr1___width 1</span>
<span class="cp">#define reg_iop_timer_grp_r_masked_intr___tmr1___bit 1</span>
<span class="cp">#define reg_iop_timer_grp_r_masked_intr___tmr2___lsb 2</span>
<span class="cp">#define reg_iop_timer_grp_r_masked_intr___tmr2___width 1</span>
<span class="cp">#define reg_iop_timer_grp_r_masked_intr___tmr2___bit 2</span>
<span class="cp">#define reg_iop_timer_grp_r_masked_intr___tmr3___lsb 3</span>
<span class="cp">#define reg_iop_timer_grp_r_masked_intr___tmr3___width 1</span>
<span class="cp">#define reg_iop_timer_grp_r_masked_intr___tmr3___bit 3</span>
<span class="cp">#define reg_iop_timer_grp_r_masked_intr_offset 112</span>


<span class="cm">/* Constants */</span>
<span class="cp">#define regk_iop_timer_grp_clk200                 0x00000000</span>
<span class="cp">#define regk_iop_timer_grp_clk_gen                0x00000002</span>
<span class="cp">#define regk_iop_timer_grp_complete               0x00000002</span>
<span class="cp">#define regk_iop_timer_grp_div_clk200             0x00000001</span>
<span class="cp">#define regk_iop_timer_grp_div_clk_gen            0x00000003</span>
<span class="cp">#define regk_iop_timer_grp_ext                    0x00000001</span>
<span class="cp">#define regk_iop_timer_grp_hi                     0x00000000</span>
<span class="cp">#define regk_iop_timer_grp_long_period            0x00000001</span>
<span class="cp">#define regk_iop_timer_grp_neg                    0x00000002</span>
<span class="cp">#define regk_iop_timer_grp_no                     0x00000000</span>
<span class="cp">#define regk_iop_timer_grp_once                   0x00000003</span>
<span class="cp">#define regk_iop_timer_grp_pause                  0x00000001</span>
<span class="cp">#define regk_iop_timer_grp_pos                    0x00000001</span>
<span class="cp">#define regk_iop_timer_grp_pos_neg                0x00000003</span>
<span class="cp">#define regk_iop_timer_grp_pulse                  0x00000000</span>
<span class="cp">#define regk_iop_timer_grp_r_tmr_cnt_size         0x00000004</span>
<span class="cp">#define regk_iop_timer_grp_rs_tmr_cnt_size        0x00000004</span>
<span class="cp">#define regk_iop_timer_grp_rw_cfg_default         0x00000002</span>
<span class="cp">#define regk_iop_timer_grp_rw_intr_mask_default   0x00000000</span>
<span class="cp">#define regk_iop_timer_grp_rw_tmr_cfg_default0    0x00018000</span>
<span class="cp">#define regk_iop_timer_grp_rw_tmr_cfg_default1    0x0001a900</span>
<span class="cp">#define regk_iop_timer_grp_rw_tmr_cfg_default2    0x0001d200</span>
<span class="cp">#define regk_iop_timer_grp_rw_tmr_cfg_default3    0x0001fb00</span>
<span class="cp">#define regk_iop_timer_grp_rw_tmr_cfg_size        0x00000004</span>
<span class="cp">#define regk_iop_timer_grp_rw_tmr_len_default     0x00000000</span>
<span class="cp">#define regk_iop_timer_grp_rw_tmr_len_size        0x00000004</span>
<span class="cp">#define regk_iop_timer_grp_short_period           0x00000000</span>
<span class="cp">#define regk_iop_timer_grp_stop                   0x00000000</span>
<span class="cp">#define regk_iop_timer_grp_tmr                    0x00000004</span>
<span class="cp">#define regk_iop_timer_grp_toggle                 0x00000001</span>
<span class="cp">#define regk_iop_timer_grp_yes                    0x00000001</span>
<span class="cp">#endif </span><span class="cm">/* __iop_timer_grp_defs_asm_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:8}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../../javascript/docco.min.js"></script>
</html>
