// Seed: 1446274996
module module_0 ();
endmodule
module module_1 (
    input tri0 id_0
);
  assign id_2 = 1;
  module_0();
endmodule
module module_2 (
    output supply1 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input wand id_3,
    input tri id_4,
    input wand id_5,
    input wire id_6,
    output wor id_7,
    output supply1 id_8,
    input wand id_9,
    input tri id_10,
    input wire id_11,
    output uwire id_12,
    input wor id_13,
    input tri0 id_14,
    input tri0 id_15,
    input tri id_16,
    input tri0 id_17,
    input tri1 id_18,
    input wor id_19,
    output tri id_20,
    input tri0 id_21,
    input tri id_22,
    input wire id_23,
    input tri id_24
);
  wire id_26, id_27;
  assign id_27 = 1'd0;
  assign id_20 = 1;
  id_28(
      1, 1, id_21, id_0 | id_26, id_6, id_5
  );
  tri0 id_29 = id_3 + 1 - (1);
  module_0();
  supply0 id_30 = id_14, id_31;
endmodule
