// Seed: 3545694414
module module_0 ();
  assign id_1 = 1'b0;
  assign id_1 = id_1;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output tri0 id_2,
    input tri1 id_3,
    input wire id_4,
    input wand id_5,
    input tri id_6,
    input tri id_7,
    input wire id_8,
    input tri id_9,
    input uwire id_10,
    input tri1 id_11,
    input supply1 id_12,
    input tri0 id_13,
    input wor id_14,
    input wire id_15,
    input wand id_16,
    input tri0 id_17,
    input wire id_18
    , id_24,
    input uwire id_19,
    input logic id_20,
    output wor id_21,
    output wor id_22
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always @* force id_24 = id_20;
  tri   id_25;
  wire  id_26;
  uwire id_27 = 1;
  assign id_25 = 1;
endmodule
