#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002918191c7a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000029181926fc0 .scope module, "multicore_tb" "multicore_tb" 3 11;
 .timescale -9 -12;
P_00000291818b94f0 .param/str "WAVEFORM_FILE" 1 3 16, "waveform.vcd";
v00000291819df250_0 .var "clk", 0 0;
v00000291819df4d0_0 .var/i "core0_x3", 31 0;
v00000291819df610_0 .var/i "core1_x3", 31 0;
v00000291819ddbd0_0 .var/i "core2_x3", 31 0;
v00000291819ddb30_0 .var/i "core3_x3", 31 0;
v00000291819df7f0_0 .var/i "ins_loaded", 31 0;
v00000291819de5d0_0 .var "rst", 0 0;
S_000002918191dfa0 .scope module, "dut" "multicore_processor" 3 18, 4 19 0, S_0000029181926fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v00000291819de710_0 .net "clk", 0 0, v00000291819df250_0;  1 drivers
v00000291819def30_0 .net "core0_dmem_addr", 31 0, v00000291819395a0_0;  1 drivers
v00000291819de850_0 .net "core0_dmem_read", 0 0, v000002918193a180_0;  1 drivers
v00000291819de8f0_0 .net "core0_dmem_read_data", 31 0, L_0000029181a395d0;  1 drivers
v00000291819e00b0_0 .net "core0_dmem_write", 0 0, v000002918193bc60_0;  1 drivers
v00000291819dff70_0 .net "core0_dmem_write_data", 31 0, v000002918193b940_0;  1 drivers
v00000291819dfbb0_0 .net "core0_imem_addr", 31 0, L_0000029181912d40;  1 drivers
v00000291819dea30_0 .net "core0_imem_data", 31 0, L_0000029181911f40;  1 drivers
v00000291819defd0_0 .net "core1_dmem_addr", 31 0, v00000291819a4990_0;  1 drivers
v00000291819de7b0_0 .net "core1_dmem_read", 0 0, v00000291819a4490_0;  1 drivers
v00000291819dfd90_0 .net "core1_dmem_read_data", 31 0, L_0000029181a39df0;  1 drivers
v00000291819df390_0 .net "core1_dmem_write", 0 0, v00000291819a47b0_0;  1 drivers
v00000291819df2f0_0 .net "core1_dmem_write_data", 31 0, v00000291819a45d0_0;  1 drivers
v00000291819de990_0 .net "core1_imem_addr", 31 0, L_0000029181913980;  1 drivers
v00000291819df570_0 .net "core1_imem_data", 31 0, L_00000291819137c0;  1 drivers
v00000291819ddf90_0 .net "core2_dmem_addr", 31 0, v00000291819c0290_0;  1 drivers
v00000291819de530_0 .net "core2_dmem_read", 0 0, v00000291819c19b0_0;  1 drivers
v00000291819dee90_0 .net "core2_dmem_read_data", 31 0, L_0000029181a3acf0;  1 drivers
v00000291819e0150_0 .net "core2_dmem_write", 0 0, v00000291819c1eb0_0;  1 drivers
v00000291819e0010_0 .net "core2_dmem_write_data", 31 0, v00000291819c1c30_0;  1 drivers
v00000291819df9d0_0 .net "core2_imem_addr", 31 0, L_00000291819136e0;  1 drivers
v00000291819dd9f0_0 .net "core2_imem_data", 31 0, L_0000029181913600;  1 drivers
v00000291819dddb0_0 .net "core3_dmem_addr", 31 0, v00000291819e6eb0_0;  1 drivers
v00000291819de030_0 .net "core3_dmem_read", 0 0, v00000291819e6050_0;  1 drivers
v00000291819de0d0_0 .net "core3_dmem_read_data", 31 0, L_0000029181a3aed0;  1 drivers
v00000291819dda90_0 .net "core3_dmem_write", 0 0, v00000291819e6c30_0;  1 drivers
v00000291819dead0_0 .net "core3_dmem_write_data", 31 0, v00000291819e7590_0;  1 drivers
v00000291819df070_0 .net "core3_imem_addr", 31 0, L_0000029181885d80;  1 drivers
v00000291819de170_0 .net "core3_imem_data", 31 0, L_0000029181912800;  1 drivers
v00000291819df110_0 .net "rst", 0 0, v00000291819de5d0_0;  1 drivers
S_000002918192ab80 .scope module, "core0" "riscv_core" 4 126, 5 12 0, S_000002918191dfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "imem_address_out";
    .port_info 3 /INPUT 32 "imem_data_in";
    .port_info 4 /OUTPUT 1 "dmem_read_en_out";
    .port_info 5 /OUTPUT 1 "dmem_write_en_out";
    .port_info 6 /OUTPUT 32 "dmem_address_out";
    .port_info 7 /OUTPUT 32 "dmem_write_data_out";
    .port_info 8 /INPUT 32 "dmem_read_data_in";
L_0000029181912d40 .functor BUFZ 32, v000002918193a720_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029181913910 .functor BUFZ 5, v0000029181934f10_0, C4<00000>, C4<00000>, C4<00000>;
L_0000029181912640 .functor BUFZ 1, v0000029181933a70_0, C4<0>, C4<0>, C4<0>;
L_00000291819126b0 .functor BUFZ 32, v0000029181933b10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029181912b10 .functor BUFZ 32, L_0000029181a39850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002918193c8e0_0 .net *"_ivl_0", 31 0, L_0000029181a3a430;  1 drivers
v000002918193ca20_0 .net "branch_taken", 0 0, v0000029181938d30_0;  1 drivers
v000002918193c480_0 .net "branch_target", 31 0, v0000029181938a10_0;  1 drivers
v000002918193c980_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v000002918193ce80_0 .net "curr_pc", 31 0, v000002918193a720_0;  1 drivers
v000002918193d060_0 .net "dmem_address_out", 31 0, v00000291819395a0_0;  alias, 1 drivers
v000002918193c700_0 .net "dmem_read_data_in", 31 0, L_0000029181a395d0;  alias, 1 drivers
v000002918193cc00_0 .net "dmem_read_en_out", 0 0, v000002918193a180_0;  alias, 1 drivers
v000002918193be40_0 .net "dmem_write_data_out", 31 0, v000002918193b940_0;  alias, 1 drivers
v000002918193d1a0_0 .net "dmem_write_en_out", 0 0, v000002918193bc60_0;  alias, 1 drivers
v000002918193cca0_0 .net "ex_alu_ctrl_in", 3 0, v0000029181935770_0;  1 drivers
v000002918193c520_0 .net "ex_alu_result_out", 31 0, v00000291819381f0_0;  1 drivers
v000002918193d380_0 .net "ex_alu_src_in", 0 0, v0000029181935950_0;  1 drivers
v000002918193c0c0_0 .net "ex_branch_in", 0 0, v0000029181936490_0;  1 drivers
v000002918193cf20_0 .net "ex_immediate_in", 31 0, v0000029181935b30_0;  1 drivers
v000002918193c5c0_0 .net "ex_instruction_in", 31 0, v0000029181935ef0_0;  1 drivers
v000002918193cac0_0 .net "ex_mem_read_feedback", 0 0, L_0000029181912640;  1 drivers
v000002918193cfc0_0 .net "ex_mem_read_in", 0 0, v0000029181935c70_0;  1 drivers
v000002918193c020_0 .net "ex_mem_read_out", 0 0, v0000029181938fb0_0;  1 drivers
v000002918193c660_0 .net "ex_mem_to_reg_in", 0 0, v00000291819374d0_0;  1 drivers
v000002918193d240_0 .net "ex_mem_to_reg_out", 0 0, v0000029181938790_0;  1 drivers
v000002918193c160_0 .net "ex_mem_write_in", 0 0, v00000291819367b0_0;  1 drivers
v000002918193d2e0_0 .net "ex_mem_write_out", 0 0, v0000029181938290_0;  1 drivers
v000002918193c7a0_0 .net "ex_pc_in", 31 0, v0000029181936030_0;  1 drivers
v000002918193c200_0 .net "ex_pc_plus_4_in", 31 0, v0000029181936850_0;  1 drivers
v000002918193c2a0_0 .net "ex_pc_plus_4_out", 31 0, v00000291819388d0_0;  1 drivers
v000002918193c840_0 .net "ex_rd_addr_in", 4 0, v0000029181936c10_0;  1 drivers
v000002918193bf80_0 .net "ex_rd_addr_out", 4 0, v0000029181939190_0;  1 drivers
v000002918193d420_0 .net "ex_rd_feedback", 4 0, L_0000029181913910;  1 drivers
v000002918193bee0_0 .net "ex_read_data1_in", 31 0, v0000029181935d10_0;  1 drivers
v000002918199a460_0 .net "ex_read_data2_in", 31 0, v00000291819376b0_0;  1 drivers
v000002918199a500_0 .net "ex_read_data2_out", 31 0, v0000029181938330_0;  1 drivers
v000002918199ac80_0 .net "ex_reg_write_in", 0 0, v0000029181935f90_0;  1 drivers
v000002918199a5a0_0 .net "ex_reg_write_out", 0 0, v0000029181938830_0;  1 drivers
v000002918199a3c0_0 .net "ex_rs1_addr_in", 4 0, v00000291819360d0_0;  1 drivers
v000002918199bcc0_0 .net "ex_rs2_addr_in", 4 0, v0000029181936170_0;  1 drivers
v000002918199afa0_0 .net "ex_write_from_pc_in", 0 0, v0000029181935a90_0;  1 drivers
v000002918199bea0_0 .net "ex_write_from_pc_out", 0 0, v0000029181938e70_0;  1 drivers
v000002918199b180_0 .net "forward_a", 1 0, v0000029181936f30_0;  1 drivers
v000002918199a820_0 .net "forward_b", 1 0, v00000291819359f0_0;  1 drivers
v000002918199b040_0 .net "id_alu_ctrl_out", 3 0, L_0000029181a3a250;  1 drivers
v000002918199b360_0 .net "id_alu_src_out", 0 0, L_0000029181a3ac50;  1 drivers
v000002918199b540_0 .net "id_branch_out", 0 0, L_0000029181a393f0;  1 drivers
v000002918199a640_0 .net "id_immediate_out", 31 0, L_0000029181913050;  1 drivers
v000002918199b900_0 .net "id_instruction_debug_out", 31 0, L_0000029181912560;  1 drivers
v000002918199be00_0 .net "id_instruction_in", 31 0, v000002918193b620_0;  1 drivers
v000002918199b720_0 .net "id_mem_read_out", 0 0, L_0000029181a38d10;  1 drivers
v000002918199b0e0_0 .net "id_mem_to_reg_out", 0 0, L_0000029181a392b0;  1 drivers
v000002918199bfe0_0 .net "id_mem_write_out", 0 0, L_0000029181a39530;  1 drivers
v000002918199a1e0_0 .net "id_pc_in", 31 0, v000002918193a0e0_0;  1 drivers
v000002918199c580_0 .net "id_pc_out_pass", 31 0, L_0000029181912c60;  1 drivers
v000002918199c620_0 .net "id_pc_plus_4_in", 31 0, v000002918193bd00_0;  1 drivers
v000002918199c260_0 .net "id_pc_plus_4_out", 31 0, L_0000029181913830;  1 drivers
v000002918199ba40_0 .net "id_rd_addr_out", 4 0, L_0000029181912090;  1 drivers
v000002918199a6e0_0 .net "id_read_data1_out", 31 0, L_00000291819124f0;  1 drivers
v000002918199a280_0 .net "id_read_data2_out", 31 0, L_0000029181912f00;  1 drivers
v000002918199a780_0 .net "id_reg_write_out", 0 0, L_0000029181a390d0;  1 drivers
v000002918199ad20_0 .net "id_rs1_addr_out", 4 0, L_0000029181912aa0;  1 drivers
v000002918199bc20_0 .net "id_rs2_addr_out", 4 0, L_0000029181913440;  1 drivers
v000002918199a320_0 .net "id_write_from_pc_out", 0 0, L_0000029181a3a570;  1 drivers
v000002918199bae0_0 .net "if_instruction_in", 31 0, L_00000291819121e0;  1 drivers
v000002918199a960_0 .net "imem_address_out", 31 0, L_0000029181912d40;  alias, 1 drivers
v000002918199a8c0_0 .net "imem_data_in", 31 0, L_0000029181911f40;  alias, 1 drivers
v000002918199c6c0_0 .net "ma_alu_result_out", 31 0, v0000029181933b10_0;  1 drivers
v000002918199b400_0 .net "ma_mem_read_out", 0 0, v0000029181933a70_0;  1 drivers
v000002918199ae60_0 .net "ma_mem_to_reg_out", 0 0, v0000029181934bf0_0;  1 drivers
v000002918199aa00_0 .net "ma_mem_write_out", 0 0, v0000029181934d30_0;  1 drivers
v000002918199bb80_0 .net "ma_pc_plus_4_out", 31 0, v00000291819340b0_0;  1 drivers
v000002918199b9a0_0 .net "ma_rd_addr_out", 4 0, v0000029181934f10_0;  1 drivers
v000002918199bd60_0 .net "ma_reg_write_out", 0 0, v0000029181934650_0;  1 drivers
v000002918199ab40_0 .net "ma_write_data_out", 31 0, v00000291819341f0_0;  1 drivers
v000002918199bf40_0 .net "ma_write_from_pc_out", 0 0, v0000029181933ed0_0;  1 drivers
v000002918199aaa0_0 .net "mem_alu_result_to_wb", 31 0, v000002918193b3a0_0;  1 drivers
v000002918199c120_0 .net "mem_forward_data", 31 0, L_00000291819126b0;  1 drivers
v000002918199c8a0_0 .net "mem_mem_to_reg_to_wb", 0 0, v000002918193b1c0_0;  1 drivers
v000002918199c800_0 .net "mem_pc_plus_4_to_wb", 31 0, v000002918193ba80_0;  1 drivers
v000002918199abe0_0 .net "mem_rd_addr_to_wb", 4 0, v000002918193b8a0_0;  1 drivers
v000002918199c4e0_0 .net "mem_read_data_to_wb", 31 0, v000002918193a360_0;  1 drivers
v000002918199b4a0_0 .net "mem_reg_write_to_wb", 0 0, v000002918193a220_0;  1 drivers
v000002918199c080_0 .net "mem_write_from_pc_to_wb", 0 0, v0000029181939780_0;  1 drivers
v000002918199c1c0_0 .net "next_pc", 31 0, L_0000029181a38bd0;  1 drivers
v000002918199c300_0 .net "pc_plus_4", 31 0, L_0000029181a3aa70;  1 drivers
v000002918199c3a0_0 .net "pipeline_stall", 0 0, L_0000029181913670;  1 drivers
v000002918199a140_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
v000002918199adc0_0 .net "wb_alu_result_in", 31 0, v0000029181939aa0_0;  1 drivers
v000002918199af00_0 .net "wb_forward_data", 31 0, L_0000029181912b10;  1 drivers
v000002918199c440_0 .net "wb_mem_to_reg_in", 0 0, v0000029181939b40_0;  1 drivers
v000002918199b220_0 .net "wb_pc_plus_4_in", 31 0, v0000029181939c80_0;  1 drivers
v000002918199b2c0_0 .net "wb_rd_addr_in", 4 0, v000002918193a2c0_0;  1 drivers
v000002918199c760_0 .net "wb_rd_feedback", 4 0, L_0000029181912cd0;  1 drivers
v000002918199b5e0_0 .net "wb_read_data_in", 31 0, v000002918193b080_0;  1 drivers
v000002918199b680_0 .net "wb_reg_write_feedback", 0 0, L_0000029181912250;  1 drivers
v000002918199b860_0 .net "wb_reg_write_in", 0 0, v000002918193a040_0;  1 drivers
v000002918199b7c0_0 .net "wb_write_data_feedback", 31 0, L_0000029181a39850;  1 drivers
v000002918199df20_0 .net "wb_write_from_pc_in", 0 0, v000002918193b120_0;  1 drivers
L_0000029181a3a430 .functor MUXZ 32, L_0000029181a3aa70, v000002918193a720_0, L_0000029181913670, C4<>;
L_0000029181a38bd0 .functor MUXZ 32, L_0000029181a3a430, v0000029181938a10_0, v0000029181938d30_0, C4<>;
S_000002918192a6d0 .scope module, "decode_stage" "ins_decode" 5 112, 6 10 0, S_000002918192ab80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_instruction_in";
    .port_info 3 /INPUT 32 "id_pc_plus_4_in";
    .port_info 4 /INPUT 32 "id_pc_in";
    .port_info 5 /INPUT 1 "pipeline_stall";
    .port_info 6 /INPUT 5 "ex_rd_addr_in";
    .port_info 7 /INPUT 1 "ex_mem_read_in";
    .port_info 8 /INPUT 5 "wb_write_addr_in";
    .port_info 9 /INPUT 32 "wb_write_data_in";
    .port_info 10 /INPUT 1 "wb_reg_write_en_in";
    .port_info 11 /OUTPUT 1 "pipeline_stall_out";
    .port_info 12 /OUTPUT 32 "id_pc_plus_4_out";
    .port_info 13 /OUTPUT 32 "id_pc_out";
    .port_info 14 /OUTPUT 32 "id_read_data1_out";
    .port_info 15 /OUTPUT 32 "id_read_data2_out";
    .port_info 16 /OUTPUT 32 "id_immediate_out";
    .port_info 17 /OUTPUT 5 "id_rs1_addr_out";
    .port_info 18 /OUTPUT 5 "id_rs2_addr_out";
    .port_info 19 /OUTPUT 5 "id_rd_addr_out";
    .port_info 20 /OUTPUT 32 "id_instruction_out";
    .port_info 21 /OUTPUT 1 "id_mem_read_out";
    .port_info 22 /OUTPUT 1 "id_mem_write_out";
    .port_info 23 /OUTPUT 1 "id_reg_write_out";
    .port_info 24 /OUTPUT 1 "id_mem_to_reg_out";
    .port_info 25 /OUTPUT 1 "id_alu_src_out";
    .port_info 26 /OUTPUT 1 "id_branch_out";
    .port_info 27 /OUTPUT 4 "id_alu_ctrl_out";
    .port_info 28 /OUTPUT 1 "id_write_from_pc_out";
L_0000029181913830 .functor BUFZ 32, v000002918193bd00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029181912c60 .functor BUFZ 32, v000002918193a0e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000291819124f0 .functor BUFZ 32, L_0000029181a38c70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029181912f00 .functor BUFZ 32, L_0000029181a39e90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029181913050 .functor BUFZ 32, v0000029181919c30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029181912aa0 .functor BUFZ 5, L_0000029181a38ef0, C4<00000>, C4<00000>, C4<00000>;
L_0000029181913440 .functor BUFZ 5, L_0000029181a3b010, C4<00000>, C4<00000>, C4<00000>;
L_0000029181912090 .functor BUFZ 5, L_0000029181a39350, C4<00000>, C4<00000>, C4<00000>;
L_0000029181912560 .functor BUFZ 32, v000002918193b620_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000291819f0fa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000291818a9cf0_0 .net/2u *"_ivl_24", 0 0, L_00000291819f0fa8;  1 drivers
L_00000291819f0ff0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000291818a8670_0 .net/2u *"_ivl_28", 0 0, L_00000291819f0ff0;  1 drivers
L_00000291819f1038 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000291818a9ed0_0 .net/2u *"_ivl_32", 0 0, L_00000291819f1038;  1 drivers
L_00000291819f1080 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000291818a8990_0 .net/2u *"_ivl_36", 0 0, L_00000291819f1080;  1 drivers
L_00000291819f10c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000291818aa1f0_0 .net/2u *"_ivl_40", 0 0, L_00000291819f10c8;  1 drivers
L_00000291819f1110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000291818a8a30_0 .net/2u *"_ivl_44", 0 0, L_00000291819f1110;  1 drivers
L_00000291819f1158 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v00000291818a8b70_0 .net/2u *"_ivl_48", 3 0, L_00000291819f1158;  1 drivers
L_00000291819f11a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000291818aa330_0 .net/2u *"_ivl_52", 0 0, L_00000291819f11a0;  1 drivers
v00000291818a8c10_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291818a8d50_0 .net "ctrl_alu_ctrl", 3 0, v00000291819183d0_0;  1 drivers
v00000291818dca10_0 .net "ctrl_alu_src", 0 0, v0000029181918830_0;  1 drivers
v00000291818dd370_0 .net "ctrl_branch", 0 0, v0000029181919d70_0;  1 drivers
v00000291818dcd30_0 .net "ctrl_mem_read", 0 0, v0000029181918ab0_0;  1 drivers
v00000291818dc5b0_0 .net "ctrl_mem_to_reg", 0 0, v0000029181919af0_0;  1 drivers
v00000291818dd690_0 .net "ctrl_mem_write", 0 0, v00000291819195f0_0;  1 drivers
v00000291818dd190_0 .net "ctrl_reg_write", 0 0, v0000029181919550_0;  1 drivers
v00000291818dcdd0_0 .net "ctrl_write_from_pc", 0 0, v0000029181918b50_0;  1 drivers
v00000291818dcf10_0 .net "ex_mem_read_in", 0 0, L_0000029181912640;  alias, 1 drivers
v00000291818dd870_0 .net "ex_rd_addr_in", 4 0, L_0000029181913910;  alias, 1 drivers
v00000291818ddff0_0 .net "id_alu_ctrl_out", 3 0, L_0000029181a3a250;  alias, 1 drivers
v00000291818dcfb0_0 .net "id_alu_src_out", 0 0, L_0000029181a3ac50;  alias, 1 drivers
v00000291818de270_0 .net "id_branch_out", 0 0, L_0000029181a393f0;  alias, 1 drivers
v00000291818dd050_0 .net "id_immediate_out", 31 0, L_0000029181913050;  alias, 1 drivers
v00000291818dc790_0 .net "id_instruction_in", 31 0, v000002918193b620_0;  alias, 1 drivers
v00000291818495a0_0 .net "id_instruction_out", 31 0, L_0000029181912560;  alias, 1 drivers
v00000291818481a0_0 .net "id_mem_read_out", 0 0, L_0000029181a38d10;  alias, 1 drivers
v0000029181847f20_0 .net "id_mem_to_reg_out", 0 0, L_0000029181a392b0;  alias, 1 drivers
v0000029181848240_0 .net "id_mem_write_out", 0 0, L_0000029181a39530;  alias, 1 drivers
v0000029181848560_0 .net "id_pc_in", 31 0, v000002918193a0e0_0;  alias, 1 drivers
v000002918188da10_0 .net "id_pc_out", 31 0, L_0000029181912c60;  alias, 1 drivers
v000002918188dc90_0 .net "id_pc_plus_4_in", 31 0, v000002918193bd00_0;  alias, 1 drivers
v000002918188dd30_0 .net "id_pc_plus_4_out", 31 0, L_0000029181913830;  alias, 1 drivers
v000002918188c110_0 .net "id_rd_addr_out", 4 0, L_0000029181912090;  alias, 1 drivers
v000002918188c430_0 .net "id_read_data1_out", 31 0, L_00000291819124f0;  alias, 1 drivers
v00000291818fcff0_0 .net "id_read_data2_out", 31 0, L_0000029181912f00;  alias, 1 drivers
v00000291818fda90_0 .net "id_reg_write_out", 0 0, L_0000029181a390d0;  alias, 1 drivers
v00000291818fcf50_0 .net "id_rs1_addr_out", 4 0, L_0000029181912aa0;  alias, 1 drivers
v00000291818fd090_0 .net "id_rs2_addr_out", 4 0, L_0000029181913440;  alias, 1 drivers
v00000291818fd130_0 .net "id_write_from_pc_out", 0 0, L_0000029181a3a570;  alias, 1 drivers
v00000291818434f0_0 .net "immediate", 31 0, v0000029181919c30_0;  1 drivers
o00000291819412b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000029181843590_0 .net "pipeline_stall", 0 0, o00000291819412b8;  0 drivers
v0000029181934dd0_0 .net "pipeline_stall_out", 0 0, L_0000029181913670;  alias, 1 drivers
v0000029181934010_0 .net "rd", 4 0, L_0000029181a39350;  1 drivers
v0000029181933750_0 .net "reg_read_data1", 31 0, L_0000029181a38c70;  1 drivers
v0000029181934c90_0 .net "reg_read_data2", 31 0, L_0000029181a39e90;  1 drivers
v0000029181934470_0 .net "rs1", 4 0, L_0000029181a38ef0;  1 drivers
v00000291819348d0_0 .net "rs2", 4 0, L_0000029181a3b010;  1 drivers
v0000029181935190_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
v0000029181934ab0_0 .net "wb_reg_write_en_in", 0 0, L_0000029181912250;  alias, 1 drivers
v0000029181933930_0 .net "wb_write_addr_in", 4 0, L_0000029181912cd0;  alias, 1 drivers
v0000029181933d90_0 .net "wb_write_data_in", 31 0, L_0000029181a39850;  alias, 1 drivers
L_0000029181a38ef0 .part v000002918193b620_0, 15, 5;
L_0000029181a3b010 .part v000002918193b620_0, 20, 5;
L_0000029181a39350 .part v000002918193b620_0, 7, 5;
L_0000029181a38d10 .functor MUXZ 1, v0000029181918ab0_0, L_00000291819f0fa8, L_0000029181913670, C4<>;
L_0000029181a39530 .functor MUXZ 1, v00000291819195f0_0, L_00000291819f0ff0, L_0000029181913670, C4<>;
L_0000029181a390d0 .functor MUXZ 1, v0000029181919550_0, L_00000291819f1038, L_0000029181913670, C4<>;
L_0000029181a392b0 .functor MUXZ 1, v0000029181919af0_0, L_00000291819f1080, L_0000029181913670, C4<>;
L_0000029181a3ac50 .functor MUXZ 1, v0000029181918830_0, L_00000291819f10c8, L_0000029181913670, C4<>;
L_0000029181a393f0 .functor MUXZ 1, v0000029181919d70_0, L_00000291819f1110, L_0000029181913670, C4<>;
L_0000029181a3a250 .functor MUXZ 4, v00000291819183d0_0, L_00000291819f1158, L_0000029181913670, C4<>;
L_0000029181a3a570 .functor MUXZ 1, v0000029181918b50_0, L_00000291819f11a0, L_0000029181913670, C4<>;
S_000002918192a9f0 .scope module, "control_unit_inst" "control_unit" 6 90, 7 13 0, S_000002918192a6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "MemToReg";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 4 "ALUCtrl";
    .port_info 8 /OUTPUT 1 "WriteFromPC";
P_0000029181652720 .param/l "ALU_ADD" 1 7 42, C4<0000>;
P_0000029181652758 .param/l "ALU_AND" 1 7 44, C4<0010>;
P_0000029181652790 .param/l "ALU_LUI" 1 7 52, C4<1010>;
P_00000291816527c8 .param/l "ALU_NOP" 1 7 53, C4<1111>;
P_0000029181652800 .param/l "ALU_OR" 1 7 45, C4<0011>;
P_0000029181652838 .param/l "ALU_SLL" 1 7 47, C4<0101>;
P_0000029181652870 .param/l "ALU_SLT" 1 7 50, C4<1000>;
P_00000291816528a8 .param/l "ALU_SLTU" 1 7 51, C4<1001>;
P_00000291816528e0 .param/l "ALU_SRA" 1 7 49, C4<0111>;
P_0000029181652918 .param/l "ALU_SRL" 1 7 48, C4<0110>;
P_0000029181652950 .param/l "ALU_SUB" 1 7 43, C4<0001>;
P_0000029181652988 .param/l "ALU_XOR" 1 7 46, C4<0100>;
P_00000291816529c0 .param/l "OP_AUIPC" 1 7 39, C4<0010111>;
P_00000291816529f8 .param/l "OP_BRANCH" 1 7 35, C4<1100011>;
P_0000029181652a30 .param/l "OP_ITYPE" 1 7 32, C4<0010011>;
P_0000029181652a68 .param/l "OP_JAL" 1 7 36, C4<1101111>;
P_0000029181652aa0 .param/l "OP_JALR" 1 7 37, C4<1100111>;
P_0000029181652ad8 .param/l "OP_LOAD" 1 7 33, C4<0000011>;
P_0000029181652b10 .param/l "OP_LUI" 1 7 38, C4<0110111>;
P_0000029181652b48 .param/l "OP_RTYPE" 1 7 31, C4<0110011>;
P_0000029181652b80 .param/l "OP_STORE" 1 7 34, C4<0100011>;
v00000291819183d0_0 .var "ALUCtrl", 3 0;
v0000029181918830_0 .var "ALUSrc", 0 0;
v0000029181919d70_0 .var "Branch", 0 0;
v0000029181918ab0_0 .var "MemRead", 0 0;
v0000029181919af0_0 .var "MemToReg", 0 0;
v00000291819195f0_0 .var "MemWrite", 0 0;
v0000029181919550_0 .var "RegWrite", 0 0;
v0000029181918b50_0 .var "WriteFromPC", 0 0;
v0000029181919730_0 .net "funct3", 2 0, L_0000029181a39210;  1 drivers
v0000029181919f50_0 .net "funct7", 6 0, L_0000029181a3ab10;  1 drivers
v0000029181919410_0 .net "instr", 31 0, v000002918193b620_0;  alias, 1 drivers
v00000291819197d0_0 .net "opcode", 6 0, L_0000029181a3b0b0;  1 drivers
E_00000291818b9970 .event anyedge, v00000291819197d0_0, v0000029181919730_0, v0000029181919f50_0;
L_0000029181a3b0b0 .part v000002918193b620_0, 0, 7;
L_0000029181a39210 .part v000002918193b620_0, 12, 3;
L_0000029181a3ab10 .part v000002918193b620_0, 25, 7;
S_000002918192b1c0 .scope module, "hazard_unit_inst" "hazard_unit" 6 103, 8 7 0, S_000002918192a6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "id_rs1_addr";
    .port_info 1 /INPUT 5 "id_rs2_addr";
    .port_info 2 /INPUT 5 "ex_rd_addr";
    .port_info 3 /INPUT 1 "ex_mem_read";
    .port_info 4 /OUTPUT 1 "pipeline_stall";
L_0000029181912f70 .functor AND 1, L_0000029181912640, L_0000029181a3ad90, C4<1>, C4<1>;
L_0000029181912480 .functor OR 1, L_0000029181a3a6b0, L_0000029181a3a9d0, C4<0>, C4<0>;
L_0000029181913670 .functor AND 1, L_0000029181912f70, L_0000029181912480, C4<1>, C4<1>;
L_00000291819f0f60 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000029181918dd0_0 .net/2u *"_ivl_0", 4 0, L_00000291819f0f60;  1 drivers
v0000029181919910_0 .net *"_ivl_11", 0 0, L_0000029181912480;  1 drivers
v0000029181918e70_0 .net *"_ivl_2", 0 0, L_0000029181a3ad90;  1 drivers
v00000291819199b0_0 .net *"_ivl_5", 0 0, L_0000029181912f70;  1 drivers
v0000029181918bf0_0 .net *"_ivl_6", 0 0, L_0000029181a3a6b0;  1 drivers
v0000029181918d30_0 .net *"_ivl_8", 0 0, L_0000029181a3a9d0;  1 drivers
v0000029181919050_0 .net "ex_mem_read", 0 0, L_0000029181912640;  alias, 1 drivers
v0000029181919e10_0 .net "ex_rd_addr", 4 0, L_0000029181913910;  alias, 1 drivers
v00000291819185b0_0 .net "id_rs1_addr", 4 0, L_0000029181a38ef0;  alias, 1 drivers
v00000291819190f0_0 .net "id_rs2_addr", 4 0, L_0000029181a3b010;  alias, 1 drivers
v0000029181919190_0 .net "pipeline_stall", 0 0, L_0000029181913670;  alias, 1 drivers
L_0000029181a3ad90 .cmp/ne 5, L_0000029181913910, L_00000291819f0f60;
L_0000029181a3a6b0 .cmp/eq 5, L_0000029181913910, L_0000029181a38ef0;
L_0000029181a3a9d0 .cmp/eq 5, L_0000029181913910, L_0000029181a3b010;
S_000002918192aea0 .scope module, "imm_gen_inst" "imm_gen" 6 84, 9 7 0, S_000002918192a6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate_out";
P_00000291816973a0 .param/l "OPCODE_B" 1 9 18, C4<1100011>;
P_00000291816973d8 .param/l "OPCODE_I_IMM" 1 9 14, C4<0010011>;
P_0000029181697410 .param/l "OPCODE_I_JALR" 1 9 16, C4<1100111>;
P_0000029181697448 .param/l "OPCODE_I_LOAD" 1 9 15, C4<0000011>;
P_0000029181697480 .param/l "OPCODE_J" 1 9 21, C4<1101111>;
P_00000291816974b8 .param/l "OPCODE_R" 1 9 22, C4<0110011>;
P_00000291816974f0 .param/l "OPCODE_S" 1 9 17, C4<0100011>;
P_0000029181697528 .param/l "OPCODE_U_AUIPC" 1 9 20, C4<0010111>;
P_0000029181697560 .param/l "OPCODE_U_LUI" 1 9 19, C4<0110111>;
v0000029181919c30_0 .var "immediate_out", 31 0;
v00000291819192d0_0 .net "instruction", 31 0, v000002918193b620_0;  alias, 1 drivers
v0000029181919370_0 .net "opcode", 6 0, L_0000029181a38a90;  1 drivers
E_00000291818b99f0 .event anyedge, v0000029181919370_0, v0000029181919410_0;
L_0000029181a38a90 .part v000002918193b620_0, 0, 7;
S_000002918192b350 .scope module, "rf" "reg_file" 6 71, 10 7 0, S_000002918192a6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /OUTPUT 32 "read_data1";
    .port_info 4 /INPUT 5 "read_addr2";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 5 "write_addr";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /INPUT 1 "write_enable";
L_00000291819f0db0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000029181919a50_0 .net/2u *"_ivl_0", 4 0, L_00000291819f0db0;  1 drivers
L_00000291819f0e40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029181919eb0_0 .net *"_ivl_11", 1 0, L_00000291819f0e40;  1 drivers
L_00000291819f0e88 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000029181919cd0_0 .net/2u *"_ivl_14", 4 0, L_00000291819f0e88;  1 drivers
v000002918191a090_0 .net *"_ivl_16", 0 0, L_0000029181a3af70;  1 drivers
L_00000291819f0ed0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002918191a130_0 .net/2u *"_ivl_18", 31 0, L_00000291819f0ed0;  1 drivers
v000002918186e490_0 .net *"_ivl_2", 0 0, L_0000029181a39170;  1 drivers
v000002918186fc50_0 .net *"_ivl_20", 31 0, L_0000029181a3ae30;  1 drivers
v000002918186e7b0_0 .net *"_ivl_22", 6 0, L_0000029181a397b0;  1 drivers
L_00000291819f0f18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002918186efd0_0 .net *"_ivl_25", 1 0, L_00000291819f0f18;  1 drivers
L_00000291819f0df8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002918186e8f0_0 .net/2u *"_ivl_4", 31 0, L_00000291819f0df8;  1 drivers
v000002918186ed50_0 .net *"_ivl_6", 31 0, L_0000029181a3a2f0;  1 drivers
v000002918186fed0_0 .net *"_ivl_8", 6 0, L_0000029181a39ad0;  1 drivers
v000002918186f250_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v000002918186f7f0_0 .var/i "i", 31 0;
v000002918186f390_0 .net "read_addr1", 4 0, L_0000029181a38ef0;  alias, 1 drivers
v000002918186ff70_0 .net "read_addr2", 4 0, L_0000029181a3b010;  alias, 1 drivers
v000002918186f070_0 .net "read_data1", 31 0, L_0000029181a38c70;  alias, 1 drivers
v000002918186f890_0 .net "read_data2", 31 0, L_0000029181a39e90;  alias, 1 drivers
v000002918186f9d0 .array "registers", 31 0, 31 0;
v00000291818a9610_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
v00000291818a96b0_0 .net "write_addr", 4 0, L_0000029181912cd0;  alias, 1 drivers
v00000291818a9b10_0 .net "write_data", 31 0, L_0000029181a39850;  alias, 1 drivers
v00000291818aa0b0_0 .net "write_enable", 0 0, L_0000029181912250;  alias, 1 drivers
E_00000291818b8c30 .event posedge, v00000291818a9610_0, v000002918186f250_0;
L_0000029181a39170 .cmp/eq 5, L_0000029181a38ef0, L_00000291819f0db0;
L_0000029181a3a2f0 .array/port v000002918186f9d0, L_0000029181a39ad0;
L_0000029181a39ad0 .concat [ 5 2 0 0], L_0000029181a38ef0, L_00000291819f0e40;
L_0000029181a38c70 .functor MUXZ 32, L_0000029181a3a2f0, L_00000291819f0df8, L_0000029181a39170, C4<>;
L_0000029181a3af70 .cmp/eq 5, L_0000029181a3b010, L_00000291819f0e88;
L_0000029181a3ae30 .array/port v000002918186f9d0, L_0000029181a397b0;
L_0000029181a397b0 .concat [ 5 2 0 0], L_0000029181a3b010, L_00000291819f0f18;
L_0000029181a39e90 .functor MUXZ 32, L_0000029181a3ae30, L_00000291819f0ed0, L_0000029181a3af70, C4<>;
S_000002918192ad10 .scope module, "ex_ma" "ex_ma_buffer" 5 273, 11 9 0, S_000002918192ab80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_pc_plus_4_in";
    .port_info 3 /INPUT 32 "ex_alu_result_in";
    .port_info 4 /INPUT 32 "ex_read_data2_in";
    .port_info 5 /INPUT 5 "ex_rd_addr_in";
    .port_info 6 /INPUT 1 "ex_mem_read_in";
    .port_info 7 /INPUT 1 "ex_mem_write_in";
    .port_info 8 /INPUT 1 "ex_reg_write_in";
    .port_info 9 /INPUT 1 "ex_mem_to_reg_in";
    .port_info 10 /INPUT 1 "ex_branch_in";
    .port_info 11 /INPUT 1 "ex_write_from_pc_in";
    .port_info 12 /OUTPUT 32 "ma_pc_plus_4_out";
    .port_info 13 /OUTPUT 32 "ma_alu_result_out";
    .port_info 14 /OUTPUT 32 "ma_write_data_out";
    .port_info 15 /OUTPUT 5 "ma_rd_addr_out";
    .port_info 16 /OUTPUT 1 "ma_mem_read_out";
    .port_info 17 /OUTPUT 1 "ma_mem_write_out";
    .port_info 18 /OUTPUT 1 "ma_reg_write_out";
    .port_info 19 /OUTPUT 1 "ma_mem_to_reg_out";
    .port_info 20 /OUTPUT 1 "ma_write_from_pc_out";
v0000029181933890_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v0000029181934e70_0 .net "ex_alu_result_in", 31 0, v00000291819381f0_0;  alias, 1 drivers
L_00000291819f1308 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029181935410_0 .net "ex_branch_in", 0 0, L_00000291819f1308;  1 drivers
v00000291819336b0_0 .net "ex_mem_read_in", 0 0, v0000029181938fb0_0;  alias, 1 drivers
v0000029181933e30_0 .net "ex_mem_to_reg_in", 0 0, v0000029181938790_0;  alias, 1 drivers
v00000291819339d0_0 .net "ex_mem_write_in", 0 0, v0000029181938290_0;  alias, 1 drivers
v0000029181934970_0 .net "ex_pc_plus_4_in", 31 0, v00000291819388d0_0;  alias, 1 drivers
v0000029181934330_0 .net "ex_rd_addr_in", 4 0, v0000029181939190_0;  alias, 1 drivers
v00000291819343d0_0 .net "ex_read_data2_in", 31 0, v0000029181938330_0;  alias, 1 drivers
v00000291819337f0_0 .net "ex_reg_write_in", 0 0, v0000029181938830_0;  alias, 1 drivers
v0000029181934b50_0 .net "ex_write_from_pc_in", 0 0, v0000029181938e70_0;  alias, 1 drivers
v0000029181933b10_0 .var "ma_alu_result_out", 31 0;
v0000029181933a70_0 .var "ma_mem_read_out", 0 0;
v0000029181934bf0_0 .var "ma_mem_to_reg_out", 0 0;
v0000029181934d30_0 .var "ma_mem_write_out", 0 0;
v00000291819340b0_0 .var "ma_pc_plus_4_out", 31 0;
v0000029181934f10_0 .var "ma_rd_addr_out", 4 0;
v0000029181934650_0 .var "ma_reg_write_out", 0 0;
v00000291819341f0_0 .var "ma_write_data_out", 31 0;
v0000029181933ed0_0 .var "ma_write_from_pc_out", 0 0;
v0000029181934830_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
S_000002918192b030 .scope module, "ex_stage" "ins_ex" 5 223, 12 12 0, S_000002918192ab80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc_plus_4_in";
    .port_info 3 /INPUT 32 "id_pc_in";
    .port_info 4 /INPUT 32 "id_read_data1_in";
    .port_info 5 /INPUT 32 "id_read_data2_in";
    .port_info 6 /INPUT 32 "id_immediate_in";
    .port_info 7 /INPUT 5 "id_rd_addr_in";
    .port_info 8 /INPUT 32 "mem_forward_data_in";
    .port_info 9 /INPUT 32 "wb_forward_data_in";
    .port_info 10 /INPUT 2 "forward_a_in";
    .port_info 11 /INPUT 2 "forward_b_in";
    .port_info 12 /INPUT 1 "id_mem_read_in";
    .port_info 13 /INPUT 1 "id_mem_write_in";
    .port_info 14 /INPUT 1 "id_reg_write_in";
    .port_info 15 /INPUT 1 "id_mem_to_reg_in";
    .port_info 16 /INPUT 1 "id_branch_in";
    .port_info 17 /INPUT 1 "id_alu_src_in";
    .port_info 18 /INPUT 4 "id_alu_ctrl_in";
    .port_info 19 /INPUT 1 "id_write_from_pc_in";
    .port_info 20 /OUTPUT 32 "ex_pc_plus_4_out";
    .port_info 21 /OUTPUT 32 "ex_alu_result_out";
    .port_info 22 /OUTPUT 32 "ex_read_data2_out";
    .port_info 23 /OUTPUT 5 "ex_rd_addr_out";
    .port_info 24 /OUTPUT 1 "ex_mem_read_out";
    .port_info 25 /OUTPUT 1 "ex_mem_write_out";
    .port_info 26 /OUTPUT 1 "ex_reg_write_out";
    .port_info 27 /OUTPUT 1 "ex_mem_to_reg_out";
    .port_info 28 /OUTPUT 1 "ex_write_from_pc_out";
    .port_info 29 /OUTPUT 1 "ex_branch_taken_out";
    .port_info 30 /OUTPUT 32 "ex_branch_target_out";
v00000291819385b0_0 .net "alu_mux_out_b", 31 0, L_0000029181a3a890;  1 drivers
v0000029181937f70_0 .net "alu_result", 31 0, v0000029181934fb0_0;  1 drivers
v0000029181939230_0 .net "branch_taken_comb", 0 0, L_0000029181911fb0;  1 drivers
v00000291819383d0_0 .net "branch_target_comb", 31 0, L_0000029181a38f90;  1 drivers
v0000029181938650_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819381f0_0 .var "ex_alu_result_out", 31 0;
v0000029181938d30_0 .var "ex_branch_taken_out", 0 0;
v0000029181938a10_0 .var "ex_branch_target_out", 31 0;
v0000029181938fb0_0 .var "ex_mem_read_out", 0 0;
v0000029181938790_0 .var "ex_mem_to_reg_out", 0 0;
v0000029181938290_0 .var "ex_mem_write_out", 0 0;
v00000291819388d0_0 .var "ex_pc_plus_4_out", 31 0;
v0000029181939190_0 .var "ex_rd_addr_out", 4 0;
v0000029181938330_0 .var "ex_read_data2_out", 31 0;
v0000029181938830_0 .var "ex_reg_write_out", 0 0;
v0000029181938e70_0 .var "ex_write_from_pc_out", 0 0;
v00000291819392d0_0 .net "forward_a_in", 1 0, v0000029181936f30_0;  alias, 1 drivers
v0000029181938b50_0 .net "forward_b_in", 1 0, v00000291819359f0_0;  alias, 1 drivers
v0000029181938dd0_0 .net "fwd_data_a", 31 0, L_0000029181a38db0;  1 drivers
v0000029181938f10_0 .net "fwd_data_b", 31 0, L_0000029181a38b30;  1 drivers
v00000291819379d0_0 .net "id_alu_ctrl_in", 3 0, v0000029181935770_0;  alias, 1 drivers
v0000029181937cf0_0 .net "id_alu_src_in", 0 0, v0000029181935950_0;  alias, 1 drivers
v0000029181937c50_0 .net "id_branch_in", 0 0, v0000029181936490_0;  alias, 1 drivers
v00000291819371b0_0 .net "id_immediate_in", 31 0, v0000029181935b30_0;  alias, 1 drivers
v0000029181935db0_0 .net "id_mem_read_in", 0 0, v0000029181935c70_0;  alias, 1 drivers
v0000029181937930_0 .net "id_mem_to_reg_in", 0 0, v00000291819374d0_0;  alias, 1 drivers
v0000029181936670_0 .net "id_mem_write_in", 0 0, v00000291819367b0_0;  alias, 1 drivers
v0000029181936fd0_0 .net "id_pc_in", 31 0, v0000029181936030_0;  alias, 1 drivers
v0000029181935590_0 .net "id_pc_plus_4_in", 31 0, v0000029181936850_0;  alias, 1 drivers
v0000029181937570_0 .net "id_rd_addr_in", 4 0, v0000029181936c10_0;  alias, 1 drivers
v0000029181935e50_0 .net "id_read_data1_in", 31 0, v0000029181935d10_0;  alias, 1 drivers
v0000029181936cb0_0 .net "id_read_data2_in", 31 0, v00000291819376b0_0;  alias, 1 drivers
v0000029181937bb0_0 .net "id_reg_write_in", 0 0, v0000029181935f90_0;  alias, 1 drivers
v0000029181937430_0 .net "id_write_from_pc_in", 0 0, v0000029181935a90_0;  alias, 1 drivers
v0000029181935630_0 .net "mem_forward_data_in", 31 0, L_00000291819126b0;  alias, 1 drivers
v0000029181937110_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
v0000029181936990_0 .net "wb_forward_data_in", 31 0, L_0000029181912b10;  alias, 1 drivers
E_00000291818b8df0 .event posedge, v000002918186f250_0;
S_000002918192a540 .scope module, "alu_inst" "ALU" 12 92, 13 6 0, S_000002918192b030;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALU_control";
    .port_info 3 /OUTPUT 32 "result";
P_000002918163e7b0 .param/l "ALU_ADD" 1 13 16, C4<0000>;
P_000002918163e7e8 .param/l "ALU_AND" 1 13 18, C4<0010>;
P_000002918163e820 .param/l "ALU_LUI" 1 13 26, C4<1010>;
P_000002918163e858 .param/l "ALU_NOP" 1 13 27, C4<1111>;
P_000002918163e890 .param/l "ALU_OR" 1 13 19, C4<0011>;
P_000002918163e8c8 .param/l "ALU_SLL" 1 13 21, C4<0101>;
P_000002918163e900 .param/l "ALU_SLT" 1 13 24, C4<1000>;
P_000002918163e938 .param/l "ALU_SLTU" 1 13 25, C4<1001>;
P_000002918163e970 .param/l "ALU_SRA" 1 13 23, C4<0111>;
P_000002918163e9a8 .param/l "ALU_SRL" 1 13 22, C4<0110>;
P_000002918163e9e0 .param/l "ALU_SUB" 1 13 17, C4<0001>;
P_000002918163ea18 .param/l "ALU_XOR" 1 13 20, C4<0100>;
v0000029181933bb0_0 .net "A", 31 0, L_0000029181a38db0;  alias, 1 drivers
v0000029181934510_0 .net "ALU_control", 3 0, v0000029181935770_0;  alias, 1 drivers
v0000029181934a10_0 .net "B", 31 0, L_0000029181a3a890;  alias, 1 drivers
v0000029181934fb0_0 .var "result", 31 0;
E_00000291818b9a30 .event anyedge, v0000029181934510_0, v0000029181933bb0_0, v0000029181934a10_0;
S_000002918192a860 .scope module, "alu_src_mux_inst" "ALU_SRC_MUX" 12 84, 14 5 0, S_000002918192b030;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs2";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /INPUT 1 "alu_src";
    .port_info 3 /OUTPUT 32 "mux_out";
v0000029181935230_0 .net "alu_src", 0 0, v0000029181935950_0;  alias, 1 drivers
v0000029181935050_0 .net "imm", 31 0, v0000029181935b30_0;  alias, 1 drivers
v00000291819350f0_0 .net "mux_out", 31 0, L_0000029181a3a890;  alias, 1 drivers
v0000029181933570_0 .net "rs2", 31 0, L_0000029181a38b30;  alias, 1 drivers
L_0000029181a3a890 .functor MUXZ 32, L_0000029181a38b30, v0000029181935b30_0, v0000029181935950_0, C4<>;
S_0000029181989ba0 .scope module, "branch_unit" "branch_logic" 12 100, 15 8 0, S_000002918192b030;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "immediate";
    .port_info 3 /INPUT 32 "current_pc";
    .port_info 4 /INPUT 1 "branch_in";
    .port_info 5 /OUTPUT 1 "branch_taken_out";
    .port_info 6 /OUTPUT 32 "branch_target_out";
L_0000029181911fb0 .functor AND 1, v0000029181936490_0, L_0000029181a38e50, C4<1>, C4<1>;
v0000029181933f70_0 .net "branch_in", 0 0, v0000029181936490_0;  alias, 1 drivers
v0000029181933c50_0 .net "branch_taken_out", 0 0, L_0000029181911fb0;  alias, 1 drivers
v00000291819352d0_0 .net "branch_target_out", 31 0, L_0000029181a38f90;  alias, 1 drivers
v0000029181934150_0 .net "current_pc", 31 0, v0000029181936030_0;  alias, 1 drivers
v0000029181933cf0_0 .net "immediate", 31 0, v0000029181935b30_0;  alias, 1 drivers
v0000029181935370_0 .net "is_equal", 0 0, L_0000029181a38e50;  1 drivers
v0000029181934290_0 .net "rs1_data", 31 0, L_0000029181a38db0;  alias, 1 drivers
v00000291819345b0_0 .net "rs2_data", 31 0, L_0000029181a38b30;  alias, 1 drivers
L_0000029181a38e50 .cmp/eq 32, L_0000029181a38db0, L_0000029181a38b30;
L_0000029181a38f90 .arith/sum 32, v0000029181936030_0, v0000029181935b30_0;
S_00000291819888e0 .scope module, "fwd_mux_a" "forwarding_mux" 12 67, 16 11 0, S_000002918192b030;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_from_reg_file";
    .port_info 1 /INPUT 32 "data_from_mem_stage";
    .port_info 2 /INPUT 32 "data_from_wb_stage";
    .port_info 3 /INPUT 2 "forward_sel";
    .port_info 4 /OUTPUT 32 "forwarded_data";
L_00000291819f11e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000291819346f0_0 .net/2u *"_ivl_0", 1 0, L_00000291819f11e8;  1 drivers
v0000029181933610_0 .net *"_ivl_2", 0 0, L_0000029181a3a7f0;  1 drivers
L_00000291819f1230 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000029181934790_0 .net/2u *"_ivl_4", 1 0, L_00000291819f1230;  1 drivers
v0000029181937d90_0 .net *"_ivl_6", 0 0, L_0000029181a39490;  1 drivers
v0000029181938c90_0 .net *"_ivl_8", 31 0, L_0000029181a39670;  1 drivers
v0000029181938bf0_0 .net "data_from_mem_stage", 31 0, L_00000291819126b0;  alias, 1 drivers
v0000029181938470_0 .net "data_from_reg_file", 31 0, v0000029181935d10_0;  alias, 1 drivers
v0000029181938010_0 .net "data_from_wb_stage", 31 0, L_0000029181912b10;  alias, 1 drivers
v0000029181937e30_0 .net "forward_sel", 1 0, v0000029181936f30_0;  alias, 1 drivers
v0000029181938970_0 .net "forwarded_data", 31 0, L_0000029181a38db0;  alias, 1 drivers
L_0000029181a3a7f0 .cmp/eq 2, v0000029181936f30_0, L_00000291819f11e8;
L_0000029181a39490 .cmp/eq 2, v0000029181936f30_0, L_00000291819f1230;
L_0000029181a39670 .functor MUXZ 32, v0000029181935d10_0, L_00000291819126b0, L_0000029181a39490, C4<>;
L_0000029181a38db0 .functor MUXZ 32, L_0000029181a39670, L_0000029181912b10, L_0000029181a3a7f0, C4<>;
S_0000029181989880 .scope module, "fwd_mux_b" "forwarding_mux" 12 75, 16 11 0, S_000002918192b030;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_from_reg_file";
    .port_info 1 /INPUT 32 "data_from_mem_stage";
    .port_info 2 /INPUT 32 "data_from_wb_stage";
    .port_info 3 /INPUT 2 "forward_sel";
    .port_info 4 /OUTPUT 32 "forwarded_data";
L_00000291819f1278 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000029181938510_0 .net/2u *"_ivl_0", 1 0, L_00000291819f1278;  1 drivers
v0000029181937ed0_0 .net *"_ivl_2", 0 0, L_0000029181a3b1f0;  1 drivers
L_00000291819f12c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000029181939370_0 .net/2u *"_ivl_4", 1 0, L_00000291819f12c0;  1 drivers
v00000291819390f0_0 .net *"_ivl_6", 0 0, L_0000029181a39f30;  1 drivers
v0000029181939410_0 .net *"_ivl_8", 31 0, L_0000029181a39710;  1 drivers
v00000291819386f0_0 .net "data_from_mem_stage", 31 0, L_00000291819126b0;  alias, 1 drivers
v00000291819380b0_0 .net "data_from_reg_file", 31 0, v00000291819376b0_0;  alias, 1 drivers
v0000029181939050_0 .net "data_from_wb_stage", 31 0, L_0000029181912b10;  alias, 1 drivers
v0000029181938ab0_0 .net "forward_sel", 1 0, v00000291819359f0_0;  alias, 1 drivers
v0000029181938150_0 .net "forwarded_data", 31 0, L_0000029181a38b30;  alias, 1 drivers
L_0000029181a3b1f0 .cmp/eq 2, v00000291819359f0_0, L_00000291819f1278;
L_0000029181a39f30 .cmp/eq 2, v00000291819359f0_0, L_00000291819f12c0;
L_0000029181a39710 .functor MUXZ 32, v00000291819376b0_0, L_00000291819126b0, L_0000029181a39f30, C4<>;
L_0000029181a38b30 .functor MUXZ 32, L_0000029181a39710, L_0000029181912b10, L_0000029181a3b1f0, C4<>;
S_0000029181988f20 .scope module, "fetch_stage" "ins_fetch" 5 56, 17 12 0, S_000002918192ab80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /OUTPUT 32 "pc_plus_4_out";
    .port_info 5 /OUTPUT 32 "instruction_out";
L_00000291819121e0 .functor BUFZ 32, L_0000029181911f40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000291819f0d68 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000029181937a70_0 .net/2u *"_ivl_0", 31 0, L_00000291819f0d68;  1 drivers
v00000291819356d0_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819372f0_0 .net "instruction_in", 31 0, L_0000029181911f40;  alias, 1 drivers
v0000029181936ad0_0 .net "instruction_out", 31 0, L_00000291819121e0;  alias, 1 drivers
v0000029181935bd0_0 .net "pc_in", 31 0, v000002918193a720_0;  alias, 1 drivers
v0000029181936b70_0 .net "pc_plus_4_out", 31 0, L_0000029181a3aa70;  alias, 1 drivers
v0000029181937070_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
L_0000029181a3aa70 .arith/sum 32, v000002918193a720_0, L_00000291819f0d68;
S_0000029181989d30 .scope module, "fwd_unit" "forwarding_unit" 5 402, 18 9 0, S_000002918192ab80;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "ex_rs1_addr";
    .port_info 1 /INPUT 5 "ex_rs2_addr";
    .port_info 2 /INPUT 5 "mem_rd_addr";
    .port_info 3 /INPUT 1 "mem_reg_write";
    .port_info 4 /INPUT 5 "wb_rd_addr";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
v0000029181936710_0 .net "ex_rs1_addr", 4 0, v00000291819360d0_0;  alias, 1 drivers
v0000029181936530_0 .net "ex_rs2_addr", 4 0, v0000029181936170_0;  alias, 1 drivers
v0000029181936f30_0 .var "forward_a", 1 0;
v00000291819359f0_0 .var "forward_b", 1 0;
v0000029181935810_0 .net "mem_rd_addr", 4 0, v0000029181934f10_0;  alias, 1 drivers
v00000291819358b0_0 .net "mem_reg_write", 0 0, v0000029181934650_0;  alias, 1 drivers
v00000291819377f0_0 .net "wb_rd_addr", 4 0, v000002918193a2c0_0;  alias, 1 drivers
v00000291819365d0_0 .net "wb_reg_write", 0 0, v000002918193a040_0;  alias, 1 drivers
E_00000291818ba670/0 .event anyedge, v0000029181934650_0, v0000029181934f10_0, v0000029181936710_0, v00000291819365d0_0;
E_00000291818ba670/1 .event anyedge, v00000291819377f0_0, v0000029181936530_0;
E_00000291818ba670 .event/or E_00000291818ba670/0, E_00000291818ba670/1;
S_0000029181988430 .scope module, "id_ex" "id_ex_buffer" 5 164, 19 9 0, S_000002918192ab80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pipeline_stall";
    .port_info 3 /INPUT 32 "id_pc_plus_4_in";
    .port_info 4 /INPUT 32 "id_pc_in";
    .port_info 5 /INPUT 32 "id_read_data1_in";
    .port_info 6 /INPUT 32 "id_read_data2_in";
    .port_info 7 /INPUT 32 "id_immediate_in";
    .port_info 8 /INPUT 5 "id_rs1_addr_in";
    .port_info 9 /INPUT 5 "id_rs2_addr_in";
    .port_info 10 /INPUT 5 "id_rd_addr_in";
    .port_info 11 /INPUT 32 "id_instruction_in";
    .port_info 12 /INPUT 1 "id_mem_read_in";
    .port_info 13 /INPUT 1 "id_mem_write_in";
    .port_info 14 /INPUT 1 "id_reg_write_in";
    .port_info 15 /INPUT 1 "id_MemToReg_in";
    .port_info 16 /INPUT 1 "id_ALUSrc_in";
    .port_info 17 /INPUT 1 "id_Branch_in";
    .port_info 18 /INPUT 4 "id_ALUCtrl_in";
    .port_info 19 /INPUT 1 "id_WriteFromPC_in";
    .port_info 20 /OUTPUT 32 "ex_pc_plus_4_out";
    .port_info 21 /OUTPUT 32 "ex_pc_out";
    .port_info 22 /OUTPUT 32 "ex_read_data1_out";
    .port_info 23 /OUTPUT 32 "ex_read_data2_out";
    .port_info 24 /OUTPUT 32 "ex_immediate_out";
    .port_info 25 /OUTPUT 5 "ex_rs1_addr_out";
    .port_info 26 /OUTPUT 5 "ex_rs2_addr_out";
    .port_info 27 /OUTPUT 5 "ex_rd_addr_out";
    .port_info 28 /OUTPUT 32 "ex_instruction_out";
    .port_info 29 /OUTPUT 1 "ex_mem_read_out";
    .port_info 30 /OUTPUT 1 "ex_mem_write_out";
    .port_info 31 /OUTPUT 1 "ex_reg_write_out";
    .port_info 32 /OUTPUT 1 "ex_MemToReg_out";
    .port_info 33 /OUTPUT 1 "ex_ALUSrc_out";
    .port_info 34 /OUTPUT 1 "ex_Branch_out";
    .port_info 35 /OUTPUT 4 "ex_ALUCtrl_out";
    .port_info 36 /OUTPUT 1 "ex_WriteFromPC_out";
v0000029181937b10_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v0000029181935770_0 .var "ex_ALUCtrl_out", 3 0;
v0000029181935950_0 .var "ex_ALUSrc_out", 0 0;
v0000029181936490_0 .var "ex_Branch_out", 0 0;
v00000291819374d0_0 .var "ex_MemToReg_out", 0 0;
v0000029181935a90_0 .var "ex_WriteFromPC_out", 0 0;
v0000029181935b30_0 .var "ex_immediate_out", 31 0;
v0000029181935ef0_0 .var "ex_instruction_out", 31 0;
v0000029181935c70_0 .var "ex_mem_read_out", 0 0;
v00000291819367b0_0 .var "ex_mem_write_out", 0 0;
v0000029181936030_0 .var "ex_pc_out", 31 0;
v0000029181936850_0 .var "ex_pc_plus_4_out", 31 0;
v0000029181936c10_0 .var "ex_rd_addr_out", 4 0;
v0000029181935d10_0 .var "ex_read_data1_out", 31 0;
v00000291819376b0_0 .var "ex_read_data2_out", 31 0;
v0000029181935f90_0 .var "ex_reg_write_out", 0 0;
v00000291819360d0_0 .var "ex_rs1_addr_out", 4 0;
v0000029181936170_0 .var "ex_rs2_addr_out", 4 0;
v00000291819368f0_0 .net "id_ALUCtrl_in", 3 0, L_0000029181a3a250;  alias, 1 drivers
v0000029181936a30_0 .net "id_ALUSrc_in", 0 0, L_0000029181a3ac50;  alias, 1 drivers
v0000029181936210_0 .net "id_Branch_in", 0 0, L_0000029181a393f0;  alias, 1 drivers
v00000291819362b0_0 .net "id_MemToReg_in", 0 0, L_0000029181a392b0;  alias, 1 drivers
v0000029181936d50_0 .net "id_WriteFromPC_in", 0 0, L_0000029181a3a570;  alias, 1 drivers
v0000029181937390_0 .net "id_immediate_in", 31 0, L_0000029181913050;  alias, 1 drivers
v0000029181936350_0 .net "id_instruction_in", 31 0, L_0000029181912560;  alias, 1 drivers
v0000029181937250_0 .net "id_mem_read_in", 0 0, L_0000029181a38d10;  alias, 1 drivers
v00000291819363f0_0 .net "id_mem_write_in", 0 0, L_0000029181a39530;  alias, 1 drivers
v0000029181936df0_0 .net "id_pc_in", 31 0, L_0000029181912c60;  alias, 1 drivers
v0000029181936e90_0 .net "id_pc_plus_4_in", 31 0, L_0000029181913830;  alias, 1 drivers
v0000029181937610_0 .net "id_rd_addr_in", 4 0, L_0000029181912090;  alias, 1 drivers
v0000029181937890_0 .net "id_read_data1_in", 31 0, L_00000291819124f0;  alias, 1 drivers
v0000029181937750_0 .net "id_read_data2_in", 31 0, L_0000029181912f00;  alias, 1 drivers
v000002918193a400_0 .net "id_reg_write_in", 0 0, L_0000029181a390d0;  alias, 1 drivers
v000002918193a4a0_0 .net "id_rs1_addr_in", 4 0, L_0000029181912aa0;  alias, 1 drivers
v000002918193a9a0_0 .net "id_rs2_addr_in", 4 0, L_0000029181913440;  alias, 1 drivers
v000002918193b6c0_0 .net "pipeline_stall", 0 0, L_0000029181913670;  alias, 1 drivers
v000002918193ad60_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
S_00000291819893d0 .scope module, "if_id" "if_id_buffer" 5 72, 20 9 0, S_000002918192ab80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pipeline_stall";
    .port_info 3 /INPUT 32 "if_instruction_in";
    .port_info 4 /INPUT 32 "if_pc_plus_4_in";
    .port_info 5 /INPUT 32 "if_pc_in";
    .port_info 6 /OUTPUT 32 "id_instruction_out";
    .port_info 7 /OUTPUT 32 "id_pc_plus_4_out";
    .port_info 8 /OUTPUT 32 "id_pc_out";
v00000291819396e0_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v000002918193b620_0 .var "id_instruction_out", 31 0;
v000002918193a0e0_0 .var "id_pc_out", 31 0;
v000002918193bd00_0 .var "id_pc_plus_4_out", 31 0;
v000002918193b580_0 .net "if_instruction_in", 31 0, L_00000291819121e0;  alias, 1 drivers
v0000029181939dc0_0 .net "if_pc_in", 31 0, v000002918193a720_0;  alias, 1 drivers
v0000029181939be0_0 .net "if_pc_plus_4_in", 31 0, L_0000029181a3aa70;  alias, 1 drivers
v000002918193bb20_0 .net "pipeline_stall", 0 0, L_0000029181913670;  alias, 1 drivers
v000002918193a540_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
S_0000029181989ec0 .scope module, "mem_stage" "ins_mem" 5 312, 21 13 0, S_000002918192ab80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "rs2_data_in";
    .port_info 4 /INPUT 5 "rd_addr_in";
    .port_info 5 /INPUT 32 "pc_plus_4_in";
    .port_info 6 /INPUT 1 "mem_read_in";
    .port_info 7 /INPUT 1 "mem_write_in";
    .port_info 8 /INPUT 1 "reg_write_in";
    .port_info 9 /INPUT 1 "mem_to_reg_in";
    .port_info 10 /INPUT 1 "write_from_pc_in";
    .port_info 11 /INPUT 32 "mem_read_data_in";
    .port_info 12 /OUTPUT 32 "mem_address_out";
    .port_info 13 /OUTPUT 32 "mem_write_data_out";
    .port_info 14 /OUTPUT 1 "mem_read_en_out";
    .port_info 15 /OUTPUT 1 "mem_write_en_out";
    .port_info 16 /OUTPUT 32 "alu_result_out";
    .port_info 17 /OUTPUT 32 "read_data_out";
    .port_info 18 /OUTPUT 5 "rd_addr_out";
    .port_info 19 /OUTPUT 32 "pc_plus_4_out";
    .port_info 20 /OUTPUT 1 "reg_write_out";
    .port_info 21 /OUTPUT 1 "mem_to_reg_out";
    .port_info 22 /OUTPUT 1 "write_from_pc_out";
v0000029181939fa0_0 .net "alu_result_in", 31 0, v0000029181933b10_0;  alias, 1 drivers
v000002918193b3a0_0 .var "alu_result_out", 31 0;
v000002918193b760_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819395a0_0 .var "mem_address_out", 31 0;
v0000029181939f00_0 .net "mem_read_data_in", 31 0, L_0000029181a395d0;  alias, 1 drivers
v000002918193a180_0 .var "mem_read_en_out", 0 0;
v000002918193ae00_0 .net "mem_read_in", 0 0, v0000029181933a70_0;  alias, 1 drivers
v000002918193a7c0_0 .net "mem_to_reg_in", 0 0, v0000029181934bf0_0;  alias, 1 drivers
v000002918193b1c0_0 .var "mem_to_reg_out", 0 0;
v000002918193b940_0 .var "mem_write_data_out", 31 0;
v000002918193bc60_0 .var "mem_write_en_out", 0 0;
v000002918193b260_0 .net "mem_write_in", 0 0, v0000029181934d30_0;  alias, 1 drivers
v0000029181939640_0 .net "pc_plus_4_in", 31 0, v00000291819340b0_0;  alias, 1 drivers
v000002918193ba80_0 .var "pc_plus_4_out", 31 0;
v000002918193b800_0 .net "rd_addr_in", 4 0, v0000029181934f10_0;  alias, 1 drivers
v000002918193b8a0_0 .var "rd_addr_out", 4 0;
v000002918193a360_0 .var "read_data_out", 31 0;
v0000029181939e60_0 .net "reg_write_in", 0 0, v0000029181934650_0;  alias, 1 drivers
v000002918193a220_0 .var "reg_write_out", 0 0;
v0000029181939820_0 .net "rs2_data_in", 31 0, v00000291819341f0_0;  alias, 1 drivers
v000002918193a5e0_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
v000002918193b440_0 .net "write_from_pc_in", 0 0, v0000029181933ed0_0;  alias, 1 drivers
v0000029181939780_0 .var "write_from_pc_out", 0 0;
S_00000291819885c0 .scope module, "mem_wb" "mem_wb_buffer" 5 353, 22 7 0, S_000002918192ab80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "mem_alu_result_in";
    .port_info 3 /INPUT 32 "mem_read_data_in";
    .port_info 4 /INPUT 5 "mem_rd_addr_in";
    .port_info 5 /INPUT 32 "mem_pc_plus_4_in";
    .port_info 6 /INPUT 1 "mem_reg_write_in";
    .port_info 7 /INPUT 1 "mem_mem_to_reg_in";
    .port_info 8 /INPUT 1 "mem_write_from_pc_in";
    .port_info 9 /OUTPUT 32 "wb_alu_result_out";
    .port_info 10 /OUTPUT 32 "wb_read_data_out";
    .port_info 11 /OUTPUT 5 "wb_rd_addr_out";
    .port_info 12 /OUTPUT 32 "wb_pc_plus_4_out";
    .port_info 13 /OUTPUT 1 "wb_reg_write_out";
    .port_info 14 /OUTPUT 1 "wb_mem_to_reg_out";
    .port_info 15 /OUTPUT 1 "wb_write_from_pc_out";
v000002918193bbc0_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v000002918193aea0_0 .net "mem_alu_result_in", 31 0, v000002918193b3a0_0;  alias, 1 drivers
v000002918193af40_0 .net "mem_mem_to_reg_in", 0 0, v000002918193b1c0_0;  alias, 1 drivers
v00000291819398c0_0 .net "mem_pc_plus_4_in", 31 0, v000002918193ba80_0;  alias, 1 drivers
v0000029181939960_0 .net "mem_rd_addr_in", 4 0, v000002918193b8a0_0;  alias, 1 drivers
v0000029181939a00_0 .net "mem_read_data_in", 31 0, v000002918193a360_0;  alias, 1 drivers
v000002918193b300_0 .net "mem_reg_write_in", 0 0, v000002918193a220_0;  alias, 1 drivers
v0000029181939d20_0 .net "mem_write_from_pc_in", 0 0, v0000029181939780_0;  alias, 1 drivers
v000002918193afe0_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
v0000029181939aa0_0 .var "wb_alu_result_out", 31 0;
v0000029181939b40_0 .var "wb_mem_to_reg_out", 0 0;
v0000029181939c80_0 .var "wb_pc_plus_4_out", 31 0;
v000002918193a2c0_0 .var "wb_rd_addr_out", 4 0;
v000002918193b080_0 .var "wb_read_data_out", 31 0;
v000002918193a040_0 .var "wb_reg_write_out", 0 0;
v000002918193b120_0 .var "wb_write_from_pc_out", 0 0;
S_00000291819890b0 .scope module, "pc_reg" "prog_counter" 5 38, 23 7 0, S_000002918192ab80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v000002918193b4e0_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v000002918193a680_0 .net "pc_in", 31 0, L_0000029181a38bd0;  alias, 1 drivers
v000002918193a720_0 .var "pc_out", 31 0;
v000002918193a860_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
S_0000029181988110 .scope module, "wb_stage" "ins_wb" 5 378, 24 13 0, S_000002918192ab80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "read_data_in";
    .port_info 4 /INPUT 32 "pc_plus_4_in";
    .port_info 5 /INPUT 5 "rd_addr_in";
    .port_info 6 /INPUT 1 "reg_write_in";
    .port_info 7 /INPUT 1 "mem_to_reg_in";
    .port_info 8 /INPUT 1 "write_from_pc_in";
    .port_info 9 /OUTPUT 32 "wb_write_data_out";
    .port_info 10 /OUTPUT 5 "wb_rd_addr_out";
    .port_info 11 /OUTPUT 1 "wb_reg_write_en_out";
L_0000029181912cd0 .functor BUFZ 5, v000002918193a2c0_0, C4<00000>, C4<00000>, C4<00000>;
L_0000029181912250 .functor BUFZ 1, v000002918193a040_0, C4<0>, C4<0>, C4<0>;
v000002918193a900_0 .net *"_ivl_0", 31 0, L_0000029181a39a30;  1 drivers
v000002918193aa40_0 .net "alu_result_in", 31 0, v0000029181939aa0_0;  alias, 1 drivers
v000002918193aae0_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v000002918193ab80_0 .net "mem_to_reg_in", 0 0, v0000029181939b40_0;  alias, 1 drivers
v000002918193ac20_0 .net "pc_plus_4_in", 31 0, v0000029181939c80_0;  alias, 1 drivers
v000002918193acc0_0 .net "rd_addr_in", 4 0, v000002918193a2c0_0;  alias, 1 drivers
v000002918193bda0_0 .net "read_data_in", 31 0, v000002918193b080_0;  alias, 1 drivers
v000002918193cd40_0 .net "reg_write_in", 0 0, v000002918193a040_0;  alias, 1 drivers
v000002918193d100_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
v000002918193c340_0 .net "wb_rd_addr_out", 4 0, L_0000029181912cd0;  alias, 1 drivers
v000002918193cde0_0 .net "wb_reg_write_en_out", 0 0, L_0000029181912250;  alias, 1 drivers
v000002918193c3e0_0 .net "wb_write_data_out", 31 0, L_0000029181a39850;  alias, 1 drivers
v000002918193cb60_0 .net "write_from_pc_in", 0 0, v000002918193b120_0;  alias, 1 drivers
L_0000029181a39a30 .functor MUXZ 32, v0000029181939aa0_0, v000002918193b080_0, v0000029181939b40_0, C4<>;
L_0000029181a39850 .functor MUXZ 32, L_0000029181a39a30, v0000029181939c80_0, v000002918193b120_0, C4<>;
S_0000029181989240 .scope module, "core1" "riscv_core" 4 138, 5 12 0, S_000002918191dfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "imem_address_out";
    .port_info 3 /INPUT 32 "imem_data_in";
    .port_info 4 /OUTPUT 1 "dmem_read_en_out";
    .port_info 5 /OUTPUT 1 "dmem_write_en_out";
    .port_info 6 /OUTPUT 32 "dmem_address_out";
    .port_info 7 /OUTPUT 32 "dmem_write_data_out";
    .port_info 8 /INPUT 32 "dmem_read_data_in";
L_0000029181913980 .functor BUFZ 32, v00000291819a6a10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000291819132f0 .functor BUFZ 5, v00000291819a0d10_0, C4<00000>, C4<00000>, C4<00000>;
L_0000029181913360 .functor BUFZ 1, v00000291819a1f30_0, C4<0>, C4<0>, C4<0>;
L_0000029181913520 .functor BUFZ 32, v00000291819a0c70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029181913590 .functor BUFZ 32, L_0000029181a3c7d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000291819a7ff0_0 .net *"_ivl_0", 31 0, L_0000029181a39d50;  1 drivers
v00000291819a8f90_0 .net "branch_taken", 0 0, v00000291819a9e90_0;  1 drivers
v00000291819a83b0_0 .net "branch_target", 31 0, v00000291819ab3d0_0;  1 drivers
v00000291819a8130_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819a6e70_0 .net "curr_pc", 31 0, v00000291819a6a10_0;  1 drivers
v00000291819a8810_0 .net "dmem_address_out", 31 0, v00000291819a4990_0;  alias, 1 drivers
v00000291819a9030_0 .net "dmem_read_data_in", 31 0, L_0000029181a39df0;  alias, 1 drivers
v00000291819a8bd0_0 .net "dmem_read_en_out", 0 0, v00000291819a4490_0;  alias, 1 drivers
v00000291819a6f10_0 .net "dmem_write_data_out", 31 0, v00000291819a45d0_0;  alias, 1 drivers
v00000291819a6fb0_0 .net "dmem_write_en_out", 0 0, v00000291819a47b0_0;  alias, 1 drivers
v00000291819a88b0_0 .net "ex_alu_ctrl_in", 3 0, v00000291819a5e30_0;  1 drivers
v00000291819a7730_0 .net "ex_alu_result_out", 31 0, v00000291819aa2f0_0;  1 drivers
v00000291819a7050_0 .net "ex_alu_src_in", 0 0, v00000291819a5570_0;  1 drivers
v00000291819a81d0_0 .net "ex_branch_in", 0 0, v00000291819a4670_0;  1 drivers
v00000291819a8c70_0 .net "ex_immediate_in", 31 0, v00000291819a6510_0;  1 drivers
v00000291819a70f0_0 .net "ex_instruction_in", 31 0, v00000291819a48f0_0;  1 drivers
v00000291819a8270_0 .net "ex_mem_read_feedback", 0 0, L_0000029181913360;  1 drivers
v00000291819a7190_0 .net "ex_mem_read_in", 0 0, v00000291819a5b10_0;  1 drivers
v00000291819a8590_0 .net "ex_mem_read_out", 0 0, v00000291819a92b0_0;  1 drivers
v00000291819a72d0_0 .net "ex_mem_to_reg_in", 0 0, v00000291819a5110_0;  1 drivers
v00000291819a75f0_0 .net "ex_mem_to_reg_out", 0 0, v00000291819a9cb0_0;  1 drivers
v00000291819a8310_0 .net "ex_mem_write_in", 0 0, v00000291819a4ad0_0;  1 drivers
v00000291819a7690_0 .net "ex_mem_write_out", 0 0, v00000291819a9670_0;  1 drivers
v00000291819a77d0_0 .net "ex_pc_in", 31 0, v00000291819a5890_0;  1 drivers
v00000291819a7870_0 .net "ex_pc_plus_4_in", 31 0, v00000291819a6790_0;  1 drivers
v00000291819a7cd0_0 .net "ex_pc_plus_4_out", 31 0, v00000291819ab830_0;  1 drivers
v00000291819b0550_0 .net "ex_rd_addr_in", 4 0, v00000291819a5ed0_0;  1 drivers
v00000291819b1950_0 .net "ex_rd_addr_out", 4 0, v00000291819ab650_0;  1 drivers
v00000291819b2490_0 .net "ex_rd_feedback", 4 0, L_00000291819132f0;  1 drivers
v00000291819b2530_0 .net "ex_read_data1_in", 31 0, v00000291819a6650_0;  1 drivers
v00000291819b20d0_0 .net "ex_read_data2_in", 31 0, v00000291819a5bb0_0;  1 drivers
v00000291819b0f50_0 .net "ex_read_data2_out", 31 0, v00000291819a95d0_0;  1 drivers
v00000291819b11d0_0 .net "ex_reg_write_in", 0 0, v00000291819a54d0_0;  1 drivers
v00000291819b1770_0 .net "ex_reg_write_out", 0 0, v00000291819a9ad0_0;  1 drivers
v00000291819b0ff0_0 .net "ex_rs1_addr_in", 4 0, v00000291819a4850_0;  1 drivers
v00000291819b1a90_0 .net "ex_rs2_addr_in", 4 0, v00000291819a51b0_0;  1 drivers
v00000291819b0410_0 .net "ex_write_from_pc_in", 0 0, v00000291819a6330_0;  1 drivers
v00000291819b25d0_0 .net "ex_write_from_pc_out", 0 0, v00000291819aa930_0;  1 drivers
v00000291819b1d10_0 .net "forward_a", 1 0, v00000291819abe70_0;  1 drivers
v00000291819b0690_0 .net "forward_b", 1 0, v00000291819abf10_0;  1 drivers
v00000291819b0cd0_0 .net "id_alu_ctrl_out", 3 0, L_0000029181a3d9f0;  1 drivers
v00000291819b1c70_0 .net "id_alu_src_out", 0 0, L_0000029181a3caf0;  1 drivers
v00000291819b27b0_0 .net "id_branch_out", 0 0, L_0000029181a3b790;  1 drivers
v00000291819b2170_0 .net "id_immediate_out", 31 0, L_0000029181912e90;  1 drivers
v00000291819b0190_0 .net "id_instruction_debug_out", 31 0, L_0000029181913210;  1 drivers
v00000291819b0e10_0 .net "id_instruction_in", 31 0, v00000291819a6830_0;  1 drivers
v00000291819b0910_0 .net "id_mem_read_out", 0 0, L_0000029181a3c730;  1 drivers
v00000291819b1090_0 .net "id_mem_to_reg_out", 0 0, L_0000029181a3c4b0;  1 drivers
v00000291819b1450_0 .net "id_mem_write_out", 0 0, L_0000029181a3b5b0;  1 drivers
v00000291819b16d0_0 .net "id_pc_in", 31 0, v00000291819a5250_0;  1 drivers
v00000291819b18b0_0 .net "id_pc_out_pass", 31 0, L_0000029181912fe0;  1 drivers
v00000291819b1590_0 .net "id_pc_plus_4_in", 31 0, v00000291819a5f70_0;  1 drivers
v00000291819b1db0_0 .net "id_pc_plus_4_out", 31 0, L_0000029181912b80;  1 drivers
v00000291819b1310_0 .net "id_rd_addr_out", 4 0, L_0000029181912e20;  1 drivers
v00000291819b05f0_0 .net "id_read_data1_out", 31 0, L_0000029181912bf0;  1 drivers
v00000291819b2210_0 .net "id_read_data2_out", 31 0, L_00000291819130c0;  1 drivers
v00000291819b0730_0 .net "id_reg_write_out", 0 0, L_0000029181a3c550;  1 drivers
v00000291819b0af0_0 .net "id_rs1_addr_out", 4 0, L_00000291819131a0;  1 drivers
v00000291819b2670_0 .net "id_rs2_addr_out", 4 0, L_0000029181912db0;  1 drivers
v00000291819b19f0_0 .net "id_write_from_pc_out", 0 0, L_0000029181a3b3d0;  1 drivers
v00000291819b13b0_0 .net "if_instruction_in", 31 0, L_0000029181912020;  1 drivers
v00000291819b2710_0 .net "imem_address_out", 31 0, L_0000029181913980;  alias, 1 drivers
v00000291819b28f0_0 .net "imem_data_in", 31 0, L_00000291819137c0;  alias, 1 drivers
v00000291819b22b0_0 .net "ma_alu_result_out", 31 0, v00000291819a0c70_0;  1 drivers
v00000291819b0230_0 .net "ma_mem_read_out", 0 0, v00000291819a1f30_0;  1 drivers
v00000291819b07d0_0 .net "ma_mem_to_reg_out", 0 0, v00000291819a10d0_0;  1 drivers
v00000291819b1130_0 .net "ma_mem_write_out", 0 0, v00000291819a12b0_0;  1 drivers
v00000291819b02d0_0 .net "ma_pc_plus_4_out", 31 0, v00000291819a1a30_0;  1 drivers
v00000291819b2850_0 .net "ma_rd_addr_out", 4 0, v00000291819a0d10_0;  1 drivers
v00000291819b09b0_0 .net "ma_reg_write_out", 0 0, v00000291819a0db0_0;  1 drivers
v00000291819b1270_0 .net "ma_write_data_out", 31 0, v00000291819a1170_0;  1 drivers
v00000291819b04b0_0 .net "ma_write_from_pc_out", 0 0, v00000291819a1210_0;  1 drivers
v00000291819b0b90_0 .net "mem_alu_result_to_wb", 31 0, v00000291819a6470_0;  1 drivers
v00000291819b0870_0 .net "mem_forward_data", 31 0, L_0000029181913520;  1 drivers
v00000291819b0370_0 .net "mem_mem_to_reg_to_wb", 0 0, v00000291819a4cb0_0;  1 drivers
v00000291819b2030_0 .net "mem_pc_plus_4_to_wb", 31 0, v00000291819a4d50_0;  1 drivers
v00000291819b0a50_0 .net "mem_rd_addr_to_wb", 4 0, v00000291819a4e90_0;  1 drivers
v00000291819b1630_0 .net "mem_read_data_to_wb", 31 0, v00000291819a4f30_0;  1 drivers
v00000291819b2350_0 .net "mem_reg_write_to_wb", 0 0, v00000291819a7af0_0;  1 drivers
v00000291819b0c30_0 .net "mem_write_from_pc_to_wb", 0 0, v00000291819a90d0_0;  1 drivers
v00000291819b0d70_0 .net "next_pc", 31 0, L_0000029181a39b70;  1 drivers
v00000291819b14f0_0 .net "pc_plus_4", 31 0, L_0000029181a39c10;  1 drivers
v00000291819b23f0_0 .net "pipeline_stall", 0 0, L_00000291819139f0;  1 drivers
v00000291819b1810_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
v00000291819b1e50_0 .net "wb_alu_result_in", 31 0, v00000291819a7eb0_0;  1 drivers
v00000291819b0eb0_0 .net "wb_forward_data", 31 0, L_0000029181913590;  1 drivers
v00000291819b1b30_0 .net "wb_mem_to_reg_in", 0 0, v00000291819a7410_0;  1 drivers
v00000291819b1bd0_0 .net "wb_pc_plus_4_in", 31 0, v00000291819a7370_0;  1 drivers
v00000291819b1ef0_0 .net "wb_rd_addr_in", 4 0, v00000291819a79b0_0;  1 drivers
v00000291819b1f90_0 .net "wb_rd_feedback", 4 0, L_00000291819133d0;  1 drivers
v00000291819b4010_0 .net "wb_read_data_in", 31 0, v00000291819a8a90_0;  1 drivers
v00000291819b41f0_0 .net "wb_reg_write_feedback", 0 0, L_00000291819134b0;  1 drivers
v00000291819b3bb0_0 .net "wb_reg_write_in", 0 0, v00000291819a8450_0;  1 drivers
v00000291819b32f0_0 .net "wb_write_data_feedback", 31 0, L_0000029181a3c7d0;  1 drivers
v00000291819b4dd0_0 .net "wb_write_from_pc_in", 0 0, v00000291819a7e10_0;  1 drivers
L_0000029181a39d50 .functor MUXZ 32, L_0000029181a39c10, v00000291819a6a10_0, L_00000291819139f0, C4<>;
L_0000029181a39b70 .functor MUXZ 32, L_0000029181a39d50, v00000291819ab3d0_0, v00000291819a9e90_0, C4<>;
S_00000291819882a0 .scope module, "decode_stage" "ins_decode" 5 112, 6 10 0, S_0000029181989240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_instruction_in";
    .port_info 3 /INPUT 32 "id_pc_plus_4_in";
    .port_info 4 /INPUT 32 "id_pc_in";
    .port_info 5 /INPUT 1 "pipeline_stall";
    .port_info 6 /INPUT 5 "ex_rd_addr_in";
    .port_info 7 /INPUT 1 "ex_mem_read_in";
    .port_info 8 /INPUT 5 "wb_write_addr_in";
    .port_info 9 /INPUT 32 "wb_write_data_in";
    .port_info 10 /INPUT 1 "wb_reg_write_en_in";
    .port_info 11 /OUTPUT 1 "pipeline_stall_out";
    .port_info 12 /OUTPUT 32 "id_pc_plus_4_out";
    .port_info 13 /OUTPUT 32 "id_pc_out";
    .port_info 14 /OUTPUT 32 "id_read_data1_out";
    .port_info 15 /OUTPUT 32 "id_read_data2_out";
    .port_info 16 /OUTPUT 32 "id_immediate_out";
    .port_info 17 /OUTPUT 5 "id_rs1_addr_out";
    .port_info 18 /OUTPUT 5 "id_rs2_addr_out";
    .port_info 19 /OUTPUT 5 "id_rd_addr_out";
    .port_info 20 /OUTPUT 32 "id_instruction_out";
    .port_info 21 /OUTPUT 1 "id_mem_read_out";
    .port_info 22 /OUTPUT 1 "id_mem_write_out";
    .port_info 23 /OUTPUT 1 "id_reg_write_out";
    .port_info 24 /OUTPUT 1 "id_mem_to_reg_out";
    .port_info 25 /OUTPUT 1 "id_alu_src_out";
    .port_info 26 /OUTPUT 1 "id_branch_out";
    .port_info 27 /OUTPUT 4 "id_alu_ctrl_out";
    .port_info 28 /OUTPUT 1 "id_write_from_pc_out";
L_0000029181912b80 .functor BUFZ 32, v00000291819a5f70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029181912fe0 .functor BUFZ 32, v00000291819a5250_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029181912bf0 .functor BUFZ 32, L_0000029181a3a930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000291819130c0 .functor BUFZ 32, L_0000029181a3bf10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029181912e90 .functor BUFZ 32, v000002918199dac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000291819131a0 .functor BUFZ 5, L_0000029181a39cb0, C4<00000>, C4<00000>, C4<00000>;
L_0000029181912db0 .functor BUFZ 5, L_0000029181a39fd0, C4<00000>, C4<00000>, C4<00000>;
L_0000029181912e20 .functor BUFZ 5, L_0000029181a3a110, C4<00000>, C4<00000>, C4<00000>;
L_0000029181913210 .functor BUFZ 32, v00000291819a6830_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000291819f1590 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002918199eab0_0 .net/2u *"_ivl_24", 0 0, L_00000291819f1590;  1 drivers
L_00000291819f15d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002918199e5b0_0 .net/2u *"_ivl_28", 0 0, L_00000291819f15d8;  1 drivers
L_00000291819f1620 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002918199ed30_0 .net/2u *"_ivl_32", 0 0, L_00000291819f1620;  1 drivers
L_00000291819f1668 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000291819a08b0_0 .net/2u *"_ivl_36", 0 0, L_00000291819f1668;  1 drivers
L_00000291819f16b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002918199f2d0_0 .net/2u *"_ivl_40", 0 0, L_00000291819f16b0;  1 drivers
L_00000291819f16f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002918199fd70_0 .net/2u *"_ivl_44", 0 0, L_00000291819f16f8;  1 drivers
L_00000291819f1740 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000002918199e330_0 .net/2u *"_ivl_48", 3 0, L_00000291819f1740;  1 drivers
L_00000291819f1788 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002918199e150_0 .net/2u *"_ivl_52", 0 0, L_00000291819f1788;  1 drivers
v000002918199e650_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819a0810_0 .net "ctrl_alu_ctrl", 3 0, v000002918199cb20_0;  1 drivers
v00000291819a04f0_0 .net "ctrl_alu_src", 0 0, v000002918199cd00_0;  1 drivers
v000002918199f370_0 .net "ctrl_branch", 0 0, v000002918199ca80_0;  1 drivers
v000002918199e3d0_0 .net "ctrl_mem_read", 0 0, v000002918199d8e0_0;  1 drivers
v000002918199edd0_0 .net "ctrl_mem_to_reg", 0 0, v000002918199cbc0_0;  1 drivers
v000002918199f410_0 .net "ctrl_mem_write", 0 0, v000002918199da20_0;  1 drivers
v000002918199e6f0_0 .net "ctrl_reg_write", 0 0, v000002918199d2a0_0;  1 drivers
v00000291819a0590_0 .net "ctrl_write_from_pc", 0 0, v000002918199cda0_0;  1 drivers
v000002918199e790_0 .net "ex_mem_read_in", 0 0, L_0000029181913360;  alias, 1 drivers
v000002918199f550_0 .net "ex_rd_addr_in", 4 0, L_00000291819132f0;  alias, 1 drivers
v000002918199e970_0 .net "id_alu_ctrl_out", 3 0, L_0000029181a3d9f0;  alias, 1 drivers
v000002918199ea10_0 .net "id_alu_src_out", 0 0, L_0000029181a3caf0;  alias, 1 drivers
v000002918199fcd0_0 .net "id_branch_out", 0 0, L_0000029181a3b790;  alias, 1 drivers
v000002918199ee70_0 .net "id_immediate_out", 31 0, L_0000029181912e90;  alias, 1 drivers
v000002918199feb0_0 .net "id_instruction_in", 31 0, v00000291819a6830_0;  alias, 1 drivers
v00000291819a0130_0 .net "id_instruction_out", 31 0, L_0000029181913210;  alias, 1 drivers
v000002918199f050_0 .net "id_mem_read_out", 0 0, L_0000029181a3c730;  alias, 1 drivers
v000002918199f0f0_0 .net "id_mem_to_reg_out", 0 0, L_0000029181a3c4b0;  alias, 1 drivers
v000002918199f690_0 .net "id_mem_write_out", 0 0, L_0000029181a3b5b0;  alias, 1 drivers
v000002918199f9b0_0 .net "id_pc_in", 31 0, v00000291819a5250_0;  alias, 1 drivers
v00000291819a0770_0 .net "id_pc_out", 31 0, L_0000029181912fe0;  alias, 1 drivers
v000002918199fe10_0 .net "id_pc_plus_4_in", 31 0, v00000291819a5f70_0;  alias, 1 drivers
v000002918199e1f0_0 .net "id_pc_plus_4_out", 31 0, L_0000029181912b80;  alias, 1 drivers
v000002918199f190_0 .net "id_rd_addr_out", 4 0, L_0000029181912e20;  alias, 1 drivers
v000002918199f910_0 .net "id_read_data1_out", 31 0, L_0000029181912bf0;  alias, 1 drivers
v000002918199e290_0 .net "id_read_data2_out", 31 0, L_00000291819130c0;  alias, 1 drivers
v000002918199f230_0 .net "id_reg_write_out", 0 0, L_0000029181a3c550;  alias, 1 drivers
v000002918199f5f0_0 .net "id_rs1_addr_out", 4 0, L_00000291819131a0;  alias, 1 drivers
v000002918199ef10_0 .net "id_rs2_addr_out", 4 0, L_0000029181912db0;  alias, 1 drivers
v000002918199f730_0 .net "id_write_from_pc_out", 0 0, L_0000029181a3b3d0;  alias, 1 drivers
v00000291819a0090_0 .net "immediate", 31 0, v000002918199dac0_0;  1 drivers
o0000029181946058 .functor BUFZ 1, C4<z>; HiZ drive
v000002918199ff50_0 .net "pipeline_stall", 0 0, o0000029181946058;  0 drivers
v00000291819a0270_0 .net "pipeline_stall_out", 0 0, L_00000291819139f0;  alias, 1 drivers
v000002918199f7d0_0 .net "rd", 4 0, L_0000029181a3a110;  1 drivers
v000002918199fa50_0 .net "reg_read_data1", 31 0, L_0000029181a3a930;  1 drivers
v000002918199f870_0 .net "reg_read_data2", 31 0, L_0000029181a3bf10;  1 drivers
v00000291819a01d0_0 .net "rs1", 4 0, L_0000029181a39cb0;  1 drivers
v00000291819a0310_0 .net "rs2", 4 0, L_0000029181a39fd0;  1 drivers
v00000291819a0450_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
v00000291819a1fd0_0 .net "wb_reg_write_en_in", 0 0, L_00000291819134b0;  alias, 1 drivers
v00000291819a09f0_0 .net "wb_write_addr_in", 4 0, L_00000291819133d0;  alias, 1 drivers
v00000291819a1990_0 .net "wb_write_data_in", 31 0, L_0000029181a3c7d0;  alias, 1 drivers
L_0000029181a39cb0 .part v00000291819a6830_0, 15, 5;
L_0000029181a39fd0 .part v00000291819a6830_0, 20, 5;
L_0000029181a3a110 .part v00000291819a6830_0, 7, 5;
L_0000029181a3c730 .functor MUXZ 1, v000002918199d8e0_0, L_00000291819f1590, L_00000291819139f0, C4<>;
L_0000029181a3b5b0 .functor MUXZ 1, v000002918199da20_0, L_00000291819f15d8, L_00000291819139f0, C4<>;
L_0000029181a3c550 .functor MUXZ 1, v000002918199d2a0_0, L_00000291819f1620, L_00000291819139f0, C4<>;
L_0000029181a3c4b0 .functor MUXZ 1, v000002918199cbc0_0, L_00000291819f1668, L_00000291819139f0, C4<>;
L_0000029181a3caf0 .functor MUXZ 1, v000002918199cd00_0, L_00000291819f16b0, L_00000291819139f0, C4<>;
L_0000029181a3b790 .functor MUXZ 1, v000002918199ca80_0, L_00000291819f16f8, L_00000291819139f0, C4<>;
L_0000029181a3d9f0 .functor MUXZ 4, v000002918199cb20_0, L_00000291819f1740, L_00000291819139f0, C4<>;
L_0000029181a3b3d0 .functor MUXZ 1, v000002918199cda0_0, L_00000291819f1788, L_00000291819139f0, C4<>;
S_0000029181988750 .scope module, "control_unit_inst" "control_unit" 6 90, 7 13 0, S_00000291819882a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "MemToReg";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 4 "ALUCtrl";
    .port_info 8 /OUTPUT 1 "WriteFromPC";
P_0000029181929640 .param/l "ALU_ADD" 1 7 42, C4<0000>;
P_0000029181929678 .param/l "ALU_AND" 1 7 44, C4<0010>;
P_00000291819296b0 .param/l "ALU_LUI" 1 7 52, C4<1010>;
P_00000291819296e8 .param/l "ALU_NOP" 1 7 53, C4<1111>;
P_0000029181929720 .param/l "ALU_OR" 1 7 45, C4<0011>;
P_0000029181929758 .param/l "ALU_SLL" 1 7 47, C4<0101>;
P_0000029181929790 .param/l "ALU_SLT" 1 7 50, C4<1000>;
P_00000291819297c8 .param/l "ALU_SLTU" 1 7 51, C4<1001>;
P_0000029181929800 .param/l "ALU_SRA" 1 7 49, C4<0111>;
P_0000029181929838 .param/l "ALU_SRL" 1 7 48, C4<0110>;
P_0000029181929870 .param/l "ALU_SUB" 1 7 43, C4<0001>;
P_00000291819298a8 .param/l "ALU_XOR" 1 7 46, C4<0100>;
P_00000291819298e0 .param/l "OP_AUIPC" 1 7 39, C4<0010111>;
P_0000029181929918 .param/l "OP_BRANCH" 1 7 35, C4<1100011>;
P_0000029181929950 .param/l "OP_ITYPE" 1 7 32, C4<0010011>;
P_0000029181929988 .param/l "OP_JAL" 1 7 36, C4<1101111>;
P_00000291819299c0 .param/l "OP_JALR" 1 7 37, C4<1100111>;
P_00000291819299f8 .param/l "OP_LOAD" 1 7 33, C4<0000011>;
P_0000029181929a30 .param/l "OP_LUI" 1 7 38, C4<0110111>;
P_0000029181929a68 .param/l "OP_RTYPE" 1 7 31, C4<0110011>;
P_0000029181929aa0 .param/l "OP_STORE" 1 7 34, C4<0100011>;
v000002918199cb20_0 .var "ALUCtrl", 3 0;
v000002918199cd00_0 .var "ALUSrc", 0 0;
v000002918199ca80_0 .var "Branch", 0 0;
v000002918199d8e0_0 .var "MemRead", 0 0;
v000002918199cbc0_0 .var "MemToReg", 0 0;
v000002918199da20_0 .var "MemWrite", 0 0;
v000002918199d2a0_0 .var "RegWrite", 0 0;
v000002918199cda0_0 .var "WriteFromPC", 0 0;
v000002918199d160_0 .net "funct3", 2 0, L_0000029181a3ce10;  1 drivers
v000002918199d5c0_0 .net "funct7", 6 0, L_0000029181a3bdd0;  1 drivers
v000002918199cc60_0 .net "instr", 31 0, v00000291819a6830_0;  alias, 1 drivers
v000002918199d700_0 .net "opcode", 6 0, L_0000029181a3b830;  1 drivers
E_00000291818baab0 .event anyedge, v000002918199d700_0, v000002918199d160_0, v000002918199d5c0_0;
L_0000029181a3b830 .part v00000291819a6830_0, 0, 7;
L_0000029181a3ce10 .part v00000291819a6830_0, 12, 3;
L_0000029181a3bdd0 .part v00000291819a6830_0, 25, 7;
S_0000029181988a70 .scope module, "hazard_unit_inst" "hazard_unit" 6 103, 8 7 0, S_00000291819882a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "id_rs1_addr";
    .port_info 1 /INPUT 5 "id_rs2_addr";
    .port_info 2 /INPUT 5 "ex_rd_addr";
    .port_info 3 /INPUT 1 "ex_mem_read";
    .port_info 4 /OUTPUT 1 "pipeline_stall";
L_00000291819128e0 .functor AND 1, L_0000029181913360, L_0000029181a3bd30, C4<1>, C4<1>;
L_0000029181912a30 .functor OR 1, L_0000029181a3d3b0, L_0000029181a3bab0, C4<0>, C4<0>;
L_00000291819139f0 .functor AND 1, L_00000291819128e0, L_0000029181912a30, C4<1>, C4<1>;
L_00000291819f1548 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002918199de80_0 .net/2u *"_ivl_0", 4 0, L_00000291819f1548;  1 drivers
v000002918199dde0_0 .net *"_ivl_11", 0 0, L_0000029181912a30;  1 drivers
v000002918199c940_0 .net *"_ivl_2", 0 0, L_0000029181a3bd30;  1 drivers
v000002918199db60_0 .net *"_ivl_5", 0 0, L_00000291819128e0;  1 drivers
v000002918199c9e0_0 .net *"_ivl_6", 0 0, L_0000029181a3d3b0;  1 drivers
v000002918199ce40_0 .net *"_ivl_8", 0 0, L_0000029181a3bab0;  1 drivers
v000002918199cee0_0 .net "ex_mem_read", 0 0, L_0000029181913360;  alias, 1 drivers
v000002918199d200_0 .net "ex_rd_addr", 4 0, L_00000291819132f0;  alias, 1 drivers
v000002918199cf80_0 .net "id_rs1_addr", 4 0, L_0000029181a39cb0;  alias, 1 drivers
v000002918199d3e0_0 .net "id_rs2_addr", 4 0, L_0000029181a39fd0;  alias, 1 drivers
v000002918199d020_0 .net "pipeline_stall", 0 0, L_00000291819139f0;  alias, 1 drivers
L_0000029181a3bd30 .cmp/ne 5, L_00000291819132f0, L_00000291819f1548;
L_0000029181a3d3b0 .cmp/eq 5, L_00000291819132f0, L_0000029181a39cb0;
L_0000029181a3bab0 .cmp/eq 5, L_00000291819132f0, L_0000029181a39fd0;
S_0000029181989560 .scope module, "imm_gen_inst" "imm_gen" 6 84, 9 7 0, S_00000291819882a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate_out";
P_00000291816dd000 .param/l "OPCODE_B" 1 9 18, C4<1100011>;
P_00000291816dd038 .param/l "OPCODE_I_IMM" 1 9 14, C4<0010011>;
P_00000291816dd070 .param/l "OPCODE_I_JALR" 1 9 16, C4<1100111>;
P_00000291816dd0a8 .param/l "OPCODE_I_LOAD" 1 9 15, C4<0000011>;
P_00000291816dd0e0 .param/l "OPCODE_J" 1 9 21, C4<1101111>;
P_00000291816dd118 .param/l "OPCODE_R" 1 9 22, C4<0110011>;
P_00000291816dd150 .param/l "OPCODE_S" 1 9 17, C4<0100011>;
P_00000291816dd188 .param/l "OPCODE_U_AUIPC" 1 9 20, C4<0010111>;
P_00000291816dd1c0 .param/l "OPCODE_U_LUI" 1 9 19, C4<0110111>;
v000002918199dac0_0 .var "immediate_out", 31 0;
v000002918199d340_0 .net "instruction", 31 0, v00000291819a6830_0;  alias, 1 drivers
v000002918199d0c0_0 .net "opcode", 6 0, L_0000029181a3b470;  1 drivers
E_00000291818b9cb0 .event anyedge, v000002918199d0c0_0, v000002918199cc60_0;
L_0000029181a3b470 .part v00000291819a6830_0, 0, 7;
S_0000029181988c00 .scope module, "rf" "reg_file" 6 71, 10 7 0, S_00000291819882a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /OUTPUT 32 "read_data1";
    .port_info 4 /INPUT 5 "read_addr2";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 5 "write_addr";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /INPUT 1 "write_enable";
L_00000291819f1398 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002918199d660_0 .net/2u *"_ivl_0", 4 0, L_00000291819f1398;  1 drivers
L_00000291819f1428 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002918199d7a0_0 .net *"_ivl_11", 1 0, L_00000291819f1428;  1 drivers
L_00000291819f1470 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002918199d840_0 .net/2u *"_ivl_14", 4 0, L_00000291819f1470;  1 drivers
v000002918199d980_0 .net *"_ivl_16", 0 0, L_0000029181a3d310;  1 drivers
L_00000291819f14b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002918199dc00_0 .net/2u *"_ivl_18", 31 0, L_00000291819f14b8;  1 drivers
v000002918199dca0_0 .net *"_ivl_2", 0 0, L_0000029181a3a070;  1 drivers
v000002918199dd40_0 .net *"_ivl_20", 31 0, L_0000029181a3cd70;  1 drivers
v000002918199e8d0_0 .net *"_ivl_22", 6 0, L_0000029181a3d270;  1 drivers
L_00000291819f1500 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002918199faf0_0 .net *"_ivl_25", 1 0, L_00000291819f1500;  1 drivers
L_00000291819f13e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002918199ec90_0 .net/2u *"_ivl_4", 31 0, L_00000291819f13e0;  1 drivers
v000002918199e470_0 .net *"_ivl_6", 31 0, L_0000029181a3a1b0;  1 drivers
v000002918199fff0_0 .net *"_ivl_8", 6 0, L_0000029181a3a390;  1 drivers
v000002918199e830_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819a0630_0 .var/i "i", 31 0;
v000002918199fb90_0 .net "read_addr1", 4 0, L_0000029181a39cb0;  alias, 1 drivers
v000002918199f4b0_0 .net "read_addr2", 4 0, L_0000029181a39fd0;  alias, 1 drivers
v000002918199eb50_0 .net "read_data1", 31 0, L_0000029181a3a930;  alias, 1 drivers
v000002918199ebf0_0 .net "read_data2", 31 0, L_0000029181a3bf10;  alias, 1 drivers
v00000291819a03b0 .array "registers", 31 0, 31 0;
v000002918199fc30_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
v000002918199e510_0 .net "write_addr", 4 0, L_00000291819133d0;  alias, 1 drivers
v000002918199efb0_0 .net "write_data", 31 0, L_0000029181a3c7d0;  alias, 1 drivers
v00000291819a06d0_0 .net "write_enable", 0 0, L_00000291819134b0;  alias, 1 drivers
L_0000029181a3a070 .cmp/eq 5, L_0000029181a39cb0, L_00000291819f1398;
L_0000029181a3a1b0 .array/port v00000291819a03b0, L_0000029181a3a390;
L_0000029181a3a390 .concat [ 5 2 0 0], L_0000029181a39cb0, L_00000291819f1428;
L_0000029181a3a930 .functor MUXZ 32, L_0000029181a3a1b0, L_00000291819f13e0, L_0000029181a3a070, C4<>;
L_0000029181a3d310 .cmp/eq 5, L_0000029181a39fd0, L_00000291819f1470;
L_0000029181a3cd70 .array/port v00000291819a03b0, L_0000029181a3d270;
L_0000029181a3d270 .concat [ 5 2 0 0], L_0000029181a39fd0, L_00000291819f1500;
L_0000029181a3bf10 .functor MUXZ 32, L_0000029181a3cd70, L_00000291819f14b8, L_0000029181a3d310, C4<>;
S_0000029181988d90 .scope module, "ex_ma" "ex_ma_buffer" 5 273, 11 9 0, S_0000029181989240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_pc_plus_4_in";
    .port_info 3 /INPUT 32 "ex_alu_result_in";
    .port_info 4 /INPUT 32 "ex_read_data2_in";
    .port_info 5 /INPUT 5 "ex_rd_addr_in";
    .port_info 6 /INPUT 1 "ex_mem_read_in";
    .port_info 7 /INPUT 1 "ex_mem_write_in";
    .port_info 8 /INPUT 1 "ex_reg_write_in";
    .port_info 9 /INPUT 1 "ex_mem_to_reg_in";
    .port_info 10 /INPUT 1 "ex_branch_in";
    .port_info 11 /INPUT 1 "ex_write_from_pc_in";
    .port_info 12 /OUTPUT 32 "ma_pc_plus_4_out";
    .port_info 13 /OUTPUT 32 "ma_alu_result_out";
    .port_info 14 /OUTPUT 32 "ma_write_data_out";
    .port_info 15 /OUTPUT 5 "ma_rd_addr_out";
    .port_info 16 /OUTPUT 1 "ma_mem_read_out";
    .port_info 17 /OUTPUT 1 "ma_mem_write_out";
    .port_info 18 /OUTPUT 1 "ma_reg_write_out";
    .port_info 19 /OUTPUT 1 "ma_mem_to_reg_out";
    .port_info 20 /OUTPUT 1 "ma_write_from_pc_out";
v00000291819a0e50_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819a0a90_0 .net "ex_alu_result_in", 31 0, v00000291819aa2f0_0;  alias, 1 drivers
L_00000291819f18f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000291819a1710_0 .net "ex_branch_in", 0 0, L_00000291819f18f0;  1 drivers
v00000291819a0ef0_0 .net "ex_mem_read_in", 0 0, v00000291819a92b0_0;  alias, 1 drivers
v00000291819a1df0_0 .net "ex_mem_to_reg_in", 0 0, v00000291819a9cb0_0;  alias, 1 drivers
v00000291819a0950_0 .net "ex_mem_write_in", 0 0, v00000291819a9670_0;  alias, 1 drivers
v00000291819a0b30_0 .net "ex_pc_plus_4_in", 31 0, v00000291819ab830_0;  alias, 1 drivers
v00000291819a17b0_0 .net "ex_rd_addr_in", 4 0, v00000291819ab650_0;  alias, 1 drivers
v00000291819a0f90_0 .net "ex_read_data2_in", 31 0, v00000291819a95d0_0;  alias, 1 drivers
v00000291819a0bd0_0 .net "ex_reg_write_in", 0 0, v00000291819a9ad0_0;  alias, 1 drivers
v00000291819a1030_0 .net "ex_write_from_pc_in", 0 0, v00000291819aa930_0;  alias, 1 drivers
v00000291819a0c70_0 .var "ma_alu_result_out", 31 0;
v00000291819a1f30_0 .var "ma_mem_read_out", 0 0;
v00000291819a10d0_0 .var "ma_mem_to_reg_out", 0 0;
v00000291819a12b0_0 .var "ma_mem_write_out", 0 0;
v00000291819a1a30_0 .var "ma_pc_plus_4_out", 31 0;
v00000291819a0d10_0 .var "ma_rd_addr_out", 4 0;
v00000291819a0db0_0 .var "ma_reg_write_out", 0 0;
v00000291819a1170_0 .var "ma_write_data_out", 31 0;
v00000291819a1210_0 .var "ma_write_from_pc_out", 0 0;
v00000291819a1350_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
S_00000291819896f0 .scope module, "ex_stage" "ins_ex" 5 223, 12 12 0, S_0000029181989240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc_plus_4_in";
    .port_info 3 /INPUT 32 "id_pc_in";
    .port_info 4 /INPUT 32 "id_read_data1_in";
    .port_info 5 /INPUT 32 "id_read_data2_in";
    .port_info 6 /INPUT 32 "id_immediate_in";
    .port_info 7 /INPUT 5 "id_rd_addr_in";
    .port_info 8 /INPUT 32 "mem_forward_data_in";
    .port_info 9 /INPUT 32 "wb_forward_data_in";
    .port_info 10 /INPUT 2 "forward_a_in";
    .port_info 11 /INPUT 2 "forward_b_in";
    .port_info 12 /INPUT 1 "id_mem_read_in";
    .port_info 13 /INPUT 1 "id_mem_write_in";
    .port_info 14 /INPUT 1 "id_reg_write_in";
    .port_info 15 /INPUT 1 "id_mem_to_reg_in";
    .port_info 16 /INPUT 1 "id_branch_in";
    .port_info 17 /INPUT 1 "id_alu_src_in";
    .port_info 18 /INPUT 4 "id_alu_ctrl_in";
    .port_info 19 /INPUT 1 "id_write_from_pc_in";
    .port_info 20 /OUTPUT 32 "ex_pc_plus_4_out";
    .port_info 21 /OUTPUT 32 "ex_alu_result_out";
    .port_info 22 /OUTPUT 32 "ex_read_data2_out";
    .port_info 23 /OUTPUT 5 "ex_rd_addr_out";
    .port_info 24 /OUTPUT 1 "ex_mem_read_out";
    .port_info 25 /OUTPUT 1 "ex_mem_write_out";
    .port_info 26 /OUTPUT 1 "ex_reg_write_out";
    .port_info 27 /OUTPUT 1 "ex_mem_to_reg_out";
    .port_info 28 /OUTPUT 1 "ex_write_from_pc_out";
    .port_info 29 /OUTPUT 1 "ex_branch_taken_out";
    .port_info 30 /OUTPUT 32 "ex_branch_target_out";
v00000291819aa4d0_0 .net "alu_mux_out_b", 31 0, L_0000029181a3b8d0;  1 drivers
v00000291819ab5b0_0 .net "alu_result", 31 0, v00000291819a1530_0;  1 drivers
v00000291819a9170_0 .net "branch_taken_comb", 0 0, L_0000029181913280;  1 drivers
v00000291819aaf70_0 .net "branch_target_comb", 31 0, L_0000029181a3d450;  1 drivers
v00000291819a9530_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819aa2f0_0 .var "ex_alu_result_out", 31 0;
v00000291819a9e90_0 .var "ex_branch_taken_out", 0 0;
v00000291819ab3d0_0 .var "ex_branch_target_out", 31 0;
v00000291819a92b0_0 .var "ex_mem_read_out", 0 0;
v00000291819a9cb0_0 .var "ex_mem_to_reg_out", 0 0;
v00000291819a9670_0 .var "ex_mem_write_out", 0 0;
v00000291819ab830_0 .var "ex_pc_plus_4_out", 31 0;
v00000291819ab650_0 .var "ex_rd_addr_out", 4 0;
v00000291819a95d0_0 .var "ex_read_data2_out", 31 0;
v00000291819a9ad0_0 .var "ex_reg_write_out", 0 0;
v00000291819aa930_0 .var "ex_write_from_pc_out", 0 0;
v00000291819a97b0_0 .net "forward_a_in", 1 0, v00000291819abe70_0;  alias, 1 drivers
v00000291819ab010_0 .net "forward_b_in", 1 0, v00000291819abf10_0;  alias, 1 drivers
v00000291819aa9d0_0 .net "fwd_data_a", 31 0, L_0000029181a3b650;  1 drivers
v00000291819a9a30_0 .net "fwd_data_b", 31 0, L_0000029181a3c5f0;  1 drivers
v00000291819ab0b0_0 .net "id_alu_ctrl_in", 3 0, v00000291819a5e30_0;  alias, 1 drivers
v00000291819ab150_0 .net "id_alu_src_in", 0 0, v00000291819a5570_0;  alias, 1 drivers
v00000291819ab1f0_0 .net "id_branch_in", 0 0, v00000291819a4670_0;  alias, 1 drivers
v00000291819a9b70_0 .net "id_immediate_in", 31 0, v00000291819a6510_0;  alias, 1 drivers
v00000291819a9d50_0 .net "id_mem_read_in", 0 0, v00000291819a5b10_0;  alias, 1 drivers
v00000291819aaa70_0 .net "id_mem_to_reg_in", 0 0, v00000291819a5110_0;  alias, 1 drivers
v00000291819ab790_0 .net "id_mem_write_in", 0 0, v00000291819a4ad0_0;  alias, 1 drivers
v00000291819aabb0_0 .net "id_pc_in", 31 0, v00000291819a5890_0;  alias, 1 drivers
v00000291819ab470_0 .net "id_pc_plus_4_in", 31 0, v00000291819a6790_0;  alias, 1 drivers
v00000291819a9c10_0 .net "id_rd_addr_in", 4 0, v00000291819a5ed0_0;  alias, 1 drivers
v00000291819ab6f0_0 .net "id_read_data1_in", 31 0, v00000291819a6650_0;  alias, 1 drivers
v00000291819a9210_0 .net "id_read_data2_in", 31 0, v00000291819a5bb0_0;  alias, 1 drivers
v00000291819a9350_0 .net "id_reg_write_in", 0 0, v00000291819a54d0_0;  alias, 1 drivers
v00000291819aa070_0 .net "id_write_from_pc_in", 0 0, v00000291819a6330_0;  alias, 1 drivers
v00000291819a93f0_0 .net "mem_forward_data_in", 31 0, L_0000029181913520;  alias, 1 drivers
v00000291819a9490_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
v00000291819a9df0_0 .net "wb_forward_data_in", 31 0, L_0000029181913590;  alias, 1 drivers
S_0000029181989a10 .scope module, "alu_inst" "ALU" 12 92, 13 6 0, S_00000291819896f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALU_control";
    .port_info 3 /OUTPUT 32 "result";
P_00000291816cf0e0 .param/l "ALU_ADD" 1 13 16, C4<0000>;
P_00000291816cf118 .param/l "ALU_AND" 1 13 18, C4<0010>;
P_00000291816cf150 .param/l "ALU_LUI" 1 13 26, C4<1010>;
P_00000291816cf188 .param/l "ALU_NOP" 1 13 27, C4<1111>;
P_00000291816cf1c0 .param/l "ALU_OR" 1 13 19, C4<0011>;
P_00000291816cf1f8 .param/l "ALU_SLL" 1 13 21, C4<0101>;
P_00000291816cf230 .param/l "ALU_SLT" 1 13 24, C4<1000>;
P_00000291816cf268 .param/l "ALU_SLTU" 1 13 25, C4<1001>;
P_00000291816cf2a0 .param/l "ALU_SRA" 1 13 23, C4<0111>;
P_00000291816cf2d8 .param/l "ALU_SRL" 1 13 22, C4<0110>;
P_00000291816cf310 .param/l "ALU_SUB" 1 13 17, C4<0001>;
P_00000291816cf348 .param/l "ALU_XOR" 1 13 20, C4<0100>;
v00000291819a13f0_0 .net "A", 31 0, L_0000029181a3b650;  alias, 1 drivers
v00000291819a1490_0 .net "ALU_control", 3 0, v00000291819a5e30_0;  alias, 1 drivers
v00000291819a1850_0 .net "B", 31 0, L_0000029181a3b8d0;  alias, 1 drivers
v00000291819a1530_0 .var "result", 31 0;
E_00000291818ba5f0 .event anyedge, v00000291819a1490_0, v00000291819a13f0_0, v00000291819a1850_0;
S_00000291819a3730 .scope module, "alu_src_mux_inst" "ALU_SRC_MUX" 12 84, 14 5 0, S_00000291819896f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs2";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /INPUT 1 "alu_src";
    .port_info 3 /OUTPUT 32 "mux_out";
v00000291819a1cb0_0 .net "alu_src", 0 0, v00000291819a5570_0;  alias, 1 drivers
v00000291819a1ad0_0 .net "imm", 31 0, v00000291819a6510_0;  alias, 1 drivers
v00000291819a1e90_0 .net "mux_out", 31 0, L_0000029181a3b8d0;  alias, 1 drivers
v00000291819a15d0_0 .net "rs2", 31 0, L_0000029181a3c5f0;  alias, 1 drivers
L_0000029181a3b8d0 .functor MUXZ 32, L_0000029181a3c5f0, v00000291819a6510_0, v00000291819a5570_0, C4<>;
S_00000291819a2dd0 .scope module, "branch_unit" "branch_logic" 12 100, 15 8 0, S_00000291819896f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "immediate";
    .port_info 3 /INPUT 32 "current_pc";
    .port_info 4 /INPUT 1 "branch_in";
    .port_info 5 /OUTPUT 1 "branch_taken_out";
    .port_info 6 /OUTPUT 32 "branch_target_out";
L_0000029181913280 .functor AND 1, v00000291819a4670_0, L_0000029181a3b510, C4<1>, C4<1>;
v00000291819a1670_0 .net "branch_in", 0 0, v00000291819a4670_0;  alias, 1 drivers
v00000291819a18f0_0 .net "branch_taken_out", 0 0, L_0000029181913280;  alias, 1 drivers
v00000291819a1b70_0 .net "branch_target_out", 31 0, L_0000029181a3d450;  alias, 1 drivers
v00000291819a1c10_0 .net "current_pc", 31 0, v00000291819a5890_0;  alias, 1 drivers
v00000291819a1d50_0 .net "immediate", 31 0, v00000291819a6510_0;  alias, 1 drivers
v00000291819aa7f0_0 .net "is_equal", 0 0, L_0000029181a3b510;  1 drivers
v00000291819aa570_0 .net "rs1_data", 31 0, L_0000029181a3b650;  alias, 1 drivers
v00000291819aac50_0 .net "rs2_data", 31 0, L_0000029181a3c5f0;  alias, 1 drivers
L_0000029181a3b510 .cmp/eq 32, L_0000029181a3b650, L_0000029181a3c5f0;
L_0000029181a3d450 .arith/sum 32, v00000291819a5890_0, v00000291819a6510_0;
S_00000291819a3f00 .scope module, "fwd_mux_a" "forwarding_mux" 12 67, 16 11 0, S_00000291819896f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_from_reg_file";
    .port_info 1 /INPUT 32 "data_from_mem_stage";
    .port_info 2 /INPUT 32 "data_from_wb_stage";
    .port_info 3 /INPUT 2 "forward_sel";
    .port_info 4 /OUTPUT 32 "forwarded_data";
L_00000291819f17d0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000291819aacf0_0 .net/2u *"_ivl_0", 1 0, L_00000291819f17d0;  1 drivers
v00000291819ab510_0 .net *"_ivl_2", 0 0, L_0000029181a3d770;  1 drivers
L_00000291819f1818 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000291819aa390_0 .net/2u *"_ivl_4", 1 0, L_00000291819f1818;  1 drivers
v00000291819aab10_0 .net *"_ivl_6", 0 0, L_0000029181a3c690;  1 drivers
v00000291819ab8d0_0 .net *"_ivl_8", 31 0, L_0000029181a3cb90;  1 drivers
v00000291819aad90_0 .net "data_from_mem_stage", 31 0, L_0000029181913520;  alias, 1 drivers
v00000291819a9990_0 .net "data_from_reg_file", 31 0, v00000291819a6650_0;  alias, 1 drivers
v00000291819aa110_0 .net "data_from_wb_stage", 31 0, L_0000029181913590;  alias, 1 drivers
v00000291819ab330_0 .net "forward_sel", 1 0, v00000291819abe70_0;  alias, 1 drivers
v00000291819a98f0_0 .net "forwarded_data", 31 0, L_0000029181a3b650;  alias, 1 drivers
L_0000029181a3d770 .cmp/eq 2, v00000291819abe70_0, L_00000291819f17d0;
L_0000029181a3c690 .cmp/eq 2, v00000291819abe70_0, L_00000291819f1818;
L_0000029181a3cb90 .functor MUXZ 32, v00000291819a6650_0, L_0000029181913520, L_0000029181a3c690, C4<>;
L_0000029181a3b650 .functor MUXZ 32, L_0000029181a3cb90, L_0000029181913590, L_0000029181a3d770, C4<>;
S_00000291819a22e0 .scope module, "fwd_mux_b" "forwarding_mux" 12 75, 16 11 0, S_00000291819896f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_from_reg_file";
    .port_info 1 /INPUT 32 "data_from_mem_stage";
    .port_info 2 /INPUT 32 "data_from_wb_stage";
    .port_info 3 /INPUT 2 "forward_sel";
    .port_info 4 /OUTPUT 32 "forwarded_data";
L_00000291819f1860 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000291819aaed0_0 .net/2u *"_ivl_0", 1 0, L_00000291819f1860;  1 drivers
v00000291819aae30_0 .net *"_ivl_2", 0 0, L_0000029181a3ceb0;  1 drivers
L_00000291819f18a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000291819aa6b0_0 .net/2u *"_ivl_4", 1 0, L_00000291819f18a8;  1 drivers
v00000291819a9850_0 .net *"_ivl_6", 0 0, L_0000029181a3bb50;  1 drivers
v00000291819aa610_0 .net *"_ivl_8", 31 0, L_0000029181a3be70;  1 drivers
v00000291819ab290_0 .net "data_from_mem_stage", 31 0, L_0000029181913520;  alias, 1 drivers
v00000291819aa430_0 .net "data_from_reg_file", 31 0, v00000291819a5bb0_0;  alias, 1 drivers
v00000291819aa750_0 .net "data_from_wb_stage", 31 0, L_0000029181913590;  alias, 1 drivers
v00000291819a9710_0 .net "forward_sel", 1 0, v00000291819abf10_0;  alias, 1 drivers
v00000291819aa890_0 .net "forwarded_data", 31 0, L_0000029181a3c5f0;  alias, 1 drivers
L_0000029181a3ceb0 .cmp/eq 2, v00000291819abf10_0, L_00000291819f1860;
L_0000029181a3bb50 .cmp/eq 2, v00000291819abf10_0, L_00000291819f18a8;
L_0000029181a3be70 .functor MUXZ 32, v00000291819a5bb0_0, L_0000029181913520, L_0000029181a3bb50, C4<>;
L_0000029181a3c5f0 .functor MUXZ 32, L_0000029181a3be70, L_0000029181913590, L_0000029181a3ceb0, C4<>;
S_00000291819a2920 .scope module, "fetch_stage" "ins_fetch" 5 56, 17 12 0, S_0000029181989240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /OUTPUT 32 "pc_plus_4_out";
    .port_info 5 /OUTPUT 32 "instruction_out";
L_0000029181912020 .functor BUFZ 32, L_00000291819137c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000291819f1350 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000291819a9f30_0 .net/2u *"_ivl_0", 31 0, L_00000291819f1350;  1 drivers
v00000291819a9fd0_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819aa1b0_0 .net "instruction_in", 31 0, L_00000291819137c0;  alias, 1 drivers
v00000291819aa250_0 .net "instruction_out", 31 0, L_0000029181912020;  alias, 1 drivers
v00000291819abbf0_0 .net "pc_in", 31 0, v00000291819a6a10_0;  alias, 1 drivers
v00000291819abd30_0 .net "pc_plus_4_out", 31 0, L_0000029181a39c10;  alias, 1 drivers
v00000291819ac050_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
L_0000029181a39c10 .arith/sum 32, v00000291819a6a10_0, L_00000291819f1350;
S_00000291819a2ab0 .scope module, "fwd_unit" "forwarding_unit" 5 402, 18 9 0, S_0000029181989240;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "ex_rs1_addr";
    .port_info 1 /INPUT 5 "ex_rs2_addr";
    .port_info 2 /INPUT 5 "mem_rd_addr";
    .port_info 3 /INPUT 1 "mem_reg_write";
    .port_info 4 /INPUT 5 "wb_rd_addr";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
v00000291819abc90_0 .net "ex_rs1_addr", 4 0, v00000291819a4850_0;  alias, 1 drivers
v00000291819abdd0_0 .net "ex_rs2_addr", 4 0, v00000291819a51b0_0;  alias, 1 drivers
v00000291819abe70_0 .var "forward_a", 1 0;
v00000291819abf10_0 .var "forward_b", 1 0;
v00000291819abfb0_0 .net "mem_rd_addr", 4 0, v00000291819a0d10_0;  alias, 1 drivers
v00000291819ab970_0 .net "mem_reg_write", 0 0, v00000291819a0db0_0;  alias, 1 drivers
v00000291819aba10_0 .net "wb_rd_addr", 4 0, v00000291819a79b0_0;  alias, 1 drivers
v00000291819abab0_0 .net "wb_reg_write", 0 0, v00000291819a8450_0;  alias, 1 drivers
E_00000291818baa70/0 .event anyedge, v00000291819a0db0_0, v00000291819a0d10_0, v00000291819abc90_0, v00000291819abab0_0;
E_00000291818baa70/1 .event anyedge, v00000291819aba10_0, v00000291819abdd0_0;
E_00000291818baa70 .event/or E_00000291818baa70/0, E_00000291818baa70/1;
S_00000291819a3d70 .scope module, "id_ex" "id_ex_buffer" 5 164, 19 9 0, S_0000029181989240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pipeline_stall";
    .port_info 3 /INPUT 32 "id_pc_plus_4_in";
    .port_info 4 /INPUT 32 "id_pc_in";
    .port_info 5 /INPUT 32 "id_read_data1_in";
    .port_info 6 /INPUT 32 "id_read_data2_in";
    .port_info 7 /INPUT 32 "id_immediate_in";
    .port_info 8 /INPUT 5 "id_rs1_addr_in";
    .port_info 9 /INPUT 5 "id_rs2_addr_in";
    .port_info 10 /INPUT 5 "id_rd_addr_in";
    .port_info 11 /INPUT 32 "id_instruction_in";
    .port_info 12 /INPUT 1 "id_mem_read_in";
    .port_info 13 /INPUT 1 "id_mem_write_in";
    .port_info 14 /INPUT 1 "id_reg_write_in";
    .port_info 15 /INPUT 1 "id_MemToReg_in";
    .port_info 16 /INPUT 1 "id_ALUSrc_in";
    .port_info 17 /INPUT 1 "id_Branch_in";
    .port_info 18 /INPUT 4 "id_ALUCtrl_in";
    .port_info 19 /INPUT 1 "id_WriteFromPC_in";
    .port_info 20 /OUTPUT 32 "ex_pc_plus_4_out";
    .port_info 21 /OUTPUT 32 "ex_pc_out";
    .port_info 22 /OUTPUT 32 "ex_read_data1_out";
    .port_info 23 /OUTPUT 32 "ex_read_data2_out";
    .port_info 24 /OUTPUT 32 "ex_immediate_out";
    .port_info 25 /OUTPUT 5 "ex_rs1_addr_out";
    .port_info 26 /OUTPUT 5 "ex_rs2_addr_out";
    .port_info 27 /OUTPUT 5 "ex_rd_addr_out";
    .port_info 28 /OUTPUT 32 "ex_instruction_out";
    .port_info 29 /OUTPUT 1 "ex_mem_read_out";
    .port_info 30 /OUTPUT 1 "ex_mem_write_out";
    .port_info 31 /OUTPUT 1 "ex_reg_write_out";
    .port_info 32 /OUTPUT 1 "ex_MemToReg_out";
    .port_info 33 /OUTPUT 1 "ex_ALUSrc_out";
    .port_info 34 /OUTPUT 1 "ex_Branch_out";
    .port_info 35 /OUTPUT 4 "ex_ALUCtrl_out";
    .port_info 36 /OUTPUT 1 "ex_WriteFromPC_out";
v00000291819abb50_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819a5e30_0 .var "ex_ALUCtrl_out", 3 0;
v00000291819a5570_0 .var "ex_ALUSrc_out", 0 0;
v00000291819a4670_0 .var "ex_Branch_out", 0 0;
v00000291819a5110_0 .var "ex_MemToReg_out", 0 0;
v00000291819a6330_0 .var "ex_WriteFromPC_out", 0 0;
v00000291819a6510_0 .var "ex_immediate_out", 31 0;
v00000291819a48f0_0 .var "ex_instruction_out", 31 0;
v00000291819a5b10_0 .var "ex_mem_read_out", 0 0;
v00000291819a4ad0_0 .var "ex_mem_write_out", 0 0;
v00000291819a5890_0 .var "ex_pc_out", 31 0;
v00000291819a6790_0 .var "ex_pc_plus_4_out", 31 0;
v00000291819a5ed0_0 .var "ex_rd_addr_out", 4 0;
v00000291819a6650_0 .var "ex_read_data1_out", 31 0;
v00000291819a5bb0_0 .var "ex_read_data2_out", 31 0;
v00000291819a54d0_0 .var "ex_reg_write_out", 0 0;
v00000291819a4850_0 .var "ex_rs1_addr_out", 4 0;
v00000291819a51b0_0 .var "ex_rs2_addr_out", 4 0;
v00000291819a6150_0 .net "id_ALUCtrl_in", 3 0, L_0000029181a3d9f0;  alias, 1 drivers
v00000291819a5c50_0 .net "id_ALUSrc_in", 0 0, L_0000029181a3caf0;  alias, 1 drivers
v00000291819a5610_0 .net "id_Branch_in", 0 0, L_0000029181a3b790;  alias, 1 drivers
v00000291819a4fd0_0 .net "id_MemToReg_in", 0 0, L_0000029181a3c4b0;  alias, 1 drivers
v00000291819a5070_0 .net "id_WriteFromPC_in", 0 0, L_0000029181a3b3d0;  alias, 1 drivers
v00000291819a6010_0 .net "id_immediate_in", 31 0, L_0000029181912e90;  alias, 1 drivers
v00000291819a4210_0 .net "id_instruction_in", 31 0, L_0000029181913210;  alias, 1 drivers
v00000291819a57f0_0 .net "id_mem_read_in", 0 0, L_0000029181a3c730;  alias, 1 drivers
v00000291819a56b0_0 .net "id_mem_write_in", 0 0, L_0000029181a3b5b0;  alias, 1 drivers
v00000291819a5390_0 .net "id_pc_in", 31 0, L_0000029181912fe0;  alias, 1 drivers
v00000291819a65b0_0 .net "id_pc_plus_4_in", 31 0, L_0000029181912b80;  alias, 1 drivers
v00000291819a59d0_0 .net "id_rd_addr_in", 4 0, L_0000029181912e20;  alias, 1 drivers
v00000291819a4c10_0 .net "id_read_data1_in", 31 0, L_0000029181912bf0;  alias, 1 drivers
v00000291819a5430_0 .net "id_read_data2_in", 31 0, L_00000291819130c0;  alias, 1 drivers
v00000291819a5750_0 .net "id_reg_write_in", 0 0, L_0000029181a3c550;  alias, 1 drivers
v00000291819a43f0_0 .net "id_rs1_addr_in", 4 0, L_00000291819131a0;  alias, 1 drivers
v00000291819a5d90_0 .net "id_rs2_addr_in", 4 0, L_0000029181912db0;  alias, 1 drivers
v00000291819a4350_0 .net "pipeline_stall", 0 0, L_00000291819139f0;  alias, 1 drivers
v00000291819a5cf0_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
S_00000291819a38c0 .scope module, "if_id" "if_id_buffer" 5 72, 20 9 0, S_0000029181989240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pipeline_stall";
    .port_info 3 /INPUT 32 "if_instruction_in";
    .port_info 4 /INPUT 32 "if_pc_plus_4_in";
    .port_info 5 /INPUT 32 "if_pc_in";
    .port_info 6 /OUTPUT 32 "id_instruction_out";
    .port_info 7 /OUTPUT 32 "id_pc_plus_4_out";
    .port_info 8 /OUTPUT 32 "id_pc_out";
v00000291819a5a70_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819a6830_0 .var "id_instruction_out", 31 0;
v00000291819a5250_0 .var "id_pc_out", 31 0;
v00000291819a5f70_0 .var "id_pc_plus_4_out", 31 0;
v00000291819a66f0_0 .net "if_instruction_in", 31 0, L_0000029181912020;  alias, 1 drivers
v00000291819a60b0_0 .net "if_pc_in", 31 0, v00000291819a6a10_0;  alias, 1 drivers
v00000291819a61f0_0 .net "if_pc_plus_4_in", 31 0, L_0000029181a39c10;  alias, 1 drivers
v00000291819a68d0_0 .net "pipeline_stall", 0 0, L_00000291819139f0;  alias, 1 drivers
v00000291819a6290_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
S_00000291819a2150 .scope module, "mem_stage" "ins_mem" 5 312, 21 13 0, S_0000029181989240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "rs2_data_in";
    .port_info 4 /INPUT 5 "rd_addr_in";
    .port_info 5 /INPUT 32 "pc_plus_4_in";
    .port_info 6 /INPUT 1 "mem_read_in";
    .port_info 7 /INPUT 1 "mem_write_in";
    .port_info 8 /INPUT 1 "reg_write_in";
    .port_info 9 /INPUT 1 "mem_to_reg_in";
    .port_info 10 /INPUT 1 "write_from_pc_in";
    .port_info 11 /INPUT 32 "mem_read_data_in";
    .port_info 12 /OUTPUT 32 "mem_address_out";
    .port_info 13 /OUTPUT 32 "mem_write_data_out";
    .port_info 14 /OUTPUT 1 "mem_read_en_out";
    .port_info 15 /OUTPUT 1 "mem_write_en_out";
    .port_info 16 /OUTPUT 32 "alu_result_out";
    .port_info 17 /OUTPUT 32 "read_data_out";
    .port_info 18 /OUTPUT 5 "rd_addr_out";
    .port_info 19 /OUTPUT 32 "pc_plus_4_out";
    .port_info 20 /OUTPUT 1 "reg_write_out";
    .port_info 21 /OUTPUT 1 "mem_to_reg_out";
    .port_info 22 /OUTPUT 1 "write_from_pc_out";
v00000291819a63d0_0 .net "alu_result_in", 31 0, v00000291819a0c70_0;  alias, 1 drivers
v00000291819a6470_0 .var "alu_result_out", 31 0;
v00000291819a4170_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819a4990_0 .var "mem_address_out", 31 0;
v00000291819a42b0_0 .net "mem_read_data_in", 31 0, L_0000029181a39df0;  alias, 1 drivers
v00000291819a4490_0 .var "mem_read_en_out", 0 0;
v00000291819a4530_0 .net "mem_read_in", 0 0, v00000291819a1f30_0;  alias, 1 drivers
v00000291819a4710_0 .net "mem_to_reg_in", 0 0, v00000291819a10d0_0;  alias, 1 drivers
v00000291819a4cb0_0 .var "mem_to_reg_out", 0 0;
v00000291819a45d0_0 .var "mem_write_data_out", 31 0;
v00000291819a47b0_0 .var "mem_write_en_out", 0 0;
v00000291819a4a30_0 .net "mem_write_in", 0 0, v00000291819a12b0_0;  alias, 1 drivers
v00000291819a4b70_0 .net "pc_plus_4_in", 31 0, v00000291819a1a30_0;  alias, 1 drivers
v00000291819a4d50_0 .var "pc_plus_4_out", 31 0;
v00000291819a4df0_0 .net "rd_addr_in", 4 0, v00000291819a0d10_0;  alias, 1 drivers
v00000291819a4e90_0 .var "rd_addr_out", 4 0;
v00000291819a4f30_0 .var "read_data_out", 31 0;
v00000291819a52f0_0 .net "reg_write_in", 0 0, v00000291819a0db0_0;  alias, 1 drivers
v00000291819a7af0_0 .var "reg_write_out", 0 0;
v00000291819a8770_0 .net "rs2_data_in", 31 0, v00000291819a1170_0;  alias, 1 drivers
v00000291819a6b50_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
v00000291819a8950_0 .net "write_from_pc_in", 0 0, v00000291819a1210_0;  alias, 1 drivers
v00000291819a90d0_0 .var "write_from_pc_out", 0 0;
S_00000291819a2790 .scope module, "mem_wb" "mem_wb_buffer" 5 353, 22 7 0, S_0000029181989240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "mem_alu_result_in";
    .port_info 3 /INPUT 32 "mem_read_data_in";
    .port_info 4 /INPUT 5 "mem_rd_addr_in";
    .port_info 5 /INPUT 32 "mem_pc_plus_4_in";
    .port_info 6 /INPUT 1 "mem_reg_write_in";
    .port_info 7 /INPUT 1 "mem_mem_to_reg_in";
    .port_info 8 /INPUT 1 "mem_write_from_pc_in";
    .port_info 9 /OUTPUT 32 "wb_alu_result_out";
    .port_info 10 /OUTPUT 32 "wb_read_data_out";
    .port_info 11 /OUTPUT 5 "wb_rd_addr_out";
    .port_info 12 /OUTPUT 32 "wb_pc_plus_4_out";
    .port_info 13 /OUTPUT 1 "wb_reg_write_out";
    .port_info 14 /OUTPUT 1 "wb_mem_to_reg_out";
    .port_info 15 /OUTPUT 1 "wb_write_from_pc_out";
v00000291819a8b30_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819a8d10_0 .net "mem_alu_result_in", 31 0, v00000291819a6470_0;  alias, 1 drivers
v00000291819a89f0_0 .net "mem_mem_to_reg_in", 0 0, v00000291819a4cb0_0;  alias, 1 drivers
v00000291819a7230_0 .net "mem_pc_plus_4_in", 31 0, v00000291819a4d50_0;  alias, 1 drivers
v00000291819a8090_0 .net "mem_rd_addr_in", 4 0, v00000291819a4e90_0;  alias, 1 drivers
v00000291819a7910_0 .net "mem_read_data_in", 31 0, v00000291819a4f30_0;  alias, 1 drivers
v00000291819a6970_0 .net "mem_reg_write_in", 0 0, v00000291819a7af0_0;  alias, 1 drivers
v00000291819a8e50_0 .net "mem_write_from_pc_in", 0 0, v00000291819a90d0_0;  alias, 1 drivers
v00000291819a7d70_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
v00000291819a7eb0_0 .var "wb_alu_result_out", 31 0;
v00000291819a7410_0 .var "wb_mem_to_reg_out", 0 0;
v00000291819a7370_0 .var "wb_pc_plus_4_out", 31 0;
v00000291819a79b0_0 .var "wb_rd_addr_out", 4 0;
v00000291819a8a90_0 .var "wb_read_data_out", 31 0;
v00000291819a8450_0 .var "wb_reg_write_out", 0 0;
v00000291819a7e10_0 .var "wb_write_from_pc_out", 0 0;
S_00000291819a2470 .scope module, "pc_reg" "prog_counter" 5 38, 23 7 0, S_0000029181989240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v00000291819a7a50_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819a74b0_0 .net "pc_in", 31 0, L_0000029181a39b70;  alias, 1 drivers
v00000291819a6a10_0 .var "pc_out", 31 0;
v00000291819a6bf0_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
S_00000291819a2c40 .scope module, "wb_stage" "ins_wb" 5 378, 24 13 0, S_0000029181989240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "read_data_in";
    .port_info 4 /INPUT 32 "pc_plus_4_in";
    .port_info 5 /INPUT 5 "rd_addr_in";
    .port_info 6 /INPUT 1 "reg_write_in";
    .port_info 7 /INPUT 1 "mem_to_reg_in";
    .port_info 8 /INPUT 1 "write_from_pc_in";
    .port_info 9 /OUTPUT 32 "wb_write_data_out";
    .port_info 10 /OUTPUT 5 "wb_rd_addr_out";
    .port_info 11 /OUTPUT 1 "wb_reg_write_en_out";
L_00000291819133d0 .functor BUFZ 5, v00000291819a79b0_0, C4<00000>, C4<00000>, C4<00000>;
L_00000291819134b0 .functor BUFZ 1, v00000291819a8450_0, C4<0>, C4<0>, C4<0>;
v00000291819a6ab0_0 .net *"_ivl_0", 31 0, L_0000029181a3d810;  1 drivers
v00000291819a8ef0_0 .net "alu_result_in", 31 0, v00000291819a7eb0_0;  alias, 1 drivers
v00000291819a8db0_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819a7b90_0 .net "mem_to_reg_in", 0 0, v00000291819a7410_0;  alias, 1 drivers
v00000291819a6c90_0 .net "pc_plus_4_in", 31 0, v00000291819a7370_0;  alias, 1 drivers
v00000291819a7c30_0 .net "rd_addr_in", 4 0, v00000291819a79b0_0;  alias, 1 drivers
v00000291819a6d30_0 .net "read_data_in", 31 0, v00000291819a8a90_0;  alias, 1 drivers
v00000291819a86d0_0 .net "reg_write_in", 0 0, v00000291819a8450_0;  alias, 1 drivers
v00000291819a7f50_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
v00000291819a7550_0 .net "wb_rd_addr_out", 4 0, L_00000291819133d0;  alias, 1 drivers
v00000291819a84f0_0 .net "wb_reg_write_en_out", 0 0, L_00000291819134b0;  alias, 1 drivers
v00000291819a6dd0_0 .net "wb_write_data_out", 31 0, L_0000029181a3c7d0;  alias, 1 drivers
v00000291819a8630_0 .net "write_from_pc_in", 0 0, v00000291819a7e10_0;  alias, 1 drivers
L_0000029181a3d810 .functor MUXZ 32, v00000291819a7eb0_0, v00000291819a8a90_0, v00000291819a7410_0, C4<>;
L_0000029181a3c7d0 .functor MUXZ 32, L_0000029181a3d810, v00000291819a7370_0, v00000291819a7e10_0, C4<>;
S_00000291819a35a0 .scope module, "core2" "riscv_core" 4 150, 5 12 0, S_000002918191dfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "imem_address_out";
    .port_info 3 /INPUT 32 "imem_data_in";
    .port_info 4 /OUTPUT 1 "dmem_read_en_out";
    .port_info 5 /OUTPUT 1 "dmem_write_en_out";
    .port_info 6 /OUTPUT 32 "dmem_address_out";
    .port_info 7 /OUTPUT 32 "dmem_write_data_out";
    .port_info 8 /INPUT 32 "dmem_read_data_in";
L_00000291819136e0 .functor BUFZ 32, v00000291819bb970_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029181887520 .functor BUFZ 5, v00000291819b6f90_0, C4<00000>, C4<00000>, C4<00000>;
L_00000291818870c0 .functor BUFZ 1, v00000291819b6770_0, C4<0>, C4<0>, C4<0>;
L_0000029181885ca0 .functor BUFZ 32, v00000291819b66d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029181887600 .functor BUFZ 32, L_0000029181a3ee90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000291819bb510_0 .net *"_ivl_0", 31 0, L_0000029181a3c870;  1 drivers
v00000291819bab10_0 .net "branch_taken", 0 0, v00000291819befd0_0;  1 drivers
v00000291819bbd30_0 .net "branch_target", 31 0, v00000291819be210_0;  1 drivers
v00000291819bc2d0_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819bb5b0_0 .net "curr_pc", 31 0, v00000291819bb970_0;  1 drivers
v00000291819babb0_0 .net "dmem_address_out", 31 0, v00000291819c0290_0;  alias, 1 drivers
v00000291819bb290_0 .net "dmem_read_data_in", 31 0, L_0000029181a3acf0;  alias, 1 drivers
v00000291819bac50_0 .net "dmem_read_en_out", 0 0, v00000291819c19b0_0;  alias, 1 drivers
v00000291819bb650_0 .net "dmem_write_data_out", 31 0, v00000291819c1c30_0;  alias, 1 drivers
v00000291819bad90_0 .net "dmem_write_en_out", 0 0, v00000291819c1eb0_0;  alias, 1 drivers
v00000291819bb6f0_0 .net "ex_alu_ctrl_in", 3 0, v00000291819bfc50_0;  1 drivers
v00000291819bc050_0 .net "ex_alu_result_out", 31 0, v00000291819be030_0;  1 drivers
v00000291819bae30_0 .net "ex_alu_src_in", 0 0, v00000291819c1870_0;  1 drivers
v00000291819bb790_0 .net "ex_branch_in", 0 0, v00000291819c0ab0_0;  1 drivers
v00000291819bbb50_0 .net "ex_immediate_in", 31 0, v00000291819bf610_0;  1 drivers
v00000291819bb830_0 .net "ex_instruction_in", 31 0, v00000291819c1910_0;  1 drivers
v00000291819baf70_0 .net "ex_mem_read_feedback", 0 0, L_00000291818870c0;  1 drivers
v00000291819bb010_0 .net "ex_mem_read_in", 0 0, v00000291819c05b0_0;  1 drivers
v00000291819bba10_0 .net "ex_mem_read_out", 0 0, v00000291819bd770_0;  1 drivers
v00000291819bbbf0_0 .net "ex_mem_to_reg_in", 0 0, v00000291819bf1b0_0;  1 drivers
v00000291819bbc90_0 .net "ex_mem_to_reg_out", 0 0, v00000291819bee90_0;  1 drivers
v00000291819bbe70_0 .net "ex_mem_write_in", 0 0, v00000291819bf890_0;  1 drivers
v00000291819bbf10_0 .net "ex_mem_write_out", 0 0, v00000291819be990_0;  1 drivers
v00000291819bbfb0_0 .net "ex_pc_in", 31 0, v00000291819c08d0_0;  1 drivers
v00000291819cb7b0_0 .net "ex_pc_plus_4_in", 31 0, v00000291819c0650_0;  1 drivers
v00000291819cbf30_0 .net "ex_pc_plus_4_out", 31 0, v00000291819bc9b0_0;  1 drivers
v00000291819cc4d0_0 .net "ex_rd_addr_in", 4 0, v00000291819c0c90_0;  1 drivers
v00000291819ccbb0_0 .net "ex_rd_addr_out", 4 0, v00000291819bea30_0;  1 drivers
v00000291819cd0b0_0 .net "ex_rd_feedback", 4 0, L_0000029181887520;  1 drivers
v00000291819ccd90_0 .net "ex_read_data1_in", 31 0, v00000291819c0330_0;  1 drivers
v00000291819cbb70_0 .net "ex_read_data2_in", 31 0, v00000291819bf6b0_0;  1 drivers
v00000291819cabd0_0 .net "ex_read_data2_out", 31 0, v00000291819bcff0_0;  1 drivers
v00000291819cc750_0 .net "ex_reg_write_in", 0 0, v00000291819c1190_0;  1 drivers
v00000291819cc430_0 .net "ex_reg_write_out", 0 0, v00000291819bca50_0;  1 drivers
v00000291819cd150_0 .net "ex_rs1_addr_in", 4 0, v00000291819bf250_0;  1 drivers
v00000291819cc7f0_0 .net "ex_rs2_addr_in", 4 0, v00000291819c0dd0_0;  1 drivers
v00000291819cbcb0_0 .net "ex_write_from_pc_in", 0 0, v00000291819bfe30_0;  1 drivers
v00000291819cb170_0 .net "ex_write_from_pc_out", 0 0, v00000291819beb70_0;  1 drivers
v00000291819cc570_0 .net "forward_a", 1 0, v00000291819c15f0_0;  1 drivers
v00000291819cac70_0 .net "forward_b", 1 0, v00000291819c1690_0;  1 drivers
v00000291819cc610_0 .net "id_alu_ctrl_out", 3 0, L_0000029181a3c190;  1 drivers
v00000291819caf90_0 .net "id_alu_src_out", 0 0, L_0000029181a3c0f0;  1 drivers
v00000291819cba30_0 .net "id_branch_out", 0 0, L_0000029181a3c9b0;  1 drivers
v00000291819cbc10_0 .net "id_immediate_out", 31 0, L_0000029181913c20;  1 drivers
v00000291819cd010_0 .net "id_instruction_debug_out", 31 0, L_0000029181886f70;  1 drivers
v00000291819cb850_0 .net "id_instruction_in", 31 0, v00000291819bfa70_0;  1 drivers
v00000291819cbdf0_0 .net "id_mem_read_out", 0 0, L_0000029181a3b290;  1 drivers
v00000291819caef0_0 .net "id_mem_to_reg_out", 0 0, L_0000029181a3bc90;  1 drivers
v00000291819cce30_0 .net "id_mem_write_out", 0 0, L_0000029181a3b330;  1 drivers
v00000291819cab30_0 .net "id_pc_in", 31 0, v00000291819bf7f0_0;  1 drivers
v00000291819cbad0_0 .net "id_pc_out_pass", 31 0, L_0000029181913d70;  1 drivers
v00000291819cad10_0 .net "id_pc_plus_4_in", 31 0, v00000291819c1050_0;  1 drivers
v00000291819cc890_0 .net "id_pc_plus_4_out", 31 0, L_0000029181913c90;  1 drivers
v00000291819cb710_0 .net "id_rd_addr_out", 4 0, L_0000029181886e90;  1 drivers
v00000291819cc070_0 .net "id_read_data1_out", 31 0, L_0000029181913b40;  1 drivers
v00000291819cc930_0 .net "id_read_data2_out", 31 0, L_0000029181913bb0;  1 drivers
v00000291819cced0_0 .net "id_reg_write_out", 0 0, L_0000029181a3ba10;  1 drivers
v00000291819cc9d0_0 .net "id_rs1_addr_out", 4 0, L_0000029181885e60;  1 drivers
v00000291819cae50_0 .net "id_rs2_addr_out", 4 0, L_00000291818864f0;  1 drivers
v00000291819ccf70_0 .net "id_write_from_pc_out", 0 0, L_0000029181a3c230;  1 drivers
v00000291819cca70_0 .net "if_instruction_in", 31 0, L_0000029181913750;  1 drivers
v00000291819ca9f0_0 .net "imem_address_out", 31 0, L_00000291819136e0;  alias, 1 drivers
v00000291819cc2f0_0 .net "imem_data_in", 31 0, L_0000029181913600;  alias, 1 drivers
v00000291819caa90_0 .net "ma_alu_result_out", 31 0, v00000291819b66d0_0;  1 drivers
v00000291819ccb10_0 .net "ma_mem_read_out", 0 0, v00000291819b6770_0;  1 drivers
v00000291819cb5d0_0 .net "ma_mem_to_reg_out", 0 0, v00000291819b6810_0;  1 drivers
v00000291819cb490_0 .net "ma_mem_write_out", 0 0, v00000291819b6950_0;  1 drivers
v00000291819cc6b0_0 .net "ma_pc_plus_4_out", 31 0, v00000291819b6e50_0;  1 drivers
v00000291819cadb0_0 .net "ma_rd_addr_out", 4 0, v00000291819b6f90_0;  1 drivers
v00000291819cc390_0 .net "ma_reg_write_out", 0 0, v00000291819b7030_0;  1 drivers
v00000291819ccc50_0 .net "ma_write_data_out", 31 0, v00000291819b70d0_0;  1 drivers
v00000291819cb030_0 .net "ma_write_from_pc_out", 0 0, v00000291819b7210_0;  1 drivers
v00000291819cb0d0_0 .net "mem_alu_result_to_wb", 31 0, v00000291819c1410_0;  1 drivers
v00000291819cb210_0 .net "mem_forward_data", 31 0, L_0000029181885ca0;  1 drivers
v00000291819cb2b0_0 .net "mem_mem_to_reg_to_wb", 0 0, v00000291819c1e10_0;  1 drivers
v00000291819cbd50_0 .net "mem_pc_plus_4_to_wb", 31 0, v00000291819c1cd0_0;  1 drivers
v00000291819cb350_0 .net "mem_rd_addr_to_wb", 4 0, v00000291819c1ff0_0;  1 drivers
v00000291819cb3f0_0 .net "mem_read_data_to_wb", 31 0, v00000291819ba390_0;  1 drivers
v00000291819cb530_0 .net "mem_reg_write_to_wb", 0 0, v00000291819ba570_0;  1 drivers
v00000291819cb670_0 .net "mem_write_from_pc_to_wb", 0 0, v00000291819bb470_0;  1 drivers
v00000291819cbe90_0 .net "next_pc", 31 0, L_0000029181a3d4f0;  1 drivers
v00000291819cb8f0_0 .net "pc_plus_4", 31 0, L_0000029181a3bbf0;  1 drivers
v00000291819cccf0_0 .net "pipeline_stall", 0 0, L_0000029181913de0;  1 drivers
v00000291819cb990_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
v00000291819cbfd0_0 .net "wb_alu_result_in", 31 0, v00000291819bc7d0_0;  1 drivers
v00000291819cc110_0 .net "wb_forward_data", 31 0, L_0000029181887600;  1 drivers
v00000291819cc1b0_0 .net "wb_mem_to_reg_in", 0 0, v00000291819bc230_0;  1 drivers
v00000291819cc250_0 .net "wb_pc_plus_4_in", 31 0, v00000291819ba430_0;  1 drivers
v00000291819ce410_0 .net "wb_rd_addr_in", 4 0, v00000291819bacf0_0;  1 drivers
v00000291819cee10_0 .net "wb_rd_feedback", 4 0, L_00000291818866b0;  1 drivers
v00000291819ceb90_0 .net "wb_read_data_in", 31 0, v00000291819ba2f0_0;  1 drivers
v00000291819ceeb0_0 .net "wb_reg_write_feedback", 0 0, L_0000029181887590;  1 drivers
v00000291819cf8b0_0 .net "wb_reg_write_in", 0 0, v00000291819bb8d0_0;  1 drivers
v00000291819cf1d0_0 .net "wb_write_data_feedback", 31 0, L_0000029181a3ee90;  1 drivers
v00000291819ce5f0_0 .net "wb_write_from_pc_in", 0 0, v00000291819bc410_0;  1 drivers
L_0000029181a3c870 .functor MUXZ 32, L_0000029181a3bbf0, v00000291819bb970_0, L_0000029181913de0, C4<>;
L_0000029181a3d4f0 .functor MUXZ 32, L_0000029181a3c870, v00000291819be210_0, v00000291819befd0_0, C4<>;
S_00000291819a3be0 .scope module, "decode_stage" "ins_decode" 5 112, 6 10 0, S_00000291819a35a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_instruction_in";
    .port_info 3 /INPUT 32 "id_pc_plus_4_in";
    .port_info 4 /INPUT 32 "id_pc_in";
    .port_info 5 /INPUT 1 "pipeline_stall";
    .port_info 6 /INPUT 5 "ex_rd_addr_in";
    .port_info 7 /INPUT 1 "ex_mem_read_in";
    .port_info 8 /INPUT 5 "wb_write_addr_in";
    .port_info 9 /INPUT 32 "wb_write_data_in";
    .port_info 10 /INPUT 1 "wb_reg_write_en_in";
    .port_info 11 /OUTPUT 1 "pipeline_stall_out";
    .port_info 12 /OUTPUT 32 "id_pc_plus_4_out";
    .port_info 13 /OUTPUT 32 "id_pc_out";
    .port_info 14 /OUTPUT 32 "id_read_data1_out";
    .port_info 15 /OUTPUT 32 "id_read_data2_out";
    .port_info 16 /OUTPUT 32 "id_immediate_out";
    .port_info 17 /OUTPUT 5 "id_rs1_addr_out";
    .port_info 18 /OUTPUT 5 "id_rs2_addr_out";
    .port_info 19 /OUTPUT 5 "id_rd_addr_out";
    .port_info 20 /OUTPUT 32 "id_instruction_out";
    .port_info 21 /OUTPUT 1 "id_mem_read_out";
    .port_info 22 /OUTPUT 1 "id_mem_write_out";
    .port_info 23 /OUTPUT 1 "id_reg_write_out";
    .port_info 24 /OUTPUT 1 "id_mem_to_reg_out";
    .port_info 25 /OUTPUT 1 "id_alu_src_out";
    .port_info 26 /OUTPUT 1 "id_branch_out";
    .port_info 27 /OUTPUT 4 "id_alu_ctrl_out";
    .port_info 28 /OUTPUT 1 "id_write_from_pc_out";
L_0000029181913c90 .functor BUFZ 32, v00000291819c1050_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029181913d70 .functor BUFZ 32, v00000291819bf7f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029181913b40 .functor BUFZ 32, L_0000029181a3cff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029181913bb0 .functor BUFZ 32, L_0000029181a3b970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029181913c20 .functor BUFZ 32, v00000291819b3b10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029181885e60 .functor BUFZ 5, L_0000029181a3b6f0, C4<00000>, C4<00000>, C4<00000>;
L_00000291818864f0 .functor BUFZ 5, L_0000029181a3cc30, C4<00000>, C4<00000>, C4<00000>;
L_0000029181886e90 .functor BUFZ 5, L_0000029181a3cf50, C4<00000>, C4<00000>, C4<00000>;
L_0000029181886f70 .functor BUFZ 32, v00000291819bfa70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000291819f1b78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000291819b31b0_0 .net/2u *"_ivl_24", 0 0, L_00000291819f1b78;  1 drivers
L_00000291819f1bc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000291819b4bf0_0 .net/2u *"_ivl_28", 0 0, L_00000291819f1bc0;  1 drivers
L_00000291819f1c08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000291819b3610_0 .net/2u *"_ivl_32", 0 0, L_00000291819f1c08;  1 drivers
L_00000291819f1c50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000291819b3250_0 .net/2u *"_ivl_36", 0 0, L_00000291819f1c50;  1 drivers
L_00000291819f1c98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000291819b4c90_0 .net/2u *"_ivl_40", 0 0, L_00000291819f1c98;  1 drivers
L_00000291819f1ce0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000291819b3570_0 .net/2u *"_ivl_44", 0 0, L_00000291819f1ce0;  1 drivers
L_00000291819f1d28 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v00000291819b4d30_0 .net/2u *"_ivl_48", 3 0, L_00000291819f1d28;  1 drivers
L_00000291819f1d70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000291819b75d0_0 .net/2u *"_ivl_52", 0 0, L_00000291819f1d70;  1 drivers
v00000291819b61d0_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819b6a90_0 .net "ctrl_alu_ctrl", 3 0, v00000291819b5050_0;  1 drivers
v00000291819b78f0_0 .net "ctrl_alu_src", 0 0, v00000291819b4e70_0;  1 drivers
v00000291819b5370_0 .net "ctrl_branch", 0 0, v00000291819b4150_0;  1 drivers
v00000291819b6b30_0 .net "ctrl_mem_read", 0 0, v00000291819b3390_0;  1 drivers
v00000291819b5190_0 .net "ctrl_mem_to_reg", 0 0, v00000291819b4f10_0;  1 drivers
v00000291819b5550_0 .net "ctrl_mem_write", 0 0, v00000291819b50f0_0;  1 drivers
v00000291819b57d0_0 .net "ctrl_reg_write", 0 0, v00000291819b2990_0;  1 drivers
v00000291819b5910_0 .net "ctrl_write_from_pc", 0 0, v00000291819b45b0_0;  1 drivers
v00000291819b5a50_0 .net "ex_mem_read_in", 0 0, L_00000291818870c0;  alias, 1 drivers
v00000291819b63b0_0 .net "ex_rd_addr_in", 4 0, L_0000029181887520;  alias, 1 drivers
v00000291819b5730_0 .net "id_alu_ctrl_out", 3 0, L_0000029181a3c190;  alias, 1 drivers
v00000291819b55f0_0 .net "id_alu_src_out", 0 0, L_0000029181a3c0f0;  alias, 1 drivers
v00000291819b69f0_0 .net "id_branch_out", 0 0, L_0000029181a3c9b0;  alias, 1 drivers
v00000291819b6c70_0 .net "id_immediate_out", 31 0, L_0000029181913c20;  alias, 1 drivers
v00000291819b6310_0 .net "id_instruction_in", 31 0, v00000291819bfa70_0;  alias, 1 drivers
v00000291819b5690_0 .net "id_instruction_out", 31 0, L_0000029181886f70;  alias, 1 drivers
v00000291819b7170_0 .net "id_mem_read_out", 0 0, L_0000029181a3b290;  alias, 1 drivers
v00000291819b5230_0 .net "id_mem_to_reg_out", 0 0, L_0000029181a3bc90;  alias, 1 drivers
v00000291819b7850_0 .net "id_mem_write_out", 0 0, L_0000029181a3b330;  alias, 1 drivers
v00000291819b6d10_0 .net "id_pc_in", 31 0, v00000291819bf7f0_0;  alias, 1 drivers
v00000291819b5cd0_0 .net "id_pc_out", 31 0, L_0000029181913d70;  alias, 1 drivers
v00000291819b7490_0 .net "id_pc_plus_4_in", 31 0, v00000291819c1050_0;  alias, 1 drivers
v00000291819b6db0_0 .net "id_pc_plus_4_out", 31 0, L_0000029181913c90;  alias, 1 drivers
v00000291819b7530_0 .net "id_rd_addr_out", 4 0, L_0000029181886e90;  alias, 1 drivers
v00000291819b52d0_0 .net "id_read_data1_out", 31 0, L_0000029181913b40;  alias, 1 drivers
v00000291819b6590_0 .net "id_read_data2_out", 31 0, L_0000029181913bb0;  alias, 1 drivers
v00000291819b5870_0 .net "id_reg_write_out", 0 0, L_0000029181a3ba10;  alias, 1 drivers
v00000291819b6130_0 .net "id_rs1_addr_out", 4 0, L_0000029181885e60;  alias, 1 drivers
v00000291819b7350_0 .net "id_rs2_addr_out", 4 0, L_00000291818864f0;  alias, 1 drivers
v00000291819b77b0_0 .net "id_write_from_pc_out", 0 0, L_0000029181a3c230;  alias, 1 drivers
v00000291819b5f50_0 .net "immediate", 31 0, v00000291819b3b10_0;  1 drivers
o000002918194adf8 .functor BUFZ 1, C4<z>; HiZ drive
v00000291819b5410_0 .net "pipeline_stall", 0 0, o000002918194adf8;  0 drivers
v00000291819b5af0_0 .net "pipeline_stall_out", 0 0, L_0000029181913de0;  alias, 1 drivers
v00000291819b68b0_0 .net "rd", 4 0, L_0000029181a3cf50;  1 drivers
v00000291819b54b0_0 .net "reg_read_data1", 31 0, L_0000029181a3cff0;  1 drivers
v00000291819b6ef0_0 .net "reg_read_data2", 31 0, L_0000029181a3b970;  1 drivers
v00000291819b7670_0 .net "rs1", 4 0, L_0000029181a3b6f0;  1 drivers
v00000291819b6bd0_0 .net "rs2", 4 0, L_0000029181a3cc30;  1 drivers
v00000291819b64f0_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
v00000291819b5c30_0 .net "wb_reg_write_en_in", 0 0, L_0000029181887590;  alias, 1 drivers
v00000291819b5b90_0 .net "wb_write_addr_in", 4 0, L_00000291818866b0;  alias, 1 drivers
v00000291819b6270_0 .net "wb_write_data_in", 31 0, L_0000029181a3ee90;  alias, 1 drivers
L_0000029181a3b6f0 .part v00000291819bfa70_0, 15, 5;
L_0000029181a3cc30 .part v00000291819bfa70_0, 20, 5;
L_0000029181a3cf50 .part v00000291819bfa70_0, 7, 5;
L_0000029181a3b290 .functor MUXZ 1, v00000291819b3390_0, L_00000291819f1b78, L_0000029181913de0, C4<>;
L_0000029181a3b330 .functor MUXZ 1, v00000291819b50f0_0, L_00000291819f1bc0, L_0000029181913de0, C4<>;
L_0000029181a3ba10 .functor MUXZ 1, v00000291819b2990_0, L_00000291819f1c08, L_0000029181913de0, C4<>;
L_0000029181a3bc90 .functor MUXZ 1, v00000291819b4f10_0, L_00000291819f1c50, L_0000029181913de0, C4<>;
L_0000029181a3c0f0 .functor MUXZ 1, v00000291819b4e70_0, L_00000291819f1c98, L_0000029181913de0, C4<>;
L_0000029181a3c9b0 .functor MUXZ 1, v00000291819b4150_0, L_00000291819f1ce0, L_0000029181913de0, C4<>;
L_0000029181a3c190 .functor MUXZ 4, v00000291819b5050_0, L_00000291819f1d28, L_0000029181913de0, C4<>;
L_0000029181a3c230 .functor MUXZ 1, v00000291819b45b0_0, L_00000291819f1d70, L_0000029181913de0, C4<>;
S_00000291819a2f60 .scope module, "control_unit_inst" "control_unit" 6 90, 7 13 0, S_00000291819a3be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "MemToReg";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 4 "ALUCtrl";
    .port_info 8 /OUTPUT 1 "WriteFromPC";
P_000002918193d550 .param/l "ALU_ADD" 1 7 42, C4<0000>;
P_000002918193d588 .param/l "ALU_AND" 1 7 44, C4<0010>;
P_000002918193d5c0 .param/l "ALU_LUI" 1 7 52, C4<1010>;
P_000002918193d5f8 .param/l "ALU_NOP" 1 7 53, C4<1111>;
P_000002918193d630 .param/l "ALU_OR" 1 7 45, C4<0011>;
P_000002918193d668 .param/l "ALU_SLL" 1 7 47, C4<0101>;
P_000002918193d6a0 .param/l "ALU_SLT" 1 7 50, C4<1000>;
P_000002918193d6d8 .param/l "ALU_SLTU" 1 7 51, C4<1001>;
P_000002918193d710 .param/l "ALU_SRA" 1 7 49, C4<0111>;
P_000002918193d748 .param/l "ALU_SRL" 1 7 48, C4<0110>;
P_000002918193d780 .param/l "ALU_SUB" 1 7 43, C4<0001>;
P_000002918193d7b8 .param/l "ALU_XOR" 1 7 46, C4<0100>;
P_000002918193d7f0 .param/l "OP_AUIPC" 1 7 39, C4<0010111>;
P_000002918193d828 .param/l "OP_BRANCH" 1 7 35, C4<1100011>;
P_000002918193d860 .param/l "OP_ITYPE" 1 7 32, C4<0010011>;
P_000002918193d898 .param/l "OP_JAL" 1 7 36, C4<1101111>;
P_000002918193d8d0 .param/l "OP_JALR" 1 7 37, C4<1100111>;
P_000002918193d908 .param/l "OP_LOAD" 1 7 33, C4<0000011>;
P_000002918193d940 .param/l "OP_LUI" 1 7 38, C4<0110111>;
P_000002918193d978 .param/l "OP_RTYPE" 1 7 31, C4<0110011>;
P_000002918193d9b0 .param/l "OP_STORE" 1 7 34, C4<0100011>;
v00000291819b5050_0 .var "ALUCtrl", 3 0;
v00000291819b4e70_0 .var "ALUSrc", 0 0;
v00000291819b4150_0 .var "Branch", 0 0;
v00000291819b3390_0 .var "MemRead", 0 0;
v00000291819b4f10_0 .var "MemToReg", 0 0;
v00000291819b50f0_0 .var "MemWrite", 0 0;
v00000291819b2990_0 .var "RegWrite", 0 0;
v00000291819b45b0_0 .var "WriteFromPC", 0 0;
v00000291819b2a30_0 .net "funct3", 2 0, L_0000029181a3d090;  1 drivers
v00000291819b3930_0 .net "funct7", 6 0, L_0000029181a3bfb0;  1 drivers
v00000291819b4b50_0 .net "instr", 31 0, v00000291819bfa70_0;  alias, 1 drivers
v00000291819b4fb0_0 .net "opcode", 6 0, L_0000029181a3c910;  1 drivers
E_00000291818bb930 .event anyedge, v00000291819b4fb0_0, v00000291819b2a30_0, v00000291819b3930_0;
L_0000029181a3c910 .part v00000291819bfa70_0, 0, 7;
L_0000029181a3d090 .part v00000291819bfa70_0, 12, 3;
L_0000029181a3bfb0 .part v00000291819bfa70_0, 25, 7;
S_00000291819a3280 .scope module, "hazard_unit_inst" "hazard_unit" 6 103, 8 7 0, S_00000291819a3be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "id_rs1_addr";
    .port_info 1 /INPUT 5 "id_rs2_addr";
    .port_info 2 /INPUT 5 "ex_rd_addr";
    .port_info 3 /INPUT 1 "ex_mem_read";
    .port_info 4 /OUTPUT 1 "pipeline_stall";
L_0000029181913e50 .functor AND 1, L_00000291818870c0, L_0000029181a3d130, C4<1>, C4<1>;
L_0000029181913d00 .functor OR 1, L_0000029181a3d950, L_0000029181a3c050, C4<0>, C4<0>;
L_0000029181913de0 .functor AND 1, L_0000029181913e50, L_0000029181913d00, C4<1>, C4<1>;
L_00000291819f1b30 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000291819b2ad0_0 .net/2u *"_ivl_0", 4 0, L_00000291819f1b30;  1 drivers
v00000291819b3ed0_0 .net *"_ivl_11", 0 0, L_0000029181913d00;  1 drivers
v00000291819b3430_0 .net *"_ivl_2", 0 0, L_0000029181a3d130;  1 drivers
v00000291819b3e30_0 .net *"_ivl_5", 0 0, L_0000029181913e50;  1 drivers
v00000291819b39d0_0 .net *"_ivl_6", 0 0, L_0000029181a3d950;  1 drivers
v00000291819b4a10_0 .net *"_ivl_8", 0 0, L_0000029181a3c050;  1 drivers
v00000291819b3c50_0 .net "ex_mem_read", 0 0, L_00000291818870c0;  alias, 1 drivers
v00000291819b2d50_0 .net "ex_rd_addr", 4 0, L_0000029181887520;  alias, 1 drivers
v00000291819b37f0_0 .net "id_rs1_addr", 4 0, L_0000029181a3b6f0;  alias, 1 drivers
v00000291819b4830_0 .net "id_rs2_addr", 4 0, L_0000029181a3cc30;  alias, 1 drivers
v00000291819b2b70_0 .net "pipeline_stall", 0 0, L_0000029181913de0;  alias, 1 drivers
L_0000029181a3d130 .cmp/ne 5, L_0000029181887520, L_00000291819f1b30;
L_0000029181a3d950 .cmp/eq 5, L_0000029181887520, L_0000029181a3b6f0;
L_0000029181a3c050 .cmp/eq 5, L_0000029181887520, L_0000029181a3cc30;
S_00000291819a30f0 .scope module, "imm_gen_inst" "imm_gen" 6 84, 9 7 0, S_00000291819a3be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate_out";
P_00000291816fe390 .param/l "OPCODE_B" 1 9 18, C4<1100011>;
P_00000291816fe3c8 .param/l "OPCODE_I_IMM" 1 9 14, C4<0010011>;
P_00000291816fe400 .param/l "OPCODE_I_JALR" 1 9 16, C4<1100111>;
P_00000291816fe438 .param/l "OPCODE_I_LOAD" 1 9 15, C4<0000011>;
P_00000291816fe470 .param/l "OPCODE_J" 1 9 21, C4<1101111>;
P_00000291816fe4a8 .param/l "OPCODE_R" 1 9 22, C4<0110011>;
P_00000291816fe4e0 .param/l "OPCODE_S" 1 9 17, C4<0100011>;
P_00000291816fe518 .param/l "OPCODE_U_AUIPC" 1 9 20, C4<0010111>;
P_00000291816fe550 .param/l "OPCODE_U_LUI" 1 9 19, C4<0110111>;
v00000291819b3b10_0 .var "immediate_out", 31 0;
v00000291819b34d0_0 .net "instruction", 31 0, v00000291819bfa70_0;  alias, 1 drivers
v00000291819b2df0_0 .net "opcode", 6 0, L_0000029181a3d6d0;  1 drivers
E_00000291818bb1b0 .event anyedge, v00000291819b2df0_0, v00000291819b4b50_0;
L_0000029181a3d6d0 .part v00000291819bfa70_0, 0, 7;
S_00000291819a3410 .scope module, "rf" "reg_file" 6 71, 10 7 0, S_00000291819a3be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /OUTPUT 32 "read_data1";
    .port_info 4 /INPUT 5 "read_addr2";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 5 "write_addr";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /INPUT 1 "write_enable";
L_00000291819f1980 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000291819b4470_0 .net/2u *"_ivl_0", 4 0, L_00000291819f1980;  1 drivers
L_00000291819f1a10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000291819b4510_0 .net *"_ivl_11", 1 0, L_00000291819f1a10;  1 drivers
L_00000291819f1a58 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000291819b4650_0 .net/2u *"_ivl_14", 4 0, L_00000291819f1a58;  1 drivers
v00000291819b3cf0_0 .net *"_ivl_16", 0 0, L_0000029181a3d1d0;  1 drivers
L_00000291819f1aa0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000291819b2c10_0 .net/2u *"_ivl_18", 31 0, L_00000291819f1aa0;  1 drivers
v00000291819b3d90_0 .net *"_ivl_2", 0 0, L_0000029181a3ccd0;  1 drivers
v00000291819b3f70_0 .net *"_ivl_20", 31 0, L_0000029181a3d8b0;  1 drivers
v00000291819b4ab0_0 .net *"_ivl_22", 6 0, L_0000029181a3d590;  1 drivers
L_00000291819f1ae8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000291819b2cb0_0 .net *"_ivl_25", 1 0, L_00000291819f1ae8;  1 drivers
L_00000291819f19c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000291819b2f30_0 .net/2u *"_ivl_4", 31 0, L_00000291819f19c8;  1 drivers
v00000291819b3890_0 .net *"_ivl_6", 31 0, L_0000029181a3d630;  1 drivers
v00000291819b4290_0 .net *"_ivl_8", 6 0, L_0000029181a3ca50;  1 drivers
v00000291819b3110_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819b40b0_0 .var/i "i", 31 0;
v00000291819b2fd0_0 .net "read_addr1", 4 0, L_0000029181a3b6f0;  alias, 1 drivers
v00000291819b3070_0 .net "read_addr2", 4 0, L_0000029181a3cc30;  alias, 1 drivers
v00000291819b48d0_0 .net "read_data1", 31 0, L_0000029181a3cff0;  alias, 1 drivers
v00000291819b4330_0 .net "read_data2", 31 0, L_0000029181a3b970;  alias, 1 drivers
v00000291819b43d0 .array "registers", 31 0, 31 0;
v00000291819b3750_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
v00000291819b3a70_0 .net "write_addr", 4 0, L_00000291818866b0;  alias, 1 drivers
v00000291819b46f0_0 .net "write_data", 31 0, L_0000029181a3ee90;  alias, 1 drivers
v00000291819b4790_0 .net "write_enable", 0 0, L_0000029181887590;  alias, 1 drivers
L_0000029181a3ccd0 .cmp/eq 5, L_0000029181a3b6f0, L_00000291819f1980;
L_0000029181a3d630 .array/port v00000291819b43d0, L_0000029181a3ca50;
L_0000029181a3ca50 .concat [ 5 2 0 0], L_0000029181a3b6f0, L_00000291819f1a10;
L_0000029181a3cff0 .functor MUXZ 32, L_0000029181a3d630, L_00000291819f19c8, L_0000029181a3ccd0, C4<>;
L_0000029181a3d1d0 .cmp/eq 5, L_0000029181a3cc30, L_00000291819f1a58;
L_0000029181a3d8b0 .array/port v00000291819b43d0, L_0000029181a3d590;
L_0000029181a3d590 .concat [ 5 2 0 0], L_0000029181a3cc30, L_00000291819f1ae8;
L_0000029181a3b970 .functor MUXZ 32, L_0000029181a3d8b0, L_00000291819f1aa0, L_0000029181a3d1d0, C4<>;
S_00000291819a2600 .scope module, "ex_ma" "ex_ma_buffer" 5 273, 11 9 0, S_00000291819a35a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_pc_plus_4_in";
    .port_info 3 /INPUT 32 "ex_alu_result_in";
    .port_info 4 /INPUT 32 "ex_read_data2_in";
    .port_info 5 /INPUT 5 "ex_rd_addr_in";
    .port_info 6 /INPUT 1 "ex_mem_read_in";
    .port_info 7 /INPUT 1 "ex_mem_write_in";
    .port_info 8 /INPUT 1 "ex_reg_write_in";
    .port_info 9 /INPUT 1 "ex_mem_to_reg_in";
    .port_info 10 /INPUT 1 "ex_branch_in";
    .port_info 11 /INPUT 1 "ex_write_from_pc_in";
    .port_info 12 /OUTPUT 32 "ma_pc_plus_4_out";
    .port_info 13 /OUTPUT 32 "ma_alu_result_out";
    .port_info 14 /OUTPUT 32 "ma_write_data_out";
    .port_info 15 /OUTPUT 5 "ma_rd_addr_out";
    .port_info 16 /OUTPUT 1 "ma_mem_read_out";
    .port_info 17 /OUTPUT 1 "ma_mem_write_out";
    .port_info 18 /OUTPUT 1 "ma_reg_write_out";
    .port_info 19 /OUTPUT 1 "ma_mem_to_reg_out";
    .port_info 20 /OUTPUT 1 "ma_write_from_pc_out";
v00000291819b6450_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819b59b0_0 .net "ex_alu_result_in", 31 0, v00000291819be030_0;  alias, 1 drivers
L_00000291819f1ed8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000291819b5d70_0 .net "ex_branch_in", 0 0, L_00000291819f1ed8;  1 drivers
v00000291819b72b0_0 .net "ex_mem_read_in", 0 0, v00000291819bd770_0;  alias, 1 drivers
v00000291819b5e10_0 .net "ex_mem_to_reg_in", 0 0, v00000291819bee90_0;  alias, 1 drivers
v00000291819b5eb0_0 .net "ex_mem_write_in", 0 0, v00000291819be990_0;  alias, 1 drivers
v00000291819b73f0_0 .net "ex_pc_plus_4_in", 31 0, v00000291819bc9b0_0;  alias, 1 drivers
v00000291819b5ff0_0 .net "ex_rd_addr_in", 4 0, v00000291819bea30_0;  alias, 1 drivers
v00000291819b7710_0 .net "ex_read_data2_in", 31 0, v00000291819bcff0_0;  alias, 1 drivers
v00000291819b6090_0 .net "ex_reg_write_in", 0 0, v00000291819bca50_0;  alias, 1 drivers
v00000291819b6630_0 .net "ex_write_from_pc_in", 0 0, v00000291819beb70_0;  alias, 1 drivers
v00000291819b66d0_0 .var "ma_alu_result_out", 31 0;
v00000291819b6770_0 .var "ma_mem_read_out", 0 0;
v00000291819b6810_0 .var "ma_mem_to_reg_out", 0 0;
v00000291819b6950_0 .var "ma_mem_write_out", 0 0;
v00000291819b6e50_0 .var "ma_pc_plus_4_out", 31 0;
v00000291819b6f90_0 .var "ma_rd_addr_out", 4 0;
v00000291819b7030_0 .var "ma_reg_write_out", 0 0;
v00000291819b70d0_0 .var "ma_write_data_out", 31 0;
v00000291819b7210_0 .var "ma_write_from_pc_out", 0 0;
v00000291819b7b70_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
S_00000291819a3a50 .scope module, "ex_stage" "ins_ex" 5 223, 12 12 0, S_00000291819a35a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc_plus_4_in";
    .port_info 3 /INPUT 32 "id_pc_in";
    .port_info 4 /INPUT 32 "id_read_data1_in";
    .port_info 5 /INPUT 32 "id_read_data2_in";
    .port_info 6 /INPUT 32 "id_immediate_in";
    .port_info 7 /INPUT 5 "id_rd_addr_in";
    .port_info 8 /INPUT 32 "mem_forward_data_in";
    .port_info 9 /INPUT 32 "wb_forward_data_in";
    .port_info 10 /INPUT 2 "forward_a_in";
    .port_info 11 /INPUT 2 "forward_b_in";
    .port_info 12 /INPUT 1 "id_mem_read_in";
    .port_info 13 /INPUT 1 "id_mem_write_in";
    .port_info 14 /INPUT 1 "id_reg_write_in";
    .port_info 15 /INPUT 1 "id_mem_to_reg_in";
    .port_info 16 /INPUT 1 "id_branch_in";
    .port_info 17 /INPUT 1 "id_alu_src_in";
    .port_info 18 /INPUT 4 "id_alu_ctrl_in";
    .port_info 19 /INPUT 1 "id_write_from_pc_in";
    .port_info 20 /OUTPUT 32 "ex_pc_plus_4_out";
    .port_info 21 /OUTPUT 32 "ex_alu_result_out";
    .port_info 22 /OUTPUT 32 "ex_read_data2_out";
    .port_info 23 /OUTPUT 5 "ex_rd_addr_out";
    .port_info 24 /OUTPUT 1 "ex_mem_read_out";
    .port_info 25 /OUTPUT 1 "ex_mem_write_out";
    .port_info 26 /OUTPUT 1 "ex_reg_write_out";
    .port_info 27 /OUTPUT 1 "ex_mem_to_reg_out";
    .port_info 28 /OUTPUT 1 "ex_write_from_pc_out";
    .port_info 29 /OUTPUT 1 "ex_branch_taken_out";
    .port_info 30 /OUTPUT 32 "ex_branch_target_out";
v00000291819bd810_0 .net "alu_mux_out_b", 31 0, L_0000029181a3ead0;  1 drivers
v00000291819bdef0_0 .net "alu_result", 31 0, v00000291819b7fd0_0;  1 drivers
v00000291819bead0_0 .net "branch_taken_comb", 0 0, L_0000029181886250;  1 drivers
v00000291819bcaf0_0 .net "branch_target_comb", 31 0, L_0000029181a3fa70;  1 drivers
v00000291819bda90_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819be030_0 .var "ex_alu_result_out", 31 0;
v00000291819befd0_0 .var "ex_branch_taken_out", 0 0;
v00000291819be210_0 .var "ex_branch_target_out", 31 0;
v00000291819bd770_0 .var "ex_mem_read_out", 0 0;
v00000291819bee90_0 .var "ex_mem_to_reg_out", 0 0;
v00000291819be990_0 .var "ex_mem_write_out", 0 0;
v00000291819bc9b0_0 .var "ex_pc_plus_4_out", 31 0;
v00000291819bea30_0 .var "ex_rd_addr_out", 4 0;
v00000291819bcff0_0 .var "ex_read_data2_out", 31 0;
v00000291819bca50_0 .var "ex_reg_write_out", 0 0;
v00000291819beb70_0 .var "ex_write_from_pc_out", 0 0;
v00000291819bd8b0_0 .net "forward_a_in", 1 0, v00000291819c15f0_0;  alias, 1 drivers
v00000291819be2b0_0 .net "forward_b_in", 1 0, v00000291819c1690_0;  alias, 1 drivers
v00000291819bcd70_0 .net "fwd_data_a", 31 0, L_0000029181a3f570;  1 drivers
v00000291819be530_0 .net "fwd_data_b", 31 0, L_0000029181a3de50;  1 drivers
v00000291819bd130_0 .net "id_alu_ctrl_in", 3 0, v00000291819bfc50_0;  alias, 1 drivers
v00000291819bd450_0 .net "id_alu_src_in", 0 0, v00000291819c1870_0;  alias, 1 drivers
v00000291819be490_0 .net "id_branch_in", 0 0, v00000291819c0ab0_0;  alias, 1 drivers
v00000291819bd1d0_0 .net "id_immediate_in", 31 0, v00000291819bf610_0;  alias, 1 drivers
v00000291819be3f0_0 .net "id_mem_read_in", 0 0, v00000291819c05b0_0;  alias, 1 drivers
v00000291819bd310_0 .net "id_mem_to_reg_in", 0 0, v00000291819bf1b0_0;  alias, 1 drivers
v00000291819bd3b0_0 .net "id_mem_write_in", 0 0, v00000291819bf890_0;  alias, 1 drivers
v00000291819bd4f0_0 .net "id_pc_in", 31 0, v00000291819c08d0_0;  alias, 1 drivers
v00000291819bd590_0 .net "id_pc_plus_4_in", 31 0, v00000291819c0650_0;  alias, 1 drivers
v00000291819bddb0_0 .net "id_rd_addr_in", 4 0, v00000291819c0c90_0;  alias, 1 drivers
v00000291819bd630_0 .net "id_read_data1_in", 31 0, v00000291819c0330_0;  alias, 1 drivers
v00000291819bd9f0_0 .net "id_read_data2_in", 31 0, v00000291819bf6b0_0;  alias, 1 drivers
v00000291819be5d0_0 .net "id_reg_write_in", 0 0, v00000291819c1190_0;  alias, 1 drivers
v00000291819be670_0 .net "id_write_from_pc_in", 0 0, v00000291819bfe30_0;  alias, 1 drivers
v00000291819be7b0_0 .net "mem_forward_data_in", 31 0, L_0000029181885ca0;  alias, 1 drivers
v00000291819be850_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
v00000291819bec10_0 .net "wb_forward_data_in", 31 0, L_0000029181887600;  alias, 1 drivers
S_00000291819b9a90 .scope module, "alu_inst" "ALU" 12 92, 13 6 0, S_00000291819a3a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALU_control";
    .port_info 3 /OUTPUT 32 "result";
P_000002918193df40 .param/l "ALU_ADD" 1 13 16, C4<0000>;
P_000002918193df78 .param/l "ALU_AND" 1 13 18, C4<0010>;
P_000002918193dfb0 .param/l "ALU_LUI" 1 13 26, C4<1010>;
P_000002918193dfe8 .param/l "ALU_NOP" 1 13 27, C4<1111>;
P_000002918193e020 .param/l "ALU_OR" 1 13 19, C4<0011>;
P_000002918193e058 .param/l "ALU_SLL" 1 13 21, C4<0101>;
P_000002918193e090 .param/l "ALU_SLT" 1 13 24, C4<1000>;
P_000002918193e0c8 .param/l "ALU_SLTU" 1 13 25, C4<1001>;
P_000002918193e100 .param/l "ALU_SRA" 1 13 23, C4<0111>;
P_000002918193e138 .param/l "ALU_SRL" 1 13 22, C4<0110>;
P_000002918193e170 .param/l "ALU_SUB" 1 13 17, C4<0001>;
P_000002918193e1a8 .param/l "ALU_XOR" 1 13 20, C4<0100>;
v00000291819b7df0_0 .net "A", 31 0, L_0000029181a3f570;  alias, 1 drivers
v00000291819b7cb0_0 .net "ALU_control", 3 0, v00000291819bfc50_0;  alias, 1 drivers
v00000291819b7a30_0 .net "B", 31 0, L_0000029181a3ead0;  alias, 1 drivers
v00000291819b7fd0_0 .var "result", 31 0;
E_00000291818bb4b0 .event anyedge, v00000291819b7cb0_0, v00000291819b7df0_0, v00000291819b7a30_0;
S_00000291819b8960 .scope module, "alu_src_mux_inst" "ALU_SRC_MUX" 12 84, 14 5 0, S_00000291819a3a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs2";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /INPUT 1 "alu_src";
    .port_info 3 /OUTPUT 32 "mux_out";
v00000291819b7ad0_0 .net "alu_src", 0 0, v00000291819c1870_0;  alias, 1 drivers
v00000291819b7e90_0 .net "imm", 31 0, v00000291819bf610_0;  alias, 1 drivers
v00000291819b8070_0 .net "mux_out", 31 0, L_0000029181a3ead0;  alias, 1 drivers
v00000291819b7990_0 .net "rs2", 31 0, L_0000029181a3de50;  alias, 1 drivers
L_0000029181a3ead0 .functor MUXZ 32, L_0000029181a3de50, v00000291819bf610_0, v00000291819c1870_0, C4<>;
S_00000291819b84b0 .scope module, "branch_unit" "branch_logic" 12 100, 15 8 0, S_00000291819a3a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "immediate";
    .port_info 3 /INPUT 32 "current_pc";
    .port_info 4 /INPUT 1 "branch_in";
    .port_info 5 /OUTPUT 1 "branch_taken_out";
    .port_info 6 /OUTPUT 32 "branch_target_out";
L_0000029181886250 .functor AND 1, v00000291819c0ab0_0, L_0000029181a3def0, C4<1>, C4<1>;
v00000291819b7c10_0 .net "branch_in", 0 0, v00000291819c0ab0_0;  alias, 1 drivers
v00000291819b7f30_0 .net "branch_taken_out", 0 0, L_0000029181886250;  alias, 1 drivers
v00000291819b7d50_0 .net "branch_target_out", 31 0, L_0000029181a3fa70;  alias, 1 drivers
v00000291819be0d0_0 .net "current_pc", 31 0, v00000291819c08d0_0;  alias, 1 drivers
v00000291819bdf90_0 .net "immediate", 31 0, v00000291819bf610_0;  alias, 1 drivers
v00000291819be350_0 .net "is_equal", 0 0, L_0000029181a3def0;  1 drivers
v00000291819be8f0_0 .net "rs1_data", 31 0, L_0000029181a3f570;  alias, 1 drivers
v00000291819bd090_0 .net "rs2_data", 31 0, L_0000029181a3de50;  alias, 1 drivers
L_0000029181a3def0 .cmp/eq 32, L_0000029181a3f570, L_0000029181a3de50;
L_0000029181a3fa70 .arith/sum 32, v00000291819c08d0_0, v00000291819bf610_0;
S_00000291819b8320 .scope module, "fwd_mux_a" "forwarding_mux" 12 67, 16 11 0, S_00000291819a3a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_from_reg_file";
    .port_info 1 /INPUT 32 "data_from_mem_stage";
    .port_info 2 /INPUT 32 "data_from_wb_stage";
    .port_info 3 /INPUT 2 "forward_sel";
    .port_info 4 /OUTPUT 32 "forwarded_data";
L_00000291819f1db8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000291819bcf50_0 .net/2u *"_ivl_0", 1 0, L_00000291819f1db8;  1 drivers
v00000291819be170_0 .net *"_ivl_2", 0 0, L_0000029181a3c2d0;  1 drivers
L_00000291819f1e00 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000291819bdc70_0 .net/2u *"_ivl_4", 1 0, L_00000291819f1e00;  1 drivers
v00000291819bde50_0 .net *"_ivl_6", 0 0, L_0000029181a3c370;  1 drivers
v00000291819bdbd0_0 .net *"_ivl_8", 31 0, L_0000029181a3c410;  1 drivers
v00000291819bedf0_0 .net "data_from_mem_stage", 31 0, L_0000029181885ca0;  alias, 1 drivers
v00000291819bd950_0 .net "data_from_reg_file", 31 0, v00000291819c0330_0;  alias, 1 drivers
v00000291819bef30_0 .net "data_from_wb_stage", 31 0, L_0000029181887600;  alias, 1 drivers
v00000291819bf110_0 .net "forward_sel", 1 0, v00000291819c15f0_0;  alias, 1 drivers
v00000291819bcc30_0 .net "forwarded_data", 31 0, L_0000029181a3f570;  alias, 1 drivers
L_0000029181a3c2d0 .cmp/eq 2, v00000291819c15f0_0, L_00000291819f1db8;
L_0000029181a3c370 .cmp/eq 2, v00000291819c15f0_0, L_00000291819f1e00;
L_0000029181a3c410 .functor MUXZ 32, v00000291819c0330_0, L_0000029181885ca0, L_0000029181a3c370, C4<>;
L_0000029181a3f570 .functor MUXZ 32, L_0000029181a3c410, L_0000029181887600, L_0000029181a3c2d0, C4<>;
S_00000291819b9f40 .scope module, "fwd_mux_b" "forwarding_mux" 12 75, 16 11 0, S_00000291819a3a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_from_reg_file";
    .port_info 1 /INPUT 32 "data_from_mem_stage";
    .port_info 2 /INPUT 32 "data_from_wb_stage";
    .port_info 3 /INPUT 2 "forward_sel";
    .port_info 4 /OUTPUT 32 "forwarded_data";
L_00000291819f1e48 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000291819bf070_0 .net/2u *"_ivl_0", 1 0, L_00000291819f1e48;  1 drivers
v00000291819bd6d0_0 .net *"_ivl_2", 0 0, L_0000029181a3e2b0;  1 drivers
L_00000291819f1e90 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000291819bcb90_0 .net/2u *"_ivl_4", 1 0, L_00000291819f1e90;  1 drivers
v00000291819bdb30_0 .net *"_ivl_6", 0 0, L_0000029181a40010;  1 drivers
v00000291819bce10_0 .net *"_ivl_8", 31 0, L_0000029181a3ecb0;  1 drivers
v00000291819be710_0 .net "data_from_mem_stage", 31 0, L_0000029181885ca0;  alias, 1 drivers
v00000291819bdd10_0 .net "data_from_reg_file", 31 0, v00000291819bf6b0_0;  alias, 1 drivers
v00000291819bceb0_0 .net "data_from_wb_stage", 31 0, L_0000029181887600;  alias, 1 drivers
v00000291819bccd0_0 .net "forward_sel", 1 0, v00000291819c1690_0;  alias, 1 drivers
v00000291819bd270_0 .net "forwarded_data", 31 0, L_0000029181a3de50;  alias, 1 drivers
L_0000029181a3e2b0 .cmp/eq 2, v00000291819c1690_0, L_00000291819f1e48;
L_0000029181a40010 .cmp/eq 2, v00000291819c1690_0, L_00000291819f1e90;
L_0000029181a3ecb0 .functor MUXZ 32, v00000291819bf6b0_0, L_0000029181885ca0, L_0000029181a40010, C4<>;
L_0000029181a3de50 .functor MUXZ 32, L_0000029181a3ecb0, L_0000029181887600, L_0000029181a3e2b0, C4<>;
S_00000291819b8640 .scope module, "fetch_stage" "ins_fetch" 5 56, 17 12 0, S_00000291819a35a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /OUTPUT 32 "pc_plus_4_out";
    .port_info 5 /OUTPUT 32 "instruction_out";
L_0000029181913750 .functor BUFZ 32, L_0000029181913600, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000291819f1938 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000291819becb0_0 .net/2u *"_ivl_0", 31 0, L_00000291819f1938;  1 drivers
v00000291819bed50_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819c0d30_0 .net "instruction_in", 31 0, L_0000029181913600;  alias, 1 drivers
v00000291819c0e70_0 .net "instruction_out", 31 0, L_0000029181913750;  alias, 1 drivers
v00000291819c03d0_0 .net "pc_in", 31 0, v00000291819bb970_0;  alias, 1 drivers
v00000291819c0010_0 .net "pc_plus_4_out", 31 0, L_0000029181a3bbf0;  alias, 1 drivers
v00000291819c0470_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
L_0000029181a3bbf0 .arith/sum 32, v00000291819bb970_0, L_00000291819f1938;
S_00000291819b8190 .scope module, "fwd_unit" "forwarding_unit" 5 402, 18 9 0, S_00000291819a35a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "ex_rs1_addr";
    .port_info 1 /INPUT 5 "ex_rs2_addr";
    .port_info 2 /INPUT 5 "mem_rd_addr";
    .port_info 3 /INPUT 1 "mem_reg_write";
    .port_info 4 /INPUT 5 "wb_rd_addr";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
v00000291819c1730_0 .net "ex_rs1_addr", 4 0, v00000291819bf250_0;  alias, 1 drivers
v00000291819bfed0_0 .net "ex_rs2_addr", 4 0, v00000291819c0dd0_0;  alias, 1 drivers
v00000291819c15f0_0 .var "forward_a", 1 0;
v00000291819c1690_0 .var "forward_b", 1 0;
v00000291819c10f0_0 .net "mem_rd_addr", 4 0, v00000291819b6f90_0;  alias, 1 drivers
v00000291819c0510_0 .net "mem_reg_write", 0 0, v00000291819b7030_0;  alias, 1 drivers
v00000291819c17d0_0 .net "wb_rd_addr", 4 0, v00000291819bacf0_0;  alias, 1 drivers
v00000291819bff70_0 .net "wb_reg_write", 0 0, v00000291819bb8d0_0;  alias, 1 drivers
E_00000291818bb4f0/0 .event anyedge, v00000291819b7030_0, v00000291819b6f90_0, v00000291819c1730_0, v00000291819bff70_0;
E_00000291818bb4f0/1 .event anyedge, v00000291819c17d0_0, v00000291819bfed0_0;
E_00000291818bb4f0 .event/or E_00000291818bb4f0/0, E_00000291818bb4f0/1;
S_00000291819b87d0 .scope module, "id_ex" "id_ex_buffer" 5 164, 19 9 0, S_00000291819a35a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pipeline_stall";
    .port_info 3 /INPUT 32 "id_pc_plus_4_in";
    .port_info 4 /INPUT 32 "id_pc_in";
    .port_info 5 /INPUT 32 "id_read_data1_in";
    .port_info 6 /INPUT 32 "id_read_data2_in";
    .port_info 7 /INPUT 32 "id_immediate_in";
    .port_info 8 /INPUT 5 "id_rs1_addr_in";
    .port_info 9 /INPUT 5 "id_rs2_addr_in";
    .port_info 10 /INPUT 5 "id_rd_addr_in";
    .port_info 11 /INPUT 32 "id_instruction_in";
    .port_info 12 /INPUT 1 "id_mem_read_in";
    .port_info 13 /INPUT 1 "id_mem_write_in";
    .port_info 14 /INPUT 1 "id_reg_write_in";
    .port_info 15 /INPUT 1 "id_MemToReg_in";
    .port_info 16 /INPUT 1 "id_ALUSrc_in";
    .port_info 17 /INPUT 1 "id_Branch_in";
    .port_info 18 /INPUT 4 "id_ALUCtrl_in";
    .port_info 19 /INPUT 1 "id_WriteFromPC_in";
    .port_info 20 /OUTPUT 32 "ex_pc_plus_4_out";
    .port_info 21 /OUTPUT 32 "ex_pc_out";
    .port_info 22 /OUTPUT 32 "ex_read_data1_out";
    .port_info 23 /OUTPUT 32 "ex_read_data2_out";
    .port_info 24 /OUTPUT 32 "ex_immediate_out";
    .port_info 25 /OUTPUT 5 "ex_rs1_addr_out";
    .port_info 26 /OUTPUT 5 "ex_rs2_addr_out";
    .port_info 27 /OUTPUT 5 "ex_rd_addr_out";
    .port_info 28 /OUTPUT 32 "ex_instruction_out";
    .port_info 29 /OUTPUT 1 "ex_mem_read_out";
    .port_info 30 /OUTPUT 1 "ex_mem_write_out";
    .port_info 31 /OUTPUT 1 "ex_reg_write_out";
    .port_info 32 /OUTPUT 1 "ex_MemToReg_out";
    .port_info 33 /OUTPUT 1 "ex_ALUSrc_out";
    .port_info 34 /OUTPUT 1 "ex_Branch_out";
    .port_info 35 /OUTPUT 4 "ex_ALUCtrl_out";
    .port_info 36 /OUTPUT 1 "ex_WriteFromPC_out";
v00000291819bfd90_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819bfc50_0 .var "ex_ALUCtrl_out", 3 0;
v00000291819c1870_0 .var "ex_ALUSrc_out", 0 0;
v00000291819c0ab0_0 .var "ex_Branch_out", 0 0;
v00000291819bf1b0_0 .var "ex_MemToReg_out", 0 0;
v00000291819bfe30_0 .var "ex_WriteFromPC_out", 0 0;
v00000291819bf610_0 .var "ex_immediate_out", 31 0;
v00000291819c1910_0 .var "ex_instruction_out", 31 0;
v00000291819c05b0_0 .var "ex_mem_read_out", 0 0;
v00000291819bf890_0 .var "ex_mem_write_out", 0 0;
v00000291819c08d0_0 .var "ex_pc_out", 31 0;
v00000291819c0650_0 .var "ex_pc_plus_4_out", 31 0;
v00000291819c0c90_0 .var "ex_rd_addr_out", 4 0;
v00000291819c0330_0 .var "ex_read_data1_out", 31 0;
v00000291819bf6b0_0 .var "ex_read_data2_out", 31 0;
v00000291819c1190_0 .var "ex_reg_write_out", 0 0;
v00000291819bf250_0 .var "ex_rs1_addr_out", 4 0;
v00000291819c0dd0_0 .var "ex_rs2_addr_out", 4 0;
v00000291819bfcf0_0 .net "id_ALUCtrl_in", 3 0, L_0000029181a3c190;  alias, 1 drivers
v00000291819c14b0_0 .net "id_ALUSrc_in", 0 0, L_0000029181a3c0f0;  alias, 1 drivers
v00000291819bfb10_0 .net "id_Branch_in", 0 0, L_0000029181a3c9b0;  alias, 1 drivers
v00000291819bf2f0_0 .net "id_MemToReg_in", 0 0, L_0000029181a3bc90;  alias, 1 drivers
v00000291819c1550_0 .net "id_WriteFromPC_in", 0 0, L_0000029181a3c230;  alias, 1 drivers
v00000291819c0f10_0 .net "id_immediate_in", 31 0, L_0000029181913c20;  alias, 1 drivers
v00000291819c0fb0_0 .net "id_instruction_in", 31 0, L_0000029181886f70;  alias, 1 drivers
v00000291819bf9d0_0 .net "id_mem_read_in", 0 0, L_0000029181a3b290;  alias, 1 drivers
v00000291819bf390_0 .net "id_mem_write_in", 0 0, L_0000029181a3b330;  alias, 1 drivers
v00000291819bf430_0 .net "id_pc_in", 31 0, L_0000029181913d70;  alias, 1 drivers
v00000291819bf750_0 .net "id_pc_plus_4_in", 31 0, L_0000029181913c90;  alias, 1 drivers
v00000291819bf930_0 .net "id_rd_addr_in", 4 0, L_0000029181886e90;  alias, 1 drivers
v00000291819c0b50_0 .net "id_read_data1_in", 31 0, L_0000029181913b40;  alias, 1 drivers
v00000291819bfbb0_0 .net "id_read_data2_in", 31 0, L_0000029181913bb0;  alias, 1 drivers
v00000291819bf4d0_0 .net "id_reg_write_in", 0 0, L_0000029181a3ba10;  alias, 1 drivers
v00000291819c06f0_0 .net "id_rs1_addr_in", 4 0, L_0000029181885e60;  alias, 1 drivers
v00000291819c0bf0_0 .net "id_rs2_addr_in", 4 0, L_00000291818864f0;  alias, 1 drivers
v00000291819bf570_0 .net "pipeline_stall", 0 0, L_0000029181913de0;  alias, 1 drivers
v00000291819c0790_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
S_00000291819b8c80 .scope module, "if_id" "if_id_buffer" 5 72, 20 9 0, S_00000291819a35a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pipeline_stall";
    .port_info 3 /INPUT 32 "if_instruction_in";
    .port_info 4 /INPUT 32 "if_pc_plus_4_in";
    .port_info 5 /INPUT 32 "if_pc_in";
    .port_info 6 /OUTPUT 32 "id_instruction_out";
    .port_info 7 /OUTPUT 32 "id_pc_plus_4_out";
    .port_info 8 /OUTPUT 32 "id_pc_out";
v00000291819c0970_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819bfa70_0 .var "id_instruction_out", 31 0;
v00000291819bf7f0_0 .var "id_pc_out", 31 0;
v00000291819c1050_0 .var "id_pc_plus_4_out", 31 0;
v00000291819c1230_0 .net "if_instruction_in", 31 0, L_0000029181913750;  alias, 1 drivers
v00000291819c0a10_0 .net "if_pc_in", 31 0, v00000291819bb970_0;  alias, 1 drivers
v00000291819c00b0_0 .net "if_pc_plus_4_in", 31 0, L_0000029181a3bbf0;  alias, 1 drivers
v00000291819c12d0_0 .net "pipeline_stall", 0 0, L_0000029181913de0;  alias, 1 drivers
v00000291819c1370_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
S_00000291819b9c20 .scope module, "mem_stage" "ins_mem" 5 312, 21 13 0, S_00000291819a35a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "rs2_data_in";
    .port_info 4 /INPUT 5 "rd_addr_in";
    .port_info 5 /INPUT 32 "pc_plus_4_in";
    .port_info 6 /INPUT 1 "mem_read_in";
    .port_info 7 /INPUT 1 "mem_write_in";
    .port_info 8 /INPUT 1 "reg_write_in";
    .port_info 9 /INPUT 1 "mem_to_reg_in";
    .port_info 10 /INPUT 1 "write_from_pc_in";
    .port_info 11 /INPUT 32 "mem_read_data_in";
    .port_info 12 /OUTPUT 32 "mem_address_out";
    .port_info 13 /OUTPUT 32 "mem_write_data_out";
    .port_info 14 /OUTPUT 1 "mem_read_en_out";
    .port_info 15 /OUTPUT 1 "mem_write_en_out";
    .port_info 16 /OUTPUT 32 "alu_result_out";
    .port_info 17 /OUTPUT 32 "read_data_out";
    .port_info 18 /OUTPUT 5 "rd_addr_out";
    .port_info 19 /OUTPUT 32 "pc_plus_4_out";
    .port_info 20 /OUTPUT 1 "reg_write_out";
    .port_info 21 /OUTPUT 1 "mem_to_reg_out";
    .port_info 22 /OUTPUT 1 "write_from_pc_out";
v00000291819c0150_0 .net "alu_result_in", 31 0, v00000291819b66d0_0;  alias, 1 drivers
v00000291819c1410_0 .var "alu_result_out", 31 0;
v00000291819c01f0_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819c0290_0 .var "mem_address_out", 31 0;
v00000291819c2090_0 .net "mem_read_data_in", 31 0, L_0000029181a3acf0;  alias, 1 drivers
v00000291819c19b0_0 .var "mem_read_en_out", 0 0;
v00000291819c1af0_0 .net "mem_read_in", 0 0, v00000291819b6770_0;  alias, 1 drivers
v00000291819c1d70_0 .net "mem_to_reg_in", 0 0, v00000291819b6810_0;  alias, 1 drivers
v00000291819c1e10_0 .var "mem_to_reg_out", 0 0;
v00000291819c1c30_0 .var "mem_write_data_out", 31 0;
v00000291819c1eb0_0 .var "mem_write_en_out", 0 0;
v00000291819c1a50_0 .net "mem_write_in", 0 0, v00000291819b6950_0;  alias, 1 drivers
v00000291819c1b90_0 .net "pc_plus_4_in", 31 0, v00000291819b6e50_0;  alias, 1 drivers
v00000291819c1cd0_0 .var "pc_plus_4_out", 31 0;
v00000291819c1f50_0 .net "rd_addr_in", 4 0, v00000291819b6f90_0;  alias, 1 drivers
v00000291819c1ff0_0 .var "rd_addr_out", 4 0;
v00000291819ba390_0 .var "read_data_out", 31 0;
v00000291819ba1b0_0 .net "reg_write_in", 0 0, v00000291819b7030_0;  alias, 1 drivers
v00000291819ba570_0 .var "reg_write_out", 0 0;
v00000291819ba7f0_0 .net "rs2_data_in", 31 0, v00000291819b70d0_0;  alias, 1 drivers
v00000291819bc730_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
v00000291819bb0b0_0 .net "write_from_pc_in", 0 0, v00000291819b7210_0;  alias, 1 drivers
v00000291819bb470_0 .var "write_from_pc_out", 0 0;
S_00000291819b9130 .scope module, "mem_wb" "mem_wb_buffer" 5 353, 22 7 0, S_00000291819a35a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "mem_alu_result_in";
    .port_info 3 /INPUT 32 "mem_read_data_in";
    .port_info 4 /INPUT 5 "mem_rd_addr_in";
    .port_info 5 /INPUT 32 "mem_pc_plus_4_in";
    .port_info 6 /INPUT 1 "mem_reg_write_in";
    .port_info 7 /INPUT 1 "mem_mem_to_reg_in";
    .port_info 8 /INPUT 1 "mem_write_from_pc_in";
    .port_info 9 /OUTPUT 32 "wb_alu_result_out";
    .port_info 10 /OUTPUT 32 "wb_read_data_out";
    .port_info 11 /OUTPUT 5 "wb_rd_addr_out";
    .port_info 12 /OUTPUT 32 "wb_pc_plus_4_out";
    .port_info 13 /OUTPUT 1 "wb_reg_write_out";
    .port_info 14 /OUTPUT 1 "wb_mem_to_reg_out";
    .port_info 15 /OUTPUT 1 "wb_write_from_pc_out";
v00000291819bc550_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819bc4b0_0 .net "mem_alu_result_in", 31 0, v00000291819c1410_0;  alias, 1 drivers
v00000291819bc5f0_0 .net "mem_mem_to_reg_in", 0 0, v00000291819c1e10_0;  alias, 1 drivers
v00000291819bc910_0 .net "mem_pc_plus_4_in", 31 0, v00000291819c1cd0_0;  alias, 1 drivers
v00000291819bc190_0 .net "mem_rd_addr_in", 4 0, v00000291819c1ff0_0;  alias, 1 drivers
v00000291819ba9d0_0 .net "mem_read_data_in", 31 0, v00000291819ba390_0;  alias, 1 drivers
v00000291819bb150_0 .net "mem_reg_write_in", 0 0, v00000291819ba570_0;  alias, 1 drivers
v00000291819ba250_0 .net "mem_write_from_pc_in", 0 0, v00000291819bb470_0;  alias, 1 drivers
v00000291819ba610_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
v00000291819bc7d0_0 .var "wb_alu_result_out", 31 0;
v00000291819bc230_0 .var "wb_mem_to_reg_out", 0 0;
v00000291819ba430_0 .var "wb_pc_plus_4_out", 31 0;
v00000291819bacf0_0 .var "wb_rd_addr_out", 4 0;
v00000291819ba2f0_0 .var "wb_read_data_out", 31 0;
v00000291819bb8d0_0 .var "wb_reg_write_out", 0 0;
v00000291819bc410_0 .var "wb_write_from_pc_out", 0 0;
S_00000291819b9900 .scope module, "pc_reg" "prog_counter" 5 38, 23 7 0, S_00000291819a35a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v00000291819bc0f0_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819ba750_0 .net "pc_in", 31 0, L_0000029181a3d4f0;  alias, 1 drivers
v00000291819bb970_0 .var "pc_out", 31 0;
v00000291819bbab0_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
S_00000291819b92c0 .scope module, "wb_stage" "ins_wb" 5 378, 24 13 0, S_00000291819a35a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "read_data_in";
    .port_info 4 /INPUT 32 "pc_plus_4_in";
    .port_info 5 /INPUT 5 "rd_addr_in";
    .port_info 6 /INPUT 1 "reg_write_in";
    .port_info 7 /INPUT 1 "mem_to_reg_in";
    .port_info 8 /INPUT 1 "write_from_pc_in";
    .port_info 9 /OUTPUT 32 "wb_write_data_out";
    .port_info 10 /OUTPUT 5 "wb_rd_addr_out";
    .port_info 11 /OUTPUT 1 "wb_reg_write_en_out";
L_00000291818866b0 .functor BUFZ 5, v00000291819bacf0_0, C4<00000>, C4<00000>, C4<00000>;
L_0000029181887590 .functor BUFZ 1, v00000291819bb8d0_0, C4<0>, C4<0>, C4<0>;
v00000291819bc690_0 .net *"_ivl_0", 31 0, L_0000029181a3e030;  1 drivers
v00000291819ba4d0_0 .net "alu_result_in", 31 0, v00000291819bc7d0_0;  alias, 1 drivers
v00000291819bb3d0_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819ba6b0_0 .net "mem_to_reg_in", 0 0, v00000291819bc230_0;  alias, 1 drivers
v00000291819bb330_0 .net "pc_plus_4_in", 31 0, v00000291819ba430_0;  alias, 1 drivers
v00000291819bbdd0_0 .net "rd_addr_in", 4 0, v00000291819bacf0_0;  alias, 1 drivers
v00000291819ba890_0 .net "read_data_in", 31 0, v00000291819ba2f0_0;  alias, 1 drivers
v00000291819ba930_0 .net "reg_write_in", 0 0, v00000291819bb8d0_0;  alias, 1 drivers
v00000291819bc370_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
v00000291819bc870_0 .net "wb_rd_addr_out", 4 0, L_00000291818866b0;  alias, 1 drivers
v00000291819bb1f0_0 .net "wb_reg_write_en_out", 0 0, L_0000029181887590;  alias, 1 drivers
v00000291819baed0_0 .net "wb_write_data_out", 31 0, L_0000029181a3ee90;  alias, 1 drivers
v00000291819baa70_0 .net "write_from_pc_in", 0 0, v00000291819bc410_0;  alias, 1 drivers
L_0000029181a3e030 .functor MUXZ 32, v00000291819bc7d0_0, v00000291819ba2f0_0, v00000291819bc230_0, C4<>;
L_0000029181a3ee90 .functor MUXZ 32, L_0000029181a3e030, v00000291819ba430_0, v00000291819bc410_0, C4<>;
S_00000291819b8fa0 .scope module, "core3" "riscv_core" 4 162, 5 12 0, S_000002918191dfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "imem_address_out";
    .port_info 3 /INPUT 32 "imem_data_in";
    .port_info 4 /OUTPUT 1 "dmem_read_en_out";
    .port_info 5 /OUTPUT 1 "dmem_write_en_out";
    .port_info 6 /OUTPUT 32 "dmem_address_out";
    .port_info 7 /OUTPUT 32 "dmem_write_data_out";
    .port_info 8 /INPUT 32 "dmem_read_data_in";
L_0000029181885d80 .functor BUFZ 32, v00000291819e5330_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029181887830 .functor BUFZ 5, v00000291819d0e90_0, C4<00000>, C4<00000>, C4<00000>;
L_000002918174b3c0 .functor BUFZ 1, v00000291819d1c50_0, C4<0>, C4<0>, C4<0>;
L_000002918174aef0 .functor BUFZ 32, v00000291819d0c10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002918174b430 .functor BUFZ 32, L_0000029181a3fd90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000291819e5bf0_0 .net *"_ivl_0", 31 0, L_0000029181a3e530;  1 drivers
v00000291819e5970_0 .net "branch_taken", 0 0, v00000291819e1ff0_0;  1 drivers
v00000291819e5d30_0 .net "branch_target", 31 0, v00000291819e0e70_0;  1 drivers
v00000291819e5dd0_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819e6e10_0 .net "curr_pc", 31 0, v00000291819e5330_0;  1 drivers
v00000291819e5e70_0 .net "dmem_address_out", 31 0, v00000291819e6eb0_0;  alias, 1 drivers
v00000291819e5fb0_0 .net "dmem_read_data_in", 31 0, L_0000029181a3aed0;  alias, 1 drivers
v00000291819e6f50_0 .net "dmem_read_en_out", 0 0, v00000291819e6050_0;  alias, 1 drivers
v00000291819e5f10_0 .net "dmem_write_data_out", 31 0, v00000291819e7590_0;  alias, 1 drivers
v00000291819e7090_0 .net "dmem_write_en_out", 0 0, v00000291819e6c30_0;  alias, 1 drivers
v00000291819e9ed0_0 .net "ex_alu_ctrl_in", 3 0, v00000291819e5010_0;  1 drivers
v00000291819e8170_0 .net "ex_alu_result_out", 31 0, v00000291819e1f50_0;  1 drivers
v00000291819e8710_0 .net "ex_alu_src_in", 0 0, v00000291819e4110_0;  1 drivers
v00000291819e8b70_0 .net "ex_branch_in", 0 0, v00000291819e4390_0;  1 drivers
v00000291819e7e50_0 .net "ex_immediate_in", 31 0, v00000291819e42f0_0;  1 drivers
v00000291819e8350_0 .net "ex_instruction_in", 31 0, v00000291819e4c50_0;  1 drivers
v00000291819e9430_0 .net "ex_mem_read_feedback", 0 0, L_000002918174b3c0;  1 drivers
v00000291819e9e30_0 .net "ex_mem_read_in", 0 0, v00000291819e4570_0;  1 drivers
v00000291819e9750_0 .net "ex_mem_read_out", 0 0, v00000291819e0fb0_0;  1 drivers
v00000291819e8e90_0 .net "ex_mem_to_reg_in", 0 0, v00000291819e4250_0;  1 drivers
v00000291819e8530_0 .net "ex_mem_to_reg_out", 0 0, v00000291819e19b0_0;  1 drivers
v00000291819e7ef0_0 .net "ex_mem_write_in", 0 0, v00000291819e3f30_0;  1 drivers
v00000291819e7c70_0 .net "ex_mem_write_out", 0 0, v00000291819e0330_0;  1 drivers
v00000291819e97f0_0 .net "ex_pc_in", 31 0, v00000291819e3d50_0;  1 drivers
v00000291819e96b0_0 .net "ex_pc_plus_4_in", 31 0, v00000291819e33f0_0;  1 drivers
v00000291819e9890_0 .net "ex_pc_plus_4_out", 31 0, v00000291819e2950_0;  1 drivers
v00000291819e8c10_0 .net "ex_rd_addr_in", 4 0, v00000291819e3990_0;  1 drivers
v00000291819ea010_0 .net "ex_rd_addr_out", 4 0, v00000291819e06f0_0;  1 drivers
v00000291819e8850_0 .net "ex_rd_feedback", 4 0, L_0000029181887830;  1 drivers
v00000291819e8df0_0 .net "ex_read_data1_in", 31 0, v00000291819e4a70_0;  1 drivers
v00000291819e7f90_0 .net "ex_read_data2_in", 31 0, v00000291819e4d90_0;  1 drivers
v00000291819e9d90_0 .net "ex_read_data2_out", 31 0, v00000291819e0a10_0;  1 drivers
v00000291819e94d0_0 .net "ex_reg_write_in", 0 0, v00000291819e2b30_0;  1 drivers
v00000291819e8030_0 .net "ex_reg_write_out", 0 0, v00000291819e0f10_0;  1 drivers
v00000291819e8cb0_0 .net "ex_rs1_addr_in", 4 0, v00000291819e2d10_0;  1 drivers
v00000291819e9c50_0 .net "ex_rs2_addr_in", 4 0, v00000291819e4430_0;  1 drivers
v00000291819e87b0_0 .net "ex_write_from_pc_in", 0 0, v00000291819e3b70_0;  1 drivers
v00000291819e9070_0 .net "ex_write_from_pc_out", 0 0, v00000291819e0790_0;  1 drivers
v00000291819e88f0_0 .net "forward_a", 1 0, v00000291819e50b0_0;  1 drivers
v00000291819e8990_0 .net "forward_b", 1 0, v00000291819e4ed0_0;  1 drivers
v00000291819ea0b0_0 .net "id_alu_ctrl_out", 3 0, L_0000029181a3f9d0;  1 drivers
v00000291819e8d50_0 .net "id_alu_src_out", 0 0, L_0000029181a3e8f0;  1 drivers
v00000291819e8f30_0 .net "id_branch_out", 0 0, L_0000029181a3fc50;  1 drivers
v00000291819e8a30_0 .net "id_immediate_out", 31 0, L_00000291818869c0;  1 drivers
v00000291819e9930_0 .net "id_instruction_debug_out", 31 0, L_0000029181887280;  1 drivers
v00000291819e9f70_0 .net "id_instruction_in", 31 0, v00000291819e3710_0;  1 drivers
v00000291819e92f0_0 .net "id_mem_read_out", 0 0, L_0000029181a3eb70;  1 drivers
v00000291819e8ad0_0 .net "id_mem_to_reg_out", 0 0, L_0000029181a3e850;  1 drivers
v00000291819e7b30_0 .net "id_mem_write_out", 0 0, L_0000029181a3dd10;  1 drivers
v00000291819e9a70_0 .net "id_pc_in", 31 0, v00000291819e4cf0_0;  1 drivers
v00000291819e85d0_0 .net "id_pc_out_pass", 31 0, L_00000291818871a0;  1 drivers
v00000291819e9570_0 .net "id_pc_plus_4_in", 31 0, v00000291819e4750_0;  1 drivers
v00000291819e7bd0_0 .net "id_pc_plus_4_out", 31 0, L_0000029181886560;  1 drivers
v00000291819e9610_0 .net "id_rd_addr_out", 4 0, L_0000029181887210;  1 drivers
v00000291819e7db0_0 .net "id_read_data1_out", 31 0, L_00000291818868e0;  1 drivers
v00000291819e80d0_0 .net "id_read_data2_out", 31 0, L_00000291818865d0;  1 drivers
v00000291819e8fd0_0 .net "id_reg_write_out", 0 0, L_0000029181a3ec10;  1 drivers
v00000291819e9110_0 .net "id_rs1_addr_out", 4 0, L_0000029181886bf0;  1 drivers
v00000291819e8210_0 .net "id_rs2_addr_out", 4 0, L_0000029181886e20;  1 drivers
v00000291819e91b0_0 .net "id_write_from_pc_out", 0 0, L_0000029181a3f390;  1 drivers
v00000291819e9250_0 .net "if_instruction_in", 31 0, L_00000291818876e0;  1 drivers
v00000291819e99d0_0 .net "imem_address_out", 31 0, L_0000029181885d80;  alias, 1 drivers
v00000291819e9390_0 .net "imem_data_in", 31 0, L_0000029181912800;  alias, 1 drivers
v00000291819e82b0_0 .net "ma_alu_result_out", 31 0, v00000291819d0c10_0;  1 drivers
v00000291819e9b10_0 .net "ma_mem_read_out", 0 0, v00000291819d1c50_0;  1 drivers
v00000291819ea150_0 .net "ma_mem_to_reg_out", 0 0, v00000291819d1cf0_0;  1 drivers
v00000291819e79f0_0 .net "ma_mem_write_out", 0 0, v00000291819d0ad0_0;  1 drivers
v00000291819e9bb0_0 .net "ma_pc_plus_4_out", 31 0, v00000291819d0df0_0;  1 drivers
v00000291819e8670_0 .net "ma_rd_addr_out", 4 0, v00000291819d0e90_0;  1 drivers
v00000291819e9cf0_0 .net "ma_reg_write_out", 0 0, v00000291819d1070_0;  1 drivers
v00000291819e7a90_0 .net "ma_write_data_out", 31 0, v00000291819d2650_0;  1 drivers
v00000291819e83f0_0 .net "ma_write_from_pc_out", 0 0, v00000291819d2830_0;  1 drivers
v00000291819e7d10_0 .net "mem_alu_result_to_wb", 31 0, v00000291819e4070_0;  1 drivers
v00000291819e8490_0 .net "mem_forward_data", 31 0, L_000002918174aef0;  1 drivers
v00000291819ec590_0 .net "mem_mem_to_reg_to_wb", 0 0, v00000291819e6a50_0;  1 drivers
v00000291819ea970_0 .net "mem_pc_plus_4_to_wb", 31 0, v00000291819e7770_0;  1 drivers
v00000291819eb910_0 .net "mem_rd_addr_to_wb", 4 0, v00000291819e6870_0;  1 drivers
v00000291819ebb90_0 .net "mem_read_data_to_wb", 31 0, v00000291819e6190_0;  1 drivers
v00000291819ec4f0_0 .net "mem_reg_write_to_wb", 0 0, v00000291819e7810_0;  1 drivers
v00000291819eb370_0 .net "mem_write_from_pc_to_wb", 0 0, v00000291819e7130_0;  1 drivers
v00000291819eb9b0_0 .net "next_pc", 31 0, L_0000029181a3e7b0;  1 drivers
v00000291819eb7d0_0 .net "pc_plus_4", 31 0, L_0000029181a3dbd0;  1 drivers
v00000291819eb5f0_0 .net "pipeline_stall", 0 0, L_0000029181886d40;  1 drivers
v00000291819eb730_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
v00000291819ec130_0 .net "wb_alu_result_in", 31 0, v00000291819e71d0_0;  1 drivers
v00000291819ea8d0_0 .net "wb_forward_data", 31 0, L_000002918174b430;  1 drivers
v00000291819eb690_0 .net "wb_mem_to_reg_in", 0 0, v00000291819e5830_0;  1 drivers
v00000291819eb190_0 .net "wb_pc_plus_4_in", 31 0, v00000291819e5b50_0;  1 drivers
v00000291819ec1d0_0 .net "wb_rd_addr_in", 4 0, v00000291819e76d0_0;  1 drivers
v00000291819eb870_0 .net "wb_rd_feedback", 4 0, L_000002918174ada0;  1 drivers
v00000291819ec630_0 .net "wb_read_data_in", 31 0, v00000291819e69b0_0;  1 drivers
v00000291819eaa10_0 .net "wb_reg_write_feedback", 0 0, L_000002918174a320;  1 drivers
v00000291819ea510_0 .net "wb_reg_write_in", 0 0, v00000291819e5290_0;  1 drivers
v00000291819eb0f0_0 .net "wb_write_data_feedback", 31 0, L_0000029181a3fd90;  1 drivers
v00000291819ec090_0 .net "wb_write_from_pc_in", 0 0, v00000291819e6d70_0;  1 drivers
L_0000029181a3e530 .functor MUXZ 32, L_0000029181a3dbd0, v00000291819e5330_0, L_0000029181886d40, C4<>;
L_0000029181a3e7b0 .functor MUXZ 32, L_0000029181a3e530, v00000291819e0e70_0, v00000291819e1ff0_0, C4<>;
S_00000291819b8af0 .scope module, "decode_stage" "ins_decode" 5 112, 6 10 0, S_00000291819b8fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_instruction_in";
    .port_info 3 /INPUT 32 "id_pc_plus_4_in";
    .port_info 4 /INPUT 32 "id_pc_in";
    .port_info 5 /INPUT 1 "pipeline_stall";
    .port_info 6 /INPUT 5 "ex_rd_addr_in";
    .port_info 7 /INPUT 1 "ex_mem_read_in";
    .port_info 8 /INPUT 5 "wb_write_addr_in";
    .port_info 9 /INPUT 32 "wb_write_data_in";
    .port_info 10 /INPUT 1 "wb_reg_write_en_in";
    .port_info 11 /OUTPUT 1 "pipeline_stall_out";
    .port_info 12 /OUTPUT 32 "id_pc_plus_4_out";
    .port_info 13 /OUTPUT 32 "id_pc_out";
    .port_info 14 /OUTPUT 32 "id_read_data1_out";
    .port_info 15 /OUTPUT 32 "id_read_data2_out";
    .port_info 16 /OUTPUT 32 "id_immediate_out";
    .port_info 17 /OUTPUT 5 "id_rs1_addr_out";
    .port_info 18 /OUTPUT 5 "id_rs2_addr_out";
    .port_info 19 /OUTPUT 5 "id_rd_addr_out";
    .port_info 20 /OUTPUT 32 "id_instruction_out";
    .port_info 21 /OUTPUT 1 "id_mem_read_out";
    .port_info 22 /OUTPUT 1 "id_mem_write_out";
    .port_info 23 /OUTPUT 1 "id_reg_write_out";
    .port_info 24 /OUTPUT 1 "id_mem_to_reg_out";
    .port_info 25 /OUTPUT 1 "id_alu_src_out";
    .port_info 26 /OUTPUT 1 "id_branch_out";
    .port_info 27 /OUTPUT 4 "id_alu_ctrl_out";
    .port_info 28 /OUTPUT 1 "id_write_from_pc_out";
L_0000029181886560 .functor BUFZ 32, v00000291819e4750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000291818871a0 .functor BUFZ 32, v00000291819e4cf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000291818868e0 .functor BUFZ 32, L_0000029181a3e490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000291818865d0 .functor BUFZ 32, L_0000029181a3fb10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000291818869c0 .functor BUFZ 32, v00000291819cdb50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029181886bf0 .functor BUFZ 5, L_0000029181a3e170, C4<00000>, C4<00000>, C4<00000>;
L_0000029181886e20 .functor BUFZ 5, L_0000029181a3fe30, C4<00000>, C4<00000>, C4<00000>;
L_0000029181887210 .functor BUFZ 5, L_0000029181a3f430, C4<00000>, C4<00000>, C4<00000>;
L_0000029181887280 .functor BUFZ 32, v00000291819e3710_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000291819f2160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000291819ceaf0_0 .net/2u *"_ivl_24", 0 0, L_00000291819f2160;  1 drivers
L_00000291819f21a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000291819cdf10_0 .net/2u *"_ivl_28", 0 0, L_00000291819f21a8;  1 drivers
L_00000291819f21f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000291819cdfb0_0 .net/2u *"_ivl_32", 0 0, L_00000291819f21f0;  1 drivers
L_00000291819f2238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000291819ce2d0_0 .net/2u *"_ivl_36", 0 0, L_00000291819f2238;  1 drivers
L_00000291819f2280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000291819ce370_0 .net/2u *"_ivl_40", 0 0, L_00000291819f2280;  1 drivers
L_00000291819f22c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000291819d1e30_0 .net/2u *"_ivl_44", 0 0, L_00000291819f22c8;  1 drivers
L_00000291819f2310 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v00000291819d07b0_0 .net/2u *"_ivl_48", 3 0, L_00000291819f2310;  1 drivers
L_00000291819f2358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000291819d12f0_0 .net/2u *"_ivl_52", 0 0, L_00000291819f2358;  1 drivers
v00000291819cfc70_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819d1ed0_0 .net "ctrl_alu_ctrl", 3 0, v00000291819cf6d0_0;  1 drivers
v00000291819d1a70_0 .net "ctrl_alu_src", 0 0, v00000291819cf4f0_0;  1 drivers
v00000291819d05d0_0 .net "ctrl_branch", 0 0, v00000291819cef50_0;  1 drivers
v00000291819d0490_0 .net "ctrl_mem_read", 0 0, v00000291819cf590_0;  1 drivers
v00000291819d14d0_0 .net "ctrl_mem_to_reg", 0 0, v00000291819cf090_0;  1 drivers
v00000291819d2010_0 .net "ctrl_mem_write", 0 0, v00000291819cf130_0;  1 drivers
v00000291819d19d0_0 .net "ctrl_reg_write", 0 0, v00000291819cd1f0_0;  1 drivers
v00000291819d1610_0 .net "ctrl_write_from_pc", 0 0, v00000291819cd6f0_0;  1 drivers
v00000291819cfdb0_0 .net "ex_mem_read_in", 0 0, L_000002918174b3c0;  alias, 1 drivers
v00000291819d0030_0 .net "ex_rd_addr_in", 4 0, L_0000029181887830;  alias, 1 drivers
v00000291819d1f70_0 .net "id_alu_ctrl_out", 3 0, L_0000029181a3f9d0;  alias, 1 drivers
v00000291819d0cb0_0 .net "id_alu_src_out", 0 0, L_0000029181a3e8f0;  alias, 1 drivers
v00000291819d0f30_0 .net "id_branch_out", 0 0, L_0000029181a3fc50;  alias, 1 drivers
v00000291819cff90_0 .net "id_immediate_out", 31 0, L_00000291818869c0;  alias, 1 drivers
v00000291819cfe50_0 .net "id_instruction_in", 31 0, v00000291819e3710_0;  alias, 1 drivers
v00000291819d20b0_0 .net "id_instruction_out", 31 0, L_0000029181887280;  alias, 1 drivers
v00000291819d0a30_0 .net "id_mem_read_out", 0 0, L_0000029181a3eb70;  alias, 1 drivers
v00000291819d1390_0 .net "id_mem_to_reg_out", 0 0, L_0000029181a3e850;  alias, 1 drivers
v00000291819cfef0_0 .net "id_mem_write_out", 0 0, L_0000029181a3dd10;  alias, 1 drivers
v00000291819cfbd0_0 .net "id_pc_in", 31 0, v00000291819e4cf0_0;  alias, 1 drivers
v00000291819d2150_0 .net "id_pc_out", 31 0, L_00000291818871a0;  alias, 1 drivers
v00000291819d0350_0 .net "id_pc_plus_4_in", 31 0, v00000291819e4750_0;  alias, 1 drivers
v00000291819cf9f0_0 .net "id_pc_plus_4_out", 31 0, L_0000029181886560;  alias, 1 drivers
v00000291819d11b0_0 .net "id_rd_addr_out", 4 0, L_0000029181887210;  alias, 1 drivers
v00000291819cfa90_0 .net "id_read_data1_out", 31 0, L_00000291818868e0;  alias, 1 drivers
v00000291819d0710_0 .net "id_read_data2_out", 31 0, L_00000291818865d0;  alias, 1 drivers
v00000291819cfb30_0 .net "id_reg_write_out", 0 0, L_0000029181a3ec10;  alias, 1 drivers
v00000291819d16b0_0 .net "id_rs1_addr_out", 4 0, L_0000029181886bf0;  alias, 1 drivers
v00000291819d0210_0 .net "id_rs2_addr_out", 4 0, L_0000029181886e20;  alias, 1 drivers
v00000291819d0990_0 .net "id_write_from_pc_out", 0 0, L_0000029181a3f390;  alias, 1 drivers
v00000291819cfd10_0 .net "immediate", 31 0, v00000291819cdb50_0;  1 drivers
o000002918194fb98 .functor BUFZ 1, C4<z>; HiZ drive
v00000291819d1d90_0 .net "pipeline_stall", 0 0, o000002918194fb98;  0 drivers
v00000291819d0170_0 .net "pipeline_stall_out", 0 0, L_0000029181886d40;  alias, 1 drivers
v00000291819d1b10_0 .net "rd", 4 0, L_0000029181a3f430;  1 drivers
v00000291819d02b0_0 .net "reg_read_data1", 31 0, L_0000029181a3e490;  1 drivers
v00000291819d1110_0 .net "reg_read_data2", 31 0, L_0000029181a3fb10;  1 drivers
v00000291819d0b70_0 .net "rs1", 4 0, L_0000029181a3e170;  1 drivers
v00000291819d1430_0 .net "rs2", 4 0, L_0000029181a3fe30;  1 drivers
v00000291819d00d0_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
v00000291819d1570_0 .net "wb_reg_write_en_in", 0 0, L_000002918174a320;  alias, 1 drivers
v00000291819d1750_0 .net "wb_write_addr_in", 4 0, L_000002918174ada0;  alias, 1 drivers
v00000291819d0d50_0 .net "wb_write_data_in", 31 0, L_0000029181a3fd90;  alias, 1 drivers
L_0000029181a3e170 .part v00000291819e3710_0, 15, 5;
L_0000029181a3fe30 .part v00000291819e3710_0, 20, 5;
L_0000029181a3f430 .part v00000291819e3710_0, 7, 5;
L_0000029181a3eb70 .functor MUXZ 1, v00000291819cf590_0, L_00000291819f2160, L_0000029181886d40, C4<>;
L_0000029181a3dd10 .functor MUXZ 1, v00000291819cf130_0, L_00000291819f21a8, L_0000029181886d40, C4<>;
L_0000029181a3ec10 .functor MUXZ 1, v00000291819cd1f0_0, L_00000291819f21f0, L_0000029181886d40, C4<>;
L_0000029181a3e850 .functor MUXZ 1, v00000291819cf090_0, L_00000291819f2238, L_0000029181886d40, C4<>;
L_0000029181a3e8f0 .functor MUXZ 1, v00000291819cf4f0_0, L_00000291819f2280, L_0000029181886d40, C4<>;
L_0000029181a3fc50 .functor MUXZ 1, v00000291819cef50_0, L_00000291819f22c8, L_0000029181886d40, C4<>;
L_0000029181a3f9d0 .functor MUXZ 4, v00000291819cf6d0_0, L_00000291819f2310, L_0000029181886d40, C4<>;
L_0000029181a3f390 .functor MUXZ 1, v00000291819cd6f0_0, L_00000291819f2358, L_0000029181886d40, C4<>;
S_00000291819b8e10 .scope module, "control_unit_inst" "control_unit" 6 90, 7 13 0, S_00000291819b8af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "MemToReg";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 4 "ALUCtrl";
    .port_info 8 /OUTPUT 1 "WriteFromPC";
P_00000291819d29a0 .param/l "ALU_ADD" 1 7 42, C4<0000>;
P_00000291819d29d8 .param/l "ALU_AND" 1 7 44, C4<0010>;
P_00000291819d2a10 .param/l "ALU_LUI" 1 7 52, C4<1010>;
P_00000291819d2a48 .param/l "ALU_NOP" 1 7 53, C4<1111>;
P_00000291819d2a80 .param/l "ALU_OR" 1 7 45, C4<0011>;
P_00000291819d2ab8 .param/l "ALU_SLL" 1 7 47, C4<0101>;
P_00000291819d2af0 .param/l "ALU_SLT" 1 7 50, C4<1000>;
P_00000291819d2b28 .param/l "ALU_SLTU" 1 7 51, C4<1001>;
P_00000291819d2b60 .param/l "ALU_SRA" 1 7 49, C4<0111>;
P_00000291819d2b98 .param/l "ALU_SRL" 1 7 48, C4<0110>;
P_00000291819d2bd0 .param/l "ALU_SUB" 1 7 43, C4<0001>;
P_00000291819d2c08 .param/l "ALU_XOR" 1 7 46, C4<0100>;
P_00000291819d2c40 .param/l "OP_AUIPC" 1 7 39, C4<0010111>;
P_00000291819d2c78 .param/l "OP_BRANCH" 1 7 35, C4<1100011>;
P_00000291819d2cb0 .param/l "OP_ITYPE" 1 7 32, C4<0010011>;
P_00000291819d2ce8 .param/l "OP_JAL" 1 7 36, C4<1101111>;
P_00000291819d2d20 .param/l "OP_JALR" 1 7 37, C4<1100111>;
P_00000291819d2d58 .param/l "OP_LOAD" 1 7 33, C4<0000011>;
P_00000291819d2d90 .param/l "OP_LUI" 1 7 38, C4<0110111>;
P_00000291819d2dc8 .param/l "OP_RTYPE" 1 7 31, C4<0110011>;
P_00000291819d2e00 .param/l "OP_STORE" 1 7 34, C4<0100011>;
v00000291819cf6d0_0 .var "ALUCtrl", 3 0;
v00000291819cf4f0_0 .var "ALUSrc", 0 0;
v00000291819cef50_0 .var "Branch", 0 0;
v00000291819cf590_0 .var "MemRead", 0 0;
v00000291819cf090_0 .var "MemToReg", 0 0;
v00000291819cf130_0 .var "MemWrite", 0 0;
v00000291819cd1f0_0 .var "RegWrite", 0 0;
v00000291819cd6f0_0 .var "WriteFromPC", 0 0;
v00000291819ce190_0 .net "funct3", 2 0, L_0000029181a3f7f0;  1 drivers
v00000291819cd650_0 .net "funct7", 6 0, L_0000029181a3f890;  1 drivers
v00000291819cd970_0 .net "instr", 31 0, v00000291819e3710_0;  alias, 1 drivers
v00000291819cec30_0 .net "opcode", 6 0, L_0000029181a401f0;  1 drivers
E_00000291818bafb0 .event anyedge, v00000291819cec30_0, v00000291819ce190_0, v00000291819cd650_0;
L_0000029181a401f0 .part v00000291819e3710_0, 0, 7;
L_0000029181a3f7f0 .part v00000291819e3710_0, 12, 3;
L_0000029181a3f890 .part v00000291819e3710_0, 25, 7;
S_00000291819b9450 .scope module, "hazard_unit_inst" "hazard_unit" 6 103, 8 7 0, S_00000291819b8af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "id_rs1_addr";
    .port_info 1 /INPUT 5 "id_rs2_addr";
    .port_info 2 /INPUT 5 "ex_rd_addr";
    .port_info 3 /INPUT 1 "ex_mem_read";
    .port_info 4 /OUTPUT 1 "pipeline_stall";
L_0000029181886aa0 .functor AND 1, L_000002918174b3c0, L_0000029181a3da90, C4<1>, C4<1>;
L_0000029181885ed0 .functor OR 1, L_0000029181a3e5d0, L_0000029181a40150, C4<0>, C4<0>;
L_0000029181886d40 .functor AND 1, L_0000029181886aa0, L_0000029181885ed0, C4<1>, C4<1>;
L_00000291819f2118 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000291819ce730_0 .net/2u *"_ivl_0", 4 0, L_00000291819f2118;  1 drivers
v00000291819cd8d0_0 .net *"_ivl_11", 0 0, L_0000029181885ed0;  1 drivers
v00000291819cf770_0 .net *"_ivl_2", 0 0, L_0000029181a3da90;  1 drivers
v00000291819cf310_0 .net *"_ivl_5", 0 0, L_0000029181886aa0;  1 drivers
v00000291819cde70_0 .net *"_ivl_6", 0 0, L_0000029181a3e5d0;  1 drivers
v00000291819cf630_0 .net *"_ivl_8", 0 0, L_0000029181a40150;  1 drivers
v00000291819cd330_0 .net "ex_mem_read", 0 0, L_000002918174b3c0;  alias, 1 drivers
v00000291819cd510_0 .net "ex_rd_addr", 4 0, L_0000029181887830;  alias, 1 drivers
v00000291819cf270_0 .net "id_rs1_addr", 4 0, L_0000029181a3e170;  alias, 1 drivers
v00000291819ce4b0_0 .net "id_rs2_addr", 4 0, L_0000029181a3fe30;  alias, 1 drivers
v00000291819cf3b0_0 .net "pipeline_stall", 0 0, L_0000029181886d40;  alias, 1 drivers
L_0000029181a3da90 .cmp/ne 5, L_0000029181887830, L_00000291819f2118;
L_0000029181a3e5d0 .cmp/eq 5, L_0000029181887830, L_0000029181a3e170;
L_0000029181a40150 .cmp/eq 5, L_0000029181887830, L_0000029181a3fe30;
S_00000291819b9770 .scope module, "imm_gen_inst" "imm_gen" 6 84, 9 7 0, S_00000291819b8af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate_out";
P_00000291819d2e40 .param/l "OPCODE_B" 1 9 18, C4<1100011>;
P_00000291819d2e78 .param/l "OPCODE_I_IMM" 1 9 14, C4<0010011>;
P_00000291819d2eb0 .param/l "OPCODE_I_JALR" 1 9 16, C4<1100111>;
P_00000291819d2ee8 .param/l "OPCODE_I_LOAD" 1 9 15, C4<0000011>;
P_00000291819d2f20 .param/l "OPCODE_J" 1 9 21, C4<1101111>;
P_00000291819d2f58 .param/l "OPCODE_R" 1 9 22, C4<0110011>;
P_00000291819d2f90 .param/l "OPCODE_S" 1 9 17, C4<0100011>;
P_00000291819d2fc8 .param/l "OPCODE_U_AUIPC" 1 9 20, C4<0010111>;
P_00000291819d3000 .param/l "OPCODE_U_LUI" 1 9 19, C4<0110111>;
v00000291819cdb50_0 .var "immediate_out", 31 0;
v00000291819cd790_0 .net "instruction", 31 0, v00000291819e3710_0;  alias, 1 drivers
v00000291819cf450_0 .net "opcode", 6 0, L_0000029181a3fed0;  1 drivers
E_00000291818bae70 .event anyedge, v00000291819cf450_0, v00000291819cd970_0;
L_0000029181a3fed0 .part v00000291819e3710_0, 0, 7;
S_00000291819b95e0 .scope module, "rf" "reg_file" 6 71, 10 7 0, S_00000291819b8af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /OUTPUT 32 "read_data1";
    .port_info 4 /INPUT 5 "read_addr2";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 5 "write_addr";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /INPUT 1 "write_enable";
L_00000291819f1f68 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000291819ced70_0 .net/2u *"_ivl_0", 4 0, L_00000291819f1f68;  1 drivers
L_00000291819f1ff8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000291819cd290_0 .net *"_ivl_11", 1 0, L_00000291819f1ff8;  1 drivers
L_00000291819f2040 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000291819ce550_0 .net/2u *"_ivl_14", 4 0, L_00000291819f2040;  1 drivers
v00000291819ce690_0 .net *"_ivl_16", 0 0, L_0000029181a3ef30;  1 drivers
L_00000291819f2088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000291819ce7d0_0 .net/2u *"_ivl_18", 31 0, L_00000291819f2088;  1 drivers
v00000291819cd830_0 .net *"_ivl_2", 0 0, L_0000029181a3dc70;  1 drivers
v00000291819cd3d0_0 .net *"_ivl_20", 31 0, L_0000029181a3ddb0;  1 drivers
v00000291819cecd0_0 .net *"_ivl_22", 6 0, L_0000029181a3f1b0;  1 drivers
L_00000291819f20d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000291819cd470_0 .net *"_ivl_25", 1 0, L_00000291819f20d0;  1 drivers
L_00000291819f1fb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000291819cd5b0_0 .net/2u *"_ivl_4", 31 0, L_00000291819f1fb0;  1 drivers
v00000291819cda10_0 .net *"_ivl_6", 31 0, L_0000029181a3f070;  1 drivers
v00000291819ce870_0 .net *"_ivl_8", 6 0, L_0000029181a3f4d0;  1 drivers
v00000291819ce050_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819cdab0_0 .var/i "i", 31 0;
v00000291819cdbf0_0 .net "read_addr1", 4 0, L_0000029181a3e170;  alias, 1 drivers
v00000291819cdc90_0 .net "read_addr2", 4 0, L_0000029181a3fe30;  alias, 1 drivers
v00000291819cdd30_0 .net "read_data1", 31 0, L_0000029181a3e490;  alias, 1 drivers
v00000291819ce910_0 .net "read_data2", 31 0, L_0000029181a3fb10;  alias, 1 drivers
v00000291819ce0f0 .array "registers", 31 0, 31 0;
v00000291819ce230_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
v00000291819ce9b0_0 .net "write_addr", 4 0, L_000002918174ada0;  alias, 1 drivers
v00000291819cea50_0 .net "write_data", 31 0, L_0000029181a3fd90;  alias, 1 drivers
v00000291819cddd0_0 .net "write_enable", 0 0, L_000002918174a320;  alias, 1 drivers
L_0000029181a3dc70 .cmp/eq 5, L_0000029181a3e170, L_00000291819f1f68;
L_0000029181a3f070 .array/port v00000291819ce0f0, L_0000029181a3f4d0;
L_0000029181a3f4d0 .concat [ 5 2 0 0], L_0000029181a3e170, L_00000291819f1ff8;
L_0000029181a3e490 .functor MUXZ 32, L_0000029181a3f070, L_00000291819f1fb0, L_0000029181a3dc70, C4<>;
L_0000029181a3ef30 .cmp/eq 5, L_0000029181a3fe30, L_00000291819f2040;
L_0000029181a3ddb0 .array/port v00000291819ce0f0, L_0000029181a3f1b0;
L_0000029181a3f1b0 .concat [ 5 2 0 0], L_0000029181a3fe30, L_00000291819f20d0;
L_0000029181a3fb10 .functor MUXZ 32, L_0000029181a3ddb0, L_00000291819f2088, L_0000029181a3ef30, C4<>;
S_00000291819b9db0 .scope module, "ex_ma" "ex_ma_buffer" 5 273, 11 9 0, S_00000291819b8fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_pc_plus_4_in";
    .port_info 3 /INPUT 32 "ex_alu_result_in";
    .port_info 4 /INPUT 32 "ex_read_data2_in";
    .port_info 5 /INPUT 5 "ex_rd_addr_in";
    .port_info 6 /INPUT 1 "ex_mem_read_in";
    .port_info 7 /INPUT 1 "ex_mem_write_in";
    .port_info 8 /INPUT 1 "ex_reg_write_in";
    .port_info 9 /INPUT 1 "ex_mem_to_reg_in";
    .port_info 10 /INPUT 1 "ex_branch_in";
    .port_info 11 /INPUT 1 "ex_write_from_pc_in";
    .port_info 12 /OUTPUT 32 "ma_pc_plus_4_out";
    .port_info 13 /OUTPUT 32 "ma_alu_result_out";
    .port_info 14 /OUTPUT 32 "ma_write_data_out";
    .port_info 15 /OUTPUT 5 "ma_rd_addr_out";
    .port_info 16 /OUTPUT 1 "ma_mem_read_out";
    .port_info 17 /OUTPUT 1 "ma_mem_write_out";
    .port_info 18 /OUTPUT 1 "ma_reg_write_out";
    .port_info 19 /OUTPUT 1 "ma_mem_to_reg_out";
    .port_info 20 /OUTPUT 1 "ma_write_from_pc_out";
v00000291819d1250_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819d03f0_0 .net "ex_alu_result_in", 31 0, v00000291819e1f50_0;  alias, 1 drivers
L_00000291819f24c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000291819d0530_0 .net "ex_branch_in", 0 0, L_00000291819f24c0;  1 drivers
v00000291819d0670_0 .net "ex_mem_read_in", 0 0, v00000291819e0fb0_0;  alias, 1 drivers
v00000291819d17f0_0 .net "ex_mem_to_reg_in", 0 0, v00000291819e19b0_0;  alias, 1 drivers
v00000291819d1890_0 .net "ex_mem_write_in", 0 0, v00000291819e0330_0;  alias, 1 drivers
v00000291819d0fd0_0 .net "ex_pc_plus_4_in", 31 0, v00000291819e2950_0;  alias, 1 drivers
v00000291819d1930_0 .net "ex_rd_addr_in", 4 0, v00000291819e06f0_0;  alias, 1 drivers
v00000291819d1bb0_0 .net "ex_read_data2_in", 31 0, v00000291819e0a10_0;  alias, 1 drivers
v00000291819d0850_0 .net "ex_reg_write_in", 0 0, v00000291819e0f10_0;  alias, 1 drivers
v00000291819d08f0_0 .net "ex_write_from_pc_in", 0 0, v00000291819e0790_0;  alias, 1 drivers
v00000291819d0c10_0 .var "ma_alu_result_out", 31 0;
v00000291819d1c50_0 .var "ma_mem_read_out", 0 0;
v00000291819d1cf0_0 .var "ma_mem_to_reg_out", 0 0;
v00000291819d0ad0_0 .var "ma_mem_write_out", 0 0;
v00000291819d0df0_0 .var "ma_pc_plus_4_out", 31 0;
v00000291819d0e90_0 .var "ma_rd_addr_out", 4 0;
v00000291819d1070_0 .var "ma_reg_write_out", 0 0;
v00000291819d2650_0 .var "ma_write_data_out", 31 0;
v00000291819d2830_0 .var "ma_write_from_pc_out", 0 0;
v00000291819d21f0_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
S_00000291819dc180 .scope module, "ex_stage" "ins_ex" 5 223, 12 12 0, S_00000291819b8fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc_plus_4_in";
    .port_info 3 /INPUT 32 "id_pc_in";
    .port_info 4 /INPUT 32 "id_read_data1_in";
    .port_info 5 /INPUT 32 "id_read_data2_in";
    .port_info 6 /INPUT 32 "id_immediate_in";
    .port_info 7 /INPUT 5 "id_rd_addr_in";
    .port_info 8 /INPUT 32 "mem_forward_data_in";
    .port_info 9 /INPUT 32 "wb_forward_data_in";
    .port_info 10 /INPUT 2 "forward_a_in";
    .port_info 11 /INPUT 2 "forward_b_in";
    .port_info 12 /INPUT 1 "id_mem_read_in";
    .port_info 13 /INPUT 1 "id_mem_write_in";
    .port_info 14 /INPUT 1 "id_reg_write_in";
    .port_info 15 /INPUT 1 "id_mem_to_reg_in";
    .port_info 16 /INPUT 1 "id_branch_in";
    .port_info 17 /INPUT 1 "id_alu_src_in";
    .port_info 18 /INPUT 4 "id_alu_ctrl_in";
    .port_info 19 /INPUT 1 "id_write_from_pc_in";
    .port_info 20 /OUTPUT 32 "ex_pc_plus_4_out";
    .port_info 21 /OUTPUT 32 "ex_alu_result_out";
    .port_info 22 /OUTPUT 32 "ex_read_data2_out";
    .port_info 23 /OUTPUT 5 "ex_rd_addr_out";
    .port_info 24 /OUTPUT 1 "ex_mem_read_out";
    .port_info 25 /OUTPUT 1 "ex_mem_write_out";
    .port_info 26 /OUTPUT 1 "ex_reg_write_out";
    .port_info 27 /OUTPUT 1 "ex_mem_to_reg_out";
    .port_info 28 /OUTPUT 1 "ex_write_from_pc_out";
    .port_info 29 /OUTPUT 1 "ex_branch_taken_out";
    .port_info 30 /OUTPUT 32 "ex_branch_target_out";
v00000291819e15f0_0 .net "alu_mux_out_b", 31 0, L_0000029181a3ff70;  1 drivers
v00000291819e1050_0 .net "alu_result", 31 0, v00000291819d2330_0;  1 drivers
v00000291819e1910_0 .net "branch_taken_comb", 0 0, L_0000029181887360;  1 drivers
v00000291819e1af0_0 .net "branch_target_comb", 31 0, L_0000029181a3f930;  1 drivers
v00000291819e0dd0_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819e1f50_0 .var "ex_alu_result_out", 31 0;
v00000291819e1ff0_0 .var "ex_branch_taken_out", 0 0;
v00000291819e0e70_0 .var "ex_branch_target_out", 31 0;
v00000291819e0fb0_0 .var "ex_mem_read_out", 0 0;
v00000291819e19b0_0 .var "ex_mem_to_reg_out", 0 0;
v00000291819e0330_0 .var "ex_mem_write_out", 0 0;
v00000291819e2950_0 .var "ex_pc_plus_4_out", 31 0;
v00000291819e06f0_0 .var "ex_rd_addr_out", 4 0;
v00000291819e0a10_0 .var "ex_read_data2_out", 31 0;
v00000291819e0f10_0 .var "ex_reg_write_out", 0 0;
v00000291819e0790_0 .var "ex_write_from_pc_out", 0 0;
v00000291819e1b90_0 .net "forward_a_in", 1 0, v00000291819e50b0_0;  alias, 1 drivers
v00000291819e1c30_0 .net "forward_b_in", 1 0, v00000291819e4ed0_0;  alias, 1 drivers
v00000291819e2770_0 .net "fwd_data_a", 31 0, L_0000029181a3e0d0;  1 drivers
v00000291819e21d0_0 .net "fwd_data_b", 31 0, L_0000029181a400b0;  1 drivers
v00000291819e1cd0_0 .net "id_alu_ctrl_in", 3 0, v00000291819e5010_0;  alias, 1 drivers
v00000291819e0ab0_0 .net "id_alu_src_in", 0 0, v00000291819e4110_0;  alias, 1 drivers
v00000291819e1e10_0 .net "id_branch_in", 0 0, v00000291819e4390_0;  alias, 1 drivers
v00000291819e0830_0 .net "id_immediate_in", 31 0, v00000291819e42f0_0;  alias, 1 drivers
v00000291819e1eb0_0 .net "id_mem_read_in", 0 0, v00000291819e4570_0;  alias, 1 drivers
v00000291819e0bf0_0 .net "id_mem_to_reg_in", 0 0, v00000291819e4250_0;  alias, 1 drivers
v00000291819e1230_0 .net "id_mem_write_in", 0 0, v00000291819e3f30_0;  alias, 1 drivers
v00000291819e2310_0 .net "id_pc_in", 31 0, v00000291819e3d50_0;  alias, 1 drivers
v00000291819e2810_0 .net "id_pc_plus_4_in", 31 0, v00000291819e33f0_0;  alias, 1 drivers
v00000291819e10f0_0 .net "id_rd_addr_in", 4 0, v00000291819e3990_0;  alias, 1 drivers
v00000291819e23b0_0 .net "id_read_data1_in", 31 0, v00000291819e4a70_0;  alias, 1 drivers
v00000291819e2450_0 .net "id_read_data2_in", 31 0, v00000291819e4d90_0;  alias, 1 drivers
v00000291819e1190_0 .net "id_reg_write_in", 0 0, v00000291819e2b30_0;  alias, 1 drivers
v00000291819e01f0_0 .net "id_write_from_pc_in", 0 0, v00000291819e3b70_0;  alias, 1 drivers
v00000291819e0290_0 .net "mem_forward_data_in", 31 0, L_000002918174aef0;  alias, 1 drivers
v00000291819e12d0_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
v00000291819e1370_0 .net "wb_forward_data_in", 31 0, L_000002918174b430;  alias, 1 drivers
S_00000291819dc310 .scope module, "alu_inst" "ALU" 12 92, 13 6 0, S_00000291819dc180;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALU_control";
    .port_info 3 /OUTPUT 32 "result";
P_00000291819dd6c0 .param/l "ALU_ADD" 1 13 16, C4<0000>;
P_00000291819dd6f8 .param/l "ALU_AND" 1 13 18, C4<0010>;
P_00000291819dd730 .param/l "ALU_LUI" 1 13 26, C4<1010>;
P_00000291819dd768 .param/l "ALU_NOP" 1 13 27, C4<1111>;
P_00000291819dd7a0 .param/l "ALU_OR" 1 13 19, C4<0011>;
P_00000291819dd7d8 .param/l "ALU_SLL" 1 13 21, C4<0101>;
P_00000291819dd810 .param/l "ALU_SLT" 1 13 24, C4<1000>;
P_00000291819dd848 .param/l "ALU_SLTU" 1 13 25, C4<1001>;
P_00000291819dd880 .param/l "ALU_SRA" 1 13 23, C4<0111>;
P_00000291819dd8b8 .param/l "ALU_SRL" 1 13 22, C4<0110>;
P_00000291819dd8f0 .param/l "ALU_SUB" 1 13 17, C4<0001>;
P_00000291819dd928 .param/l "ALU_XOR" 1 13 20, C4<0100>;
v00000291819d26f0_0 .net "A", 31 0, L_0000029181a3e0d0;  alias, 1 drivers
v00000291819d2790_0 .net "ALU_control", 3 0, v00000291819e5010_0;  alias, 1 drivers
v00000291819d25b0_0 .net "B", 31 0, L_0000029181a3ff70;  alias, 1 drivers
v00000291819d2330_0 .var "result", 31 0;
E_00000291818bb530 .event anyedge, v00000291819d2790_0, v00000291819d26f0_0, v00000291819d25b0_0;
S_00000291819dbb40 .scope module, "alu_src_mux_inst" "ALU_SRC_MUX" 12 84, 14 5 0, S_00000291819dc180;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs2";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /INPUT 1 "alu_src";
    .port_info 3 /OUTPUT 32 "mux_out";
v00000291819d28d0_0 .net "alu_src", 0 0, v00000291819e4110_0;  alias, 1 drivers
v00000291819d2470_0 .net "imm", 31 0, v00000291819e42f0_0;  alias, 1 drivers
v00000291819d23d0_0 .net "mux_out", 31 0, L_0000029181a3ff70;  alias, 1 drivers
v00000291819d2290_0 .net "rs2", 31 0, L_0000029181a400b0;  alias, 1 drivers
L_0000029181a3ff70 .functor MUXZ 32, L_0000029181a400b0, v00000291819e42f0_0, v00000291819e4110_0, C4<>;
S_00000291819dbff0 .scope module, "branch_unit" "branch_logic" 12 100, 15 8 0, S_00000291819dc180;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "immediate";
    .port_info 3 /INPUT 32 "current_pc";
    .port_info 4 /INPUT 1 "branch_in";
    .port_info 5 /OUTPUT 1 "branch_taken_out";
    .port_info 6 /OUTPUT 32 "branch_target_out";
L_0000029181887360 .functor AND 1, v00000291819e4390_0, L_0000029181a3df90, C4<1>, C4<1>;
v00000291819d2510_0 .net "branch_in", 0 0, v00000291819e4390_0;  alias, 1 drivers
v00000291819e08d0_0 .net "branch_taken_out", 0 0, L_0000029181887360;  alias, 1 drivers
v00000291819e2270_0 .net "branch_target_out", 31 0, L_0000029181a3f930;  alias, 1 drivers
v00000291819e24f0_0 .net "current_pc", 31 0, v00000291819e3d50_0;  alias, 1 drivers
v00000291819e2090_0 .net "immediate", 31 0, v00000291819e42f0_0;  alias, 1 drivers
v00000291819e17d0_0 .net "is_equal", 0 0, L_0000029181a3df90;  1 drivers
v00000291819e1d70_0 .net "rs1_data", 31 0, L_0000029181a3e0d0;  alias, 1 drivers
v00000291819e1730_0 .net "rs2_data", 31 0, L_0000029181a400b0;  alias, 1 drivers
L_0000029181a3df90 .cmp/eq 32, L_0000029181a3e0d0, L_0000029181a400b0;
L_0000029181a3f930 .arith/sum 32, v00000291819e3d50_0, v00000291819e42f0_0;
S_00000291819dce00 .scope module, "fwd_mux_a" "forwarding_mux" 12 67, 16 11 0, S_00000291819dc180;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_from_reg_file";
    .port_info 1 /INPUT 32 "data_from_mem_stage";
    .port_info 2 /INPUT 32 "data_from_wb_stage";
    .port_info 3 /INPUT 2 "forward_sel";
    .port_info 4 /OUTPUT 32 "forwarded_data";
L_00000291819f23a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000291819e2590_0 .net/2u *"_ivl_0", 1 0, L_00000291819f23a0;  1 drivers
v00000291819e0510_0 .net *"_ivl_2", 0 0, L_0000029181a3fbb0;  1 drivers
L_00000291819f23e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000291819e2130_0 .net/2u *"_ivl_4", 1 0, L_00000291819f23e8;  1 drivers
v00000291819e14b0_0 .net *"_ivl_6", 0 0, L_0000029181a3f610;  1 drivers
v00000291819e1870_0 .net *"_ivl_8", 31 0, L_0000029181a3fcf0;  1 drivers
v00000291819e1410_0 .net "data_from_mem_stage", 31 0, L_000002918174aef0;  alias, 1 drivers
v00000291819e2630_0 .net "data_from_reg_file", 31 0, v00000291819e4a70_0;  alias, 1 drivers
v00000291819e1a50_0 .net "data_from_wb_stage", 31 0, L_000002918174b430;  alias, 1 drivers
v00000291819e0c90_0 .net "forward_sel", 1 0, v00000291819e50b0_0;  alias, 1 drivers
v00000291819e1550_0 .net "forwarded_data", 31 0, L_0000029181a3e0d0;  alias, 1 drivers
L_0000029181a3fbb0 .cmp/eq 2, v00000291819e50b0_0, L_00000291819f23a0;
L_0000029181a3f610 .cmp/eq 2, v00000291819e50b0_0, L_00000291819f23e8;
L_0000029181a3fcf0 .functor MUXZ 32, v00000291819e4a70_0, L_000002918174aef0, L_0000029181a3f610, C4<>;
L_0000029181a3e0d0 .functor MUXZ 32, L_0000029181a3fcf0, L_000002918174b430, L_0000029181a3fbb0, C4<>;
S_00000291819dc4a0 .scope module, "fwd_mux_b" "forwarding_mux" 12 75, 16 11 0, S_00000291819dc180;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_from_reg_file";
    .port_info 1 /INPUT 32 "data_from_mem_stage";
    .port_info 2 /INPUT 32 "data_from_wb_stage";
    .port_info 3 /INPUT 2 "forward_sel";
    .port_info 4 /OUTPUT 32 "forwarded_data";
L_00000291819f2430 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000291819e0d30_0 .net/2u *"_ivl_0", 1 0, L_00000291819f2430;  1 drivers
v00000291819e28b0_0 .net *"_ivl_2", 0 0, L_0000029181a3efd0;  1 drivers
L_00000291819f2478 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000291819e26d0_0 .net/2u *"_ivl_4", 1 0, L_00000291819f2478;  1 drivers
v00000291819e03d0_0 .net *"_ivl_6", 0 0, L_0000029181a3f110;  1 drivers
v00000291819e0b50_0 .net *"_ivl_8", 31 0, L_0000029181a3e670;  1 drivers
v00000291819e0650_0 .net "data_from_mem_stage", 31 0, L_000002918174aef0;  alias, 1 drivers
v00000291819e05b0_0 .net "data_from_reg_file", 31 0, v00000291819e4d90_0;  alias, 1 drivers
v00000291819e1690_0 .net "data_from_wb_stage", 31 0, L_000002918174b430;  alias, 1 drivers
v00000291819e0970_0 .net "forward_sel", 1 0, v00000291819e4ed0_0;  alias, 1 drivers
v00000291819e0470_0 .net "forwarded_data", 31 0, L_0000029181a400b0;  alias, 1 drivers
L_0000029181a3efd0 .cmp/eq 2, v00000291819e4ed0_0, L_00000291819f2430;
L_0000029181a3f110 .cmp/eq 2, v00000291819e4ed0_0, L_00000291819f2478;
L_0000029181a3e670 .functor MUXZ 32, v00000291819e4d90_0, L_000002918174aef0, L_0000029181a3f110, C4<>;
L_0000029181a400b0 .functor MUXZ 32, L_0000029181a3e670, L_000002918174b430, L_0000029181a3efd0, C4<>;
S_00000291819dc950 .scope module, "fetch_stage" "ins_fetch" 5 56, 17 12 0, S_00000291819b8fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /OUTPUT 32 "pc_plus_4_out";
    .port_info 5 /OUTPUT 32 "instruction_out";
L_00000291818876e0 .functor BUFZ 32, L_0000029181912800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000291819f1f20 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000291819e3530_0 .net/2u *"_ivl_0", 31 0, L_00000291819f1f20;  1 drivers
v00000291819e5150_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819e2bd0_0 .net "instruction_in", 31 0, L_0000029181912800;  alias, 1 drivers
v00000291819e29f0_0 .net "instruction_out", 31 0, L_00000291818876e0;  alias, 1 drivers
v00000291819e3670_0 .net "pc_in", 31 0, v00000291819e5330_0;  alias, 1 drivers
v00000291819e4f70_0 .net "pc_plus_4_out", 31 0, L_0000029181a3dbd0;  alias, 1 drivers
v00000291819e3cb0_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
L_0000029181a3dbd0 .arith/sum 32, v00000291819e5330_0, L_00000291819f1f20;
S_00000291819dc630 .scope module, "fwd_unit" "forwarding_unit" 5 402, 18 9 0, S_00000291819b8fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "ex_rs1_addr";
    .port_info 1 /INPUT 5 "ex_rs2_addr";
    .port_info 2 /INPUT 5 "mem_rd_addr";
    .port_info 3 /INPUT 1 "mem_reg_write";
    .port_info 4 /INPUT 5 "wb_rd_addr";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
v00000291819e47f0_0 .net "ex_rs1_addr", 4 0, v00000291819e2d10_0;  alias, 1 drivers
v00000291819e49d0_0 .net "ex_rs2_addr", 4 0, v00000291819e4430_0;  alias, 1 drivers
v00000291819e50b0_0 .var "forward_a", 1 0;
v00000291819e4ed0_0 .var "forward_b", 1 0;
v00000291819e41b0_0 .net "mem_rd_addr", 4 0, v00000291819d0e90_0;  alias, 1 drivers
v00000291819e2a90_0 .net "mem_reg_write", 0 0, v00000291819d1070_0;  alias, 1 drivers
v00000291819e2ef0_0 .net "wb_rd_addr", 4 0, v00000291819e76d0_0;  alias, 1 drivers
v00000291819e2f90_0 .net "wb_reg_write", 0 0, v00000291819e5290_0;  alias, 1 drivers
E_00000291818bb270/0 .event anyedge, v00000291819d1070_0, v00000291819d0e90_0, v00000291819e47f0_0, v00000291819e2f90_0;
E_00000291818bb270/1 .event anyedge, v00000291819e2ef0_0, v00000291819e49d0_0;
E_00000291818bb270 .event/or E_00000291818bb270/0, E_00000291818bb270/1;
S_00000291819db500 .scope module, "id_ex" "id_ex_buffer" 5 164, 19 9 0, S_00000291819b8fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pipeline_stall";
    .port_info 3 /INPUT 32 "id_pc_plus_4_in";
    .port_info 4 /INPUT 32 "id_pc_in";
    .port_info 5 /INPUT 32 "id_read_data1_in";
    .port_info 6 /INPUT 32 "id_read_data2_in";
    .port_info 7 /INPUT 32 "id_immediate_in";
    .port_info 8 /INPUT 5 "id_rs1_addr_in";
    .port_info 9 /INPUT 5 "id_rs2_addr_in";
    .port_info 10 /INPUT 5 "id_rd_addr_in";
    .port_info 11 /INPUT 32 "id_instruction_in";
    .port_info 12 /INPUT 1 "id_mem_read_in";
    .port_info 13 /INPUT 1 "id_mem_write_in";
    .port_info 14 /INPUT 1 "id_reg_write_in";
    .port_info 15 /INPUT 1 "id_MemToReg_in";
    .port_info 16 /INPUT 1 "id_ALUSrc_in";
    .port_info 17 /INPUT 1 "id_Branch_in";
    .port_info 18 /INPUT 4 "id_ALUCtrl_in";
    .port_info 19 /INPUT 1 "id_WriteFromPC_in";
    .port_info 20 /OUTPUT 32 "ex_pc_plus_4_out";
    .port_info 21 /OUTPUT 32 "ex_pc_out";
    .port_info 22 /OUTPUT 32 "ex_read_data1_out";
    .port_info 23 /OUTPUT 32 "ex_read_data2_out";
    .port_info 24 /OUTPUT 32 "ex_immediate_out";
    .port_info 25 /OUTPUT 5 "ex_rs1_addr_out";
    .port_info 26 /OUTPUT 5 "ex_rs2_addr_out";
    .port_info 27 /OUTPUT 5 "ex_rd_addr_out";
    .port_info 28 /OUTPUT 32 "ex_instruction_out";
    .port_info 29 /OUTPUT 1 "ex_mem_read_out";
    .port_info 30 /OUTPUT 1 "ex_mem_write_out";
    .port_info 31 /OUTPUT 1 "ex_reg_write_out";
    .port_info 32 /OUTPUT 1 "ex_MemToReg_out";
    .port_info 33 /OUTPUT 1 "ex_ALUSrc_out";
    .port_info 34 /OUTPUT 1 "ex_Branch_out";
    .port_info 35 /OUTPUT 4 "ex_ALUCtrl_out";
    .port_info 36 /OUTPUT 1 "ex_WriteFromPC_out";
v00000291819e2e50_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819e5010_0 .var "ex_ALUCtrl_out", 3 0;
v00000291819e4110_0 .var "ex_ALUSrc_out", 0 0;
v00000291819e4390_0 .var "ex_Branch_out", 0 0;
v00000291819e4250_0 .var "ex_MemToReg_out", 0 0;
v00000291819e3b70_0 .var "ex_WriteFromPC_out", 0 0;
v00000291819e42f0_0 .var "ex_immediate_out", 31 0;
v00000291819e4c50_0 .var "ex_instruction_out", 31 0;
v00000291819e4570_0 .var "ex_mem_read_out", 0 0;
v00000291819e3f30_0 .var "ex_mem_write_out", 0 0;
v00000291819e3d50_0 .var "ex_pc_out", 31 0;
v00000291819e33f0_0 .var "ex_pc_plus_4_out", 31 0;
v00000291819e3990_0 .var "ex_rd_addr_out", 4 0;
v00000291819e4a70_0 .var "ex_read_data1_out", 31 0;
v00000291819e4d90_0 .var "ex_read_data2_out", 31 0;
v00000291819e2b30_0 .var "ex_reg_write_out", 0 0;
v00000291819e2d10_0 .var "ex_rs1_addr_out", 4 0;
v00000291819e4430_0 .var "ex_rs2_addr_out", 4 0;
v00000291819e3df0_0 .net "id_ALUCtrl_in", 3 0, L_0000029181a3f9d0;  alias, 1 drivers
v00000291819e4b10_0 .net "id_ALUSrc_in", 0 0, L_0000029181a3e8f0;  alias, 1 drivers
v00000291819e44d0_0 .net "id_Branch_in", 0 0, L_0000029181a3fc50;  alias, 1 drivers
v00000291819e3350_0 .net "id_MemToReg_in", 0 0, L_0000029181a3e850;  alias, 1 drivers
v00000291819e4e30_0 .net "id_WriteFromPC_in", 0 0, L_0000029181a3f390;  alias, 1 drivers
v00000291819e2c70_0 .net "id_immediate_in", 31 0, L_00000291818869c0;  alias, 1 drivers
v00000291819e2db0_0 .net "id_instruction_in", 31 0, L_0000029181887280;  alias, 1 drivers
v00000291819e3030_0 .net "id_mem_read_in", 0 0, L_0000029181a3eb70;  alias, 1 drivers
v00000291819e3170_0 .net "id_mem_write_in", 0 0, L_0000029181a3dd10;  alias, 1 drivers
v00000291819e30d0_0 .net "id_pc_in", 31 0, L_00000291818871a0;  alias, 1 drivers
v00000291819e4bb0_0 .net "id_pc_plus_4_in", 31 0, L_0000029181886560;  alias, 1 drivers
v00000291819e4610_0 .net "id_rd_addr_in", 4 0, L_0000029181887210;  alias, 1 drivers
v00000291819e3c10_0 .net "id_read_data1_in", 31 0, L_00000291818868e0;  alias, 1 drivers
v00000291819e46b0_0 .net "id_read_data2_in", 31 0, L_00000291818865d0;  alias, 1 drivers
v00000291819e3210_0 .net "id_reg_write_in", 0 0, L_0000029181a3ec10;  alias, 1 drivers
v00000291819e3e90_0 .net "id_rs1_addr_in", 4 0, L_0000029181886bf0;  alias, 1 drivers
v00000291819e4930_0 .net "id_rs2_addr_in", 4 0, L_0000029181886e20;  alias, 1 drivers
v00000291819e32b0_0 .net "pipeline_stall", 0 0, L_0000029181886d40;  alias, 1 drivers
v00000291819e3fd0_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
S_00000291819db9b0 .scope module, "if_id" "if_id_buffer" 5 72, 20 9 0, S_00000291819b8fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pipeline_stall";
    .port_info 3 /INPUT 32 "if_instruction_in";
    .port_info 4 /INPUT 32 "if_pc_plus_4_in";
    .port_info 5 /INPUT 32 "if_pc_in";
    .port_info 6 /OUTPUT 32 "id_instruction_out";
    .port_info 7 /OUTPUT 32 "id_pc_plus_4_out";
    .port_info 8 /OUTPUT 32 "id_pc_out";
v00000291819e35d0_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819e3710_0 .var "id_instruction_out", 31 0;
v00000291819e4cf0_0 .var "id_pc_out", 31 0;
v00000291819e4750_0 .var "id_pc_plus_4_out", 31 0;
v00000291819e37b0_0 .net "if_instruction_in", 31 0, L_00000291818876e0;  alias, 1 drivers
v00000291819e3850_0 .net "if_pc_in", 31 0, v00000291819e5330_0;  alias, 1 drivers
v00000291819e38f0_0 .net "if_pc_plus_4_in", 31 0, L_0000029181a3dbd0;  alias, 1 drivers
v00000291819e3a30_0 .net "pipeline_stall", 0 0, L_0000029181886d40;  alias, 1 drivers
v00000291819e4890_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
S_00000291819dc7c0 .scope module, "mem_stage" "ins_mem" 5 312, 21 13 0, S_00000291819b8fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "rs2_data_in";
    .port_info 4 /INPUT 5 "rd_addr_in";
    .port_info 5 /INPUT 32 "pc_plus_4_in";
    .port_info 6 /INPUT 1 "mem_read_in";
    .port_info 7 /INPUT 1 "mem_write_in";
    .port_info 8 /INPUT 1 "reg_write_in";
    .port_info 9 /INPUT 1 "mem_to_reg_in";
    .port_info 10 /INPUT 1 "write_from_pc_in";
    .port_info 11 /INPUT 32 "mem_read_data_in";
    .port_info 12 /OUTPUT 32 "mem_address_out";
    .port_info 13 /OUTPUT 32 "mem_write_data_out";
    .port_info 14 /OUTPUT 1 "mem_read_en_out";
    .port_info 15 /OUTPUT 1 "mem_write_en_out";
    .port_info 16 /OUTPUT 32 "alu_result_out";
    .port_info 17 /OUTPUT 32 "read_data_out";
    .port_info 18 /OUTPUT 5 "rd_addr_out";
    .port_info 19 /OUTPUT 32 "pc_plus_4_out";
    .port_info 20 /OUTPUT 1 "reg_write_out";
    .port_info 21 /OUTPUT 1 "mem_to_reg_out";
    .port_info 22 /OUTPUT 1 "write_from_pc_out";
v00000291819e3ad0_0 .net "alu_result_in", 31 0, v00000291819d0c10_0;  alias, 1 drivers
v00000291819e4070_0 .var "alu_result_out", 31 0;
v00000291819e5ab0_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819e6eb0_0 .var "mem_address_out", 31 0;
v00000291819e6410_0 .net "mem_read_data_in", 31 0, L_0000029181a3aed0;  alias, 1 drivers
v00000291819e6050_0 .var "mem_read_en_out", 0 0;
v00000291819e60f0_0 .net "mem_read_in", 0 0, v00000291819d1c50_0;  alias, 1 drivers
v00000291819e6730_0 .net "mem_to_reg_in", 0 0, v00000291819d1cf0_0;  alias, 1 drivers
v00000291819e6a50_0 .var "mem_to_reg_out", 0 0;
v00000291819e7590_0 .var "mem_write_data_out", 31 0;
v00000291819e6c30_0 .var "mem_write_en_out", 0 0;
v00000291819e62d0_0 .net "mem_write_in", 0 0, v00000291819d0ad0_0;  alias, 1 drivers
v00000291819e67d0_0 .net "pc_plus_4_in", 31 0, v00000291819d0df0_0;  alias, 1 drivers
v00000291819e7770_0 .var "pc_plus_4_out", 31 0;
v00000291819e7270_0 .net "rd_addr_in", 4 0, v00000291819d0e90_0;  alias, 1 drivers
v00000291819e6870_0 .var "rd_addr_out", 4 0;
v00000291819e6190_0 .var "read_data_out", 31 0;
v00000291819e78b0_0 .net "reg_write_in", 0 0, v00000291819d1070_0;  alias, 1 drivers
v00000291819e7810_0 .var "reg_write_out", 0 0;
v00000291819e73b0_0 .net "rs2_data_in", 31 0, v00000291819d2650_0;  alias, 1 drivers
v00000291819e6230_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
v00000291819e7630_0 .net "write_from_pc_in", 0 0, v00000291819d2830_0;  alias, 1 drivers
v00000291819e7130_0 .var "write_from_pc_out", 0 0;
S_00000291819db690 .scope module, "mem_wb" "mem_wb_buffer" 5 353, 22 7 0, S_00000291819b8fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "mem_alu_result_in";
    .port_info 3 /INPUT 32 "mem_read_data_in";
    .port_info 4 /INPUT 5 "mem_rd_addr_in";
    .port_info 5 /INPUT 32 "mem_pc_plus_4_in";
    .port_info 6 /INPUT 1 "mem_reg_write_in";
    .port_info 7 /INPUT 1 "mem_mem_to_reg_in";
    .port_info 8 /INPUT 1 "mem_write_from_pc_in";
    .port_info 9 /OUTPUT 32 "wb_alu_result_out";
    .port_info 10 /OUTPUT 32 "wb_read_data_out";
    .port_info 11 /OUTPUT 5 "wb_rd_addr_out";
    .port_info 12 /OUTPUT 32 "wb_pc_plus_4_out";
    .port_info 13 /OUTPUT 1 "wb_reg_write_out";
    .port_info 14 /OUTPUT 1 "wb_mem_to_reg_out";
    .port_info 15 /OUTPUT 1 "wb_write_from_pc_out";
v00000291819e5650_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819e7950_0 .net "mem_alu_result_in", 31 0, v00000291819e4070_0;  alias, 1 drivers
v00000291819e64b0_0 .net "mem_mem_to_reg_in", 0 0, v00000291819e6a50_0;  alias, 1 drivers
v00000291819e5790_0 .net "mem_pc_plus_4_in", 31 0, v00000291819e7770_0;  alias, 1 drivers
v00000291819e55b0_0 .net "mem_rd_addr_in", 4 0, v00000291819e6870_0;  alias, 1 drivers
v00000291819e6cd0_0 .net "mem_read_data_in", 31 0, v00000291819e6190_0;  alias, 1 drivers
v00000291819e6370_0 .net "mem_reg_write_in", 0 0, v00000291819e7810_0;  alias, 1 drivers
v00000291819e6ff0_0 .net "mem_write_from_pc_in", 0 0, v00000291819e7130_0;  alias, 1 drivers
v00000291819e51f0_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
v00000291819e71d0_0 .var "wb_alu_result_out", 31 0;
v00000291819e5830_0 .var "wb_mem_to_reg_out", 0 0;
v00000291819e5b50_0 .var "wb_pc_plus_4_out", 31 0;
v00000291819e76d0_0 .var "wb_rd_addr_out", 4 0;
v00000291819e69b0_0 .var "wb_read_data_out", 31 0;
v00000291819e5290_0 .var "wb_reg_write_out", 0 0;
v00000291819e6d70_0 .var "wb_write_from_pc_out", 0 0;
S_00000291819dcae0 .scope module, "pc_reg" "prog_counter" 5 38, 23 7 0, S_00000291819b8fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v00000291819e7310_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819e65f0_0 .net "pc_in", 31 0, L_0000029181a3e7b0;  alias, 1 drivers
v00000291819e5330_0 .var "pc_out", 31 0;
v00000291819e7450_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
S_00000291819dbcd0 .scope module, "wb_stage" "ins_wb" 5 378, 24 13 0, S_00000291819b8fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "read_data_in";
    .port_info 4 /INPUT 32 "pc_plus_4_in";
    .port_info 5 /INPUT 5 "rd_addr_in";
    .port_info 6 /INPUT 1 "reg_write_in";
    .port_info 7 /INPUT 1 "mem_to_reg_in";
    .port_info 8 /INPUT 1 "write_from_pc_in";
    .port_info 9 /OUTPUT 32 "wb_write_data_out";
    .port_info 10 /OUTPUT 5 "wb_rd_addr_out";
    .port_info 11 /OUTPUT 1 "wb_reg_write_en_out";
L_000002918174ada0 .functor BUFZ 5, v00000291819e76d0_0, C4<00000>, C4<00000>, C4<00000>;
L_000002918174a320 .functor BUFZ 1, v00000291819e5290_0, C4<0>, C4<0>, C4<0>;
v00000291819e74f0_0 .net *"_ivl_0", 31 0, L_0000029181a3db30;  1 drivers
v00000291819e53d0_0 .net "alu_result_in", 31 0, v00000291819e71d0_0;  alias, 1 drivers
v00000291819e6910_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819e5470_0 .net "mem_to_reg_in", 0 0, v00000291819e5830_0;  alias, 1 drivers
v00000291819e5510_0 .net "pc_plus_4_in", 31 0, v00000291819e5b50_0;  alias, 1 drivers
v00000291819e6af0_0 .net "rd_addr_in", 4 0, v00000291819e76d0_0;  alias, 1 drivers
v00000291819e5c90_0 .net "read_data_in", 31 0, v00000291819e69b0_0;  alias, 1 drivers
v00000291819e6690_0 .net "reg_write_in", 0 0, v00000291819e5290_0;  alias, 1 drivers
v00000291819e6550_0 .net "rst", 0 0, v00000291819de5d0_0;  alias, 1 drivers
v00000291819e56f0_0 .net "wb_rd_addr_out", 4 0, L_000002918174ada0;  alias, 1 drivers
v00000291819e6b90_0 .net "wb_reg_write_en_out", 0 0, L_000002918174a320;  alias, 1 drivers
v00000291819e58d0_0 .net "wb_write_data_out", 31 0, L_0000029181a3fd90;  alias, 1 drivers
v00000291819e5a10_0 .net "write_from_pc_in", 0 0, v00000291819e6d70_0;  alias, 1 drivers
L_0000029181a3db30 .functor MUXZ 32, v00000291819e71d0_0, v00000291819e69b0_0, v00000291819e5830_0, C4<>;
L_0000029181a3fd90 .functor MUXZ 32, L_0000029181a3db30, v00000291819e5b50_0, v00000291819e6d70_0, C4<>;
S_00000291819dcc70 .scope module, "dmem" "mem_controller" 4 90, 25 20 0, S_000002918191dfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "core0_mem_read_en";
    .port_info 2 /INPUT 1 "core0_mem_write_en";
    .port_info 3 /INPUT 32 "core0_address";
    .port_info 4 /INPUT 32 "core0_write_data";
    .port_info 5 /OUTPUT 32 "core0_read_data";
    .port_info 6 /INPUT 1 "core1_mem_read_en";
    .port_info 7 /INPUT 1 "core1_mem_write_en";
    .port_info 8 /INPUT 32 "core1_address";
    .port_info 9 /INPUT 32 "core1_write_data";
    .port_info 10 /OUTPUT 32 "core1_read_data";
    .port_info 11 /INPUT 1 "core2_mem_read_en";
    .port_info 12 /INPUT 1 "core2_mem_write_en";
    .port_info 13 /INPUT 32 "core2_address";
    .port_info 14 /INPUT 32 "core2_write_data";
    .port_info 15 /OUTPUT 32 "core2_read_data";
    .port_info 16 /INPUT 1 "core3_mem_read_en";
    .port_info 17 /INPUT 1 "core3_mem_write_en";
    .port_info 18 /INPUT 32 "core3_address";
    .port_info 19 /INPUT 32 "core3_write_data";
    .port_info 20 /OUTPUT 32 "core3_read_data";
v00000291819eba50_0 .net *"_ivl_10", 11 0, L_0000029181a39990;  1 drivers
L_00000291819f0b28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000291819ec770_0 .net *"_ivl_13", 1 0, L_00000291819f0b28;  1 drivers
L_00000291819f0b70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000291819ebff0_0 .net/2u *"_ivl_14", 31 0, L_00000291819f0b70;  1 drivers
v00000291819ec950_0 .net *"_ivl_18", 31 0, L_0000029181a3a610;  1 drivers
v00000291819ec310_0 .net *"_ivl_20", 11 0, L_0000029181a3a750;  1 drivers
L_00000291819f0bb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000291819ebcd0_0 .net *"_ivl_23", 1 0, L_00000291819f0bb8;  1 drivers
L_00000291819f0c00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000291819ec3b0_0 .net/2u *"_ivl_24", 31 0, L_00000291819f0c00;  1 drivers
v00000291819ec8b0_0 .net *"_ivl_28", 31 0, L_0000029181a3abb0;  1 drivers
v00000291819ec6d0_0 .net *"_ivl_30", 11 0, L_0000029181a3a4d0;  1 drivers
L_00000291819f0c48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000291819ea3d0_0 .net *"_ivl_33", 1 0, L_00000291819f0c48;  1 drivers
L_00000291819f0c90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000291819ebf50_0 .net/2u *"_ivl_34", 31 0, L_00000291819f0c90;  1 drivers
v00000291819ea650_0 .net *"_ivl_38", 31 0, L_0000029181a398f0;  1 drivers
v00000291819ea5b0_0 .net *"_ivl_40", 11 0, L_0000029181a3b150;  1 drivers
L_00000291819f0cd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000291819ebaf0_0 .net *"_ivl_43", 1 0, L_00000291819f0cd8;  1 drivers
L_00000291819f0d20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000291819eaab0_0 .net/2u *"_ivl_44", 31 0, L_00000291819f0d20;  1 drivers
v00000291819ea470_0 .net *"_ivl_8", 31 0, L_0000029181a39030;  1 drivers
v00000291819ebd70_0 .net "clk", 0 0, v00000291819df250_0;  alias, 1 drivers
v00000291819eab50_0 .net "core0_address", 31 0, v00000291819395a0_0;  alias, 1 drivers
v00000291819eb230_0 .net "core0_mem_read_en", 0 0, v000002918193a180_0;  alias, 1 drivers
v00000291819eb410_0 .net "core0_mem_write_en", 0 0, v000002918193bc60_0;  alias, 1 drivers
v00000291819eabf0_0 .net "core0_read_data", 31 0, L_0000029181a395d0;  alias, 1 drivers
v00000291819eb550_0 .net "core0_word_addr", 9 0, L_00000291819dfc50;  1 drivers
v00000291819ebc30_0 .net "core0_write_data", 31 0, v000002918193b940_0;  alias, 1 drivers
v00000291819ea6f0_0 .net "core1_address", 31 0, v00000291819a4990_0;  alias, 1 drivers
v00000291819ebe10_0 .net "core1_mem_read_en", 0 0, v00000291819a4490_0;  alias, 1 drivers
v00000291819ebeb0_0 .net "core1_mem_write_en", 0 0, v00000291819a47b0_0;  alias, 1 drivers
v00000291819ec270_0 .net "core1_read_data", 31 0, L_0000029181a39df0;  alias, 1 drivers
v00000291819ec450_0 .net "core1_word_addr", 9 0, L_00000291819dfa70;  1 drivers
v00000291819eadd0_0 .net "core1_write_data", 31 0, v00000291819a45d0_0;  alias, 1 drivers
v00000291819eaf10_0 .net "core2_address", 31 0, v00000291819c0290_0;  alias, 1 drivers
v00000291819ec810_0 .net "core2_mem_read_en", 0 0, v00000291819c19b0_0;  alias, 1 drivers
v00000291819eb050_0 .net "core2_mem_write_en", 0 0, v00000291819c1eb0_0;  alias, 1 drivers
v00000291819eb2d0_0 .net "core2_read_data", 31 0, L_0000029181a3acf0;  alias, 1 drivers
v00000291819ea1f0_0 .net "core2_word_addr", 9 0, L_00000291819df1b0;  1 drivers
v00000291819ea290_0 .net "core2_write_data", 31 0, v00000291819c1c30_0;  alias, 1 drivers
v00000291819ea330_0 .net "core3_address", 31 0, v00000291819e6eb0_0;  alias, 1 drivers
v00000291819eafb0_0 .net "core3_mem_read_en", 0 0, v00000291819e6050_0;  alias, 1 drivers
v00000291819ea790_0 .net "core3_mem_write_en", 0 0, v00000291819e6c30_0;  alias, 1 drivers
v00000291819ea830_0 .net "core3_read_data", 31 0, L_0000029181a3aed0;  alias, 1 drivers
v00000291819eb4b0_0 .net "core3_word_addr", 9 0, L_00000291819dfcf0;  1 drivers
v00000291819eac90_0 .net "core3_write_data", 31 0, v00000291819e7590_0;  alias, 1 drivers
v00000291819eae70_0 .var/i "i", 31 0;
v00000291819ead30 .array "mem_bank_0", 1023 0, 31 0;
v00000291819ed850 .array "mem_bank_1", 1023 0, 31 0;
v00000291819eca90 .array "mem_bank_2", 1023 0, 31 0;
v00000291819ed350 .array "mem_bank_3", 1023 0, 31 0;
L_00000291819dfc50 .part v00000291819395a0_0, 2, 10;
L_00000291819dfa70 .part v00000291819a4990_0, 2, 10;
L_00000291819df1b0 .part v00000291819c0290_0, 2, 10;
L_00000291819dfcf0 .part v00000291819e6eb0_0, 2, 10;
L_0000029181a39030 .array/port v00000291819ead30, L_0000029181a39990;
L_0000029181a39990 .concat [ 10 2 0 0], L_00000291819dfc50, L_00000291819f0b28;
L_0000029181a395d0 .functor MUXZ 32, L_00000291819f0b70, L_0000029181a39030, v000002918193a180_0, C4<>;
L_0000029181a3a610 .array/port v00000291819ed850, L_0000029181a3a750;
L_0000029181a3a750 .concat [ 10 2 0 0], L_00000291819dfa70, L_00000291819f0bb8;
L_0000029181a39df0 .functor MUXZ 32, L_00000291819f0c00, L_0000029181a3a610, v00000291819a4490_0, C4<>;
L_0000029181a3abb0 .array/port v00000291819eca90, L_0000029181a3a4d0;
L_0000029181a3a4d0 .concat [ 10 2 0 0], L_00000291819df1b0, L_00000291819f0c48;
L_0000029181a3acf0 .functor MUXZ 32, L_00000291819f0c90, L_0000029181a3abb0, v00000291819c19b0_0, C4<>;
L_0000029181a398f0 .array/port v00000291819ed350, L_0000029181a3b150;
L_0000029181a3b150 .concat [ 10 2 0 0], L_00000291819dfcf0, L_00000291819f0cd8;
L_0000029181a3aed0 .functor MUXZ 32, L_00000291819f0d20, L_0000029181a398f0, v00000291819e6050_0, C4<>;
S_00000291819dcf90 .scope module, "imem0" "ins_memory" 4 65, 26 11 0, S_000002918191dfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "ins_out";
P_0000029181768d80 .param/l "MEM_SIZE" 0 26 12, +C4<00000000000000000000010000000000>;
P_0000029181768db8 .param/str "PROGRAM_FILE" 0 26 13, "program0.txt";
L_0000029181911f40 .functor BUFZ 32, L_00000291819dfe30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000291819ec9f0_0 .net *"_ivl_0", 31 0, L_00000291819dfe30;  1 drivers
v00000291819ed530_0 .net *"_ivl_3", 9 0, L_00000291819dfed0;  1 drivers
v00000291819ecb30_0 .net *"_ivl_4", 11 0, L_00000291819de210;  1 drivers
L_00000291819f0a08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000291819ecbd0_0 .net *"_ivl_7", 1 0, L_00000291819f0a08;  1 drivers
v00000291819ece50_0 .net "addr", 31 0, L_0000029181912d40;  alias, 1 drivers
v00000291819ecc70_0 .var/i "i", 31 0;
v00000291819ecd10_0 .net "ins_out", 31 0, L_0000029181911f40;  alias, 1 drivers
v00000291819ed710 .array "memory", 1023 0, 31 0;
L_00000291819dfe30 .array/port v00000291819ed710, L_00000291819de210;
L_00000291819dfed0 .part L_0000029181912d40, 2, 10;
L_00000291819de210 .concat [ 10 2 0 0], L_00000291819dfed0, L_00000291819f0a08;
S_00000291819dbe60 .scope module, "imem1" "ins_memory" 4 70, 26 11 0, S_000002918191dfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "ins_out";
P_0000029181768e80 .param/l "MEM_SIZE" 0 26 12, +C4<00000000000000000000010000000000>;
P_0000029181768eb8 .param/str "PROGRAM_FILE" 0 26 13, "program1.txt";
L_00000291819137c0 .functor BUFZ 32, L_00000291819ddc70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000291819ecdb0_0 .net *"_ivl_0", 31 0, L_00000291819ddc70;  1 drivers
v00000291819ed210_0 .net *"_ivl_3", 9 0, L_00000291819de2b0;  1 drivers
v00000291819ecef0_0 .net *"_ivl_4", 11 0, L_00000291819dec10;  1 drivers
L_00000291819f0a50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000291819ed670_0 .net *"_ivl_7", 1 0, L_00000291819f0a50;  1 drivers
v00000291819ecf90_0 .net "addr", 31 0, L_0000029181913980;  alias, 1 drivers
v00000291819ed3f0_0 .var/i "i", 31 0;
v00000291819ed030_0 .net "ins_out", 31 0, L_00000291819137c0;  alias, 1 drivers
v00000291819ed7b0 .array "memory", 1023 0, 31 0;
L_00000291819ddc70 .array/port v00000291819ed7b0, L_00000291819dec10;
L_00000291819de2b0 .part L_0000029181913980, 2, 10;
L_00000291819dec10 .concat [ 10 2 0 0], L_00000291819de2b0, L_00000291819f0a50;
S_00000291819dd120 .scope module, "imem2" "ins_memory" 4 76, 26 11 0, S_000002918191dfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "ins_out";
P_0000029181769680 .param/l "MEM_SIZE" 0 26 12, +C4<00000000000000000000010000000000>;
P_00000291817696b8 .param/str "PROGRAM_FILE" 0 26 13, "program2.txt";
L_0000029181913600 .functor BUFZ 32, L_00000291819df890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000291819ed0d0_0 .net *"_ivl_0", 31 0, L_00000291819df890;  1 drivers
v00000291819ed170_0 .net *"_ivl_3", 9 0, L_00000291819de350;  1 drivers
v00000291819ed2b0_0 .net *"_ivl_4", 11 0, L_00000291819de3f0;  1 drivers
L_00000291819f0a98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000291819ed490_0 .net *"_ivl_7", 1 0, L_00000291819f0a98;  1 drivers
v00000291819ed5d0_0 .net "addr", 31 0, L_00000291819136e0;  alias, 1 drivers
v00000291819df750_0 .var/i "i", 31 0;
v00000291819dde50_0 .net "ins_out", 31 0, L_0000029181913600;  alias, 1 drivers
v00000291819ddd10 .array "memory", 1023 0, 31 0;
L_00000291819df890 .array/port v00000291819ddd10, L_00000291819de3f0;
L_00000291819de350 .part L_00000291819136e0, 2, 10;
L_00000291819de3f0 .concat [ 10 2 0 0], L_00000291819de350, L_00000291819f0a98;
S_00000291819dd2b0 .scope module, "imem3" "ins_memory" 4 81, 26 11 0, S_000002918191dfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "ins_out";
P_0000029181769500 .param/l "MEM_SIZE" 0 26 12, +C4<00000000000000000000010000000000>;
P_0000029181769538 .param/str "PROGRAM_FILE" 0 26 13, "program3.txt";
L_0000029181912800 .functor BUFZ 32, L_00000291819de490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000291819df6b0_0 .net *"_ivl_0", 31 0, L_00000291819de490;  1 drivers
v00000291819decb0_0 .net *"_ivl_3", 9 0, L_00000291819df930;  1 drivers
v00000291819ded50_0 .net *"_ivl_4", 11 0, L_00000291819de670;  1 drivers
L_00000291819f0ae0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000291819dedf0_0 .net *"_ivl_7", 1 0, L_00000291819f0ae0;  1 drivers
v00000291819dfb10_0 .net "addr", 31 0, L_0000029181885d80;  alias, 1 drivers
v00000291819df430_0 .var/i "i", 31 0;
v00000291819ddef0_0 .net "ins_out", 31 0, L_0000029181912800;  alias, 1 drivers
v00000291819deb70 .array "memory", 1023 0, 31 0;
L_00000291819de490 .array/port v00000291819deb70, L_00000291819de670;
L_00000291819df930 .part L_0000029181885d80, 2, 10;
L_00000291819de670 .concat [ 10 2 0 0], L_00000291819df930, L_00000291819f0ae0;
    .scope S_00000291819dcf90;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000291819ecc70_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000291819ecc70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000291819ecc70_0;
    %store/vec4a v00000291819ed710, 4, 0;
    %load/vec4 v00000291819ecc70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000291819ecc70_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 26 32 "$display", "Loading Ins Memory from: %s", P_0000029181768db8 {0 0 0};
    %vpi_call/w 26 37 "$readmemh", P_0000029181768db8, v00000291819ed710, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000291819dbe60;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000291819ed3f0_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000291819ed3f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000291819ed3f0_0;
    %store/vec4a v00000291819ed7b0, 4, 0;
    %load/vec4 v00000291819ed3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000291819ed3f0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call/w 26 32 "$display", "Loading Ins Memory from: %s", P_0000029181768eb8 {0 0 0};
    %vpi_call/w 26 37 "$readmemh", P_0000029181768eb8, v00000291819ed7b0, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000291819dd120;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000291819df750_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000291819df750_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000291819df750_0;
    %store/vec4a v00000291819ddd10, 4, 0;
    %load/vec4 v00000291819df750_0;
    %addi 1, 0, 32;
    %store/vec4 v00000291819df750_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call/w 26 32 "$display", "Loading Ins Memory from: %s", P_00000291817696b8 {0 0 0};
    %vpi_call/w 26 37 "$readmemh", P_00000291817696b8, v00000291819ddd10, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000291819dd2b0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000291819df430_0, 0, 32;
T_3.0 ;
    %load/vec4 v00000291819df430_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000291819df430_0;
    %store/vec4a v00000291819deb70, 4, 0;
    %load/vec4 v00000291819df430_0;
    %addi 1, 0, 32;
    %store/vec4 v00000291819df430_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call/w 26 32 "$display", "Loading Ins Memory from: %s", P_0000029181769538 {0 0 0};
    %vpi_call/w 26 37 "$readmemh", P_0000029181769538, v00000291819deb70, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000291819dcc70;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000291819eae70_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000291819eae70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000291819eae70_0;
    %store/vec4a v00000291819ead30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000291819eae70_0;
    %store/vec4a v00000291819ed850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000291819eae70_0;
    %store/vec4a v00000291819eca90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000291819eae70_0;
    %store/vec4a v00000291819ed350, 4, 0;
    %load/vec4 v00000291819eae70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000291819eae70_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_00000291819dcc70;
T_5 ;
    %wait E_00000291818b8df0;
    %load/vec4 v00000291819eb410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000291819ebc30_0;
    %load/vec4 v00000291819eb550_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000291819ead30, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000291819dcc70;
T_6 ;
    %wait E_00000291818b8df0;
    %load/vec4 v00000291819ebeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000291819eadd0_0;
    %load/vec4 v00000291819ec450_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000291819ed850, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000291819dcc70;
T_7 ;
    %wait E_00000291818b8df0;
    %load/vec4 v00000291819eb050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000291819ea290_0;
    %load/vec4 v00000291819ea1f0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000291819eca90, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000291819dcc70;
T_8 ;
    %wait E_00000291818b8df0;
    %load/vec4 v00000291819ea790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000291819eac90_0;
    %load/vec4 v00000291819eb4b0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000291819ed350, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000291819890b0;
T_9 ;
    %wait E_00000291818b8df0;
    %load/vec4 v000002918193a860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002918193a720_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002918193a680_0;
    %assign/vec4 v000002918193a720_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000291819893d0;
T_10 ;
    %wait E_00000291818b8c30;
    %load/vec4 v000002918193a540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000002918193b620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002918193bd00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002918193a0e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002918193bb20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000002918193b580_0;
    %assign/vec4 v000002918193b620_0, 0;
    %load/vec4 v0000029181939be0_0;
    %assign/vec4 v000002918193bd00_0, 0;
    %load/vec4 v0000029181939dc0_0;
    %assign/vec4 v000002918193a0e0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002918192b350;
T_11 ;
    %wait E_00000291818b8c30;
    %load/vec4 v00000291818a9610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002918186f7f0_0, 0, 32;
T_11.2 ;
    %load/vec4 v000002918186f7f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002918186f7f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002918186f9d0, 0, 4;
    %load/vec4 v000002918186f7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002918186f7f0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000291818aa0b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.6, 9;
    %load/vec4 v00000291818a96b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v00000291818a9b10_0;
    %load/vec4 v00000291818a96b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002918186f9d0, 0, 4;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002918192aea0;
T_12 ;
    %wait E_00000291818b99f0;
    %load/vec4 v0000029181919370_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029181919c30_0, 0, 32;
    %jmp T_12.9;
T_12.0 ;
    %load/vec4 v00000291819192d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000291819192d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000029181919c30_0, 0, 32;
    %jmp T_12.9;
T_12.1 ;
    %load/vec4 v00000291819192d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000291819192d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000029181919c30_0, 0, 32;
    %jmp T_12.9;
T_12.2 ;
    %load/vec4 v00000291819192d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000291819192d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000029181919c30_0, 0, 32;
    %jmp T_12.9;
T_12.3 ;
    %load/vec4 v00000291819192d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000291819192d0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000291819192d0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000029181919c30_0, 0, 32;
    %jmp T_12.9;
T_12.4 ;
    %load/vec4 v00000291819192d0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v00000291819192d0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000291819192d0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000291819192d0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000291819192d0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000029181919c30_0, 0, 32;
    %jmp T_12.9;
T_12.5 ;
    %load/vec4 v00000291819192d0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000029181919c30_0, 0, 32;
    %jmp T_12.9;
T_12.6 ;
    %load/vec4 v00000291819192d0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000029181919c30_0, 0, 32;
    %jmp T_12.9;
T_12.7 ;
    %load/vec4 v00000291819192d0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v00000291819192d0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000291819192d0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000291819192d0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000291819192d0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000029181919c30_0, 0, 32;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002918192a9f0;
T_13 ;
    %wait E_00000291818b9970;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181919550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181918ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819195f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181919af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181918830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181919d70_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000291819183d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181918b50_0, 0, 1;
    %load/vec4 v00000291819197d0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %jmp T_13.10;
T_13.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029181919550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181918830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181919af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181918ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819195f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181919d70_0, 0, 1;
    %load/vec4 v0000029181919730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000291819183d0_0, 0, 4;
    %jmp T_13.20;
T_13.11 ;
    %load/vec4 v0000029181919f50_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_13.21, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_13.22, 8;
T_13.21 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_13.22, 8;
 ; End of false expr.
    %blend;
T_13.22;
    %store/vec4 v00000291819183d0_0, 0, 4;
    %jmp T_13.20;
T_13.12 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000291819183d0_0, 0, 4;
    %jmp T_13.20;
T_13.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000291819183d0_0, 0, 4;
    %jmp T_13.20;
T_13.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000291819183d0_0, 0, 4;
    %jmp T_13.20;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000291819183d0_0, 0, 4;
    %jmp T_13.20;
T_13.16 ;
    %load/vec4 v0000029181919f50_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_13.23, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_13.24, 8;
T_13.23 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_13.24, 8;
 ; End of false expr.
    %blend;
T_13.24;
    %store/vec4 v00000291819183d0_0, 0, 4;
    %jmp T_13.20;
T_13.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000291819183d0_0, 0, 4;
    %jmp T_13.20;
T_13.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000291819183d0_0, 0, 4;
    %jmp T_13.20;
T_13.20 ;
    %pop/vec4 1;
    %jmp T_13.10;
T_13.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029181919550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029181918830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181919af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181918ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819195f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181919d70_0, 0, 1;
    %load/vec4 v0000029181919730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.32, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000291819183d0_0, 0, 4;
    %jmp T_13.34;
T_13.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000291819183d0_0, 0, 4;
    %jmp T_13.34;
T_13.26 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000291819183d0_0, 0, 4;
    %jmp T_13.34;
T_13.27 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000291819183d0_0, 0, 4;
    %jmp T_13.34;
T_13.28 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000291819183d0_0, 0, 4;
    %jmp T_13.34;
T_13.29 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000291819183d0_0, 0, 4;
    %jmp T_13.34;
T_13.30 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000291819183d0_0, 0, 4;
    %jmp T_13.34;
T_13.31 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000291819183d0_0, 0, 4;
    %jmp T_13.34;
T_13.32 ;
    %load/vec4 v0000029181919f50_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_13.35, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_13.36, 8;
T_13.35 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_13.36, 8;
 ; End of false expr.
    %blend;
T_13.36;
    %store/vec4 v00000291819183d0_0, 0, 4;
    %jmp T_13.34;
T_13.34 ;
    %pop/vec4 1;
    %jmp T_13.10;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029181919550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029181918ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029181919af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029181918830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819195f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181919d70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000291819183d0_0, 0, 4;
    %jmp T_13.10;
T_13.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181919550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181918ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819195f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181919af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029181918830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181919d70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000291819183d0_0, 0, 4;
    %jmp T_13.10;
T_13.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181919550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181918ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819195f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181919af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181918830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029181919d70_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000291819183d0_0, 0, 4;
    %jmp T_13.10;
T_13.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029181919550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181918ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819195f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181919af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181918830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181919d70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000291819183d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029181918b50_0, 0, 1;
    %jmp T_13.10;
T_13.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029181919550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181918ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819195f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181919af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029181918830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181919d70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000291819183d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029181918b50_0, 0, 1;
    %jmp T_13.10;
T_13.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029181919550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181918ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819195f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181919af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029181918830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181919d70_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000291819183d0_0, 0, 4;
    %jmp T_13.10;
T_13.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029181919550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181918ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819195f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181919af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029181918830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029181919d70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000291819183d0_0, 0, 4;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000029181988430;
T_14 ;
    %wait E_00000291818b8c30;
    %load/vec4 v000002918193ad60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029181936850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029181936030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029181935d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819376b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029181935b30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819360d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000029181936170_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000029181936c10_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0000029181935ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029181935c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819367b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029181935f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819374d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029181935950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029181936490_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000029181935770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029181935a90_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000002918193b6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029181936850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029181936030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029181935d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819376b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029181935b30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819360d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000029181936170_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000029181936c10_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0000029181935ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029181935c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819367b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029181935f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819374d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029181935950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029181936490_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000029181935770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029181935a90_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0000029181936e90_0;
    %assign/vec4 v0000029181936850_0, 0;
    %load/vec4 v0000029181936df0_0;
    %assign/vec4 v0000029181936030_0, 0;
    %load/vec4 v0000029181937890_0;
    %assign/vec4 v0000029181935d10_0, 0;
    %load/vec4 v0000029181937750_0;
    %assign/vec4 v00000291819376b0_0, 0;
    %load/vec4 v0000029181937390_0;
    %assign/vec4 v0000029181935b30_0, 0;
    %load/vec4 v000002918193a4a0_0;
    %assign/vec4 v00000291819360d0_0, 0;
    %load/vec4 v000002918193a9a0_0;
    %assign/vec4 v0000029181936170_0, 0;
    %load/vec4 v0000029181937610_0;
    %assign/vec4 v0000029181936c10_0, 0;
    %load/vec4 v0000029181936350_0;
    %assign/vec4 v0000029181935ef0_0, 0;
    %load/vec4 v0000029181937250_0;
    %assign/vec4 v0000029181935c70_0, 0;
    %load/vec4 v00000291819363f0_0;
    %assign/vec4 v00000291819367b0_0, 0;
    %load/vec4 v000002918193a400_0;
    %assign/vec4 v0000029181935f90_0, 0;
    %load/vec4 v00000291819362b0_0;
    %assign/vec4 v00000291819374d0_0, 0;
    %load/vec4 v0000029181936a30_0;
    %assign/vec4 v0000029181935950_0, 0;
    %load/vec4 v0000029181936210_0;
    %assign/vec4 v0000029181936490_0, 0;
    %load/vec4 v00000291819368f0_0;
    %assign/vec4 v0000029181935770_0, 0;
    %load/vec4 v0000029181936d50_0;
    %assign/vec4 v0000029181935a90_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002918192a540;
T_15 ;
    %wait E_00000291818b9a30;
    %load/vec4 v0000029181934510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0000029181934fb0_0, 0, 32;
    %jmp T_15.12;
T_15.0 ;
    %load/vec4 v0000029181933bb0_0;
    %load/vec4 v0000029181934a10_0;
    %add;
    %store/vec4 v0000029181934fb0_0, 0, 32;
    %jmp T_15.12;
T_15.1 ;
    %load/vec4 v0000029181933bb0_0;
    %load/vec4 v0000029181934a10_0;
    %sub;
    %store/vec4 v0000029181934fb0_0, 0, 32;
    %jmp T_15.12;
T_15.2 ;
    %load/vec4 v0000029181933bb0_0;
    %load/vec4 v0000029181934a10_0;
    %and;
    %store/vec4 v0000029181934fb0_0, 0, 32;
    %jmp T_15.12;
T_15.3 ;
    %load/vec4 v0000029181933bb0_0;
    %load/vec4 v0000029181934a10_0;
    %or;
    %store/vec4 v0000029181934fb0_0, 0, 32;
    %jmp T_15.12;
T_15.4 ;
    %load/vec4 v0000029181933bb0_0;
    %load/vec4 v0000029181934a10_0;
    %xor;
    %store/vec4 v0000029181934fb0_0, 0, 32;
    %jmp T_15.12;
T_15.5 ;
    %load/vec4 v0000029181933bb0_0;
    %load/vec4 v0000029181934a10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000029181934fb0_0, 0, 32;
    %jmp T_15.12;
T_15.6 ;
    %load/vec4 v0000029181933bb0_0;
    %load/vec4 v0000029181934a10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000029181934fb0_0, 0, 32;
    %jmp T_15.12;
T_15.7 ;
    %load/vec4 v0000029181933bb0_0;
    %load/vec4 v0000029181934a10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000029181934fb0_0, 0, 32;
    %jmp T_15.12;
T_15.8 ;
    %load/vec4 v0000029181933bb0_0;
    %load/vec4 v0000029181934a10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.14, 8;
T_15.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.14, 8;
 ; End of false expr.
    %blend;
T_15.14;
    %store/vec4 v0000029181934fb0_0, 0, 32;
    %jmp T_15.12;
T_15.9 ;
    %load/vec4 v0000029181933bb0_0;
    %load/vec4 v0000029181934a10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_15.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.16, 8;
T_15.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.16, 8;
 ; End of false expr.
    %blend;
T_15.16;
    %store/vec4 v0000029181934fb0_0, 0, 32;
    %jmp T_15.12;
T_15.10 ;
    %load/vec4 v0000029181934a10_0;
    %store/vec4 v0000029181934fb0_0, 0, 32;
    %jmp T_15.12;
T_15.12 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000002918192b030;
T_16 ;
    %wait E_00000291818b8c30;
    %load/vec4 v0000029181937110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819388d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819381f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029181938330_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000029181939190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029181938fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029181938290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029181938830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029181938790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029181938e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029181938d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029181938a10_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000029181935590_0;
    %assign/vec4 v00000291819388d0_0, 0;
    %load/vec4 v0000029181937f70_0;
    %assign/vec4 v00000291819381f0_0, 0;
    %load/vec4 v0000029181938f10_0;
    %assign/vec4 v0000029181938330_0, 0;
    %load/vec4 v0000029181937570_0;
    %assign/vec4 v0000029181939190_0, 0;
    %load/vec4 v0000029181935db0_0;
    %assign/vec4 v0000029181938fb0_0, 0;
    %load/vec4 v0000029181936670_0;
    %assign/vec4 v0000029181938290_0, 0;
    %load/vec4 v0000029181937bb0_0;
    %assign/vec4 v0000029181938830_0, 0;
    %load/vec4 v0000029181937930_0;
    %assign/vec4 v0000029181938790_0, 0;
    %load/vec4 v0000029181937430_0;
    %assign/vec4 v0000029181938e70_0, 0;
    %load/vec4 v0000029181939230_0;
    %assign/vec4 v0000029181938d30_0, 0;
    %load/vec4 v00000291819383d0_0;
    %assign/vec4 v0000029181938a10_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002918192b030;
T_17 ;
    %wait E_00000291818b8df0;
    %load/vec4 v0000029181937110_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_17.4, 11;
    %load/vec4 v00000291819379d0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_17.3, 10;
    %load/vec4 v0000029181937cf0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v0000029181937570_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %vpi_call/w 12 150 "$display", "[EX dbg] t=%0t A=%0d B=%0d (rs2=%0d imm=%0d sel=%0b fwd_b=%0b) -> result=%0d", $time, v0000029181938dd0_0, v00000291819385b0_0, v0000029181936cb0_0, v00000291819371b0_0, v0000029181937cf0_0, v0000029181938b50_0, v0000029181937f70_0 {0 0 0};
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000002918192ad10;
T_18 ;
    %wait E_00000291818b8c30;
    %load/vec4 v0000029181934830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819340b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029181933b10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819341f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000029181934f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029181933a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029181934d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029181934650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029181934bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029181933ed0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000029181934970_0;
    %assign/vec4 v00000291819340b0_0, 0;
    %load/vec4 v0000029181934e70_0;
    %assign/vec4 v0000029181933b10_0, 0;
    %load/vec4 v00000291819343d0_0;
    %assign/vec4 v00000291819341f0_0, 0;
    %load/vec4 v0000029181934330_0;
    %assign/vec4 v0000029181934f10_0, 0;
    %load/vec4 v00000291819336b0_0;
    %assign/vec4 v0000029181933a70_0, 0;
    %load/vec4 v00000291819339d0_0;
    %assign/vec4 v0000029181934d30_0, 0;
    %load/vec4 v00000291819337f0_0;
    %assign/vec4 v0000029181934650_0, 0;
    %load/vec4 v0000029181933e30_0;
    %assign/vec4 v0000029181934bf0_0, 0;
    %load/vec4 v0000029181934b50_0;
    %assign/vec4 v0000029181933ed0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000029181989ec0;
T_19 ;
    %wait E_00000291818b8c30;
    %load/vec4 v000002918193a5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819395a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002918193b940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002918193a180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002918193bc60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002918193b3a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002918193a360_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002918193b8a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002918193ba80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002918193a220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002918193b1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029181939780_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000029181939fa0_0;
    %assign/vec4 v00000291819395a0_0, 0;
    %load/vec4 v0000029181939820_0;
    %assign/vec4 v000002918193b940_0, 0;
    %load/vec4 v000002918193ae00_0;
    %assign/vec4 v000002918193a180_0, 0;
    %load/vec4 v000002918193b260_0;
    %assign/vec4 v000002918193bc60_0, 0;
    %load/vec4 v0000029181939fa0_0;
    %assign/vec4 v000002918193b3a0_0, 0;
    %load/vec4 v0000029181939f00_0;
    %assign/vec4 v000002918193a360_0, 0;
    %load/vec4 v000002918193b800_0;
    %assign/vec4 v000002918193b8a0_0, 0;
    %load/vec4 v0000029181939640_0;
    %assign/vec4 v000002918193ba80_0, 0;
    %load/vec4 v0000029181939e60_0;
    %assign/vec4 v000002918193a220_0, 0;
    %load/vec4 v000002918193a7c0_0;
    %assign/vec4 v000002918193b1c0_0, 0;
    %load/vec4 v000002918193b440_0;
    %assign/vec4 v0000029181939780_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00000291819885c0;
T_20 ;
    %wait E_00000291818b8c30;
    %load/vec4 v000002918193afe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029181939aa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002918193b080_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002918193a2c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029181939c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002918193a040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029181939b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002918193b120_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002918193aea0_0;
    %assign/vec4 v0000029181939aa0_0, 0;
    %load/vec4 v0000029181939a00_0;
    %assign/vec4 v000002918193b080_0, 0;
    %load/vec4 v0000029181939960_0;
    %assign/vec4 v000002918193a2c0_0, 0;
    %load/vec4 v00000291819398c0_0;
    %assign/vec4 v0000029181939c80_0, 0;
    %load/vec4 v000002918193b300_0;
    %assign/vec4 v000002918193a040_0, 0;
    %load/vec4 v000002918193af40_0;
    %assign/vec4 v0000029181939b40_0, 0;
    %load/vec4 v0000029181939d20_0;
    %assign/vec4 v000002918193b120_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000029181988110;
T_21 ;
    %wait E_00000291818b8df0;
    %load/vec4 v000002918193d100_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_21.3, 10;
    %load/vec4 v000002918193cd40_0;
    %and;
T_21.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.2, 9;
    %load/vec4 v000002918193acc0_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v000002918193cb60_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.4, 8;
    %pushi/vec4 1885547316, 0, 32; draw_string_vec4
    %jmp/1 T_21.5, 8;
T_21.4 ; End of true expr.
    %load/vec4 v000002918193ab80_0;
    %flag_set/vec4 9;
    %jmp/0 T_21.6, 9;
    %pushi/vec4 7169389, 0, 32; draw_string_vec4
    %jmp/1 T_21.7, 9;
T_21.6 ; End of true expr.
    %pushi/vec4 6384757, 0, 32; draw_string_vec4
    %jmp/0 T_21.7, 9;
 ; End of false expr.
    %blend;
T_21.7;
    %jmp/0 T_21.5, 8;
 ; End of false expr.
    %blend;
T_21.5;
    %vpi_call/w 24 45 "$display", "[WB dbg] t=%0t write x3=%0d (src=%s)", $time, v000002918193c3e0_0, S<0,vec4,u32> {1 0 0};
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000029181989d30;
T_22 ;
    %wait E_00000291818ba670;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000029181936f30_0, 0, 2;
    %load/vec4 v00000291819358b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_22.3, 10;
    %load/vec4 v0000029181935810_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_22.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.2, 9;
    %load/vec4 v0000029181935810_0;
    %load/vec4 v0000029181936710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000029181936f30_0, 0, 2;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v00000291819365d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_22.7, 10;
    %load/vec4 v00000291819377f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_22.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.6, 9;
    %load/vec4 v00000291819377f0_0;
    %load/vec4 v0000029181936710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000029181936f30_0, 0, 2;
T_22.4 ;
T_22.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000291819359f0_0, 0, 2;
    %load/vec4 v00000291819358b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_22.11, 10;
    %load/vec4 v0000029181935810_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_22.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.10, 9;
    %load/vec4 v0000029181935810_0;
    %load/vec4 v0000029181936530_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000291819359f0_0, 0, 2;
    %jmp T_22.9;
T_22.8 ;
    %load/vec4 v00000291819365d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_22.15, 10;
    %load/vec4 v00000291819377f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_22.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.14, 9;
    %load/vec4 v00000291819377f0_0;
    %load/vec4 v0000029181936530_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000291819359f0_0, 0, 2;
T_22.12 ;
T_22.9 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000291819a2470;
T_23 ;
    %wait E_00000291818b8df0;
    %load/vec4 v00000291819a6bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819a6a10_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v00000291819a74b0_0;
    %assign/vec4 v00000291819a6a10_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_00000291819a38c0;
T_24 ;
    %wait E_00000291818b8c30;
    %load/vec4 v00000291819a6290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v00000291819a6830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819a5f70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819a5250_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v00000291819a68d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v00000291819a66f0_0;
    %assign/vec4 v00000291819a6830_0, 0;
    %load/vec4 v00000291819a61f0_0;
    %assign/vec4 v00000291819a5f70_0, 0;
    %load/vec4 v00000291819a60b0_0;
    %assign/vec4 v00000291819a5250_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000029181988c00;
T_25 ;
    %wait E_00000291818b8c30;
    %load/vec4 v000002918199fc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000291819a0630_0, 0, 32;
T_25.2 ;
    %load/vec4 v00000291819a0630_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000291819a0630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000291819a03b0, 0, 4;
    %load/vec4 v00000291819a0630_0;
    %addi 1, 0, 32;
    %store/vec4 v00000291819a0630_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v00000291819a06d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.6, 9;
    %load/vec4 v000002918199e510_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_25.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v000002918199efb0_0;
    %load/vec4 v000002918199e510_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000291819a03b0, 0, 4;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000029181989560;
T_26 ;
    %wait E_00000291818b9cb0;
    %load/vec4 v000002918199d0c0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002918199dac0_0, 0, 32;
    %jmp T_26.9;
T_26.0 ;
    %load/vec4 v000002918199d340_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002918199d340_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002918199dac0_0, 0, 32;
    %jmp T_26.9;
T_26.1 ;
    %load/vec4 v000002918199d340_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002918199d340_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002918199dac0_0, 0, 32;
    %jmp T_26.9;
T_26.2 ;
    %load/vec4 v000002918199d340_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002918199d340_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002918199dac0_0, 0, 32;
    %jmp T_26.9;
T_26.3 ;
    %load/vec4 v000002918199d340_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002918199d340_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002918199d340_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002918199dac0_0, 0, 32;
    %jmp T_26.9;
T_26.4 ;
    %load/vec4 v000002918199d340_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v000002918199d340_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002918199d340_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002918199d340_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002918199d340_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002918199dac0_0, 0, 32;
    %jmp T_26.9;
T_26.5 ;
    %load/vec4 v000002918199d340_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000002918199dac0_0, 0, 32;
    %jmp T_26.9;
T_26.6 ;
    %load/vec4 v000002918199d340_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000002918199dac0_0, 0, 32;
    %jmp T_26.9;
T_26.7 ;
    %load/vec4 v000002918199d340_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v000002918199d340_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002918199d340_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002918199d340_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002918199d340_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002918199dac0_0, 0, 32;
    %jmp T_26.9;
T_26.9 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000029181988750;
T_27 ;
    %wait E_00000291818baab0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199d2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199d8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199cbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199cd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199ca80_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002918199cb20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199cda0_0, 0, 1;
    %load/vec4 v000002918199d700_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %jmp T_27.10;
T_27.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002918199d2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199cd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199cbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199d8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199ca80_0, 0, 1;
    %load/vec4 v000002918199d160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_27.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_27.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_27.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_27.18, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002918199cb20_0, 0, 4;
    %jmp T_27.20;
T_27.11 ;
    %load/vec4 v000002918199d5c0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_27.21, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_27.22, 8;
T_27.21 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_27.22, 8;
 ; End of false expr.
    %blend;
T_27.22;
    %store/vec4 v000002918199cb20_0, 0, 4;
    %jmp T_27.20;
T_27.12 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002918199cb20_0, 0, 4;
    %jmp T_27.20;
T_27.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002918199cb20_0, 0, 4;
    %jmp T_27.20;
T_27.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002918199cb20_0, 0, 4;
    %jmp T_27.20;
T_27.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002918199cb20_0, 0, 4;
    %jmp T_27.20;
T_27.16 ;
    %load/vec4 v000002918199d5c0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_27.23, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_27.24, 8;
T_27.23 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_27.24, 8;
 ; End of false expr.
    %blend;
T_27.24;
    %store/vec4 v000002918199cb20_0, 0, 4;
    %jmp T_27.20;
T_27.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002918199cb20_0, 0, 4;
    %jmp T_27.20;
T_27.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002918199cb20_0, 0, 4;
    %jmp T_27.20;
T_27.20 ;
    %pop/vec4 1;
    %jmp T_27.10;
T_27.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002918199d2a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002918199cd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199cbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199d8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199ca80_0, 0, 1;
    %load/vec4 v000002918199d160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_27.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_27.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_27.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_27.32, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002918199cb20_0, 0, 4;
    %jmp T_27.34;
T_27.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002918199cb20_0, 0, 4;
    %jmp T_27.34;
T_27.26 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002918199cb20_0, 0, 4;
    %jmp T_27.34;
T_27.27 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002918199cb20_0, 0, 4;
    %jmp T_27.34;
T_27.28 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002918199cb20_0, 0, 4;
    %jmp T_27.34;
T_27.29 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002918199cb20_0, 0, 4;
    %jmp T_27.34;
T_27.30 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002918199cb20_0, 0, 4;
    %jmp T_27.34;
T_27.31 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002918199cb20_0, 0, 4;
    %jmp T_27.34;
T_27.32 ;
    %load/vec4 v000002918199d5c0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_27.35, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_27.36, 8;
T_27.35 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_27.36, 8;
 ; End of false expr.
    %blend;
T_27.36;
    %store/vec4 v000002918199cb20_0, 0, 4;
    %jmp T_27.34;
T_27.34 ;
    %pop/vec4 1;
    %jmp T_27.10;
T_27.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002918199d2a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002918199d8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002918199cbc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002918199cd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199ca80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002918199cb20_0, 0, 4;
    %jmp T_27.10;
T_27.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199d2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199d8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002918199da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199cbc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002918199cd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199ca80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002918199cb20_0, 0, 4;
    %jmp T_27.10;
T_27.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199d2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199d8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199cbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199cd00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002918199ca80_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002918199cb20_0, 0, 4;
    %jmp T_27.10;
T_27.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002918199d2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199d8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199cbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199cd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199ca80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002918199cb20_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002918199cda0_0, 0, 1;
    %jmp T_27.10;
T_27.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002918199d2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199d8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199cbc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002918199cd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199ca80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002918199cb20_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002918199cda0_0, 0, 1;
    %jmp T_27.10;
T_27.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002918199d2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199d8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199cbc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002918199cd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199ca80_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000002918199cb20_0, 0, 4;
    %jmp T_27.10;
T_27.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002918199d2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199d8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199cbc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002918199cd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002918199ca80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002918199cb20_0, 0, 4;
    %jmp T_27.10;
T_27.10 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_00000291819a3d70;
T_28 ;
    %wait E_00000291818b8c30;
    %load/vec4 v00000291819a5cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819a6790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819a5890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819a6650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819a5bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819a6510_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819a4850_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819a51b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819a5ed0_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v00000291819a48f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a5b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a4ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a54d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a5110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a5570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a4670_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000291819a5e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a6330_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v00000291819a4350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819a6790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819a5890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819a6650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819a5bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819a6510_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819a4850_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819a51b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819a5ed0_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v00000291819a48f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a5b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a4ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a54d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a5110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a5570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a4670_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000291819a5e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a6330_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v00000291819a65b0_0;
    %assign/vec4 v00000291819a6790_0, 0;
    %load/vec4 v00000291819a5390_0;
    %assign/vec4 v00000291819a5890_0, 0;
    %load/vec4 v00000291819a4c10_0;
    %assign/vec4 v00000291819a6650_0, 0;
    %load/vec4 v00000291819a5430_0;
    %assign/vec4 v00000291819a5bb0_0, 0;
    %load/vec4 v00000291819a6010_0;
    %assign/vec4 v00000291819a6510_0, 0;
    %load/vec4 v00000291819a43f0_0;
    %assign/vec4 v00000291819a4850_0, 0;
    %load/vec4 v00000291819a5d90_0;
    %assign/vec4 v00000291819a51b0_0, 0;
    %load/vec4 v00000291819a59d0_0;
    %assign/vec4 v00000291819a5ed0_0, 0;
    %load/vec4 v00000291819a4210_0;
    %assign/vec4 v00000291819a48f0_0, 0;
    %load/vec4 v00000291819a57f0_0;
    %assign/vec4 v00000291819a5b10_0, 0;
    %load/vec4 v00000291819a56b0_0;
    %assign/vec4 v00000291819a4ad0_0, 0;
    %load/vec4 v00000291819a5750_0;
    %assign/vec4 v00000291819a54d0_0, 0;
    %load/vec4 v00000291819a4fd0_0;
    %assign/vec4 v00000291819a5110_0, 0;
    %load/vec4 v00000291819a5c50_0;
    %assign/vec4 v00000291819a5570_0, 0;
    %load/vec4 v00000291819a5610_0;
    %assign/vec4 v00000291819a4670_0, 0;
    %load/vec4 v00000291819a6150_0;
    %assign/vec4 v00000291819a5e30_0, 0;
    %load/vec4 v00000291819a5070_0;
    %assign/vec4 v00000291819a6330_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000029181989a10;
T_29 ;
    %wait E_00000291818ba5f0;
    %load/vec4 v00000291819a1490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_29.10, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v00000291819a1530_0, 0, 32;
    %jmp T_29.12;
T_29.0 ;
    %load/vec4 v00000291819a13f0_0;
    %load/vec4 v00000291819a1850_0;
    %add;
    %store/vec4 v00000291819a1530_0, 0, 32;
    %jmp T_29.12;
T_29.1 ;
    %load/vec4 v00000291819a13f0_0;
    %load/vec4 v00000291819a1850_0;
    %sub;
    %store/vec4 v00000291819a1530_0, 0, 32;
    %jmp T_29.12;
T_29.2 ;
    %load/vec4 v00000291819a13f0_0;
    %load/vec4 v00000291819a1850_0;
    %and;
    %store/vec4 v00000291819a1530_0, 0, 32;
    %jmp T_29.12;
T_29.3 ;
    %load/vec4 v00000291819a13f0_0;
    %load/vec4 v00000291819a1850_0;
    %or;
    %store/vec4 v00000291819a1530_0, 0, 32;
    %jmp T_29.12;
T_29.4 ;
    %load/vec4 v00000291819a13f0_0;
    %load/vec4 v00000291819a1850_0;
    %xor;
    %store/vec4 v00000291819a1530_0, 0, 32;
    %jmp T_29.12;
T_29.5 ;
    %load/vec4 v00000291819a13f0_0;
    %load/vec4 v00000291819a1850_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000291819a1530_0, 0, 32;
    %jmp T_29.12;
T_29.6 ;
    %load/vec4 v00000291819a13f0_0;
    %load/vec4 v00000291819a1850_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000291819a1530_0, 0, 32;
    %jmp T_29.12;
T_29.7 ;
    %load/vec4 v00000291819a13f0_0;
    %load/vec4 v00000291819a1850_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v00000291819a1530_0, 0, 32;
    %jmp T_29.12;
T_29.8 ;
    %load/vec4 v00000291819a13f0_0;
    %load/vec4 v00000291819a1850_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_29.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_29.14, 8;
T_29.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_29.14, 8;
 ; End of false expr.
    %blend;
T_29.14;
    %store/vec4 v00000291819a1530_0, 0, 32;
    %jmp T_29.12;
T_29.9 ;
    %load/vec4 v00000291819a13f0_0;
    %load/vec4 v00000291819a1850_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_29.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_29.16, 8;
T_29.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_29.16, 8;
 ; End of false expr.
    %blend;
T_29.16;
    %store/vec4 v00000291819a1530_0, 0, 32;
    %jmp T_29.12;
T_29.10 ;
    %load/vec4 v00000291819a1850_0;
    %store/vec4 v00000291819a1530_0, 0, 32;
    %jmp T_29.12;
T_29.12 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_00000291819896f0;
T_30 ;
    %wait E_00000291818b8c30;
    %load/vec4 v00000291819a9490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819ab830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819aa2f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819a95d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819ab650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a92b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a9670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a9ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a9cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819aa930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a9e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819ab3d0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v00000291819ab470_0;
    %assign/vec4 v00000291819ab830_0, 0;
    %load/vec4 v00000291819ab5b0_0;
    %assign/vec4 v00000291819aa2f0_0, 0;
    %load/vec4 v00000291819a9a30_0;
    %assign/vec4 v00000291819a95d0_0, 0;
    %load/vec4 v00000291819a9c10_0;
    %assign/vec4 v00000291819ab650_0, 0;
    %load/vec4 v00000291819a9d50_0;
    %assign/vec4 v00000291819a92b0_0, 0;
    %load/vec4 v00000291819ab790_0;
    %assign/vec4 v00000291819a9670_0, 0;
    %load/vec4 v00000291819a9350_0;
    %assign/vec4 v00000291819a9ad0_0, 0;
    %load/vec4 v00000291819aaa70_0;
    %assign/vec4 v00000291819a9cb0_0, 0;
    %load/vec4 v00000291819aa070_0;
    %assign/vec4 v00000291819aa930_0, 0;
    %load/vec4 v00000291819a9170_0;
    %assign/vec4 v00000291819a9e90_0, 0;
    %load/vec4 v00000291819aaf70_0;
    %assign/vec4 v00000291819ab3d0_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_00000291819896f0;
T_31 ;
    %wait E_00000291818b8df0;
    %load/vec4 v00000291819a9490_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_31.4, 11;
    %load/vec4 v00000291819ab0b0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_31.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_31.3, 10;
    %load/vec4 v00000291819ab150_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_31.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.2, 9;
    %load/vec4 v00000291819a9c10_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_31.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %vpi_call/w 12 150 "$display", "[EX dbg] t=%0t A=%0d B=%0d (rs2=%0d imm=%0d sel=%0b fwd_b=%0b) -> result=%0d", $time, v00000291819aa9d0_0, v00000291819aa4d0_0, v00000291819a9210_0, v00000291819a9b70_0, v00000291819ab150_0, v00000291819ab010_0, v00000291819ab5b0_0 {0 0 0};
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000029181988d90;
T_32 ;
    %wait E_00000291818b8c30;
    %load/vec4 v00000291819a1350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819a1a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819a0c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819a1170_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819a0d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a1f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a12b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a0db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a10d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a1210_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v00000291819a0b30_0;
    %assign/vec4 v00000291819a1a30_0, 0;
    %load/vec4 v00000291819a0a90_0;
    %assign/vec4 v00000291819a0c70_0, 0;
    %load/vec4 v00000291819a0f90_0;
    %assign/vec4 v00000291819a1170_0, 0;
    %load/vec4 v00000291819a17b0_0;
    %assign/vec4 v00000291819a0d10_0, 0;
    %load/vec4 v00000291819a0ef0_0;
    %assign/vec4 v00000291819a1f30_0, 0;
    %load/vec4 v00000291819a0950_0;
    %assign/vec4 v00000291819a12b0_0, 0;
    %load/vec4 v00000291819a0bd0_0;
    %assign/vec4 v00000291819a0db0_0, 0;
    %load/vec4 v00000291819a1df0_0;
    %assign/vec4 v00000291819a10d0_0, 0;
    %load/vec4 v00000291819a1030_0;
    %assign/vec4 v00000291819a1210_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_00000291819a2150;
T_33 ;
    %wait E_00000291818b8c30;
    %load/vec4 v00000291819a6b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819a4990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819a45d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a4490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a47b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819a6470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819a4f30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819a4e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819a4d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a7af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a4cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a90d0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v00000291819a63d0_0;
    %assign/vec4 v00000291819a4990_0, 0;
    %load/vec4 v00000291819a8770_0;
    %assign/vec4 v00000291819a45d0_0, 0;
    %load/vec4 v00000291819a4530_0;
    %assign/vec4 v00000291819a4490_0, 0;
    %load/vec4 v00000291819a4a30_0;
    %assign/vec4 v00000291819a47b0_0, 0;
    %load/vec4 v00000291819a63d0_0;
    %assign/vec4 v00000291819a6470_0, 0;
    %load/vec4 v00000291819a42b0_0;
    %assign/vec4 v00000291819a4f30_0, 0;
    %load/vec4 v00000291819a4df0_0;
    %assign/vec4 v00000291819a4e90_0, 0;
    %load/vec4 v00000291819a4b70_0;
    %assign/vec4 v00000291819a4d50_0, 0;
    %load/vec4 v00000291819a52f0_0;
    %assign/vec4 v00000291819a7af0_0, 0;
    %load/vec4 v00000291819a4710_0;
    %assign/vec4 v00000291819a4cb0_0, 0;
    %load/vec4 v00000291819a8950_0;
    %assign/vec4 v00000291819a90d0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_00000291819a2790;
T_34 ;
    %wait E_00000291818b8c30;
    %load/vec4 v00000291819a7d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819a7eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819a8a90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819a79b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819a7370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a8450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a7410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819a7e10_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v00000291819a8d10_0;
    %assign/vec4 v00000291819a7eb0_0, 0;
    %load/vec4 v00000291819a7910_0;
    %assign/vec4 v00000291819a8a90_0, 0;
    %load/vec4 v00000291819a8090_0;
    %assign/vec4 v00000291819a79b0_0, 0;
    %load/vec4 v00000291819a7230_0;
    %assign/vec4 v00000291819a7370_0, 0;
    %load/vec4 v00000291819a6970_0;
    %assign/vec4 v00000291819a8450_0, 0;
    %load/vec4 v00000291819a89f0_0;
    %assign/vec4 v00000291819a7410_0, 0;
    %load/vec4 v00000291819a8e50_0;
    %assign/vec4 v00000291819a7e10_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_00000291819a2c40;
T_35 ;
    %wait E_00000291818b8df0;
    %load/vec4 v00000291819a7f50_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_35.3, 10;
    %load/vec4 v00000291819a86d0_0;
    %and;
T_35.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.2, 9;
    %load/vec4 v00000291819a7c30_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v00000291819a8630_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.4, 8;
    %pushi/vec4 1885547316, 0, 32; draw_string_vec4
    %jmp/1 T_35.5, 8;
T_35.4 ; End of true expr.
    %load/vec4 v00000291819a7b90_0;
    %flag_set/vec4 9;
    %jmp/0 T_35.6, 9;
    %pushi/vec4 7169389, 0, 32; draw_string_vec4
    %jmp/1 T_35.7, 9;
T_35.6 ; End of true expr.
    %pushi/vec4 6384757, 0, 32; draw_string_vec4
    %jmp/0 T_35.7, 9;
 ; End of false expr.
    %blend;
T_35.7;
    %jmp/0 T_35.5, 8;
 ; End of false expr.
    %blend;
T_35.5;
    %vpi_call/w 24 45 "$display", "[WB dbg] t=%0t write x3=%0d (src=%s)", $time, v00000291819a6dd0_0, S<0,vec4,u32> {1 0 0};
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_00000291819a2ab0;
T_36 ;
    %wait E_00000291818baa70;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000291819abe70_0, 0, 2;
    %load/vec4 v00000291819ab970_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_36.3, 10;
    %load/vec4 v00000291819abfb0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_36.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.2, 9;
    %load/vec4 v00000291819abfb0_0;
    %load/vec4 v00000291819abc90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000291819abe70_0, 0, 2;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v00000291819abab0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_36.7, 10;
    %load/vec4 v00000291819aba10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_36.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.6, 9;
    %load/vec4 v00000291819aba10_0;
    %load/vec4 v00000291819abc90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000291819abe70_0, 0, 2;
T_36.4 ;
T_36.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000291819abf10_0, 0, 2;
    %load/vec4 v00000291819ab970_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_36.11, 10;
    %load/vec4 v00000291819abfb0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_36.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.10, 9;
    %load/vec4 v00000291819abfb0_0;
    %load/vec4 v00000291819abdd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000291819abf10_0, 0, 2;
    %jmp T_36.9;
T_36.8 ;
    %load/vec4 v00000291819abab0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_36.15, 10;
    %load/vec4 v00000291819aba10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_36.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.14, 9;
    %load/vec4 v00000291819aba10_0;
    %load/vec4 v00000291819abdd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000291819abf10_0, 0, 2;
T_36.12 ;
T_36.9 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_00000291819b9900;
T_37 ;
    %wait E_00000291818b8df0;
    %load/vec4 v00000291819bbab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819bb970_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v00000291819ba750_0;
    %assign/vec4 v00000291819bb970_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_00000291819b8c80;
T_38 ;
    %wait E_00000291818b8c30;
    %load/vec4 v00000291819c1370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v00000291819bfa70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819c1050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819bf7f0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v00000291819c12d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v00000291819c1230_0;
    %assign/vec4 v00000291819bfa70_0, 0;
    %load/vec4 v00000291819c00b0_0;
    %assign/vec4 v00000291819c1050_0, 0;
    %load/vec4 v00000291819c0a10_0;
    %assign/vec4 v00000291819bf7f0_0, 0;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_00000291819a3410;
T_39 ;
    %wait E_00000291818b8c30;
    %load/vec4 v00000291819b3750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000291819b40b0_0, 0, 32;
T_39.2 ;
    %load/vec4 v00000291819b40b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_39.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000291819b40b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000291819b43d0, 0, 4;
    %load/vec4 v00000291819b40b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000291819b40b0_0, 0, 32;
    %jmp T_39.2;
T_39.3 ;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v00000291819b4790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_39.6, 9;
    %load/vec4 v00000291819b3a70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_39.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.4, 8;
    %load/vec4 v00000291819b46f0_0;
    %load/vec4 v00000291819b3a70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000291819b43d0, 0, 4;
T_39.4 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_00000291819a30f0;
T_40 ;
    %wait E_00000291818bb1b0;
    %load/vec4 v00000291819b2df0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000291819b3b10_0, 0, 32;
    %jmp T_40.9;
T_40.0 ;
    %load/vec4 v00000291819b34d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000291819b34d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000291819b3b10_0, 0, 32;
    %jmp T_40.9;
T_40.1 ;
    %load/vec4 v00000291819b34d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000291819b34d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000291819b3b10_0, 0, 32;
    %jmp T_40.9;
T_40.2 ;
    %load/vec4 v00000291819b34d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000291819b34d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000291819b3b10_0, 0, 32;
    %jmp T_40.9;
T_40.3 ;
    %load/vec4 v00000291819b34d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000291819b34d0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000291819b34d0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000291819b3b10_0, 0, 32;
    %jmp T_40.9;
T_40.4 ;
    %load/vec4 v00000291819b34d0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v00000291819b34d0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000291819b34d0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000291819b34d0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000291819b34d0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000291819b3b10_0, 0, 32;
    %jmp T_40.9;
T_40.5 ;
    %load/vec4 v00000291819b34d0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v00000291819b3b10_0, 0, 32;
    %jmp T_40.9;
T_40.6 ;
    %load/vec4 v00000291819b34d0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v00000291819b3b10_0, 0, 32;
    %jmp T_40.9;
T_40.7 ;
    %load/vec4 v00000291819b34d0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v00000291819b34d0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000291819b34d0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000291819b34d0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000291819b34d0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000291819b3b10_0, 0, 32;
    %jmp T_40.9;
T_40.9 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_00000291819a2f60;
T_41 ;
    %wait E_00000291818bb930;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b2990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b3390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b50f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b4f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b4e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b4150_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000291819b5050_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b45b0_0, 0, 1;
    %load/vec4 v00000291819b4fb0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %jmp T_41.10;
T_41.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819b2990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b4e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b4f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b3390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b50f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b4150_0, 0, 1;
    %load/vec4 v00000291819b2a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_41.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_41.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_41.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_41.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_41.18, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000291819b5050_0, 0, 4;
    %jmp T_41.20;
T_41.11 ;
    %load/vec4 v00000291819b3930_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_41.21, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_41.22, 8;
T_41.21 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_41.22, 8;
 ; End of false expr.
    %blend;
T_41.22;
    %store/vec4 v00000291819b5050_0, 0, 4;
    %jmp T_41.20;
T_41.12 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000291819b5050_0, 0, 4;
    %jmp T_41.20;
T_41.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000291819b5050_0, 0, 4;
    %jmp T_41.20;
T_41.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000291819b5050_0, 0, 4;
    %jmp T_41.20;
T_41.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000291819b5050_0, 0, 4;
    %jmp T_41.20;
T_41.16 ;
    %load/vec4 v00000291819b3930_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_41.23, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_41.24, 8;
T_41.23 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_41.24, 8;
 ; End of false expr.
    %blend;
T_41.24;
    %store/vec4 v00000291819b5050_0, 0, 4;
    %jmp T_41.20;
T_41.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000291819b5050_0, 0, 4;
    %jmp T_41.20;
T_41.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000291819b5050_0, 0, 4;
    %jmp T_41.20;
T_41.20 ;
    %pop/vec4 1;
    %jmp T_41.10;
T_41.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819b2990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819b4e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b4f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b3390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b50f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b4150_0, 0, 1;
    %load/vec4 v00000291819b2a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_41.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_41.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_41.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_41.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_41.32, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000291819b5050_0, 0, 4;
    %jmp T_41.34;
T_41.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000291819b5050_0, 0, 4;
    %jmp T_41.34;
T_41.26 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000291819b5050_0, 0, 4;
    %jmp T_41.34;
T_41.27 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000291819b5050_0, 0, 4;
    %jmp T_41.34;
T_41.28 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000291819b5050_0, 0, 4;
    %jmp T_41.34;
T_41.29 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000291819b5050_0, 0, 4;
    %jmp T_41.34;
T_41.30 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000291819b5050_0, 0, 4;
    %jmp T_41.34;
T_41.31 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000291819b5050_0, 0, 4;
    %jmp T_41.34;
T_41.32 ;
    %load/vec4 v00000291819b3930_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_41.35, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_41.36, 8;
T_41.35 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_41.36, 8;
 ; End of false expr.
    %blend;
T_41.36;
    %store/vec4 v00000291819b5050_0, 0, 4;
    %jmp T_41.34;
T_41.34 ;
    %pop/vec4 1;
    %jmp T_41.10;
T_41.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819b2990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819b3390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819b4f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819b4e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b50f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b4150_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000291819b5050_0, 0, 4;
    %jmp T_41.10;
T_41.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b2990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b3390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819b50f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b4f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819b4e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b4150_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000291819b5050_0, 0, 4;
    %jmp T_41.10;
T_41.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b2990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b3390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b50f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b4f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b4e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819b4150_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000291819b5050_0, 0, 4;
    %jmp T_41.10;
T_41.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819b2990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b3390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b50f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b4f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b4e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b4150_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000291819b5050_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819b45b0_0, 0, 1;
    %jmp T_41.10;
T_41.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819b2990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b3390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b50f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b4f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819b4e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b4150_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000291819b5050_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819b45b0_0, 0, 1;
    %jmp T_41.10;
T_41.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819b2990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b3390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b50f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b4f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819b4e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b4150_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000291819b5050_0, 0, 4;
    %jmp T_41.10;
T_41.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819b2990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b3390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b50f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b4f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819b4e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819b4150_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000291819b5050_0, 0, 4;
    %jmp T_41.10;
T_41.10 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_00000291819b87d0;
T_42 ;
    %wait E_00000291818b8c30;
    %load/vec4 v00000291819c0790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819c0650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819c08d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819c0330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819bf6b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819bf610_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819bf250_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819c0dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819c0c90_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v00000291819c1910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819c05b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819bf890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819c1190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819bf1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819c1870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819c0ab0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000291819bfc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819bfe30_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v00000291819bf570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819c0650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819c08d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819c0330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819bf6b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819bf610_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819bf250_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819c0dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819c0c90_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v00000291819c1910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819c05b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819bf890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819c1190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819bf1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819c1870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819c0ab0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000291819bfc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819bfe30_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v00000291819bf750_0;
    %assign/vec4 v00000291819c0650_0, 0;
    %load/vec4 v00000291819bf430_0;
    %assign/vec4 v00000291819c08d0_0, 0;
    %load/vec4 v00000291819c0b50_0;
    %assign/vec4 v00000291819c0330_0, 0;
    %load/vec4 v00000291819bfbb0_0;
    %assign/vec4 v00000291819bf6b0_0, 0;
    %load/vec4 v00000291819c0f10_0;
    %assign/vec4 v00000291819bf610_0, 0;
    %load/vec4 v00000291819c06f0_0;
    %assign/vec4 v00000291819bf250_0, 0;
    %load/vec4 v00000291819c0bf0_0;
    %assign/vec4 v00000291819c0dd0_0, 0;
    %load/vec4 v00000291819bf930_0;
    %assign/vec4 v00000291819c0c90_0, 0;
    %load/vec4 v00000291819c0fb0_0;
    %assign/vec4 v00000291819c1910_0, 0;
    %load/vec4 v00000291819bf9d0_0;
    %assign/vec4 v00000291819c05b0_0, 0;
    %load/vec4 v00000291819bf390_0;
    %assign/vec4 v00000291819bf890_0, 0;
    %load/vec4 v00000291819bf4d0_0;
    %assign/vec4 v00000291819c1190_0, 0;
    %load/vec4 v00000291819bf2f0_0;
    %assign/vec4 v00000291819bf1b0_0, 0;
    %load/vec4 v00000291819c14b0_0;
    %assign/vec4 v00000291819c1870_0, 0;
    %load/vec4 v00000291819bfb10_0;
    %assign/vec4 v00000291819c0ab0_0, 0;
    %load/vec4 v00000291819bfcf0_0;
    %assign/vec4 v00000291819bfc50_0, 0;
    %load/vec4 v00000291819c1550_0;
    %assign/vec4 v00000291819bfe30_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_00000291819b9a90;
T_43 ;
    %wait E_00000291818bb4b0;
    %load/vec4 v00000291819b7cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_43.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_43.10, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v00000291819b7fd0_0, 0, 32;
    %jmp T_43.12;
T_43.0 ;
    %load/vec4 v00000291819b7df0_0;
    %load/vec4 v00000291819b7a30_0;
    %add;
    %store/vec4 v00000291819b7fd0_0, 0, 32;
    %jmp T_43.12;
T_43.1 ;
    %load/vec4 v00000291819b7df0_0;
    %load/vec4 v00000291819b7a30_0;
    %sub;
    %store/vec4 v00000291819b7fd0_0, 0, 32;
    %jmp T_43.12;
T_43.2 ;
    %load/vec4 v00000291819b7df0_0;
    %load/vec4 v00000291819b7a30_0;
    %and;
    %store/vec4 v00000291819b7fd0_0, 0, 32;
    %jmp T_43.12;
T_43.3 ;
    %load/vec4 v00000291819b7df0_0;
    %load/vec4 v00000291819b7a30_0;
    %or;
    %store/vec4 v00000291819b7fd0_0, 0, 32;
    %jmp T_43.12;
T_43.4 ;
    %load/vec4 v00000291819b7df0_0;
    %load/vec4 v00000291819b7a30_0;
    %xor;
    %store/vec4 v00000291819b7fd0_0, 0, 32;
    %jmp T_43.12;
T_43.5 ;
    %load/vec4 v00000291819b7df0_0;
    %load/vec4 v00000291819b7a30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000291819b7fd0_0, 0, 32;
    %jmp T_43.12;
T_43.6 ;
    %load/vec4 v00000291819b7df0_0;
    %load/vec4 v00000291819b7a30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000291819b7fd0_0, 0, 32;
    %jmp T_43.12;
T_43.7 ;
    %load/vec4 v00000291819b7df0_0;
    %load/vec4 v00000291819b7a30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v00000291819b7fd0_0, 0, 32;
    %jmp T_43.12;
T_43.8 ;
    %load/vec4 v00000291819b7df0_0;
    %load/vec4 v00000291819b7a30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_43.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_43.14, 8;
T_43.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_43.14, 8;
 ; End of false expr.
    %blend;
T_43.14;
    %store/vec4 v00000291819b7fd0_0, 0, 32;
    %jmp T_43.12;
T_43.9 ;
    %load/vec4 v00000291819b7df0_0;
    %load/vec4 v00000291819b7a30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_43.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_43.16, 8;
T_43.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_43.16, 8;
 ; End of false expr.
    %blend;
T_43.16;
    %store/vec4 v00000291819b7fd0_0, 0, 32;
    %jmp T_43.12;
T_43.10 ;
    %load/vec4 v00000291819b7a30_0;
    %store/vec4 v00000291819b7fd0_0, 0, 32;
    %jmp T_43.12;
T_43.12 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_00000291819a3a50;
T_44 ;
    %wait E_00000291818b8c30;
    %load/vec4 v00000291819be850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819bc9b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819be030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819bcff0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819bea30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819bd770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819be990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819bca50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819bee90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819beb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819befd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819be210_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v00000291819bd590_0;
    %assign/vec4 v00000291819bc9b0_0, 0;
    %load/vec4 v00000291819bdef0_0;
    %assign/vec4 v00000291819be030_0, 0;
    %load/vec4 v00000291819be530_0;
    %assign/vec4 v00000291819bcff0_0, 0;
    %load/vec4 v00000291819bddb0_0;
    %assign/vec4 v00000291819bea30_0, 0;
    %load/vec4 v00000291819be3f0_0;
    %assign/vec4 v00000291819bd770_0, 0;
    %load/vec4 v00000291819bd3b0_0;
    %assign/vec4 v00000291819be990_0, 0;
    %load/vec4 v00000291819be5d0_0;
    %assign/vec4 v00000291819bca50_0, 0;
    %load/vec4 v00000291819bd310_0;
    %assign/vec4 v00000291819bee90_0, 0;
    %load/vec4 v00000291819be670_0;
    %assign/vec4 v00000291819beb70_0, 0;
    %load/vec4 v00000291819bead0_0;
    %assign/vec4 v00000291819befd0_0, 0;
    %load/vec4 v00000291819bcaf0_0;
    %assign/vec4 v00000291819be210_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_00000291819a3a50;
T_45 ;
    %wait E_00000291818b8df0;
    %load/vec4 v00000291819be850_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_45.4, 11;
    %load/vec4 v00000291819bd130_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_45.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_45.3, 10;
    %load/vec4 v00000291819bd450_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_45.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_45.2, 9;
    %load/vec4 v00000291819bddb0_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_45.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %vpi_call/w 12 150 "$display", "[EX dbg] t=%0t A=%0d B=%0d (rs2=%0d imm=%0d sel=%0b fwd_b=%0b) -> result=%0d", $time, v00000291819bcd70_0, v00000291819bd810_0, v00000291819bd9f0_0, v00000291819bd1d0_0, v00000291819bd450_0, v00000291819be2b0_0, v00000291819bdef0_0 {0 0 0};
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_00000291819a2600;
T_46 ;
    %wait E_00000291818b8c30;
    %load/vec4 v00000291819b7b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819b6e50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819b66d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819b70d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819b6f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819b6770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819b6950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819b7030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819b6810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819b7210_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v00000291819b73f0_0;
    %assign/vec4 v00000291819b6e50_0, 0;
    %load/vec4 v00000291819b59b0_0;
    %assign/vec4 v00000291819b66d0_0, 0;
    %load/vec4 v00000291819b7710_0;
    %assign/vec4 v00000291819b70d0_0, 0;
    %load/vec4 v00000291819b5ff0_0;
    %assign/vec4 v00000291819b6f90_0, 0;
    %load/vec4 v00000291819b72b0_0;
    %assign/vec4 v00000291819b6770_0, 0;
    %load/vec4 v00000291819b5eb0_0;
    %assign/vec4 v00000291819b6950_0, 0;
    %load/vec4 v00000291819b6090_0;
    %assign/vec4 v00000291819b7030_0, 0;
    %load/vec4 v00000291819b5e10_0;
    %assign/vec4 v00000291819b6810_0, 0;
    %load/vec4 v00000291819b6630_0;
    %assign/vec4 v00000291819b7210_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_00000291819b9c20;
T_47 ;
    %wait E_00000291818b8c30;
    %load/vec4 v00000291819bc730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819c0290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819c1c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819c19b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819c1eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819c1410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819ba390_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819c1ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819c1cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819ba570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819c1e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819bb470_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v00000291819c0150_0;
    %assign/vec4 v00000291819c0290_0, 0;
    %load/vec4 v00000291819ba7f0_0;
    %assign/vec4 v00000291819c1c30_0, 0;
    %load/vec4 v00000291819c1af0_0;
    %assign/vec4 v00000291819c19b0_0, 0;
    %load/vec4 v00000291819c1a50_0;
    %assign/vec4 v00000291819c1eb0_0, 0;
    %load/vec4 v00000291819c0150_0;
    %assign/vec4 v00000291819c1410_0, 0;
    %load/vec4 v00000291819c2090_0;
    %assign/vec4 v00000291819ba390_0, 0;
    %load/vec4 v00000291819c1f50_0;
    %assign/vec4 v00000291819c1ff0_0, 0;
    %load/vec4 v00000291819c1b90_0;
    %assign/vec4 v00000291819c1cd0_0, 0;
    %load/vec4 v00000291819ba1b0_0;
    %assign/vec4 v00000291819ba570_0, 0;
    %load/vec4 v00000291819c1d70_0;
    %assign/vec4 v00000291819c1e10_0, 0;
    %load/vec4 v00000291819bb0b0_0;
    %assign/vec4 v00000291819bb470_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_00000291819b9130;
T_48 ;
    %wait E_00000291818b8c30;
    %load/vec4 v00000291819ba610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819bc7d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819ba2f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819bacf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819ba430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819bb8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819bc230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819bc410_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v00000291819bc4b0_0;
    %assign/vec4 v00000291819bc7d0_0, 0;
    %load/vec4 v00000291819ba9d0_0;
    %assign/vec4 v00000291819ba2f0_0, 0;
    %load/vec4 v00000291819bc190_0;
    %assign/vec4 v00000291819bacf0_0, 0;
    %load/vec4 v00000291819bc910_0;
    %assign/vec4 v00000291819ba430_0, 0;
    %load/vec4 v00000291819bb150_0;
    %assign/vec4 v00000291819bb8d0_0, 0;
    %load/vec4 v00000291819bc5f0_0;
    %assign/vec4 v00000291819bc230_0, 0;
    %load/vec4 v00000291819ba250_0;
    %assign/vec4 v00000291819bc410_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_00000291819b92c0;
T_49 ;
    %wait E_00000291818b8df0;
    %load/vec4 v00000291819bc370_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_49.3, 10;
    %load/vec4 v00000291819ba930_0;
    %and;
T_49.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_49.2, 9;
    %load/vec4 v00000291819bbdd0_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_49.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v00000291819baa70_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.4, 8;
    %pushi/vec4 1885547316, 0, 32; draw_string_vec4
    %jmp/1 T_49.5, 8;
T_49.4 ; End of true expr.
    %load/vec4 v00000291819ba6b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_49.6, 9;
    %pushi/vec4 7169389, 0, 32; draw_string_vec4
    %jmp/1 T_49.7, 9;
T_49.6 ; End of true expr.
    %pushi/vec4 6384757, 0, 32; draw_string_vec4
    %jmp/0 T_49.7, 9;
 ; End of false expr.
    %blend;
T_49.7;
    %jmp/0 T_49.5, 8;
 ; End of false expr.
    %blend;
T_49.5;
    %vpi_call/w 24 45 "$display", "[WB dbg] t=%0t write x3=%0d (src=%s)", $time, v00000291819baed0_0, S<0,vec4,u32> {1 0 0};
T_49.0 ;
    %jmp T_49;
    .thread T_49;
    .scope S_00000291819b8190;
T_50 ;
    %wait E_00000291818bb4f0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000291819c15f0_0, 0, 2;
    %load/vec4 v00000291819c0510_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_50.3, 10;
    %load/vec4 v00000291819c10f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_50.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_50.2, 9;
    %load/vec4 v00000291819c10f0_0;
    %load/vec4 v00000291819c1730_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_50.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000291819c15f0_0, 0, 2;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v00000291819bff70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_50.7, 10;
    %load/vec4 v00000291819c17d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_50.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_50.6, 9;
    %load/vec4 v00000291819c17d0_0;
    %load/vec4 v00000291819c1730_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_50.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000291819c15f0_0, 0, 2;
T_50.4 ;
T_50.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000291819c1690_0, 0, 2;
    %load/vec4 v00000291819c0510_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_50.11, 10;
    %load/vec4 v00000291819c10f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_50.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_50.10, 9;
    %load/vec4 v00000291819c10f0_0;
    %load/vec4 v00000291819bfed0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_50.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000291819c1690_0, 0, 2;
    %jmp T_50.9;
T_50.8 ;
    %load/vec4 v00000291819bff70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_50.15, 10;
    %load/vec4 v00000291819c17d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_50.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_50.14, 9;
    %load/vec4 v00000291819c17d0_0;
    %load/vec4 v00000291819bfed0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_50.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000291819c1690_0, 0, 2;
T_50.12 ;
T_50.9 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_00000291819dcae0;
T_51 ;
    %wait E_00000291818b8df0;
    %load/vec4 v00000291819e7450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819e5330_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v00000291819e65f0_0;
    %assign/vec4 v00000291819e5330_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_00000291819db9b0;
T_52 ;
    %wait E_00000291818b8c30;
    %load/vec4 v00000291819e4890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v00000291819e3710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819e4750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819e4cf0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v00000291819e3a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v00000291819e37b0_0;
    %assign/vec4 v00000291819e3710_0, 0;
    %load/vec4 v00000291819e38f0_0;
    %assign/vec4 v00000291819e4750_0, 0;
    %load/vec4 v00000291819e3850_0;
    %assign/vec4 v00000291819e4cf0_0, 0;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_00000291819b95e0;
T_53 ;
    %wait E_00000291818b8c30;
    %load/vec4 v00000291819ce230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000291819cdab0_0, 0, 32;
T_53.2 ;
    %load/vec4 v00000291819cdab0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_53.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000291819cdab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000291819ce0f0, 0, 4;
    %load/vec4 v00000291819cdab0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000291819cdab0_0, 0, 32;
    %jmp T_53.2;
T_53.3 ;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v00000291819cddd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.6, 9;
    %load/vec4 v00000291819ce9b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_53.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %load/vec4 v00000291819cea50_0;
    %load/vec4 v00000291819ce9b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000291819ce0f0, 0, 4;
T_53.4 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_00000291819b9770;
T_54 ;
    %wait E_00000291818bae70;
    %load/vec4 v00000291819cf450_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_54.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_54.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_54.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_54.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_54.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_54.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_54.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_54.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000291819cdb50_0, 0, 32;
    %jmp T_54.9;
T_54.0 ;
    %load/vec4 v00000291819cd790_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000291819cd790_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000291819cdb50_0, 0, 32;
    %jmp T_54.9;
T_54.1 ;
    %load/vec4 v00000291819cd790_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000291819cd790_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000291819cdb50_0, 0, 32;
    %jmp T_54.9;
T_54.2 ;
    %load/vec4 v00000291819cd790_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000291819cd790_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000291819cdb50_0, 0, 32;
    %jmp T_54.9;
T_54.3 ;
    %load/vec4 v00000291819cd790_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000291819cd790_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000291819cd790_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000291819cdb50_0, 0, 32;
    %jmp T_54.9;
T_54.4 ;
    %load/vec4 v00000291819cd790_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v00000291819cd790_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000291819cd790_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000291819cd790_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000291819cd790_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000291819cdb50_0, 0, 32;
    %jmp T_54.9;
T_54.5 ;
    %load/vec4 v00000291819cd790_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v00000291819cdb50_0, 0, 32;
    %jmp T_54.9;
T_54.6 ;
    %load/vec4 v00000291819cd790_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v00000291819cdb50_0, 0, 32;
    %jmp T_54.9;
T_54.7 ;
    %load/vec4 v00000291819cd790_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v00000291819cd790_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000291819cd790_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000291819cd790_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000291819cd790_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000291819cdb50_0, 0, 32;
    %jmp T_54.9;
T_54.9 ;
    %pop/vec4 1;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_00000291819b8e10;
T_55 ;
    %wait E_00000291818bafb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cd1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cef50_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000291819cf6d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cd6f0_0, 0, 1;
    %load/vec4 v00000291819cec30_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_55.8, 6;
    %jmp T_55.10;
T_55.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819cd1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cef50_0, 0, 1;
    %load/vec4 v00000291819ce190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_55.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_55.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_55.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_55.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_55.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_55.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_55.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_55.18, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000291819cf6d0_0, 0, 4;
    %jmp T_55.20;
T_55.11 ;
    %load/vec4 v00000291819cd650_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_55.21, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_55.22, 8;
T_55.21 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_55.22, 8;
 ; End of false expr.
    %blend;
T_55.22;
    %store/vec4 v00000291819cf6d0_0, 0, 4;
    %jmp T_55.20;
T_55.12 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000291819cf6d0_0, 0, 4;
    %jmp T_55.20;
T_55.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000291819cf6d0_0, 0, 4;
    %jmp T_55.20;
T_55.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000291819cf6d0_0, 0, 4;
    %jmp T_55.20;
T_55.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000291819cf6d0_0, 0, 4;
    %jmp T_55.20;
T_55.16 ;
    %load/vec4 v00000291819cd650_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_55.23, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_55.24, 8;
T_55.23 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_55.24, 8;
 ; End of false expr.
    %blend;
T_55.24;
    %store/vec4 v00000291819cf6d0_0, 0, 4;
    %jmp T_55.20;
T_55.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000291819cf6d0_0, 0, 4;
    %jmp T_55.20;
T_55.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000291819cf6d0_0, 0, 4;
    %jmp T_55.20;
T_55.20 ;
    %pop/vec4 1;
    %jmp T_55.10;
T_55.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819cd1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819cf4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cef50_0, 0, 1;
    %load/vec4 v00000291819ce190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_55.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_55.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_55.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_55.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_55.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_55.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_55.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_55.32, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000291819cf6d0_0, 0, 4;
    %jmp T_55.34;
T_55.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000291819cf6d0_0, 0, 4;
    %jmp T_55.34;
T_55.26 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000291819cf6d0_0, 0, 4;
    %jmp T_55.34;
T_55.27 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000291819cf6d0_0, 0, 4;
    %jmp T_55.34;
T_55.28 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000291819cf6d0_0, 0, 4;
    %jmp T_55.34;
T_55.29 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000291819cf6d0_0, 0, 4;
    %jmp T_55.34;
T_55.30 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000291819cf6d0_0, 0, 4;
    %jmp T_55.34;
T_55.31 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000291819cf6d0_0, 0, 4;
    %jmp T_55.34;
T_55.32 ;
    %load/vec4 v00000291819cd650_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_55.35, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_55.36, 8;
T_55.35 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_55.36, 8;
 ; End of false expr.
    %blend;
T_55.36;
    %store/vec4 v00000291819cf6d0_0, 0, 4;
    %jmp T_55.34;
T_55.34 ;
    %pop/vec4 1;
    %jmp T_55.10;
T_55.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819cd1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819cf590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819cf090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819cf4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cef50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000291819cf6d0_0, 0, 4;
    %jmp T_55.10;
T_55.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cd1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819cf130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819cf4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cef50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000291819cf6d0_0, 0, 4;
    %jmp T_55.10;
T_55.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cd1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf4f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819cef50_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000291819cf6d0_0, 0, 4;
    %jmp T_55.10;
T_55.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819cd1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cef50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000291819cf6d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819cd6f0_0, 0, 1;
    %jmp T_55.10;
T_55.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819cd1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819cf4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cef50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000291819cf6d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819cd6f0_0, 0, 1;
    %jmp T_55.10;
T_55.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819cd1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819cf4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cef50_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000291819cf6d0_0, 0, 4;
    %jmp T_55.10;
T_55.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819cd1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cf090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819cf4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819cef50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000291819cf6d0_0, 0, 4;
    %jmp T_55.10;
T_55.10 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_00000291819db500;
T_56 ;
    %wait E_00000291818b8c30;
    %load/vec4 v00000291819e3fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819e33f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819e3d50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819e4a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819e4d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819e42f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819e2d10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819e4430_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819e3990_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v00000291819e4c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819e4570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819e3f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819e2b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819e4250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819e4110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819e4390_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000291819e5010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819e3b70_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v00000291819e32b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819e33f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819e3d50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819e4a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819e4d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819e42f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819e2d10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819e4430_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819e3990_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v00000291819e4c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819e4570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819e3f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819e2b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819e4250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819e4110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819e4390_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000291819e5010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819e3b70_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %load/vec4 v00000291819e4bb0_0;
    %assign/vec4 v00000291819e33f0_0, 0;
    %load/vec4 v00000291819e30d0_0;
    %assign/vec4 v00000291819e3d50_0, 0;
    %load/vec4 v00000291819e3c10_0;
    %assign/vec4 v00000291819e4a70_0, 0;
    %load/vec4 v00000291819e46b0_0;
    %assign/vec4 v00000291819e4d90_0, 0;
    %load/vec4 v00000291819e2c70_0;
    %assign/vec4 v00000291819e42f0_0, 0;
    %load/vec4 v00000291819e3e90_0;
    %assign/vec4 v00000291819e2d10_0, 0;
    %load/vec4 v00000291819e4930_0;
    %assign/vec4 v00000291819e4430_0, 0;
    %load/vec4 v00000291819e4610_0;
    %assign/vec4 v00000291819e3990_0, 0;
    %load/vec4 v00000291819e2db0_0;
    %assign/vec4 v00000291819e4c50_0, 0;
    %load/vec4 v00000291819e3030_0;
    %assign/vec4 v00000291819e4570_0, 0;
    %load/vec4 v00000291819e3170_0;
    %assign/vec4 v00000291819e3f30_0, 0;
    %load/vec4 v00000291819e3210_0;
    %assign/vec4 v00000291819e2b30_0, 0;
    %load/vec4 v00000291819e3350_0;
    %assign/vec4 v00000291819e4250_0, 0;
    %load/vec4 v00000291819e4b10_0;
    %assign/vec4 v00000291819e4110_0, 0;
    %load/vec4 v00000291819e44d0_0;
    %assign/vec4 v00000291819e4390_0, 0;
    %load/vec4 v00000291819e3df0_0;
    %assign/vec4 v00000291819e5010_0, 0;
    %load/vec4 v00000291819e4e30_0;
    %assign/vec4 v00000291819e3b70_0, 0;
T_56.3 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_00000291819dc310;
T_57 ;
    %wait E_00000291818bb530;
    %load/vec4 v00000291819d2790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_57.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_57.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_57.10, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v00000291819d2330_0, 0, 32;
    %jmp T_57.12;
T_57.0 ;
    %load/vec4 v00000291819d26f0_0;
    %load/vec4 v00000291819d25b0_0;
    %add;
    %store/vec4 v00000291819d2330_0, 0, 32;
    %jmp T_57.12;
T_57.1 ;
    %load/vec4 v00000291819d26f0_0;
    %load/vec4 v00000291819d25b0_0;
    %sub;
    %store/vec4 v00000291819d2330_0, 0, 32;
    %jmp T_57.12;
T_57.2 ;
    %load/vec4 v00000291819d26f0_0;
    %load/vec4 v00000291819d25b0_0;
    %and;
    %store/vec4 v00000291819d2330_0, 0, 32;
    %jmp T_57.12;
T_57.3 ;
    %load/vec4 v00000291819d26f0_0;
    %load/vec4 v00000291819d25b0_0;
    %or;
    %store/vec4 v00000291819d2330_0, 0, 32;
    %jmp T_57.12;
T_57.4 ;
    %load/vec4 v00000291819d26f0_0;
    %load/vec4 v00000291819d25b0_0;
    %xor;
    %store/vec4 v00000291819d2330_0, 0, 32;
    %jmp T_57.12;
T_57.5 ;
    %load/vec4 v00000291819d26f0_0;
    %load/vec4 v00000291819d25b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000291819d2330_0, 0, 32;
    %jmp T_57.12;
T_57.6 ;
    %load/vec4 v00000291819d26f0_0;
    %load/vec4 v00000291819d25b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000291819d2330_0, 0, 32;
    %jmp T_57.12;
T_57.7 ;
    %load/vec4 v00000291819d26f0_0;
    %load/vec4 v00000291819d25b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v00000291819d2330_0, 0, 32;
    %jmp T_57.12;
T_57.8 ;
    %load/vec4 v00000291819d26f0_0;
    %load/vec4 v00000291819d25b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_57.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_57.14, 8;
T_57.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_57.14, 8;
 ; End of false expr.
    %blend;
T_57.14;
    %store/vec4 v00000291819d2330_0, 0, 32;
    %jmp T_57.12;
T_57.9 ;
    %load/vec4 v00000291819d26f0_0;
    %load/vec4 v00000291819d25b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_57.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_57.16, 8;
T_57.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_57.16, 8;
 ; End of false expr.
    %blend;
T_57.16;
    %store/vec4 v00000291819d2330_0, 0, 32;
    %jmp T_57.12;
T_57.10 ;
    %load/vec4 v00000291819d25b0_0;
    %store/vec4 v00000291819d2330_0, 0, 32;
    %jmp T_57.12;
T_57.12 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_00000291819dc180;
T_58 ;
    %wait E_00000291818b8c30;
    %load/vec4 v00000291819e12d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819e2950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819e1f50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819e0a10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819e06f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819e0fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819e0330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819e0f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819e19b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819e0790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819e1ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819e0e70_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v00000291819e2810_0;
    %assign/vec4 v00000291819e2950_0, 0;
    %load/vec4 v00000291819e1050_0;
    %assign/vec4 v00000291819e1f50_0, 0;
    %load/vec4 v00000291819e21d0_0;
    %assign/vec4 v00000291819e0a10_0, 0;
    %load/vec4 v00000291819e10f0_0;
    %assign/vec4 v00000291819e06f0_0, 0;
    %load/vec4 v00000291819e1eb0_0;
    %assign/vec4 v00000291819e0fb0_0, 0;
    %load/vec4 v00000291819e1230_0;
    %assign/vec4 v00000291819e0330_0, 0;
    %load/vec4 v00000291819e1190_0;
    %assign/vec4 v00000291819e0f10_0, 0;
    %load/vec4 v00000291819e0bf0_0;
    %assign/vec4 v00000291819e19b0_0, 0;
    %load/vec4 v00000291819e01f0_0;
    %assign/vec4 v00000291819e0790_0, 0;
    %load/vec4 v00000291819e1910_0;
    %assign/vec4 v00000291819e1ff0_0, 0;
    %load/vec4 v00000291819e1af0_0;
    %assign/vec4 v00000291819e0e70_0, 0;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_00000291819dc180;
T_59 ;
    %wait E_00000291818b8df0;
    %load/vec4 v00000291819e12d0_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_59.4, 11;
    %load/vec4 v00000291819e1cd0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_59.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_59.3, 10;
    %load/vec4 v00000291819e0ab0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_59.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_59.2, 9;
    %load/vec4 v00000291819e10f0_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_59.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %vpi_call/w 12 150 "$display", "[EX dbg] t=%0t A=%0d B=%0d (rs2=%0d imm=%0d sel=%0b fwd_b=%0b) -> result=%0d", $time, v00000291819e2770_0, v00000291819e15f0_0, v00000291819e2450_0, v00000291819e0830_0, v00000291819e0ab0_0, v00000291819e1c30_0, v00000291819e1050_0 {0 0 0};
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_00000291819b9db0;
T_60 ;
    %wait E_00000291818b8c30;
    %load/vec4 v00000291819d21f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819d0df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819d0c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819d2650_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819d0e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819d1c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819d0ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819d1070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819d1cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819d2830_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v00000291819d0fd0_0;
    %assign/vec4 v00000291819d0df0_0, 0;
    %load/vec4 v00000291819d03f0_0;
    %assign/vec4 v00000291819d0c10_0, 0;
    %load/vec4 v00000291819d1bb0_0;
    %assign/vec4 v00000291819d2650_0, 0;
    %load/vec4 v00000291819d1930_0;
    %assign/vec4 v00000291819d0e90_0, 0;
    %load/vec4 v00000291819d0670_0;
    %assign/vec4 v00000291819d1c50_0, 0;
    %load/vec4 v00000291819d1890_0;
    %assign/vec4 v00000291819d0ad0_0, 0;
    %load/vec4 v00000291819d0850_0;
    %assign/vec4 v00000291819d1070_0, 0;
    %load/vec4 v00000291819d17f0_0;
    %assign/vec4 v00000291819d1cf0_0, 0;
    %load/vec4 v00000291819d08f0_0;
    %assign/vec4 v00000291819d2830_0, 0;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_00000291819dc7c0;
T_61 ;
    %wait E_00000291818b8c30;
    %load/vec4 v00000291819e6230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819e6eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819e7590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819e6050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819e6c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819e4070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819e6190_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819e6870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819e7770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819e7810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819e6a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819e7130_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v00000291819e3ad0_0;
    %assign/vec4 v00000291819e6eb0_0, 0;
    %load/vec4 v00000291819e73b0_0;
    %assign/vec4 v00000291819e7590_0, 0;
    %load/vec4 v00000291819e60f0_0;
    %assign/vec4 v00000291819e6050_0, 0;
    %load/vec4 v00000291819e62d0_0;
    %assign/vec4 v00000291819e6c30_0, 0;
    %load/vec4 v00000291819e3ad0_0;
    %assign/vec4 v00000291819e4070_0, 0;
    %load/vec4 v00000291819e6410_0;
    %assign/vec4 v00000291819e6190_0, 0;
    %load/vec4 v00000291819e7270_0;
    %assign/vec4 v00000291819e6870_0, 0;
    %load/vec4 v00000291819e67d0_0;
    %assign/vec4 v00000291819e7770_0, 0;
    %load/vec4 v00000291819e78b0_0;
    %assign/vec4 v00000291819e7810_0, 0;
    %load/vec4 v00000291819e6730_0;
    %assign/vec4 v00000291819e6a50_0, 0;
    %load/vec4 v00000291819e7630_0;
    %assign/vec4 v00000291819e7130_0, 0;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_00000291819db690;
T_62 ;
    %wait E_00000291818b8c30;
    %load/vec4 v00000291819e51f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819e71d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819e69b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000291819e76d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000291819e5b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819e5290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819e5830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291819e6d70_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v00000291819e7950_0;
    %assign/vec4 v00000291819e71d0_0, 0;
    %load/vec4 v00000291819e6cd0_0;
    %assign/vec4 v00000291819e69b0_0, 0;
    %load/vec4 v00000291819e55b0_0;
    %assign/vec4 v00000291819e76d0_0, 0;
    %load/vec4 v00000291819e5790_0;
    %assign/vec4 v00000291819e5b50_0, 0;
    %load/vec4 v00000291819e6370_0;
    %assign/vec4 v00000291819e5290_0, 0;
    %load/vec4 v00000291819e64b0_0;
    %assign/vec4 v00000291819e5830_0, 0;
    %load/vec4 v00000291819e6ff0_0;
    %assign/vec4 v00000291819e6d70_0, 0;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_00000291819dbcd0;
T_63 ;
    %wait E_00000291818b8df0;
    %load/vec4 v00000291819e6550_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_63.3, 10;
    %load/vec4 v00000291819e6690_0;
    %and;
T_63.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.2, 9;
    %load/vec4 v00000291819e6af0_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_63.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %load/vec4 v00000291819e5a10_0;
    %flag_set/vec4 8;
    %jmp/0 T_63.4, 8;
    %pushi/vec4 1885547316, 0, 32; draw_string_vec4
    %jmp/1 T_63.5, 8;
T_63.4 ; End of true expr.
    %load/vec4 v00000291819e5470_0;
    %flag_set/vec4 9;
    %jmp/0 T_63.6, 9;
    %pushi/vec4 7169389, 0, 32; draw_string_vec4
    %jmp/1 T_63.7, 9;
T_63.6 ; End of true expr.
    %pushi/vec4 6384757, 0, 32; draw_string_vec4
    %jmp/0 T_63.7, 9;
 ; End of false expr.
    %blend;
T_63.7;
    %jmp/0 T_63.5, 8;
 ; End of false expr.
    %blend;
T_63.5;
    %vpi_call/w 24 45 "$display", "[WB dbg] t=%0t write x3=%0d (src=%s)", $time, v00000291819e58d0_0, S<0,vec4,u32> {1 0 0};
T_63.0 ;
    %jmp T_63;
    .thread T_63;
    .scope S_00000291819dc630;
T_64 ;
    %wait E_00000291818bb270;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000291819e50b0_0, 0, 2;
    %load/vec4 v00000291819e2a90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_64.3, 10;
    %load/vec4 v00000291819e41b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_64.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.2, 9;
    %load/vec4 v00000291819e41b0_0;
    %load/vec4 v00000291819e47f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_64.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000291819e50b0_0, 0, 2;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v00000291819e2f90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_64.7, 10;
    %load/vec4 v00000291819e2ef0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_64.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.6, 9;
    %load/vec4 v00000291819e2ef0_0;
    %load/vec4 v00000291819e47f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_64.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000291819e50b0_0, 0, 2;
T_64.4 ;
T_64.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000291819e4ed0_0, 0, 2;
    %load/vec4 v00000291819e2a90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_64.11, 10;
    %load/vec4 v00000291819e41b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_64.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.10, 9;
    %load/vec4 v00000291819e41b0_0;
    %load/vec4 v00000291819e49d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_64.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000291819e4ed0_0, 0, 2;
    %jmp T_64.9;
T_64.8 ;
    %load/vec4 v00000291819e2f90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_64.15, 10;
    %load/vec4 v00000291819e2ef0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_64.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.14, 9;
    %load/vec4 v00000291819e2ef0_0;
    %load/vec4 v00000291819e49d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_64.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000291819e4ed0_0, 0, 2;
T_64.12 ;
T_64.9 ;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0000029181926fc0;
T_65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819df250_0, 0, 1;
T_65.0 ;
    %delay 5000, 0;
    %load/vec4 v00000291819df250_0;
    %inv;
    %store/vec4 v00000291819df250_0, 0, 1;
    %jmp T_65.0;
    %end;
    .thread T_65;
    .scope S_0000029181926fc0;
T_66 ;
    %vpi_call/w 3 40 "$dumpfile", P_00000291818b94f0 {0 0 0};
    %vpi_call/w 3 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002918191dfa0 {0 0 0};
    %end;
    .thread T_66;
    .scope S_0000029181926fc0;
T_67 ;
    %vpi_call/w 3 47 "$display", "T=0: Multi-Core Testbench Started." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291819de5d0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291819de5d0_0, 0, 1;
    %vpi_call/w 3 51 "$display", "T=20: Reset released." {0 0 0};
    %delay 250000, 0;
    %vpi_call/w 3 56 "$display", "T=270: Checking per-core results (distinct programs)..." {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002918186f9d0, 4;
    %store/vec4 v00000291819df4d0_0, 0, 32;
    %vpi_call/w 3 62 "$display", "Checking Fetch..." {0 0 0};
    %load/vec4 v000002918193b620_0;
    %store/vec4 v00000291819df7f0_0, 0, 32;
    %load/vec4 v00000291819df4d0_0;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_67.0, 4;
    %vpi_call/w 3 66 "$display", "Core 0 PASSED! (x3 = %0d, program0.txt)", v00000291819df4d0_0 {0 0 0};
    %jmp T_67.1;
T_67.0 ;
    %vpi_call/w 3 68 "$display", "Core 0 FAILED! (x3 = %0d, expected 15)", v00000291819df4d0_0 {0 0 0};
T_67.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000291819a03b0, 4;
    %store/vec4 v00000291819df610_0, 0, 32;
    %load/vec4 v00000291819df610_0;
    %cmpi/e 27, 0, 32;
    %jmp/0xz  T_67.2, 4;
    %vpi_call/w 3 73 "$display", "Core 1 PASSED! (x3 = %0d, program1.txt)", v00000291819df610_0 {0 0 0};
    %jmp T_67.3;
T_67.2 ;
    %vpi_call/w 3 75 "$display", "Core 1 FAILED! (x3 = %0d, expected 27)", v00000291819df610_0 {0 0 0};
T_67.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000291819b43d0, 4;
    %store/vec4 v00000291819ddbd0_0, 0, 32;
    %load/vec4 v00000291819ddbd0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_67.4, 4;
    %vpi_call/w 3 80 "$display", "Core 2 PASSED! (x3 = %0d, program2.txt)", v00000291819ddbd0_0 {0 0 0};
    %jmp T_67.5;
T_67.4 ;
    %vpi_call/w 3 82 "$display", "Core 2 FAILED! (x3 = %0d, expected 7)", v00000291819ddbd0_0 {0 0 0};
T_67.5 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000291819ce0f0, 4;
    %store/vec4 v00000291819ddb30_0, 0, 32;
    %load/vec4 v00000291819ddb30_0;
    %cmpi/e 42, 0, 32;
    %jmp/0xz  T_67.6, 4;
    %vpi_call/w 3 87 "$display", "Core 3 PASSED! (x3 = %0d, program3.txt)", v00000291819ddb30_0 {0 0 0};
    %jmp T_67.7;
T_67.6 ;
    %vpi_call/w 3 89 "$display", "Core 3 FAILED! (x3 = %0d, expected 42)", v00000291819ddb30_0 {0 0 0};
T_67.7 ;
    %vpi_call/w 3 91 "$display", "Simulation finished." {0 0 0};
    %vpi_call/w 3 92 "$finish" {0 0 0};
    %end;
    .thread T_67;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "-";
    "./multicore_tb.v";
    "./multicore_processor.v";
    "./riscv_core.v";
    "decode_stage/ins_decode.v";
    "decode_stage/control_unit.v";
    "decode_stage/hazard_unit.v";
    "decode_stage/imm_gen.v";
    "decode_stage/reg_file.v";
    "exec_stage/ex_ma.v";
    "exec_stage/ins_ex.v";
    "exec_stage/ex_alu.v";
    "exec_stage/ex_alu_src_mux.v";
    "exec_stage/branch_unit.v";
    "decode_stage/forward_mux.v";
    "fetch_stage/ins_fetch.v";
    "decode_stage/forwarding_unit.v";
    "exec_stage/id_ex_buffer.v";
    "decode_stage/if_id_buffer.v";
    "mem_stage/ins_mem.v";
    "write_stage/mem_wb_buffer.v";
    "fetch_stage/prog_counter.v";
    "write_stage/ins_wb.v";
    "memory/mem_controller.v";
    "fetch_stage/ins_memory.v";
