<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>gabriele97</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_beacon_watchdog_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">5e+07</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">5e+07</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>beacon_watchdog_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Mar 04 18:57:24 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:0348017c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:0348017c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_beacon_watchdog_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Mar 04 18:57:24 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:0348017c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>beacon_watchdog_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Mar 04 18:57:24 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:3d5b2fdf</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_beacon_watchdog_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Mar 04 18:57:24 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:3d5b2fdf</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Mar 04 18:57:24 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:0348017c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Mar 04 18:58:14 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:0348017c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>STATUS_STARTED</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>STATUS_ERROR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CONTROL_START</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CONTROL_STB</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/83ae/hdl/beacon_watchdog_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/83ae/hdl/top_beacon_watchdog.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/83ae/hdl/beacon_watchdog_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_beacon_watchdog_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/83ae/hdl/beacon_watchdog_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/83ae/hdl/top_beacon_watchdog.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/83ae/hdl/beacon_watchdog_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_beacon_watchdog_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/beacon_watchdog_v1_0/data/beacon_watchdog.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/beacon_watchdog_v1_0/data/beacon_watchdog.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/beacon_watchdog_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/beacon_watchdog_v1_0/src/beacon_watchdog.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/beacon_watchdog_v1_0/src/beacon_watchdog.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/beacon_watchdog_v1_0/src/beacon_watchdog_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_beacon_watchdog_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_beacon_watchdog_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_beacon_watchdog_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_beacon_watchdog_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_beacon_watchdog_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>A watchdog that expires when notice that the CPU is not working anymore through a beacon</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_beacon_watchdog_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>beacon_watchdog_v1.0</xilinx:displayName>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11d52f37_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38bcb02a_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d94d6ea_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f77aff4_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46f0a2f9_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67028b4d_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18d71402_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d845647_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f3f8621_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71f68700_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ec0faff_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d07b08e_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@220aa8d8_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fc37c2f_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cf8253_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b423a18_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33ca4f6e_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63d54274_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b16f024_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d45230d_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23841fd5_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f2b19ea_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64ca17e3_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c547416_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b42f2dc_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fd12b2_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@103b1374_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@551ab9b1_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2aef7353_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c39fde1_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67371374_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6927209b_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68eec15_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19e94661_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73c15647_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fb9a53c_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18c51287_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61064ec_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72f9194a_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@524b9ac3_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61514e32_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6417fafc_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a115382_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21c7d0a6_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64bee62a_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@720986f_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47f2768_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e9dbd2_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47355b09_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@384b65f8_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bd8bbfd_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d34e6bc_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77b3f2a7_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e3f0977_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c4cd23b_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c46213c_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@99acaa1_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20bb68b2_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b4c1d77_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31d79b9_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@288f4406_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@434504bb_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ee7300_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a32174f_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fc5c139_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4964ba0e_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33590331_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ec93beb_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50a2f9e9_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@690fb454_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cb764e4_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1694658d_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e9199c5_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@394506a8_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@700def51_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7863f417_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@577d886d_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@84719b6_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ce73ead_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56cdbf8c_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@533b5da3_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b091a6d_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61a51548_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70ace312_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b3a4293_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7705f3c6_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39a6ea53_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b5b029e_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@527dd82b_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62530ce3_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76a02208_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40f1cc81_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f972d17_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ef806d1_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78a35e56_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e5e68e7_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ea2abd6_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a9d0501_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@327930b3_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e93dc1c_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e233016_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b137bf8_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@126b141f_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cd84a80_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54ae3064_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d04151e_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43c58a2b_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2429af66_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50c7e8f9_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4dc3bde9_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e19f038_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7542e793_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18178998_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e297d6f_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e6e96e9_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b2af13_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cf71710_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f694d45_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d4d9aab_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48754774_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f63fb94_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5069e336_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14e539fe_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@443d99a7_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14eeba1f_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64edd465_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@774d5497_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@698da836_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a0cfa85_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c5dad05_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37c741c7_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@583f0d9b_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1dee389f_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@414eabef_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f340509_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@dc23261_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b89f0ef_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51a7fb07_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ad18e85_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1925781c_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@760161b6_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e817bd_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@210643f5_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12ac940e_ARCHIVE_LOCATION">/home/gabriele97/Repos/MasterThesis/projects/ip_beacon_watchdog/beacon_watchdog_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="de83e91d"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="8f625d1f"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="c118f382"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
