<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_G2_R_Req_ded3f100</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_G2_R_Req_ded3f100'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_G2_R_Req_ded3f100')">rsnoc_z_H_R_N_A_G2_R_Req_ded3f100</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.82</td>
<td class="s10 cl rt"><a href="mod2440.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2440.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2440.html#Toggle" > 79.30</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2440.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/rtl_regression_02_03_2023/gemini_ddr3_lpddr3/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/rtl_regression_02_03_2023/gemini_ddr3_lpddr3/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2440.html#inst_tag_246394"  onclick="showContent('inst_tag_246394')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Reqb</a></td>
<td class="s9 cl rt"> 93.41</td>
<td class="s10 cl rt"><a href="mod2440.html#inst_tag_246394_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2440.html#inst_tag_246394_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2440.html#inst_tag_246394_Toggle" > 73.63</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2440.html#inst_tag_246394_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2440.html#inst_tag_246391"  onclick="showContent('inst_tag_246391')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Reqb</a></td>
<td class="s9 cl rt"> 93.46</td>
<td class="s10 cl rt"><a href="mod2440.html#inst_tag_246391_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2440.html#inst_tag_246391_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2440.html#inst_tag_246391_Toggle" > 73.83</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2440.html#inst_tag_246391_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2440.html#inst_tag_246392"  onclick="showContent('inst_tag_246392')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Reqb</a></td>
<td class="s9 cl rt"> 93.60</td>
<td class="s10 cl rt"><a href="mod2440.html#inst_tag_246392_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2440.html#inst_tag_246392_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2440.html#inst_tag_246392_Toggle" > 74.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2440.html#inst_tag_246392_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2440.html#inst_tag_246393"  onclick="showContent('inst_tag_246393')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Reqb</a></td>
<td class="s9 cl rt"> 94.68</td>
<td class="s10 cl rt"><a href="mod2440.html#inst_tag_246393_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2440.html#inst_tag_246393_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2440.html#inst_tag_246393_Toggle" > 78.71</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2440.html#inst_tag_246393_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_246394'>
<hr>
<a name="inst_tag_246394"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_246394" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.41</td>
<td class="s10 cl rt"><a href="mod2440.html#inst_tag_246394_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2440.html#inst_tag_246394_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2440.html#inst_tag_246394_Toggle" > 73.63</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2440.html#inst_tag_246394_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.57</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 74.28</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 87.18</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.21</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td><a href="mod1916.html#inst_tag_182347" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1042.html#inst_tag_76476" id="tag_urg_inst_76476">Aap</a></td>
<td class="s8 cl rt"> 88.66</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.97</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1042.html#inst_tag_76477" id="tag_urg_inst_76477">Aap_0</a></td>
<td class="s8 cl rt"> 88.24</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2300.html#inst_tag_231529" id="tag_urg_inst_231529">Awp</a></td>
<td class="s9 cl rt"> 98.47</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.40</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod699.html#inst_tag_38983" id="tag_urg_inst_38983">ue</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_0.html#inst_tag_256368" id="tag_urg_inst_256368">ursrrrg</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_0.html#inst_tag_256367" id="tag_urg_inst_256367">ursrrrg398</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_0.html#inst_tag_256366" id="tag_urg_inst_256366">ursrrrg405</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1804.html#inst_tag_175390" id="tag_urg_inst_175390">usm</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_246391'>
<hr>
<a name="inst_tag_246391"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_246391" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.46</td>
<td class="s10 cl rt"><a href="mod2440.html#inst_tag_246391_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2440.html#inst_tag_246391_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2440.html#inst_tag_246391_Toggle" > 73.83</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2440.html#inst_tag_246391_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 74.44</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 87.23</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.35</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td><a href="mod1916.html#inst_tag_182344" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1042.html#inst_tag_76470" id="tag_urg_inst_76470">Aap</a></td>
<td class="s8 cl rt"> 88.52</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1042.html#inst_tag_76471" id="tag_urg_inst_76471">Aap_0</a></td>
<td class="s8 cl rt"> 88.52</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2300.html#inst_tag_231526" id="tag_urg_inst_231526">Awp</a></td>
<td class="s9 cl rt"> 98.47</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.40</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod699.html#inst_tag_38978" id="tag_urg_inst_38978">ue</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_0.html#inst_tag_256309" id="tag_urg_inst_256309">ursrrrg</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_0.html#inst_tag_256308" id="tag_urg_inst_256308">ursrrrg398</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_0.html#inst_tag_256307" id="tag_urg_inst_256307">ursrrrg405</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1804.html#inst_tag_175387" id="tag_urg_inst_175387">usm</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_246392'>
<hr>
<a name="inst_tag_246392"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_246392" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.60</td>
<td class="s10 cl rt"><a href="mod2440.html#inst_tag_246392_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2440.html#inst_tag_246392_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2440.html#inst_tag_246392_Toggle" > 74.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2440.html#inst_tag_246392_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.73</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 74.92</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 87.46</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 79.06</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td><a href="mod1916.html#inst_tag_182345" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1042.html#inst_tag_76472" id="tag_urg_inst_76472">Aap</a></td>
<td class="s8 cl rt"> 88.80</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.39</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1042.html#inst_tag_76473" id="tag_urg_inst_76473">Aap_0</a></td>
<td class="s8 cl rt"> 88.66</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.97</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2300.html#inst_tag_231527" id="tag_urg_inst_231527">Awp</a></td>
<td class="s9 cl rt"> 98.47</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.40</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod699.html#inst_tag_38981" id="tag_urg_inst_38981">ue</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_0.html#inst_tag_256357" id="tag_urg_inst_256357">ursrrrg</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_0.html#inst_tag_256356" id="tag_urg_inst_256356">ursrrrg398</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_0.html#inst_tag_256355" id="tag_urg_inst_256355">ursrrrg405</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1804.html#inst_tag_175388" id="tag_urg_inst_175388">usm</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_246393'>
<hr>
<a name="inst_tag_246393"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_246393" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.68</td>
<td class="s10 cl rt"><a href="mod2440.html#inst_tag_246393_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2440.html#inst_tag_246393_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2440.html#inst_tag_246393_Toggle" > 78.71</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2440.html#inst_tag_246393_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.02</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.06</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 88.51</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.19</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td><a href="mod1916.html#inst_tag_182346" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1042.html#inst_tag_76474" id="tag_urg_inst_76474">Aap</a></td>
<td class="s9 cl rt"> 91.74</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.21</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1042.html#inst_tag_76475" id="tag_urg_inst_76475">Aap_0</a></td>
<td class="s9 cl rt"> 91.60</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.79</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2300.html#inst_tag_231528" id="tag_urg_inst_231528">Awp</a></td>
<td class="s9 cl rt"> 98.47</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.40</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod699.html#inst_tag_38982" id="tag_urg_inst_38982">ue</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_0.html#inst_tag_256362" id="tag_urg_inst_256362">ursrrrg</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_0.html#inst_tag_256361" id="tag_urg_inst_256361">ursrrrg398</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_0.html#inst_tag_256360" id="tag_urg_inst_256360">ursrrrg405</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1804.html#inst_tag_175389" id="tag_urg_inst_175389">usm</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_G2_R_Req_ded3f100'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2440.html" >rsnoc_z_H_R_N_A_G2_R_Req_ded3f100</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270583</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270588</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270661</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>270668</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
270582                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270583     1/1          		if ( ! Sys_Clk_RstN )
270584     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
270585     1/1          		else if ( EnIdReg )
270586     1/1          			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );
                        MISSING_ELSE
270587                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270588     1/1          		if ( ! Sys_Clk_RstN )
270589     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
270590     1/1          		else if ( EnRegReq )
270591     1/1          			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );
                        MISSING_ELSE
270592                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
270593                  		.Clk( Sys_Clk )
270594                  	,	.Clk_ClkS( Sys_Clk_ClkS )
270595                  	,	.Clk_En( Sys_Clk_En )
270596                  	,	.Clk_EnS( Sys_Clk_EnS )
270597                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
270598                  	,	.Clk_RstN( Sys_Clk_RstN )
270599                  	,	.Clk_Tm( Sys_Clk_Tm )
270600                  	,	.O( IsLastReq )
270601                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
270602                  	,		.Set(
270603                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
270604                  		)
270605                  	);
270606                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000 Aap_0(
270607                  		.Rx_0( u_6808_0 )
270608                  	,	.Rx_1( u_6808_1 )
270609                  	,	.Rx_10( u_6808_10 )
270610                  	,	.Rx_2( u_6808_2 )
270611                  	,	.Rx_3( u_6808_3 )
270612                  	,	.Rx_4( u_6808_4 )
270613                  	,	.Rx_5( u_6808_5 )
270614                  	,	.Rx_6( u_6808_6 )
270615                  	,	.RxRdy( u_307 )
270616                  	,	.RxVld( AxiArDB_Valid )
270617                  	,	.Sys_Clk( Sys_Clk )
270618                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
270619                  	,	.Sys_Clk_En( Sys_Clk_En )
270620                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
270621                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
270622                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
270623                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
270624                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
270625                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
270626                  	,	.Tx_0( u_a246_0 )
270627                  	,	.Tx_1( u_a246_1 )
270628                  	,	.Tx_10( u_a246_10 )
270629                  	,	.Tx_2( u_a246_2 )
270630                  	,	.Tx_3( u_a246_3 )
270631                  	,	.Tx_4( u_a246_4 )
270632                  	,	.Tx_5( u_a246_5 )
270633                  	,	.Tx_6( u_a246_6 )
270634                  	,	.TxRdy( Axi_ar_ready )
270635                  	,	.TxVld( Axi_ar_valid )
270636                  	);
270637                  	assign Axi_ar_addr = u_a246_0;
270638                  	assign Axi_ar_burst = u_a246_1;
270639                  	assign Axi_ar_cache = u_a246_2;
270640                  	assign Axi_ar_id = u_a246_3;
270641                  	assign Axi_ar_len = u_a246_4;
270642                  	assign Axi_ar_lock = u_a246_5;
270643                  	assign Axi_ar_prot = u_a246_6;
270644                  	assign Axi_ar_size = u_a246_10;
270645                  	assign Axi_aw_addr = u_474f_0;
270646                  	assign Axi_aw_burst = u_474f_1;
270647                  	assign Axi_aw_cache = u_474f_2;
270648                  	assign Axi_aw_id = u_474f_3;
270649                  	assign Axi_aw_len = u_474f_4;
270650                  	assign Axi_aw_lock = u_474f_5;
270651                  	assign Axi_aw_prot = u_474f_6;
270652                  	assign Axi_aw_size = u_474f_10;
270653                  	assign Axi_w_data = u_d641_0;
270654                  	assign Axi_w_last = u_d641_2;
270655                  	assign Axi_w_strb = u_d641_4;
270656                  	assign LockAbort = 1'b0;
270657                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
270658                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
270659                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
270660                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270661     1/1          			if ( ! Sys_Clk_RstN )
270662     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
270663     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
270664     1/1          				ReqHead &lt;= #1.0 ( Gen_Req_Last );
                        MISSING_ELSE
270665                  	// synopsys translate_off
270666                  	// synthesis translate_off
270667                  	always @( posedge Sys_Clk )
270668     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
270669     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Gen_Req_Vld &amp; ReqHead &amp; Gen_Req_SeqUnOrdered ) !== 1'b0 ) begin
270670     <font color = "grey">unreachable  </font>				dontStop = 0;
270671     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
270672     <font color = "grey">unreachable  </font>				if (!dontStop) begin
270673     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
270674     <font color = "grey">unreachable  </font>					$stop;
270675                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
270676                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2440.html" >rsnoc_z_H_R_N_A_G2_R_Req_ded3f100</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270416
 EXPRESSION (u_8130 ? 3'b010 : OneWdSize)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270430
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270559
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2440.html" >rsnoc_z_H_R_N_A_G2_R_Req_ded3f100</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">32</td>
<td class="rt">64.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">512</td>
<td class="rt">406</td>
<td class="rt">79.30 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">203</td>
<td class="rt">79.30 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">203</td>
<td class="rt">79.30 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">32</td>
<td class="rt">64.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">512</td>
<td class="rt">406</td>
<td class="rt">79.30 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">203</td>
<td class="rt">79.30 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">203</td>
<td class="rt">79.30 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[25:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2440.html" >rsnoc_z_H_R_N_A_G2_R_Req_ded3f100</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">15</td>
<td class="rt">15</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">270416</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">270430</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">270559</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270583</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270588</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270661</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270416     	assign AxiSize = u_8130 ? 3'b010 : OneWdSize;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270430     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270559     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270583     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270584     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270585     		else if ( EnIdReg )
           		     <font color = "green">-2-</font>  
270586     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270588     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270589     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
270590     		else if ( EnRegReq )
           		     <font color = "green">-2-</font>  
270591     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270661     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
270662     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
270663     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
270664     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_246394'>
<a name="inst_tag_246394_Line"></a>
<b>Line Coverage for Instance : <a href="mod2440.html#inst_tag_246394" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270583</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270588</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270661</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>270668</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
270582                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270583     1/1          		if ( ! Sys_Clk_RstN )
270584     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
270585     1/1          		else if ( EnIdReg )
270586     1/1          			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );
                        MISSING_ELSE
270587                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270588     1/1          		if ( ! Sys_Clk_RstN )
270589     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
270590     1/1          		else if ( EnRegReq )
270591     1/1          			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );
                        MISSING_ELSE
270592                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
270593                  		.Clk( Sys_Clk )
270594                  	,	.Clk_ClkS( Sys_Clk_ClkS )
270595                  	,	.Clk_En( Sys_Clk_En )
270596                  	,	.Clk_EnS( Sys_Clk_EnS )
270597                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
270598                  	,	.Clk_RstN( Sys_Clk_RstN )
270599                  	,	.Clk_Tm( Sys_Clk_Tm )
270600                  	,	.O( IsLastReq )
270601                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
270602                  	,		.Set(
270603                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
270604                  		)
270605                  	);
270606                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000 Aap_0(
270607                  		.Rx_0( u_6808_0 )
270608                  	,	.Rx_1( u_6808_1 )
270609                  	,	.Rx_10( u_6808_10 )
270610                  	,	.Rx_2( u_6808_2 )
270611                  	,	.Rx_3( u_6808_3 )
270612                  	,	.Rx_4( u_6808_4 )
270613                  	,	.Rx_5( u_6808_5 )
270614                  	,	.Rx_6( u_6808_6 )
270615                  	,	.RxRdy( u_307 )
270616                  	,	.RxVld( AxiArDB_Valid )
270617                  	,	.Sys_Clk( Sys_Clk )
270618                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
270619                  	,	.Sys_Clk_En( Sys_Clk_En )
270620                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
270621                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
270622                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
270623                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
270624                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
270625                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
270626                  	,	.Tx_0( u_a246_0 )
270627                  	,	.Tx_1( u_a246_1 )
270628                  	,	.Tx_10( u_a246_10 )
270629                  	,	.Tx_2( u_a246_2 )
270630                  	,	.Tx_3( u_a246_3 )
270631                  	,	.Tx_4( u_a246_4 )
270632                  	,	.Tx_5( u_a246_5 )
270633                  	,	.Tx_6( u_a246_6 )
270634                  	,	.TxRdy( Axi_ar_ready )
270635                  	,	.TxVld( Axi_ar_valid )
270636                  	);
270637                  	assign Axi_ar_addr = u_a246_0;
270638                  	assign Axi_ar_burst = u_a246_1;
270639                  	assign Axi_ar_cache = u_a246_2;
270640                  	assign Axi_ar_id = u_a246_3;
270641                  	assign Axi_ar_len = u_a246_4;
270642                  	assign Axi_ar_lock = u_a246_5;
270643                  	assign Axi_ar_prot = u_a246_6;
270644                  	assign Axi_ar_size = u_a246_10;
270645                  	assign Axi_aw_addr = u_474f_0;
270646                  	assign Axi_aw_burst = u_474f_1;
270647                  	assign Axi_aw_cache = u_474f_2;
270648                  	assign Axi_aw_id = u_474f_3;
270649                  	assign Axi_aw_len = u_474f_4;
270650                  	assign Axi_aw_lock = u_474f_5;
270651                  	assign Axi_aw_prot = u_474f_6;
270652                  	assign Axi_aw_size = u_474f_10;
270653                  	assign Axi_w_data = u_d641_0;
270654                  	assign Axi_w_last = u_d641_2;
270655                  	assign Axi_w_strb = u_d641_4;
270656                  	assign LockAbort = 1'b0;
270657                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
270658                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
270659                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
270660                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270661     1/1          			if ( ! Sys_Clk_RstN )
270662     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
270663     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
270664     1/1          				ReqHead &lt;= #1.0 ( Gen_Req_Last );
                        MISSING_ELSE
270665                  	// synopsys translate_off
270666                  	// synthesis translate_off
270667                  	always @( posedge Sys_Clk )
270668     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
270669     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Gen_Req_Vld &amp; ReqHead &amp; Gen_Req_SeqUnOrdered ) !== 1'b0 ) begin
270670     <font color = "grey">unreachable  </font>				dontStop = 0;
270671     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
270672     <font color = "grey">unreachable  </font>				if (!dontStop) begin
270673     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
270674     <font color = "grey">unreachable  </font>					$stop;
270675                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
270676                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_246394_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2440.html#inst_tag_246394" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270416
 EXPRESSION (u_8130 ? 3'b010 : OneWdSize)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270430
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270559
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_246394_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2440.html#inst_tag_246394" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">28</td>
<td class="rt">56.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">512</td>
<td class="rt">377</td>
<td class="rt">73.63 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">191</td>
<td class="rt">74.61 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">186</td>
<td class="rt">72.66 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">28</td>
<td class="rt">56.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">512</td>
<td class="rt">377</td>
<td class="rt">73.63 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">191</td>
<td class="rt">74.61 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">186</td>
<td class="rt">72.66 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_246394_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2440.html#inst_tag_246394" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">15</td>
<td class="rt">15</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">270416</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">270430</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">270559</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270583</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270588</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270661</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270416     	assign AxiSize = u_8130 ? 3'b010 : OneWdSize;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270430     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270559     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270583     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270584     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270585     		else if ( EnIdReg )
           		     <font color = "green">-2-</font>  
270586     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270588     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270589     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
270590     		else if ( EnRegReq )
           		     <font color = "green">-2-</font>  
270591     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270661     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
270662     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
270663     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
270664     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_246391'>
<a name="inst_tag_246391_Line"></a>
<b>Line Coverage for Instance : <a href="mod2440.html#inst_tag_246391" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270583</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270588</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270661</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>270668</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
270582                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270583     1/1          		if ( ! Sys_Clk_RstN )
270584     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
270585     1/1          		else if ( EnIdReg )
270586     1/1          			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );
                        MISSING_ELSE
270587                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270588     1/1          		if ( ! Sys_Clk_RstN )
270589     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
270590     1/1          		else if ( EnRegReq )
270591     1/1          			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );
                        MISSING_ELSE
270592                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
270593                  		.Clk( Sys_Clk )
270594                  	,	.Clk_ClkS( Sys_Clk_ClkS )
270595                  	,	.Clk_En( Sys_Clk_En )
270596                  	,	.Clk_EnS( Sys_Clk_EnS )
270597                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
270598                  	,	.Clk_RstN( Sys_Clk_RstN )
270599                  	,	.Clk_Tm( Sys_Clk_Tm )
270600                  	,	.O( IsLastReq )
270601                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
270602                  	,		.Set(
270603                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
270604                  		)
270605                  	);
270606                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000 Aap_0(
270607                  		.Rx_0( u_6808_0 )
270608                  	,	.Rx_1( u_6808_1 )
270609                  	,	.Rx_10( u_6808_10 )
270610                  	,	.Rx_2( u_6808_2 )
270611                  	,	.Rx_3( u_6808_3 )
270612                  	,	.Rx_4( u_6808_4 )
270613                  	,	.Rx_5( u_6808_5 )
270614                  	,	.Rx_6( u_6808_6 )
270615                  	,	.RxRdy( u_307 )
270616                  	,	.RxVld( AxiArDB_Valid )
270617                  	,	.Sys_Clk( Sys_Clk )
270618                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
270619                  	,	.Sys_Clk_En( Sys_Clk_En )
270620                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
270621                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
270622                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
270623                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
270624                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
270625                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
270626                  	,	.Tx_0( u_a246_0 )
270627                  	,	.Tx_1( u_a246_1 )
270628                  	,	.Tx_10( u_a246_10 )
270629                  	,	.Tx_2( u_a246_2 )
270630                  	,	.Tx_3( u_a246_3 )
270631                  	,	.Tx_4( u_a246_4 )
270632                  	,	.Tx_5( u_a246_5 )
270633                  	,	.Tx_6( u_a246_6 )
270634                  	,	.TxRdy( Axi_ar_ready )
270635                  	,	.TxVld( Axi_ar_valid )
270636                  	);
270637                  	assign Axi_ar_addr = u_a246_0;
270638                  	assign Axi_ar_burst = u_a246_1;
270639                  	assign Axi_ar_cache = u_a246_2;
270640                  	assign Axi_ar_id = u_a246_3;
270641                  	assign Axi_ar_len = u_a246_4;
270642                  	assign Axi_ar_lock = u_a246_5;
270643                  	assign Axi_ar_prot = u_a246_6;
270644                  	assign Axi_ar_size = u_a246_10;
270645                  	assign Axi_aw_addr = u_474f_0;
270646                  	assign Axi_aw_burst = u_474f_1;
270647                  	assign Axi_aw_cache = u_474f_2;
270648                  	assign Axi_aw_id = u_474f_3;
270649                  	assign Axi_aw_len = u_474f_4;
270650                  	assign Axi_aw_lock = u_474f_5;
270651                  	assign Axi_aw_prot = u_474f_6;
270652                  	assign Axi_aw_size = u_474f_10;
270653                  	assign Axi_w_data = u_d641_0;
270654                  	assign Axi_w_last = u_d641_2;
270655                  	assign Axi_w_strb = u_d641_4;
270656                  	assign LockAbort = 1'b0;
270657                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
270658                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
270659                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
270660                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270661     1/1          			if ( ! Sys_Clk_RstN )
270662     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
270663     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
270664     1/1          				ReqHead &lt;= #1.0 ( Gen_Req_Last );
                        MISSING_ELSE
270665                  	// synopsys translate_off
270666                  	// synthesis translate_off
270667                  	always @( posedge Sys_Clk )
270668     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
270669     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Gen_Req_Vld &amp; ReqHead &amp; Gen_Req_SeqUnOrdered ) !== 1'b0 ) begin
270670     <font color = "grey">unreachable  </font>				dontStop = 0;
270671     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
270672     <font color = "grey">unreachable  </font>				if (!dontStop) begin
270673     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
270674     <font color = "grey">unreachable  </font>					$stop;
270675                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
270676                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_246391_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2440.html#inst_tag_246391" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270416
 EXPRESSION (u_8130 ? 3'b010 : OneWdSize)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270430
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270559
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_246391_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2440.html#inst_tag_246391" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">29</td>
<td class="rt">58.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">512</td>
<td class="rt">378</td>
<td class="rt">73.83 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">191</td>
<td class="rt">74.61 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">187</td>
<td class="rt">73.05 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">29</td>
<td class="rt">58.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">512</td>
<td class="rt">378</td>
<td class="rt">73.83 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">191</td>
<td class="rt">74.61 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">187</td>
<td class="rt">73.05 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_246391_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2440.html#inst_tag_246391" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">15</td>
<td class="rt">15</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">270416</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">270430</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">270559</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270583</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270588</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270661</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270416     	assign AxiSize = u_8130 ? 3'b010 : OneWdSize;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270430     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270559     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270583     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270584     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270585     		else if ( EnIdReg )
           		     <font color = "green">-2-</font>  
270586     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270588     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270589     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
270590     		else if ( EnRegReq )
           		     <font color = "green">-2-</font>  
270591     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270661     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
270662     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
270663     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
270664     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_246392'>
<a name="inst_tag_246392_Line"></a>
<b>Line Coverage for Instance : <a href="mod2440.html#inst_tag_246392" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270583</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270588</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270661</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>270668</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
270582                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270583     1/1          		if ( ! Sys_Clk_RstN )
270584     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
270585     1/1          		else if ( EnIdReg )
270586     1/1          			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );
                        MISSING_ELSE
270587                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270588     1/1          		if ( ! Sys_Clk_RstN )
270589     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
270590     1/1          		else if ( EnRegReq )
270591     1/1          			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );
                        MISSING_ELSE
270592                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
270593                  		.Clk( Sys_Clk )
270594                  	,	.Clk_ClkS( Sys_Clk_ClkS )
270595                  	,	.Clk_En( Sys_Clk_En )
270596                  	,	.Clk_EnS( Sys_Clk_EnS )
270597                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
270598                  	,	.Clk_RstN( Sys_Clk_RstN )
270599                  	,	.Clk_Tm( Sys_Clk_Tm )
270600                  	,	.O( IsLastReq )
270601                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
270602                  	,		.Set(
270603                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
270604                  		)
270605                  	);
270606                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000 Aap_0(
270607                  		.Rx_0( u_6808_0 )
270608                  	,	.Rx_1( u_6808_1 )
270609                  	,	.Rx_10( u_6808_10 )
270610                  	,	.Rx_2( u_6808_2 )
270611                  	,	.Rx_3( u_6808_3 )
270612                  	,	.Rx_4( u_6808_4 )
270613                  	,	.Rx_5( u_6808_5 )
270614                  	,	.Rx_6( u_6808_6 )
270615                  	,	.RxRdy( u_307 )
270616                  	,	.RxVld( AxiArDB_Valid )
270617                  	,	.Sys_Clk( Sys_Clk )
270618                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
270619                  	,	.Sys_Clk_En( Sys_Clk_En )
270620                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
270621                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
270622                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
270623                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
270624                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
270625                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
270626                  	,	.Tx_0( u_a246_0 )
270627                  	,	.Tx_1( u_a246_1 )
270628                  	,	.Tx_10( u_a246_10 )
270629                  	,	.Tx_2( u_a246_2 )
270630                  	,	.Tx_3( u_a246_3 )
270631                  	,	.Tx_4( u_a246_4 )
270632                  	,	.Tx_5( u_a246_5 )
270633                  	,	.Tx_6( u_a246_6 )
270634                  	,	.TxRdy( Axi_ar_ready )
270635                  	,	.TxVld( Axi_ar_valid )
270636                  	);
270637                  	assign Axi_ar_addr = u_a246_0;
270638                  	assign Axi_ar_burst = u_a246_1;
270639                  	assign Axi_ar_cache = u_a246_2;
270640                  	assign Axi_ar_id = u_a246_3;
270641                  	assign Axi_ar_len = u_a246_4;
270642                  	assign Axi_ar_lock = u_a246_5;
270643                  	assign Axi_ar_prot = u_a246_6;
270644                  	assign Axi_ar_size = u_a246_10;
270645                  	assign Axi_aw_addr = u_474f_0;
270646                  	assign Axi_aw_burst = u_474f_1;
270647                  	assign Axi_aw_cache = u_474f_2;
270648                  	assign Axi_aw_id = u_474f_3;
270649                  	assign Axi_aw_len = u_474f_4;
270650                  	assign Axi_aw_lock = u_474f_5;
270651                  	assign Axi_aw_prot = u_474f_6;
270652                  	assign Axi_aw_size = u_474f_10;
270653                  	assign Axi_w_data = u_d641_0;
270654                  	assign Axi_w_last = u_d641_2;
270655                  	assign Axi_w_strb = u_d641_4;
270656                  	assign LockAbort = 1'b0;
270657                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
270658                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
270659                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
270660                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270661     1/1          			if ( ! Sys_Clk_RstN )
270662     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
270663     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
270664     1/1          				ReqHead &lt;= #1.0 ( Gen_Req_Last );
                        MISSING_ELSE
270665                  	// synopsys translate_off
270666                  	// synthesis translate_off
270667                  	always @( posedge Sys_Clk )
270668     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
270669     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Gen_Req_Vld &amp; ReqHead &amp; Gen_Req_SeqUnOrdered ) !== 1'b0 ) begin
270670     <font color = "grey">unreachable  </font>				dontStop = 0;
270671     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
270672     <font color = "grey">unreachable  </font>				if (!dontStop) begin
270673     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
270674     <font color = "grey">unreachable  </font>					$stop;
270675                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
270676                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_246392_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2440.html#inst_tag_246392" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270416
 EXPRESSION (u_8130 ? 3'b010 : OneWdSize)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270430
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270559
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_246392_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2440.html#inst_tag_246392" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">30</td>
<td class="rt">60.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">512</td>
<td class="rt">381</td>
<td class="rt">74.41 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">191</td>
<td class="rt">74.61 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">190</td>
<td class="rt">74.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">30</td>
<td class="rt">60.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">512</td>
<td class="rt">381</td>
<td class="rt">74.41 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">191</td>
<td class="rt">74.61 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">190</td>
<td class="rt">74.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_246392_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2440.html#inst_tag_246392" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">15</td>
<td class="rt">15</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">270416</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">270430</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">270559</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270583</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270588</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270661</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270416     	assign AxiSize = u_8130 ? 3'b010 : OneWdSize;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270430     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270559     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270583     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270584     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270585     		else if ( EnIdReg )
           		     <font color = "green">-2-</font>  
270586     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270588     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270589     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
270590     		else if ( EnRegReq )
           		     <font color = "green">-2-</font>  
270591     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270661     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
270662     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
270663     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
270664     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_246393'>
<a name="inst_tag_246393_Line"></a>
<b>Line Coverage for Instance : <a href="mod2440.html#inst_tag_246393" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270583</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270588</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270661</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>270668</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
270582                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270583     1/1          		if ( ! Sys_Clk_RstN )
270584     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
270585     1/1          		else if ( EnIdReg )
270586     1/1          			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );
                        MISSING_ELSE
270587                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270588     1/1          		if ( ! Sys_Clk_RstN )
270589     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
270590     1/1          		else if ( EnRegReq )
270591     1/1          			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );
                        MISSING_ELSE
270592                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
270593                  		.Clk( Sys_Clk )
270594                  	,	.Clk_ClkS( Sys_Clk_ClkS )
270595                  	,	.Clk_En( Sys_Clk_En )
270596                  	,	.Clk_EnS( Sys_Clk_EnS )
270597                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
270598                  	,	.Clk_RstN( Sys_Clk_RstN )
270599                  	,	.Clk_Tm( Sys_Clk_Tm )
270600                  	,	.O( IsLastReq )
270601                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
270602                  	,		.Set(
270603                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
270604                  		)
270605                  	);
270606                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000 Aap_0(
270607                  		.Rx_0( u_6808_0 )
270608                  	,	.Rx_1( u_6808_1 )
270609                  	,	.Rx_10( u_6808_10 )
270610                  	,	.Rx_2( u_6808_2 )
270611                  	,	.Rx_3( u_6808_3 )
270612                  	,	.Rx_4( u_6808_4 )
270613                  	,	.Rx_5( u_6808_5 )
270614                  	,	.Rx_6( u_6808_6 )
270615                  	,	.RxRdy( u_307 )
270616                  	,	.RxVld( AxiArDB_Valid )
270617                  	,	.Sys_Clk( Sys_Clk )
270618                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
270619                  	,	.Sys_Clk_En( Sys_Clk_En )
270620                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
270621                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
270622                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
270623                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
270624                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
270625                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
270626                  	,	.Tx_0( u_a246_0 )
270627                  	,	.Tx_1( u_a246_1 )
270628                  	,	.Tx_10( u_a246_10 )
270629                  	,	.Tx_2( u_a246_2 )
270630                  	,	.Tx_3( u_a246_3 )
270631                  	,	.Tx_4( u_a246_4 )
270632                  	,	.Tx_5( u_a246_5 )
270633                  	,	.Tx_6( u_a246_6 )
270634                  	,	.TxRdy( Axi_ar_ready )
270635                  	,	.TxVld( Axi_ar_valid )
270636                  	);
270637                  	assign Axi_ar_addr = u_a246_0;
270638                  	assign Axi_ar_burst = u_a246_1;
270639                  	assign Axi_ar_cache = u_a246_2;
270640                  	assign Axi_ar_id = u_a246_3;
270641                  	assign Axi_ar_len = u_a246_4;
270642                  	assign Axi_ar_lock = u_a246_5;
270643                  	assign Axi_ar_prot = u_a246_6;
270644                  	assign Axi_ar_size = u_a246_10;
270645                  	assign Axi_aw_addr = u_474f_0;
270646                  	assign Axi_aw_burst = u_474f_1;
270647                  	assign Axi_aw_cache = u_474f_2;
270648                  	assign Axi_aw_id = u_474f_3;
270649                  	assign Axi_aw_len = u_474f_4;
270650                  	assign Axi_aw_lock = u_474f_5;
270651                  	assign Axi_aw_prot = u_474f_6;
270652                  	assign Axi_aw_size = u_474f_10;
270653                  	assign Axi_w_data = u_d641_0;
270654                  	assign Axi_w_last = u_d641_2;
270655                  	assign Axi_w_strb = u_d641_4;
270656                  	assign LockAbort = 1'b0;
270657                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
270658                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
270659                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
270660                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270661     1/1          			if ( ! Sys_Clk_RstN )
270662     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
270663     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
270664     1/1          				ReqHead &lt;= #1.0 ( Gen_Req_Last );
                        MISSING_ELSE
270665                  	// synopsys translate_off
270666                  	// synthesis translate_off
270667                  	always @( posedge Sys_Clk )
270668     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
270669     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Gen_Req_Vld &amp; ReqHead &amp; Gen_Req_SeqUnOrdered ) !== 1'b0 ) begin
270670     <font color = "grey">unreachable  </font>				dontStop = 0;
270671     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
270672     <font color = "grey">unreachable  </font>				if (!dontStop) begin
270673     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
270674     <font color = "grey">unreachable  </font>					$stop;
270675                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
270676                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_246393_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2440.html#inst_tag_246393" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270416
 EXPRESSION (u_8130 ? 3'b010 : OneWdSize)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270430
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270559
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_246393_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2440.html#inst_tag_246393" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">29</td>
<td class="rt">58.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">512</td>
<td class="rt">403</td>
<td class="rt">78.71 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">203</td>
<td class="rt">79.30 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">200</td>
<td class="rt">78.12 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">29</td>
<td class="rt">58.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">512</td>
<td class="rt">403</td>
<td class="rt">78.71 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">203</td>
<td class="rt">79.30 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">200</td>
<td class="rt">78.12 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[25:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_246393_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2440.html#inst_tag_246393" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">15</td>
<td class="rt">15</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">270416</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">270430</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">270559</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270583</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270588</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270661</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270416     	assign AxiSize = u_8130 ? 3'b010 : OneWdSize;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270430     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270559     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270583     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270584     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270585     		else if ( EnIdReg )
           		     <font color = "green">-2-</font>  
270586     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270588     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270589     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
270590     		else if ( EnRegReq )
           		     <font color = "green">-2-</font>  
270591     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270661     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
270662     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
270663     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
270664     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_246391">
    <li>
      <a href="#inst_tag_246391_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_246391_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_246391_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_246391_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_246392">
    <li>
      <a href="#inst_tag_246392_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_246392_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_246392_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_246392_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_246393">
    <li>
      <a href="#inst_tag_246393_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_246393_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_246393_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_246393_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_246394">
    <li>
      <a href="#inst_tag_246394_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_246394_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_246394_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_246394_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_G2_R_Req_ded3f100">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
