Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Dec  5 14:56:23 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld_unredundant/cascade/square16/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  256         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (256)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (256)
5. checking no_input_delay (16)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (256)
--------------------------
 There are 256 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[13]/C
src0_reg[14]/C
src0_reg[15]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[13]/C
src10_reg[14]/C
src10_reg[15]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[13]/C
src11_reg[14]/C
src11_reg[15]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[13]/C
src12_reg[14]/C
src12_reg[15]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[14]/C
src13_reg[15]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[15]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[13]/C
src1_reg[14]/C
src1_reg[15]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[13]/C
src2_reg[14]/C
src2_reg[15]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[13]/C
src3_reg[14]/C
src3_reg[15]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[13]/C
src4_reg[14]/C
src4_reg[15]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[13]/C
src5_reg[14]/C
src5_reg[15]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[13]/C
src6_reg[14]/C
src6_reg[15]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[13]/C
src7_reg[14]/C
src7_reg[15]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[13]/C
src8_reg[14]/C
src8_reg[15]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[13]/C
src9_reg[14]/C
src9_reg[15]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (256)
--------------------------------------------------
 There are 256 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[13]/D
src0_reg[14]/D
src0_reg[15]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[13]/D
src10_reg[14]/D
src10_reg[15]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[13]/D
src11_reg[14]/D
src11_reg[15]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[13]/D
src12_reg[14]/D
src12_reg[15]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[14]/D
src13_reg[15]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[15]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[13]/D
src1_reg[14]/D
src1_reg[15]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[13]/D
src2_reg[14]/D
src2_reg[15]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[13]/D
src3_reg[14]/D
src3_reg[15]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[13]/D
src4_reg[14]/D
src4_reg[15]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[13]/D
src5_reg[14]/D
src5_reg[15]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[13]/D
src6_reg[14]/D
src6_reg[15]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[13]/D
src7_reg[14]/D
src7_reg[15]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[13]/D
src8_reg[14]/D
src8_reg[15]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[13]/D
src9_reg[14]/D
src9_reg[15]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  276          inf        0.000                      0                  276           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           276 Endpoints
Min Delay           276 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.443ns  (logic 5.154ns (54.576%)  route 4.289ns (45.424%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.181     1.574    compressor/chain0_1/src1[0]
    SLICE_X8Y57                                                       r  compressor/chain0_1/lut4_prop1/I3
    SLICE_X8Y57          LUT4 (Prop_lut4_I3_O)        0.097     1.671 r  compressor/chain0_1/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.671    compressor/chain0_1/prop[1]
    SLICE_X8Y57                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.073 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.073    compressor/chain0_1/carryout[3]
    SLICE_X8Y58                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     2.253 r  compressor/chain0_1/carry4_inst1/O[2]
                         net (fo=4, routed)           1.222     3.475    compressor/chain1_0/lut6_2_inst6/I0
    SLICE_X6Y58                                                       r  compressor/chain1_0/lut6_2_inst6/LUT6/I0
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.217     3.692 r  compressor/chain1_0/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.692    compressor/chain1_0/prop[6]
    SLICE_X6Y58                                                       r  compressor/chain1_0/carry4_inst1/S[2]
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.978 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.978    compressor/chain1_0/carryout[7]
    SLICE_X6Y59                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.070 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.070    compressor/chain1_0/carryout[11]
    SLICE_X6Y60                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.293 r  compressor/chain1_0/carry4_inst3/O[1]
                         net (fo=2, routed)           0.586     4.878    compressor/chain2_0/lut6_2_inst18_0[11]
    SLICE_X5Y60                                                       r  compressor/chain2_0/lut2_prop12/I0
    SLICE_X5Y60          LUT2 (Prop_lut2_I0_O)        0.216     5.094 r  compressor/chain2_0/lut2_prop12/O
                         net (fo=1, routed)           0.000     5.094    compressor/chain2_0/prop[12]
    SLICE_X5Y60                                                       r  compressor/chain2_0/carry4_inst3/S[0]
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.489 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.489    compressor/chain2_0/carryout[15]
    SLICE_X5Y61                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.719 r  compressor/chain2_0/carry4_inst4/O[1]
                         net (fo=1, routed)           1.301     7.020    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.423     9.443 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.443    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.293ns  (logic 4.962ns (53.392%)  route 4.331ns (46.608%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.181     1.574    compressor/chain0_1/src1[0]
    SLICE_X8Y57                                                       r  compressor/chain0_1/lut4_prop1/I3
    SLICE_X8Y57          LUT4 (Prop_lut4_I3_O)        0.097     1.671 r  compressor/chain0_1/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.671    compressor/chain0_1/prop[1]
    SLICE_X8Y57                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.073 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.073    compressor/chain0_1/carryout[3]
    SLICE_X8Y58                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     2.253 r  compressor/chain0_1/carry4_inst1/O[2]
                         net (fo=4, routed)           1.222     3.475    compressor/chain1_0/lut6_2_inst6/I0
    SLICE_X6Y58                                                       r  compressor/chain1_0/lut6_2_inst6/LUT6/I0
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.217     3.692 r  compressor/chain1_0/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.692    compressor/chain1_0/prop[6]
    SLICE_X6Y58                                                       r  compressor/chain1_0/carry4_inst1/S[2]
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.978 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.978    compressor/chain1_0/carryout[7]
    SLICE_X6Y59                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     4.215 r  compressor/chain1_0/carry4_inst2/O[3]
                         net (fo=2, routed)           0.586     4.801    compressor/chain2_0/lut6_2_inst18_0[9]
    SLICE_X5Y59                                                       r  compressor/chain2_0/lut2_prop10/I0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.222     5.023 r  compressor/chain2_0/lut2_prop10/O
                         net (fo=1, routed)           0.000     5.023    compressor/chain2_0/prop[10]
    SLICE_X5Y59                                                       r  compressor/chain2_0/carry4_inst2/S[2]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.324 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.324    compressor/chain2_0/carryout[11]
    SLICE_X5Y60                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.554 r  compressor/chain2_0/carry4_inst3/O[1]
                         net (fo=1, routed)           1.342     6.896    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.397     9.293 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.293    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.290ns  (logic 5.096ns (54.855%)  route 4.194ns (45.145%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.181     1.574    compressor/chain0_1/src1[0]
    SLICE_X8Y57                                                       r  compressor/chain0_1/lut4_prop1/I3
    SLICE_X8Y57          LUT4 (Prop_lut4_I3_O)        0.097     1.671 r  compressor/chain0_1/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.671    compressor/chain0_1/prop[1]
    SLICE_X8Y57                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.073 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.073    compressor/chain0_1/carryout[3]
    SLICE_X8Y58                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     2.253 r  compressor/chain0_1/carry4_inst1/O[2]
                         net (fo=4, routed)           1.222     3.475    compressor/chain1_0/lut6_2_inst6/I0
    SLICE_X6Y58                                                       r  compressor/chain1_0/lut6_2_inst6/LUT6/I0
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.217     3.692 r  compressor/chain1_0/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.692    compressor/chain1_0/prop[6]
    SLICE_X6Y58                                                       r  compressor/chain1_0/carry4_inst1/S[2]
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.978 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.978    compressor/chain1_0/carryout[7]
    SLICE_X6Y59                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.070 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.070    compressor/chain1_0/carryout[11]
    SLICE_X6Y60                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.293 r  compressor/chain1_0/carry4_inst3/O[1]
                         net (fo=2, routed)           0.586     4.878    compressor/chain2_0/lut6_2_inst18_0[11]
    SLICE_X5Y60                                                       r  compressor/chain2_0/lut2_prop12/I0
    SLICE_X5Y60          LUT2 (Prop_lut2_I0_O)        0.216     5.094 r  compressor/chain2_0/lut2_prop12/O
                         net (fo=1, routed)           0.000     5.094    compressor/chain2_0/prop[12]
    SLICE_X5Y60                                                       r  compressor/chain2_0/carry4_inst3/S[0]
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.489 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.489    compressor/chain2_0/carryout[15]
    SLICE_X5Y61                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.670 r  compressor/chain2_0/carry4_inst4/O[2]
                         net (fo=1, routed)           1.206     6.876    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.414     9.290 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.290    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.285ns  (logic 5.001ns (53.865%)  route 4.284ns (46.135%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.181     1.574    compressor/chain0_1/src1[0]
    SLICE_X8Y57                                                       r  compressor/chain0_1/lut4_prop1/I3
    SLICE_X8Y57          LUT4 (Prop_lut4_I3_O)        0.097     1.671 r  compressor/chain0_1/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.671    compressor/chain0_1/prop[1]
    SLICE_X8Y57                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.073 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.073    compressor/chain0_1/carryout[3]
    SLICE_X8Y58                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     2.253 r  compressor/chain0_1/carry4_inst1/O[2]
                         net (fo=4, routed)           1.222     3.475    compressor/chain1_0/lut6_2_inst6/I0
    SLICE_X6Y58                                                       r  compressor/chain1_0/lut6_2_inst6/LUT6/I0
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.217     3.692 r  compressor/chain1_0/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.692    compressor/chain1_0/prop[6]
    SLICE_X6Y58                                                       r  compressor/chain1_0/carry4_inst1/S[2]
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.978 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.978    compressor/chain1_0/carryout[7]
    SLICE_X6Y59                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     4.215 r  compressor/chain1_0/carry4_inst2/O[3]
                         net (fo=2, routed)           0.586     4.801    compressor/chain2_0/lut6_2_inst18_0[9]
    SLICE_X5Y59                                                       r  compressor/chain2_0/lut2_prop10/I0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.222     5.023 r  compressor/chain2_0/lut2_prop10/O
                         net (fo=1, routed)           0.000     5.023    compressor/chain2_0/prop[10]
    SLICE_X5Y59                                                       r  compressor/chain2_0/carry4_inst2/S[2]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.324 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.324    compressor/chain2_0/carryout[11]
    SLICE_X5Y60                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.558 r  compressor/chain2_0/carry4_inst3/O[3]
                         net (fo=1, routed)           1.294     6.853    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.432     9.285 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.285    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.273ns  (logic 4.934ns (53.215%)  route 4.338ns (46.785%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.181     1.574    compressor/chain0_1/src1[0]
    SLICE_X8Y57                                                       r  compressor/chain0_1/lut4_prop1/I3
    SLICE_X8Y57          LUT4 (Prop_lut4_I3_O)        0.097     1.671 r  compressor/chain0_1/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.671    compressor/chain0_1/prop[1]
    SLICE_X8Y57                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.073 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.073    compressor/chain0_1/carryout[3]
    SLICE_X8Y58                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     2.253 r  compressor/chain0_1/carry4_inst1/O[2]
                         net (fo=4, routed)           1.222     3.475    compressor/chain1_0/lut6_2_inst6/I0
    SLICE_X6Y58                                                       r  compressor/chain1_0/lut6_2_inst6/LUT6/I0
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.217     3.692 r  compressor/chain1_0/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.692    compressor/chain1_0/prop[6]
    SLICE_X6Y58                                                       r  compressor/chain1_0/carry4_inst1/S[2]
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.978 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.978    compressor/chain1_0/carryout[7]
    SLICE_X6Y59                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     4.215 r  compressor/chain1_0/carry4_inst2/O[3]
                         net (fo=2, routed)           0.586     4.801    compressor/chain2_0/lut6_2_inst18_0[9]
    SLICE_X5Y59                                                       r  compressor/chain2_0/lut2_prop10/I0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.222     5.023 r  compressor/chain2_0/lut2_prop10/O
                         net (fo=1, routed)           0.000     5.023    compressor/chain2_0/prop[10]
    SLICE_X5Y59                                                       r  compressor/chain2_0/carry4_inst2/S[2]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.324 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.324    compressor/chain2_0/carryout[11]
    SLICE_X5Y60                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.505 r  compressor/chain2_0/carry4_inst3/O[2]
                         net (fo=1, routed)           1.349     6.854    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.418     9.273 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.273    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.268ns  (logic 5.074ns (54.743%)  route 4.195ns (45.257%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.181     1.574    compressor/chain0_1/src1[0]
    SLICE_X8Y57                                                       r  compressor/chain0_1/lut4_prop1/I3
    SLICE_X8Y57          LUT4 (Prop_lut4_I3_O)        0.097     1.671 r  compressor/chain0_1/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.671    compressor/chain0_1/prop[1]
    SLICE_X8Y57                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.073 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.073    compressor/chain0_1/carryout[3]
    SLICE_X8Y58                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     2.253 r  compressor/chain0_1/carry4_inst1/O[2]
                         net (fo=4, routed)           1.222     3.475    compressor/chain1_0/lut6_2_inst6/I0
    SLICE_X6Y58                                                       r  compressor/chain1_0/lut6_2_inst6/LUT6/I0
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.217     3.692 r  compressor/chain1_0/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.692    compressor/chain1_0/prop[6]
    SLICE_X6Y58                                                       r  compressor/chain1_0/carry4_inst1/S[2]
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.978 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.978    compressor/chain1_0/carryout[7]
    SLICE_X6Y59                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.070 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.070    compressor/chain1_0/carryout[11]
    SLICE_X6Y60                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.293 r  compressor/chain1_0/carry4_inst3/O[1]
                         net (fo=2, routed)           0.586     4.878    compressor/chain2_0/lut6_2_inst18_0[11]
    SLICE_X5Y60                                                       r  compressor/chain2_0/lut2_prop12/I0
    SLICE_X5Y60          LUT2 (Prop_lut2_I0_O)        0.216     5.094 r  compressor/chain2_0/lut2_prop12/O
                         net (fo=1, routed)           0.000     5.094    compressor/chain2_0/prop[12]
    SLICE_X5Y60                                                       r  compressor/chain2_0/carry4_inst3/S[0]
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.489 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.489    compressor/chain2_0/carryout[15]
    SLICE_X5Y61                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.648 r  compressor/chain2_0/carry4_inst4/O[0]
                         net (fo=1, routed)           1.206     6.855    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.414     9.268 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.268    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.223ns  (logic 4.892ns (53.034%)  route 4.332ns (46.966%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.181     1.574    compressor/chain0_1/src1[0]
    SLICE_X8Y57                                                       r  compressor/chain0_1/lut4_prop1/I3
    SLICE_X8Y57          LUT4 (Prop_lut4_I3_O)        0.097     1.671 r  compressor/chain0_1/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.671    compressor/chain0_1/prop[1]
    SLICE_X8Y57                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.073 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.073    compressor/chain0_1/carryout[3]
    SLICE_X8Y58                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     2.253 r  compressor/chain0_1/carry4_inst1/O[2]
                         net (fo=4, routed)           1.222     3.475    compressor/chain1_0/lut6_2_inst6/I0
    SLICE_X6Y58                                                       r  compressor/chain1_0/lut6_2_inst6/LUT6/I0
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.217     3.692 r  compressor/chain1_0/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.692    compressor/chain1_0/prop[6]
    SLICE_X6Y58                                                       r  compressor/chain1_0/carry4_inst1/S[2]
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.978 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.978    compressor/chain1_0/carryout[7]
    SLICE_X6Y59                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     4.215 r  compressor/chain1_0/carry4_inst2/O[3]
                         net (fo=2, routed)           0.586     4.801    compressor/chain2_0/lut6_2_inst18_0[9]
    SLICE_X5Y59                                                       r  compressor/chain2_0/lut2_prop10/I0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.222     5.023 r  compressor/chain2_0/lut2_prop10/O
                         net (fo=1, routed)           0.000     5.023    compressor/chain2_0/prop[10]
    SLICE_X5Y59                                                       r  compressor/chain2_0/carry4_inst2/S[2]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.324 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.324    compressor/chain2_0/carryout[11]
    SLICE_X5Y60                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.483 r  compressor/chain2_0/carry4_inst3/O[0]
                         net (fo=1, routed)           1.343     6.826    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.398     9.223 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.223    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.204ns  (logic 4.754ns (51.649%)  route 4.450ns (48.351%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.181     1.574    compressor/chain0_1/src1[0]
    SLICE_X8Y57                                                       r  compressor/chain0_1/lut4_prop1/I3
    SLICE_X8Y57          LUT4 (Prop_lut4_I3_O)        0.097     1.671 r  compressor/chain0_1/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.671    compressor/chain0_1/prop[1]
    SLICE_X8Y57                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.073 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.073    compressor/chain0_1/carryout[3]
    SLICE_X8Y58                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     2.253 r  compressor/chain0_1/carry4_inst1/O[2]
                         net (fo=4, routed)           1.222     3.475    compressor/chain1_0/lut6_2_inst6/I0
    SLICE_X6Y58                                                       r  compressor/chain1_0/lut6_2_inst6/LUT5/I0
    SLICE_X6Y58          LUT5 (Prop_lut5_I0_O)        0.221     3.696 r  compressor/chain1_0/lut6_2_inst6/LUT5/O
                         net (fo=1, routed)           0.000     3.696    compressor/chain1_0/gene[6]
    SLICE_X6Y58                                                       r  compressor/chain1_0/carry4_inst1/DI[2]
    SLICE_X6Y58          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.289     3.985 r  compressor/chain1_0/carry4_inst1/O[3]
                         net (fo=2, routed)           0.586     4.571    compressor/chain2_0/lut6_2_inst18_0[5]
    SLICE_X5Y58                                                       r  compressor/chain2_0/lut2_prop6/I0
    SLICE_X5Y58          LUT2 (Prop_lut2_I0_O)        0.222     4.793 r  compressor/chain2_0/lut2_prop6/O
                         net (fo=1, routed)           0.000     4.793    compressor/chain2_0/prop[6]
    SLICE_X5Y58                                                       r  compressor/chain2_0/carry4_inst1/S[2]
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.094 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.094    compressor/chain2_0/carryout[7]
    SLICE_X5Y59                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.324 r  compressor/chain2_0/carry4_inst2/O[1]
                         net (fo=1, routed)           1.461     6.785    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.419     9.204 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.204    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.121ns  (logic 4.639ns (50.860%)  route 4.482ns (49.140%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.181     1.574    compressor/chain0_1/src1[0]
    SLICE_X8Y57                                                       r  compressor/chain0_1/lut4_prop1/I3
    SLICE_X8Y57          LUT4 (Prop_lut4_I3_O)        0.097     1.671 r  compressor/chain0_1/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.671    compressor/chain0_1/prop[1]
    SLICE_X8Y57                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.073 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.073    compressor/chain0_1/carryout[3]
    SLICE_X8Y58                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     2.253 r  compressor/chain0_1/carry4_inst1/O[2]
                         net (fo=4, routed)           1.222     3.475    compressor/chain1_0/lut6_2_inst6/I0
    SLICE_X6Y58                                                       r  compressor/chain1_0/lut6_2_inst6/LUT5/I0
    SLICE_X6Y58          LUT5 (Prop_lut5_I0_O)        0.221     3.696 r  compressor/chain1_0/lut6_2_inst6/LUT5/O
                         net (fo=1, routed)           0.000     3.696    compressor/chain1_0/gene[6]
    SLICE_X6Y58                                                       r  compressor/chain1_0/carry4_inst1/DI[2]
    SLICE_X6Y58          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.289     3.985 r  compressor/chain1_0/carry4_inst1/O[3]
                         net (fo=2, routed)           0.586     4.571    compressor/chain2_0/lut6_2_inst18_0[5]
    SLICE_X5Y58                                                       r  compressor/chain2_0/lut2_prop6/I0
    SLICE_X5Y58          LUT2 (Prop_lut2_I0_O)        0.222     4.793 r  compressor/chain2_0/lut2_prop6/O
                         net (fo=1, routed)           0.000     4.793    compressor/chain2_0/prop[6]
    SLICE_X5Y58                                                       r  compressor/chain2_0/carry4_inst1/S[2]
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.094 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.094    compressor/chain2_0/carryout[7]
    SLICE_X5Y59                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.253 r  compressor/chain2_0/carry4_inst2/O[0]
                         net (fo=1, routed)           1.493     6.746    dst9_OBUF[0]
    T16                                                               r  dst9_OBUF[0]_inst/I
    T16                  OBUF (Prop_obuf_I_O)         2.375     9.121 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.121    dst9[0]
    T16                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.099ns  (logic 4.749ns (52.193%)  route 4.350ns (47.807%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.181     1.574    compressor/chain0_1/src1[0]
    SLICE_X8Y57                                                       r  compressor/chain0_1/lut4_prop1/I3
    SLICE_X8Y57          LUT4 (Prop_lut4_I3_O)        0.097     1.671 r  compressor/chain0_1/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.671    compressor/chain0_1/prop[1]
    SLICE_X8Y57                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.073 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.073    compressor/chain0_1/carryout[3]
    SLICE_X8Y58                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     2.253 r  compressor/chain0_1/carry4_inst1/O[2]
                         net (fo=4, routed)           1.222     3.475    compressor/chain1_0/lut6_2_inst6/I0
    SLICE_X6Y58                                                       r  compressor/chain1_0/lut6_2_inst6/LUT5/I0
    SLICE_X6Y58          LUT5 (Prop_lut5_I0_O)        0.221     3.696 r  compressor/chain1_0/lut6_2_inst6/LUT5/O
                         net (fo=1, routed)           0.000     3.696    compressor/chain1_0/gene[6]
    SLICE_X6Y58                                                       r  compressor/chain1_0/carry4_inst1/DI[2]
    SLICE_X6Y58          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.289     3.985 r  compressor/chain1_0/carry4_inst1/O[3]
                         net (fo=2, routed)           0.586     4.571    compressor/chain2_0/lut6_2_inst18_0[5]
    SLICE_X5Y58                                                       r  compressor/chain2_0/lut2_prop6/I0
    SLICE_X5Y58          LUT2 (Prop_lut2_I0_O)        0.222     4.793 r  compressor/chain2_0/lut2_prop6/O
                         net (fo=1, routed)           0.000     4.793    compressor/chain2_0/prop[6]
    SLICE_X5Y58                                                       r  compressor/chain2_0/carry4_inst1/S[2]
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.094 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.094    compressor/chain2_0/carryout[7]
    SLICE_X5Y59                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.328 r  compressor/chain2_0/carry4_inst2/O[3]
                         net (fo=1, routed)           1.361     6.689    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.410     9.099 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.099    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src2_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.128ns (66.870%)  route 0.063ns (33.130%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE                         0.000     0.000 r  src2_reg[9]/C
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src2_reg[9]/Q
                         net (fo=5, routed)           0.063     0.191    src2[9]
    SLICE_X9Y56          FDRE                                         r  src2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.148ns (68.735%)  route 0.067ns (31.265%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE                         0.000     0.000 r  src13_reg[13]/C
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src13_reg[13]/Q
                         net (fo=2, routed)           0.067     0.215    src13[13]
    SLICE_X7Y63          FDRE                                         r  src13_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.717%)  route 0.110ns (46.283%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE                         0.000     0.000 r  src12_reg[5]/C
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src12_reg[5]/Q
                         net (fo=5, routed)           0.110     0.238    src12[5]
    SLICE_X2Y60          FDRE                                         r  src12_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.383%)  route 0.116ns (47.617%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE                         0.000     0.000 r  src15_reg[3]/C
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src15_reg[3]/Q
                         net (fo=5, routed)           0.116     0.244    src15[3]
    SLICE_X5Y62          FDRE                                         r  src15_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src0_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.650%)  route 0.108ns (43.350%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  src0_reg[5]/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src0_reg[5]/Q
                         net (fo=5, routed)           0.108     0.249    src0[5]
    SLICE_X2Y57          FDRE                                         r  src0_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.650%)  route 0.108ns (43.350%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE                         0.000     0.000 r  src13_reg[5]/C
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src13_reg[5]/Q
                         net (fo=5, routed)           0.108     0.249    src13[5]
    SLICE_X6Y60          FDRE                                         r  src13_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.376%)  route 0.121ns (48.624%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE                         0.000     0.000 r  src14_reg[2]/C
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src14_reg[2]/Q
                         net (fo=5, routed)           0.121     0.249    src14[2]
    SLICE_X0Y60          FDRE                                         r  src14_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.666%)  route 0.125ns (49.334%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE                         0.000     0.000 r  src15_reg[14]/C
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src15_reg[14]/Q
                         net (fo=5, routed)           0.125     0.253    src15[14]
    SLICE_X5Y61          FDRE                                         r  src15_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.593%)  route 0.125ns (49.407%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE                         0.000     0.000 r  src6_reg[4]/C
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[4]/Q
                         net (fo=5, routed)           0.125     0.253    src6[4]
    SLICE_X0Y58          FDRE                                         r  src6_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.553%)  route 0.125ns (49.447%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE                         0.000     0.000 r  src7_reg[10]/C
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[10]/Q
                         net (fo=5, routed)           0.125     0.253    src7[10]
    SLICE_X11Y58         FDRE                                         r  src7_reg[11]/D
  -------------------------------------------------------------------    -------------------





