

================================================================
== Vivado HLS Report for 'StreamingDataWidthCo_1'
================================================================
* Date:           Mon Mar  1 01:08:56 2021

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        project_StreamingDataWidthConverter_Batch_6
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.025 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258| 2.580 us | 2.580 us |  258|  258|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      256|      256|         2|          1|          1|   256|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     97|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     90|    -|
|Register         |        -|      -|      64|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      64|    187|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_115_p2                       |     +    |      0|  0|  39|           1|          32|
    |t_fu_94_p2                        |     +    |      0|  0|  15|           9|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln508_fu_88_p2               |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln517_fu_121_p2              |   icmp   |      0|  0|  18|          32|           2|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  97|          58|          52|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1      |  15|          3|    1|          3|
    |ap_phi_mux_r_V_phi_fu_65_p4  |   9|          2|    4|          8|
    |i_1_fu_44                    |   9|          2|   32|         64|
    |in_V_V_TDATA_blk_n           |   9|          2|    1|          2|
    |out_V_V_TDATA_blk_n          |   9|          2|    1|          2|
    |r_V_reg_61                   |   9|          2|    4|          8|
    |t_0_reg_72                   |   9|          2|    9|         18|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  90|         19|   53|        109|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_1_fu_44                |  32|   0|   32|          0|
    |icmp_ln508_reg_139       |   1|   0|    1|          0|
    |icmp_ln517_reg_158       |   1|   0|    1|          0|
    |p_Result_s_reg_153       |   8|   0|    8|          0|
    |r_V_reg_61               |   4|   0|    4|          0|
    |t_0_reg_72               |   9|   0|    9|          0|
    |tmp_V_reg_148            |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------+-----+-----+------------+------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_done         | out |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|in_V_V_TDATA    |  in |    8|    axis    |         in_V_V         |    pointer   |
|in_V_V_TVALID   |  in |    1|    axis    |         in_V_V         |    pointer   |
|in_V_V_TREADY   | out |    1|    axis    |         in_V_V         |    pointer   |
|out_V_V_TDATA   | out |    8|    axis    |         out_V_V        |    pointer   |
|out_V_V_TVALID  | out |    1|    axis    |         out_V_V        |    pointer   |
|out_V_V_TREADY  |  in |    1|    axis    |         out_V_V        |    pointer   |
+----------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32"   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "store i32 0, i32* %i_1" [/workspace/finn-hlslib/streamtools.h:508]   --->   Operation 8 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [/workspace/finn-hlslib/streamtools.h:508]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.02>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%r_V = phi i4 [ 0, %0 ], [ %tmp_V, %hls_label_2_end ]"   --->   Operation 10 'phi' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%t_0 = phi i9 [ 0, %0 ], [ %t, %hls_label_2_end ]"   --->   Operation 11 'phi' 't_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.66ns)   --->   "%icmp_ln508 = icmp eq i9 %t_0, -256" [/workspace/finn-hlslib/streamtools.h:508]   --->   Operation 12 'icmp' 'icmp_ln508' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.82ns)   --->   "%t = add i9 %t_0, 1" [/workspace/finn-hlslib/streamtools.h:508]   --->   Operation 14 'add' 't' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln508, label %3, label %hls_label_2_begin" [/workspace/finn-hlslib/streamtools.h:508]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_1_load = load i32* %i_1" [/workspace/finn-hlslib/streamtools.h:515]   --->   Operation 16 'load' 'i_1_load' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%in_V_V_read = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_V_V)" [/workspace/finn-hlslib/streamtools.h:511]   --->   Operation 17 'read' 'in_V_V_read' <Predicate = (!icmp_ln508)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_V = trunc i8 %in_V_V_read to i4" [/workspace/finn-hlslib/streamtools.h:512]   --->   Operation 18 'trunc' 'tmp_V' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_V, i4 %r_V)" [/workspace/finn-hlslib/streamtools.h:513]   --->   Operation 19 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.55ns)   --->   "%i = add i32 1, %i_1_load" [/workspace/finn-hlslib/streamtools.h:515]   --->   Operation 20 'add' 'i' <Predicate = (!icmp_ln508)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (2.47ns)   --->   "%icmp_ln517 = icmp eq i32 %i, 2" [/workspace/finn-hlslib/streamtools.h:517]   --->   Operation 21 'icmp' 'icmp_ln517' <Predicate = (!icmp_ln508)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln517, label %2, label %hls_label_2_begin.hls_label_2_end_crit_edge" [/workspace/finn-hlslib/streamtools.h:517]   --->   Operation 22 'br' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.76ns)   --->   "store i32 %i, i32* %i_1" [/workspace/finn-hlslib/streamtools.h:517]   --->   Operation 23 'store' <Predicate = (!icmp_ln508 & !icmp_ln517)> <Delay = 1.76>
ST_2 : Operation 24 [1/1] (1.76ns)   --->   "store i32 0, i32* %i_1" [/workspace/finn-hlslib/streamtools.h:520]   --->   Operation 24 'store' <Predicate = (!icmp_ln508 & icmp_ln517)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [/workspace/finn-hlslib/streamtools.h:508]   --->   Operation 25 'specregionbegin' 'tmp' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [/workspace/finn-hlslib/streamtools.h:509]   --->   Operation 26 'specpipeline' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [/workspace/finn-hlslib/streamtools.h:517]   --->   Operation 27 'br' <Predicate = (!icmp_ln517)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_V_V, i8 %p_Result_s)" [/workspace/finn-hlslib/streamtools.h:519]   --->   Operation 28 'write' <Predicate = (icmp_ln517)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [/workspace/finn-hlslib/streamtools.h:520]   --->   Operation 29 'br' <Predicate = (icmp_ln517)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp)" [/workspace/finn-hlslib/streamtools.h:521]   --->   Operation 30 'specregionend' 'empty_6' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %1" [/workspace/finn-hlslib/streamtools.h:508]   --->   Operation 31 'br' <Predicate = (!icmp_ln508)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [/workspace/finn-hlslib/streamtools.h:523]   --->   Operation 32 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                (alloca           ) [ 01110]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
store_ln508        (store            ) [ 00000]
br_ln508           (br               ) [ 01110]
r_V                (phi              ) [ 00100]
t_0                (phi              ) [ 00100]
icmp_ln508         (icmp             ) [ 00110]
empty              (speclooptripcount) [ 00000]
t                  (add              ) [ 01110]
br_ln508           (br               ) [ 00000]
i_1_load           (load             ) [ 00000]
in_V_V_read        (read             ) [ 00000]
tmp_V              (trunc            ) [ 01110]
p_Result_s         (bitconcatenate   ) [ 00110]
i                  (add              ) [ 00000]
icmp_ln517         (icmp             ) [ 00110]
br_ln517           (br               ) [ 00000]
store_ln517        (store            ) [ 00000]
store_ln520        (store            ) [ 00000]
tmp                (specregionbegin  ) [ 00000]
specpipeline_ln509 (specpipeline     ) [ 00000]
br_ln517           (br               ) [ 00000]
write_ln519        (write            ) [ 00000]
br_ln520           (br               ) [ 00000]
empty_6            (specregionend    ) [ 00000]
br_ln508           (br               ) [ 01110]
ret_ln523          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_1_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="in_V_V_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_V_read/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln519_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="0" index="2" bw="8" slack="1"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln519/3 "/>
</bind>
</comp>

<comp id="61" class="1005" name="r_V_reg_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="4" slack="1"/>
<pin id="63" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_V (phireg) "/>
</bind>
</comp>

<comp id="65" class="1004" name="r_V_phi_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="1" slack="1"/>
<pin id="67" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="4" slack="0"/>
<pin id="69" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="72" class="1005" name="t_0_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="9" slack="1"/>
<pin id="74" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="t_0 (phireg) "/>
</bind>
</comp>

<comp id="76" class="1004" name="t_0_phi_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="1"/>
<pin id="78" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="9" slack="0"/>
<pin id="80" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_0/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln508/1 store_ln520/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln508_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="0"/>
<pin id="90" dir="0" index="1" bw="9" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln508/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="t_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="9" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_1_load_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="1"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_load/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="tmp_V_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="p_Result_s_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="4" slack="0"/>
<pin id="110" dir="0" index="2" bw="4" slack="0"/>
<pin id="111" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="icmp_ln517_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln517/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln517_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="1"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln517/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="i_1_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="139" class="1005" name="icmp_ln508_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln508 "/>
</bind>
</comp>

<comp id="143" class="1005" name="t_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="9" slack="0"/>
<pin id="145" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="148" class="1005" name="tmp_V_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="153" class="1005" name="p_Result_s_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="1"/>
<pin id="155" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="158" class="1005" name="icmp_ln517_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln517 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="28" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="40" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="71"><net_src comp="61" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="72" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="76" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="76" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="48" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="65" pin="4"/><net_sink comp="107" pin=2"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="100" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="115" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="115" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="44" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="138"><net_src comp="132" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="142"><net_src comp="88" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="94" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="151"><net_src comp="103" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="156"><net_src comp="107" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="161"><net_src comp="121" pin="2"/><net_sink comp="158" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_V_V | {}
	Port: out_V_V | {3 }
 - Input state : 
	Port: StreamingDataWidthCo.1 : in_V_V | {2 }
	Port: StreamingDataWidthCo.1 : out_V_V | {}
  - Chain level:
	State 1
		store_ln508 : 1
	State 2
		icmp_ln508 : 1
		t : 1
		br_ln508 : 2
		p_Result_s : 1
		i : 1
		icmp_ln517 : 2
		br_ln517 : 3
		store_ln517 : 2
	State 3
		empty_6 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |         t_fu_94         |    0    |    15   |
|          |         i_fu_115        |    0    |    39   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln508_fu_88    |    0    |    13   |
|          |    icmp_ln517_fu_121    |    0    |    18   |
|----------|-------------------------|---------|---------|
|   read   |  in_V_V_read_read_fu_48 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln519_write_fu_54 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |       tmp_V_fu_103      |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|    p_Result_s_fu_107    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    85   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_1_reg_132   |   32   |
|icmp_ln508_reg_139|    1   |
|icmp_ln517_reg_158|    1   |
|p_Result_s_reg_153|    8   |
|    r_V_reg_61    |    4   |
|    t_0_reg_72    |    9   |
|     t_reg_143    |    9   |
|   tmp_V_reg_148  |    4   |
+------------------+--------+
|       Total      |   68   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   85   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   68   |    -   |
+-----------+--------+--------+
|   Total   |   68   |   85   |
+-----------+--------+--------+
