// Seed: 3491680253
module module_0 (
    output id_0,
    output logic id_1,
    input logic id_2,
    output id_3
);
  assign id_0 = id_2;
  assign id_1 = id_2;
  assign id_1 = !1;
  logic id_4;
  assign id_1 = 1;
  assign id_3 = 1'b0 + 1'h0;
  logic id_5;
  for (id_6 = id_2; id_4; id_6 = {1}) begin
    type_0 id_7 (
        id_5,
        1,
        id_0,
        id_4
    );
  end
endmodule
