==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-i 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:09; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] Analyzing design file 'AlexNet-FPGA-implementation/Pool1/src/pool1.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.92 seconds. CPU system time: 2.08 seconds. Elapsed time: 11.01 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 386 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 399 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 280 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 166 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 166 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 811 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 551 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 551 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 551 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 722 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 719 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 548 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 548 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 548 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 577 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 583 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'L15' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:111:6)
INFO: [HLS 214-291] Loop 'L16' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:120:6)
INFO: [HLS 214-291] Loop 'L17' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:123:6)
INFO: [HLS 214-291] Loop 'L18' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:132:6)
INFO: [HLS 214-291] Loop 'L19' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:134:6)
INFO: [HLS 214-291] Loop 'L20' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:141:6)
INFO: [HLS 214-291] Loop 'L21' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:143:6)
INFO: [HLS 214-291] Loop 'L8' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:78:5)
INFO: [HLS 214-291] Loop 'L10' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:86:6)
INFO: [HLS 214-291] Loop 'L11' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:88:6)
INFO: [HLS 214-291] Loop 'L12' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:98:6)
INFO: [HLS 214-291] Loop 'L13' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:100:6)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_152_2' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:152:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_154_3' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:154:27)
INFO: [HLS 214-186] Unrolling loop 'L15' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:111:6) in function 'pool1' completely with a factor of 2 (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L16' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:120:6) in function 'pool1' completely with a factor of 2 (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L17' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:123:6) in function 'pool1' completely with a factor of 2 (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L18' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:132:6) in function 'pool1' completely with a factor of 3 (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L19' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:134:6) in function 'pool1' completely with a factor of 1 (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L20' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:141:6) in function 'pool1' completely with a factor of 3 (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L21' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:143:6) in function 'pool1' completely with a factor of 2 (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L8' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:78:5) in function 'pool1' completely with a factor of 3 (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L10' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:86:6) in function 'pool1' completely with a factor of 2 (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L11' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:88:6) in function 'pool1' completely with a factor of 3 (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L12' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:98:6) in function 'pool1' completely with a factor of 3 (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L13' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:100:6) in function 'pool1' completely with a factor of 3 (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_152_2' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:152:22) in function 'pool1' completely with a factor of 3 (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_154_3' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:154:27) in function 'pool1' completely with a factor of 3 (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer_2D': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:42:11)
INFO: [HLS 214-115] Multiple burst writes of length 69984 and bit width 32 in loop 'VITIS_LOOP_51_1'(AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51:19)
INFO: [HLS 214-115] Multiple burst reads of length 55 and bit width 32 in loop 'L4'(AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57:5)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:91:38)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126:39)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.12 seconds. CPU system time: 1.44 seconds. Elapsed time: 11.45 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-2061] Successfully converted nested loops 'L5'(AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68:5) and 'L6'(AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:71:5) in function 'pool1' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'L5' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68:5) in function 'pool1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool1' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool1_Pipeline_L4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.110 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool1_Pipeline_L5_L6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L5_L6'.
WARNING: [HLS 200-880] The II Violation in module 'pool1_Pipeline_L5_L6' (loop 'L5_L6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_3_read_1', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126) on port 'gmem' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126) and bus read operation ('gmem_addr_3_read', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126) on port 'gmem' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126).
WARNING: [HLS 200-880] The II Violation in module 'pool1_Pipeline_L5_L6' (loop 'L5_L6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_1_read_2', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:91) on port 'gmem' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:91) and bus read operation ('gmem_addr_1_read', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:91) on port 'gmem' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:91).
WARNING: [HLS 200-885] The II Violation in module 'pool1_Pipeline_L5_L6' (loop 'L5_L6'): Unable to schedule bus request operation ('empty_34', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126) on port 'gmem' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'pool1_Pipeline_L5_L6' (loop 'L5_L6'): Unable to schedule bus read operation ('gmem_addr_4_read_1', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126) on port 'gmem' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'pool1_Pipeline_L5_L6' (loop 'L5_L6'): Unable to schedule bus read operation ('gmem_addr_2_read_2', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:91) on port 'gmem' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:91) due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 26, loop 'L5_L6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.94 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool1_Pipeline_L4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool1_Pipeline_L4' pipeline 'L4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'pool1_Pipeline_L4/m_axi_gmem_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool1_Pipeline_L4/m_axi_gmem_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool1_Pipeline_L4/m_axi_gmem_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool1_Pipeline_L4/m_axi_gmem_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool1_Pipeline_L4/m_axi_gmem_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool1_Pipeline_L4/m_axi_gmem_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool1_Pipeline_L4/m_axi_gmem_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool1_Pipeline_L4/m_axi_gmem_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool1_Pipeline_L4/m_axi_gmem_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool1_Pipeline_L4/m_axi_gmem_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool1_Pipeline_L4/m_axi_gmem_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool1_Pipeline_L4/m_axi_gmem_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool1_Pipeline_L4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool1_Pipeline_L5_L6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool1_Pipeline_L5_L6' pipeline 'L5_L6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'pool1_Pipeline_L5_L6/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool1_Pipeline_L5_L6/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool1_Pipeline_L5_L6/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool1_Pipeline_L5_L6/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool1_Pipeline_L5_L6/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool1_Pipeline_L5_L6/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool1_Pipeline_L5_L6/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool1_Pipeline_L5_L6/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool1_Pipeline_L5_L6/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool1_Pipeline_L5_L6/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool1_Pipeline_L5_L6/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool1_Pipeline_L5_L6/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool1_Pipeline_L5_L6/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_8ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_53_6_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool1_Pipeline_L5_L6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool1/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool1/inp_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool1/out_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inp_img', 'out_img' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.152 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for pool1.
INFO: [VLOG 209-307] Generating Verilog RTL for pool1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:30; Allocated memory: 88.582 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Alex_Net/Pool1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:26; Allocated memory: 2.426 MB.
INFO: [HLS 200-1510] Running: remove_files AlexNet-FPGA-implementation/Pool1/src/pool1.h AlexNet-FPGA-implementation/Pool1/src/pool1.cpp 
INFO: [HLS 200-1510] Running: remove_files /primary/HLS/AlexNet-FPGA-implementation/Pool1/src/testbench.cpp 
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.h' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /primary/HLS/AlexNet-FPGA-implementation/Pool2/src/testbench.cpp 
INFO: [HLS 200-10] Adding test bench file '/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/testbench.cpp' to the project
INFO: [HLS 200-1510] Running: set_top pool2 
INFO: [HLS 200-1510] Running: open_solution -reset Pool2 
