// Seed: 4145873391
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1 < 1;
  module_2 modCall_1 ();
  assign modCall_1.type_3 = 0;
  wire id_2;
  id_3(
      -1, id_1, id_1, 1, id_4 && id_5, 1, 1'h0
  );
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2;
  module_0 modCall_1 (id_2);
endmodule
module module_2;
  reg id_1;
  module_3 modCall_1 (id_1);
  assign id_2 = -1'b0;
  always id_1 <= 1;
  assign id_1 = -1;
endmodule
module module_3 (
    id_1
);
  output wire id_1;
  genvar id_2, id_3;
  always id_1 = -1'b0;
  always id_1 <= -1;
  assign id_2 = id_2;
  wire id_4;
  wire id_5;
endmodule
