IP Upgrade report for DE1_SOC_golden_top
Wed May 09 20:13:30 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------+
; IP Upgrade Summary                                                             ;
+------------------------------+-------------------------------------------------+
; IP Components Upgrade Status ; Passed - Wed May 09 20:13:30 2018               ;
; Quartus Prime Version        ; 16.1.0 Build 196 10/24/2016 SJ Standard Edition ;
; Revision Name                ; DE1_SOC_golden_top                              ;
; Top-level Entity Name        ; DE1_SOC_golden_top                              ;
; Family                       ; Cyclone V                                       ;
+------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                 ;
+-------------+----------------+---------+-------------------------------------+----------------------+-------------------------------------+---------+
; Entity Name ; Component Name ; Version ; Original Source File                ; Generation File Path ; New Source File                     ; Message ;
+-------------+----------------+---------+-------------------------------------+----------------------+-------------------------------------+---------+
; soc_system  ; Qsys           ; 13.1    ; soc_system/synthesis/soc_system.qip ; soc_system.qsys      ; soc_system/synthesis/soc_system.qip ;         ;
+-------------+----------------+---------+-------------------------------------+----------------------+-------------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "soc_system.qsys" to "soc_system.BAK.qsys"
Info (11902): Backing up file "soc_system/synthesis/soc_system.v" to "soc_system.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "soc_system.qsys"
Info: 2018.05.09.20:10:18 Info: Starting to upgrade the IP cores in the Qsys system
Info: 2018.05.09.20:10:18 Info: Finished upgrading the ip cores
Info: 2018.05.09.20:10:41 Info: Saving generation log to Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system
Info: 2018.05.09.20:10:41 Info: Starting: Create simulation model
Info: 2018.05.09.20:10:41 Info: qsys-generate Y:\de1_soc_traning\lab\Advanced_Demo\demo1_axi\hardware\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=Y:\de1_soc_traning\lab\Advanced_Demo\demo1_axi\hardware\soc_system\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2018.05.09.20:10:41 Info: Loading hardware
Info: 2018.05.09.20:10:41 Info: Reading input file
Info: 2018.05.09.20:10:41 Info: Adding LOG_Generate_0 [LOG_Generate 1.0]
Info: 2018.05.09.20:10:41 Info: Parameterizing module LOG_Generate_0
Info: 2018.05.09.20:10:41 Info: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Info: 2018.05.09.20:10:41 Info: Parameterizing module alt_vip_itc_0
Info: 2018.05.09.20:10:41 Info: Adding alt_vip_mix_0 [alt_vip_mix 13.1]
Info: 2018.05.09.20:10:41 Info: Parameterizing module alt_vip_mix_0
Info: 2018.05.09.20:10:41 Info: Adding alt_vip_tpg_0 [alt_vip_tpg 13.1]
Info: 2018.05.09.20:10:41 Info: Parameterizing module alt_vip_tpg_0
Info: 2018.05.09.20:10:41 Info: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Info: 2018.05.09.20:10:41 Info: Parameterizing module alt_vip_vfr_0
Info: 2018.05.09.20:10:41 Info: Adding clk_0 [clock_source 16.1]
Info: 2018.05.09.20:10:41 Info: Parameterizing module clk_0
Info: 2018.05.09.20:10:41 Info: Adding clock_bridge_148_5 [altera_clock_bridge 16.1]
Info: 2018.05.09.20:10:41 Info: Parameterizing module clock_bridge_148_5
Info: 2018.05.09.20:10:41 Info: Adding hps_0 [altera_hps 16.1]
Info: 2018.05.09.20:10:41 Info: Parameterizing module hps_0
Info: 2018.05.09.20:10:41 Info: Adding pll_sdram [altera_pll 16.1]
Info: 2018.05.09.20:10:41 Info: Parameterizing module pll_sdram
Info: 2018.05.09.20:10:41 Info: Adding pll_stream [altera_pll 16.1]
Info: 2018.05.09.20:10:41 Info: Parameterizing module pll_stream
Info: 2018.05.09.20:10:41 Info: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Info: 2018.05.09.20:10:41 Info: Parameterizing module sdram
Info: 2018.05.09.20:10:41 Info: Adding timing_adapter_0 [timing_adapter 16.1]
Info: 2018.05.09.20:10:41 Info: Parameterizing module timing_adapter_0
Info: 2018.05.09.20:10:41 Info: Building connections
Info: 2018.05.09.20:10:41 Info: Parameterizing connections
Info: 2018.05.09.20:10:41 Info: Validating
Info: 2018.05.09.20:10:48 Info: Done reading input file
Info: 2018.05.09.20:10:50 Info: soc_system.alt_vip_mix_0: The Alpha-blending Mixer will no longer be available after 16.1, please upgrade to Mixer II.
Warning: 2018.05.09.20:10:50 Info: soc_system.alt_vip_tpg_0: The Test Pattern Generator will no longer be available after 14.1, please upgrade to the Test Pattern Generator II.
2018.05.09.20:10:50 Warning: soc_system.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl
Info: 2018.05.09.20:10:50 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2018.05.09.20:10:50 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2018.05.09.20:10:50 Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2018.05.09.20:10:50 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2018.05.09.20:10:50 Info: soc_system.pll_sdram: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: 2018.05.09.20:10:50 Info: soc_system.pll_sdram: Able to implement PLL with user settings
Info: 2018.05.09.20:10:50 Info: soc_system.pll_stream: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: 2018.05.09.20:10:50 Warning: soc_system.pll_stream: Able to implement PLL - Actual settings differ from Requested settings
Info: 2018.05.09.20:10:50 Info: soc_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2018.05.09.20:10:50 Info: soc_system.LOG_Generate_0.dout
Info: 2018.05.09.20:10:50 Info: soc_system.LOG_Generate_0.dout
Warning: 2018.05.09.20:10:50 Warning: soc_system.pll_sdram: pll_sdram.locked must be exported, or connected to a matching conduit.
Warning: 2018.05.09.20:10:50 Warning: soc_system.pll_stream: pll_stream.locked must be exported, or connected to a matching conduit.
Warning: 2018.05.09.20:10:50 Warning: soc_system.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver
Info: 2018.05.09.20:10:52 Info: soc_system: Generating soc_system "soc_system" for SIM_VERILOG
Info: 2018.05.09.20:10:58 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: 2018.05.09.20:10:58 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: 2018.05.09.20:10:58 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: 2018.05.09.20:10:58 Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1
Info: 2018.05.09.20:10:58 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: 2018.05.09.20:10:58 Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: 2018.05.09.20:10:58 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: 2018.05.09.20:10:58 Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1
Warning: 2018.05.09.20:10:58 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: 2018.05.09.20:10:58 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: 2018.05.09.20:10:58 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: 2018.05.09.20:10:58 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: 2018.05.09.20:10:58 Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Info: 2018.05.09.20:10:58 Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Warning: 2018.05.09.20:10:58 Warning: avalon_st_adapter.data_format_adapter_0: The symbols per beat on input interface(3) and the output interface(3) match,
 but the input interface is using the empty signal, while the output interface is not using the empty signal.
 Empty signal data may be lost between the input and the output interface (across this adapter).
Info: 2018.05.09.20:11:02 Info: LOG_Generate_0: "soc_system" instantiated LOG_Generate "LOG_Generate_0"
Info: 2018.05.09.20:11:04 Info: alt_vip_itc_0: "soc_system" instantiated alt_vip_itc "alt_vip_itc_0"
Info: 2018.05.09.20:11:12 Info: Generating simulation model soc_system_alt_vip_mix_0.vo
Info: 2018.05.09.20:11:25 Info: Info: *******************************************************************
Info: 2018.05.09.20:11:25 Info: Info: Running Quartus Prime Analysis & Synthesis
Info: 2018.05.09.20:11:25 Info:     Info: Version 16.1.0 Build 196 10/24
Info: 2018.05.09.20:11:25 Info:     Info: Copyright (C) 2016  Intel Corporation. All rights reserved.
Info: 2018.05.09.20:11:25 Info:     Info: Your use of Intel Corporation's design tools, logic functions
Info: 2018.05.09.20:11:25 Info:     Info: and other software and tools, and its AMPP partner logic
Info: 2018.05.09.20:11:25 Info:     Info: functions, and any output files from any of the foregoing
Info: 2018.05.09.20:11:25 Info:     Info: (including device programming or simulation files), and any
Info: 2018.05.09.20:11:25 Info:     Info: associated documentation or information are expressly subject
Info: 2018.05.09.20:11:25 Info:     Info: to the terms and conditions of the Intel Program License
Info: 2018.05.09.20:11:25 Info:     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
Info: 2018.05.09.20:11:25 Info:     Info: the Intel MegaCore Function License Agreement, or other
Info: 2018.05.09.20:11:25 Info:     Info: applicable license agreement, including, without limitation,
Info: 2018.05.09.20:11:25 Info:     Info: that your use is for the sole purpose of programming logic
Info: 2018.05.09.20:11:25 Info:     Info: devices manufactured by Intel and sold by Intel or its
Info: 2018.05.09.20:11:25 Info:     Info: authorized distributors.  Please refer to the applicable
Info: 2018.05.09.20:11:25 Info:     Info: agreement for further details.
Info: 2018.05.09.20:11:25 Info:     Info: Processing started: Wed May 09 20:11:12 2018
Info: 2018.05.09.20:11:25 Info: Info: Command: quartus_map sopc_sim --ini=disable_check_quartus_compatibility_qsys_only=on --simgen --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG,CBX_FILE=soc_system_alt_vip_mix_0.vo,CBX_OUTPUT_DIRECTORY=C:\Users\R55483~1\AppData\Local\Temp\cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.
Info: 2018.05.09.20:11:25 Info: Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: 2018.05.09.20:11:25 Info: Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: 2018.05.09.20:11:25 Info: Info (12021): Found 2 design units, including 1 entities, in source file soc_system_alt_vip_mix_0.vhd
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 1: soc_system_alt_vip_mix_0-rtl File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12023): Found entity 1: soc_system_alt_vip_mix_0 File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12021): Found 2 design units, including 1 entities, in source file soc_system_alt_vip_mix_0_tb.vhd
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 1: soc_system_alt_vip_mix_0_tb-rtl File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12023): Found entity 1: soc_system_alt_vip_mix_0_tb File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12021): Found 2 design units, including 1 entities, in source file alt_cusp161_muxhot16.vhd
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 1: alt_cusp161_muxhot16-rtl File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12023): Found entity 1: alt_cusp161_muxhot16 File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12021): Found 2 design units, including 0 entities, in source file alt_cusp161_package.vhd
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 1: ALT_CUSP161_PACKAGE (altera) File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 2: ALT_CUSP161_PACKAGE-body File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12021): Found 2 design units, including 1 entities, in source file alt_cusp161_fifo.vhd
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 1: alt_cusp161_fifo-rtl File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12023): Found entity 1: alt_cusp161_fifo File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12021): Found 2 design units, including 1 entities, in source file alt_cusp161_general_fifo.vhd
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 1: alt_cusp161_general_fifo-rtl File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12023): Found entity 1: alt_cusp161_general_fifo File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12021): Found 2 design units, including 1 entities, in source file alt_cusp161_fifo_usedw_calculator.vhd
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 1: alt_cusp161_fifo_usedw_calculator-rtl File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12023): Found entity 1: alt_cusp161_fifo_usedw_calculator File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12021): Found 2 design units, including 1 entities, in source file alt_cusp161_gray_clock_crosser.vhd
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 1: alt_cusp161_gray_clock_crosser-rtl File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12023): Found entity 1: alt_cusp161_gray_clock_crosser File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12021): Found 2 design units, including 1 entities, in source file alt_cusp161_logic_fifo.vhd
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 1: alt_cusp161_logic_fifo-rtl File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12023): Found entity 1: alt_cusp161_logic_fifo File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12021): Found 2 design units, including 1 entities, in source file alt_cusp161_one_bit_delay.vhd
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 1: alt_cusp161_one_bit_delay-rtl File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12023): Found entity 1: alt_cusp161_one_bit_delay File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12021): Found 2 design units, including 1 entities, in source file alt_cusp161_ram_fifo.vhd
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 1: alt_cusp161_ram_fifo-rtl File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12023): Found entity 1: alt_cusp161_ram_fifo File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12021): Found 2 design units, including 1 entities, in source file alt_cusp161_std_logic_vector_delay.vhd
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 1: alt_cusp161_std_logic_vector_delay-rtl File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12023): Found entity 1: alt_cusp161_std_logic_vector_delay File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12021): Found 2 design units, including 1 entities, in source file alt_cusp161_reg.vhd
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 1: alt_cusp161_reg-rtl File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12023): Found entity 1: alt_cusp161_reg File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12021): Found 2 design units, including 1 entities, in source file alt_cusp161_muxbin2.vhd
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 1: alt_cusp161_muxbin2-rtl File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12023): Found entity 1: alt_cusp161_muxbin2 File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12021): Found 2 design units, including 1 entities, in source file alt_cusp161_au.vhd
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 1: ALT_CUSP161_AU-rtl File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12023): Found entity 1: ALT_CUSP161_AU File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12021): Found 4 design units, including 2 entities, in source file alt_cusp161_addsubcarry.vhd
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 1: alt_cusp161_asc_carrypropagator-WYSI File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 2: alt_cusp161_addsubcarry-RTL File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12023): Found entity 1: alt_cusp161_asc_carrypropagator File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12023): Found entity 2: alt_cusp161_addsubcarry File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12021): Found 2 design units, including 1 entities, in source file alt_cusp161_avalon_st_input.vhd
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 1: alt_cusp161_avalon_st_input-rtl File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12023): Found entity 1: alt_cusp161_avalon_st_input File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12021): Found 2 design units, including 1 entities, in source file alt_cusp161_avalon_st_output.vhd
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 1: ALT_CUSP161_AVALON_ST_OUTPUT-rtl File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12023): Found entity 1: ALT_CUSP161_AVALON_ST_OUTPUT File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12021): Found 2 design units, including 1 entities, in source file alt_cusp161_atlantic_reporter.vhd
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 1: alt_cusp161_atlantic_reporter-rtl File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12023): Found entity 1: alt_cusp161_atlantic_reporter File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12021): Found 2 design units, including 1 entities, in source file alt_cusp161_avalon_mm_mem_slave.vhd
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 1: ALT_CUSP161_AVALON_MM_MEM_SLAVE-rtl File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12023): Found entity 1: ALT_CUSP161_AVALON_MM_MEM_SLAVE File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12021): Found 8 design units, including 4 entities, in source file alt_cusp161_trigger_to_synced_pulse.vhd
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 1: alt_cusp161_sync-cusp File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 2: alt_cusp161_sync_vec-cusp File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 3: alt_cusp161_edge_to_pulse-cusp File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 4: alt_cusp161_trigger_to_synced_pulse-cusp File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12023): Found entity 1: alt_cusp161_sync File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12023): Found entity 2: alt_cusp161_sync_vec File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12023): Found entity 3: alt_cusp161_edge_to_pulse File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12023): Found entity 4: alt_cusp161_trigger_to_synced_pulse File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12021): Found 2 design units, including 1 entities, in source file alt_cusp161_pc.vhd
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 1: alt_cusp161_pc-syn File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12023): Found entity 1: alt_cusp161_pc File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12021): Found 2 design units, including 1 entities, in source file alt_cusp161_cmp.vhd
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 1: alt_cusp161_cmp-rtl File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12023): Found entity 1: alt_cusp161_cmp File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12021): Found 2 design units, including 1 entities, in source file alt_cusp161_clock_reset.vhd
Info: 2018.05.09.20:11:25 Info:     Info (12022): Found design unit 1: alt_cusp161_clock_reset-rtl File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12023): Found entity 1: alt_cusp161_clock_reset File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12127): Elaborating entity "soc_system_alt_vip_mix_0" for the top level hierarchy
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_muxhot16" for hierarchy "alt_cusp161_muxhot16:to_output_wdata_muxinst" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_muxhot16" for hierarchy "alt_cusp161_muxhot16:to_output_writenext_trigger_muxinst" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_muxhot16" for hierarchy "alt_cusp161_muxhot16:to_output_readnext_trigger_muxinst" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_fifo" for hierarchy "alt_cusp161_fifo:to_output" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Warning (10036): Verilog HDL or VHDL warning at alt_cusp161_fifo.vhd(56): object "wrusedw" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Warning (10036): Verilog HDL or VHDL warning at alt_cusp161_fifo.vhd(58): object "almost_full" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Warning (10036): Verilog HDL or VHDL warning at alt_cusp161_fifo.vhd(59): object "rdusedw" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Warning (10036): Verilog HDL or VHDL warning at alt_cusp161_fifo.vhd(61): object "almost_empty" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Warning (10445): VHDL Subtype or Type Declaration warning at alt_cusp161_fifo.vhd(158): subtype or type has null range File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Warning (10445): VHDL Subtype or Type Declaration warning at alt_cusp161_fifo.vhd(172): subtype or type has null range File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_general_fifo" for hierarchy "alt_cusp161_fifo:to_output|alt_cusp161_general_fifo:the_fifo" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_fifo_usedw_calculator" for hierarchy "alt_cusp161_fifo:to_output|alt_cusp161_general_fifo:the_fifo|alt_cusp161_fifo_usedw_calculator:usedw_calculator" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_one_bit_delay" for hierarchy "alt_cusp161_fifo:to_output|alt_cusp161_general_fifo:the_fifo|alt_cusp161_fifo_usedw_calculator:usedw_calculator|alt_cusp161_one_bit_delay:\single_clock_gen:rdreq_delayer" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Warning (10445): VHDL Subtype or Type Declaration warning at alt_cusp161_one_bit_delay.vhd(66): subtype or type has null range File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_one_bit_delay" for hierarchy "alt_cusp161_fifo:to_output|alt_cusp161_general_fifo:the_fifo|alt_cusp161_fifo_usedw_calculator:usedw_calculator|alt_cusp161_one_bit_delay:\single_clock_gen:wrreq_delayer" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_logic_fifo" for hierarchy "alt_cusp161_fifo:to_output|alt_cusp161_general_fifo:the_fifo|alt_cusp161_logic_fifo:\single_clock_small_gen:logic_fifo" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_fifo_usedw_calculator" for hierarchy "alt_cusp161_fifo:to_output|alt_cusp161_general_fifo:the_fifo|alt_cusp161_logic_fifo:\single_clock_small_gen:logic_fifo|alt_cusp161_fifo_usedw_calculator:usedw_calculator" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:output_read_reg" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen/soc_system_alt_vip_mix_0.vhd Line: 984
2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:ctrl_packet_width_reg" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen/soc_system_alt_vip_mix_0.vhd Line: 1007
2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:ctrl_packet_height_reg" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_muxbin2" for hierarchy "alt_cusp161_muxbin2:ispreviousendpacket_reg_d_muxinst" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:ispreviousendpacket_reg" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:ctrl_offset_au" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_muxhot16" for hierarchy "alt_cusp161_muxhot16:din_0_takeb_trigger_muxinst" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_avalon_st_input" for hierarchy "alt_cusp161_avalon_st_input:din_0" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_avalon_st_input" for hierarchy "alt_cusp161_avalon_st_input:din_1" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_avalon_st_input" for hierarchy "alt_cusp161_avalon_st_input:din_2" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_muxbin2" for hierarchy "alt_cusp161_muxbin2:dout_wdata_muxinst" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "ALT_CUSP161_AVALON_ST_OUTPUT" for hierarchy "ALT_CUSP161_AVALON_ST_OUTPUT:dout" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_muxhot16" for hierarchy "alt_cusp161_muxhot16:control_addr_muxinst" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "ALT_CUSP161_AVALON_MM_MEM_SLAVE" for hierarchy "ALT_CUSP161_AVALON_MM_MEM_SLAVE:control" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Warning (10296): VHDL warning at alt_cusp161_avalon_mm_mem_slave.vhd(27): ignored assignment of value to null range File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Warning (10036): Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_mem_slave.vhd(145): object "internal_write" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Warning (10296): VHDL warning at alt_cusp161_avalon_mm_mem_slave.vhd(241): ignored assignment of value to null range File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "altsyncram" for hierarchy "ALT_CUSP161_AVALON_MM_MEM_SLAVE:control|altsyncram:\ds1:altsyncram_component" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12130): Elaborated megafunction instantiation "ALT_CUSP161_AVALON_MM_MEM_SLAVE:control|altsyncram:\ds1:altsyncram_component" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12133): Instantiated megafunction "ALT_CUSP161_AVALON_MM_MEM_SLAVE:control|altsyncram:\ds1:altsyncram_component" with the following parameter: File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "init_file" = ""
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "width_a" = "16"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "widthad_a" = "6"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "numwords_a" = "47"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "width_b" = "16"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "widthad_b" = "6"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "numwords_b" = "47"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "lpm_type" = "altsyncram"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "width_byteena_a" = "1"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "width_byteena_b" = "1"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "indata_reg_b" = "CLOCK1"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "address_reg_b" = "CLOCK1"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "ram_block_type" = "AUTO"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "intended_device_family" = "Stratix"
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:x_min_au" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:x_min_au_1" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:x_min_au_2" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_muxbin2" for hierarchy "alt_cusp161_muxbin2:x_max_au_l_muxinst" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:x_max_au" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:x_max_au_1" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:x_max_au_2" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:y_min_reg" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:y_min_reg_1" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:y_min_reg_2" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:y_max_au" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:y_max_au_1" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:y_max_au_2" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:just_read_reg" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:just_read_reg_39" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:just_read_reg_392" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:widths_reg" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:widths_reg_41" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:widths_reg_412" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:heights_reg" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:heights_reg_43" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:heights_reg_432" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:layer_active_reg" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:layer_active_reg_45" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:pixel_sum_au" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:pixel_sum_au_47" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:pixel_sum_au_472" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:pixel_sum_au_473" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:pixel_sum_au_474" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:pixel_sum_au_475" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:pixel_sum_au_476" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:pixel_sum_au_477" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:pixel_sum_au_478" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:mix_this_layer_reg" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:mix_this_layer_reg_76" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_muxbin2" for hierarchy "alt_cusp161_muxbin2:packetdimensions_reg_d_muxinst" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:packetdimensions_reg" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:packetdimensions_reg_110" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:packetdimensions_reg_1102" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:packetdimensions_reg_1103" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_muxhot16" for hierarchy "alt_cusp161_muxhot16:pc0_usenextpc_trigger_muxinst" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_muxhot16" for hierarchy "alt_cusp161_muxhot16:pc0_hold_trigger_muxinst" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_pc" for hierarchy "alt_cusp161_pc:pc0" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Warning (10296): VHDL warning at alt_cusp161_pc.vhd(30): ignored assignment of value to null range File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "LPM_COUNTER" for hierarchy "alt_cusp161_pc:pc0|LPM_COUNTER:\d2:lpm_counter_component" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12130): Elaborated megafunction instantiation "alt_cusp161_pc:pc0|LPM_COUNTER:\d2:lpm_counter_component" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12133): Instantiated megafunction "alt_cusp161_pc:pc0|LPM_COUNTER:\d2:lpm_counter_component" with the following parameter: File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "LPM_WIDTH" = "8"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "LPM_MODULUS" = "0"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "LPM_DIRECTION" = "UP"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "LPM_AVALUE" = "0"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "LPM_SVALUE" = "UNUSED"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "LPM_PVALUE" = "UNUSED"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_muxhot16" for hierarchy "alt_cusp161_muxhot16:pc1_usenextpc_trigger_muxinst" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_pc" for hierarchy "alt_cusp161_pc:pc1" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Warning (10296): VHDL warning at alt_cusp161_pc.vhd(30): ignored assignment of value to null range File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "LPM_COUNTER" for hierarchy "alt_cusp161_pc:pc1|LPM_COUNTER:\d2:lpm_counter_component" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12130): Elaborated megafunction instantiation "alt_cusp161_pc:pc1|LPM_COUNTER:\d2:lpm_counter_component" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12133): Instantiated megafunction "alt_cusp161_pc:pc1|LPM_COUNTER:\d2:lpm_counter_component" with the following parameter: File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "LPM_WIDTH" = "7"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "LPM_MODULUS" = "0"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "LPM_DIRECTION" = "UP"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "LPM_AVALUE" = "0"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "LPM_SVALUE" = "UNUSED"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "LPM_PVALUE" = "UNUSED"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: 2018.05.09.20:11:25 Info:     Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:backgroundpatternwidth_id_3016_line148" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:wordaddress_0_id_3020_line216" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:notdisabled_0_id_3022_line467" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:headertype_0_id_3024_line463" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:notdisabled_1_id_3028_line467" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:headertype_1_id_3030_line463" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:notdisabled_2_id_3034_line467" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:headertype_2_id_3036_line463" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:wordaddress_3_id_3038_line216" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:wordaddress_5_id_3042_line216" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:cond540_0_id_3044" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:cond540_0_id_3050" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:i_id_3052_line409" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:discard_complete_0_id_3055_line758" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:discard_complete_1_id_3057_line758" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:j_cp1_id_3059_line605" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:j_id_3062_line606" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:background_eop_0_id_3065_line629" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:background_eop_1_id_3067_line629" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:isbackgroundlayer_id_3069_line166" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:k_id_3072_line311" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:replyflag_id_3075_line146" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:newcontrolpacketreceived_id_3078_line145" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:isnotimagedata_0_id_3081_line164" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:iscontrolpacket_0_id_3083_line165" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:cond205_0_id_3085" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:eop_id_3091_line303" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_muxbin2" for hierarchy "alt_cusp161_muxbin2:width_counter_id_3094_line304_a_muxinst" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:width_counter_id_3094_line304" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:cond288_0_id_3099" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_cmp" for hierarchy "alt_cusp161_cmp:fu_id_4422_line479_65" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_cmp" for hierarchy "alt_cusp161_cmp:fu_id_4486_line479_65" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_cmp" for hierarchy "alt_cusp161_cmp:fu_id_4550_line479_65" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_cmp" for hierarchy "alt_cusp161_cmp:fu_id_4613_line521_65" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_cmp" for hierarchy "alt_cusp161_cmp:fu_id_4650_line603_28" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_cmp" for hierarchy "alt_cusp161_cmp:fu_id_4718_line606_65" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_cmp" for hierarchy "alt_cusp161_cmp:fu_id_4876_line629_51" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_cmp" for hierarchy "alt_cusp161_cmp:fu_id_4962_line629_70" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:fu_id_5041_line629_70" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_cmp" for hierarchy "alt_cusp161_cmp:fu_id_5109_line637_96" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_cmp" for hierarchy "alt_cusp161_cmp:fu_id_5183_line638_72" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen/soc_system_alt_vip_mix_0.vhd Line: 3941
2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_cmp" for hierarchy "alt_cusp161_cmp:fu_id_5257_line639_68" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_cmp" for hierarchy "alt_cusp161_cmp:fu_id_5325_line639_122" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_cmp" for hierarchy "alt_cusp161_cmp:fu_id_5393_line637_96" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_cmp" for hierarchy "alt_cusp161_cmp:fu_id_5467_line638_72" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_cmp" for hierarchy "alt_cusp161_cmp:fu_id_5541_line639_68" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_cmp" for hierarchy "alt_cusp161_cmp:fu_id_5609_line639_122" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_cmp" for hierarchy "alt_cusp161_cmp:fu_id_5856_line245_69" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_cmp" for hierarchy "alt_cusp161_cmp:fu_id_5886_line253_47" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:eop_0_comb_id_7318" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:eop_2_comb_id_7321" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:25 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:eop_1_comb_id_7324" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:26 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:mix_this_layer_1_0_stage_1_id_7327" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:26 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:mix_this_layer_1_0_stage_2_id_7330" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:26 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:mix_this_layer_2_0_stage_1_id_7333" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:26 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:mix_this_layer_2_0_stage_2_id_7336" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:26 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:mix_this_layer_2_0_stage_3_id_7339" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:26 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:din_0_10_stage_1_id_7342" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:26 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:background_eop_1_stage_1_id_7345" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:26 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:background_eop_1_stage_2_id_7348" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:26 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:background_eop_1_stage_3_id_7351" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:26 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:pixel_output_0_0_comb_id_7354" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:26 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:pixel_output_1_0_comb_id_7357" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:26 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:pixel_output_2_0_comb_id_7360" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:26 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:just_read_wires_2_2_comb_id_7363" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:26 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:just_read_wires_1_2_comb_id_7366" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:26 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:just_read_wires_0_2_comb_id_7369" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:26 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:output_read_5_stage_1_id_7372" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:26 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:op_3179_comb_id_7375" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:26 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:justreadqueue_1_2_comb_id_7378" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:26 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:justreadqueue_2_2_comb_id_7381" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:26 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:justreadqueue_1_3_comb_id_7384" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate6702810784545886961.gen
Info: 2018.05.09.20:11:26 Info: Info (281010): Generating sgate simulator netlist using Simgen
Info: 2018.05.09.20:11:26 Info: SIMGEN_PROGRESS Start of Model generation -- 0% complete
Info: 2018.05.09.20:11:26 Info: SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete
Info: 2018.05.09.20:11:26 Info: SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete
Info: 2018.05.09.20:11:26 Info: SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete
Info: 2018.05.09.20:11:27 Info: alt_vip_mix_0: "soc_system" instantiated alt_vip_mix "alt_vip_mix_0"
Info: 2018.05.09.20:11:29 Info: Generating simulation model soc_system_alt_vip_tpg_0.vo
Info: 2018.05.09.20:11:39 Info: Info: *******************************************************************
Info: 2018.05.09.20:11:39 Info: Info: Running Quartus Prime Analysis & Synthesis
Info: 2018.05.09.20:11:39 Info:     Info: Version 16.1.0 Build 196 10/24
Info: 2018.05.09.20:11:39 Info:     Info: Copyright (C) 2016  Intel Corporation. All rights reserved.
Info: 2018.05.09.20:11:39 Info:     Info: Your use of Intel Corporation's design tools, logic functions
Info: 2018.05.09.20:11:39 Info:     Info: and other software and tools, and its AMPP partner logic
Info: 2018.05.09.20:11:39 Info:     Info: functions, and any output files from any of the foregoing
Info: 2018.05.09.20:11:39 Info:     Info: (including device programming or simulation files), and any
Info: 2018.05.09.20:11:39 Info:     Info: associated documentation or information are expressly subject
Info: 2018.05.09.20:11:39 Info:     Info: to the terms and conditions of the Intel Program License
Info: 2018.05.09.20:11:39 Info:     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
Info: 2018.05.09.20:11:39 Info:     Info: the Intel MegaCore Function License Agreement, or other
Info: 2018.05.09.20:11:39 Info:     Info: applicable license agreement, including, without limitation,
Info: 2018.05.09.20:11:39 Info:     Info: that your use is for the sole purpose of programming logic
Info: 2018.05.09.20:11:39 Info:     Info: devices manufactured by Intel and sold by Intel or its
Info: 2018.05.09.20:11:39 Info:     Info: authorized distributors.  Please refer to the applicable
Info: 2018.05.09.20:11:39 Info:     Info: agreement for further details.
Info: 2018.05.09.20:11:39 Info:     Info: Processing started: Wed May 09 20:11:29 2018
Info: 2018.05.09.20:11:39 Info: Info: Command: quartus_map sopc_sim --ini=disable_check_quartus_compatibility_qsys_only=on --simgen --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG,CBX_FILE=soc_system_alt_vip_tpg_0.vo,CBX_OUTPUT_DIRECTORY=C:\Users\R55483~1\AppData\Local\Temp\cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:39 Info: Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.
Info: 2018.05.09.20:11:39 Info: Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: 2018.05.09.20:11:39 Info: Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: 2018.05.09.20:11:39 Info: Info (12021): Found 2 design units, including 1 entities, in source file soc_system_alt_vip_tpg_0.vhd
Info: 2018.05.09.20:11:39 Info:     Info (12022): Found design unit 1: soc_system_alt_vip_tpg_0-rtl File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:39 Info:     Info (12023): Found entity 1: soc_system_alt_vip_tpg_0 File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:39 Info: Info (12021): Found 2 design units, including 1 entities, in source file soc_system_alt_vip_tpg_0_tb.vhd
Info: 2018.05.09.20:11:39 Info:     Info (12022): Found design unit 1: soc_system_alt_vip_tpg_0_tb-rtl File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:39 Info:     Info (12023): Found entity 1: soc_system_alt_vip_tpg_0_tb File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:39 Info: Info (12021): Found 2 design units, including 1 entities, in source file alt_cusp161_muxhot16.vhd
Info: 2018.05.09.20:11:39 Info:     Info (12022): Found design unit 1: alt_cusp161_muxhot16-rtl File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:39 Info:     Info (12023): Found entity 1: alt_cusp161_muxhot16 File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:39 Info: Info (12021): Found 2 design units, including 0 entities, in source file alt_cusp161_package.vhd
Info: 2018.05.09.20:11:39 Info:     Info (12022): Found design unit 1: ALT_CUSP161_PACKAGE (altera) File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:39 Info:     Info (12022): Found design unit 2: ALT_CUSP161_PACKAGE-body File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:39 Info: Info (12021): Found 2 design units, including 1 entities, in source file alt_cusp161_avalon_st_output.vhd
Info: 2018.05.09.20:11:39 Info:     Info (12022): Found design unit 1: ALT_CUSP161_AVALON_ST_OUTPUT-rtl File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:39 Info:     Info (12023): Found entity 1: ALT_CUSP161_AVALON_ST_OUTPUT File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:39 Info: Info (12021): Found 2 design units, including 1 entities, in source file alt_cusp161_atlantic_reporter.vhd
Info: 2018.05.09.20:11:39 Info:     Info (12022): Found design unit 1: alt_cusp161_atlantic_reporter-rtl File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:39 Info:     Info (12023): Found entity 1: alt_cusp161_atlantic_reporter File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:39 Info: Info (12021): Found 2 design units, including 1 entities, in source file alt_cusp161_pc.vhd
Info: 2018.05.09.20:11:39 Info:     Info (12022): Found design unit 1: alt_cusp161_pc-syn File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:39 Info:     Info (12023): Found entity 1: alt_cusp161_pc File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:39 Info: Info (12021): Found 2 design units, including 1 entities, in source file alt_cusp161_au.vhd
Info: 2018.05.09.20:11:39 Info:     Info (12022): Found design unit 1: ALT_CUSP161_AU-rtl File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:39 Info:     Info (12023): Found entity 1: ALT_CUSP161_AU File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:39 Info: Info (12021): Found 4 design units, including 2 entities, in source file alt_cusp161_addsubcarry.vhd
Info: 2018.05.09.20:11:39 Info:     Info (12022): Found design unit 1: alt_cusp161_asc_carrypropagator-WYSI File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:39 Info:     Info (12022): Found design unit 2: alt_cusp161_addsubcarry-RTL File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:39 Info:     Info (12023): Found entity 1: alt_cusp161_asc_carrypropagator File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:39 Info:     Info (12023): Found entity 2: alt_cusp161_addsubcarry File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:39 Info: Info (12021): Found 2 design units, including 1 entities, in source file alt_cusp161_reg.vhd
Info: 2018.05.09.20:11:39 Info:     Info (12022): Found design unit 1: alt_cusp161_reg-rtl File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:39 Info:     Info (12023): Found entity 1: alt_cusp161_reg File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:39 Info: Info (12021): Found 2 design units, including 1 entities, in source file alt_cusp161_clock_reset.vhd
Info: 2018.05.09.20:11:39 Info:     Info (12022): Found design unit 1: alt_cusp161_clock_reset-rtl File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:39 Info:     Info (12023): Found entity 1: alt_cusp161_clock_reset File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:39 Info: Info (12127): Elaborating entity "soc_system_alt_vip_tpg_0" for the top level hierarchy
Info: 2018.05.09.20:11:39 Info: Info (12128): Elaborating entity "alt_cusp161_muxhot16" for hierarchy "alt_cusp161_muxhot16:dout_wdata_muxinst" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:39 Info: Info (12128): Elaborating entity "ALT_CUSP161_AVALON_ST_OUTPUT" for hierarchy "ALT_CUSP161_AVALON_ST_OUTPUT:dout" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:39 Info: Info (12128): Elaborating entity "alt_cusp161_muxhot16" for hierarchy "alt_cusp161_muxhot16:pc_hold_trigger_muxinst" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:40 Info: Info (12128): Elaborating entity "alt_cusp161_muxhot16" for hierarchy "alt_cusp161_muxhot16:pc_usenextpc_trigger_muxinst" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:40 Info: Info (12128): Elaborating entity "alt_cusp161_pc" for hierarchy "alt_cusp161_pc:pc" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:40 Info: Warning (10296): VHDL warning at alt_cusp161_pc.vhd(30): ignored assignment of value to null range File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:40 Info: Info (12128): Elaborating entity "LPM_COUNTER" for hierarchy "alt_cusp161_pc:pc|LPM_COUNTER:\d2:lpm_counter_component" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:40 Info: Info (12130): Elaborated megafunction instantiation "alt_cusp161_pc:pc|LPM_COUNTER:\d2:lpm_counter_component" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:40 Info: Info (12133): Instantiated megafunction "alt_cusp161_pc:pc|LPM_COUNTER:\d2:lpm_counter_component" with the following parameter: File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:40 Info:     Info (12134): Parameter "LPM_WIDTH" = "5"
Info: 2018.05.09.20:11:40 Info:     Info (12134): Parameter "LPM_MODULUS" = "0"
Info: 2018.05.09.20:11:40 Info:     Info (12134): Parameter "LPM_DIRECTION" = "UP"
Info: 2018.05.09.20:11:40 Info:     Info (12134): Parameter "LPM_AVALUE" = "0"
Info: 2018.05.09.20:11:40 Info:     Info (12134): Parameter "LPM_SVALUE" = "UNUSED"
Info: 2018.05.09.20:11:40 Info:     Info (12134): Parameter "LPM_PVALUE" = "UNUSED"
2018.05.09.20:11:40 Info:     Info (12134): Parameter "LPM_TYPE" = "LPM_COUNTER"
2018.05.09.20:11:40 Info:     Info (12134): Parameter "LPM_HINT" = "UNUSED"
2018.05.09.20:11:40 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:fu_id_546_id_623" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen/soc_system_alt_vip_tpg_0.vhd Line: 428
2018.05.09.20:11:40 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:fu_id_534_id_626" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:40 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:fu_id_540_id_629" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:40 Info: Info (12128): Elaborating entity "ALT_CUSP161_AU" for hierarchy "ALT_CUSP161_AU:fu_id_528_id_632" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:40 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:write_wire_2_comb_id_873" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:40 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:write_wire_5_comb_id_876" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:40 Info: Info (12128): Elaborating entity "alt_cusp161_reg" for hierarchy "alt_cusp161_reg:write_wire_8_comb_id_879" File: C:/Users/R55483~1/AppData/Local/Temp/cuspgenerate4753481803819146065.gen
Info: 2018.05.09.20:11:40 Info: Info (281010): Generating sgate simulator netlist using Simgen
Info: 2018.05.09.20:11:40 Info: SIMGEN_PROGRESS Start of Model generation -- 0% complete
Info: 2018.05.09.20:11:40 Info: SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete
Info: 2018.05.09.20:11:40 Info: SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete
Info: 2018.05.09.20:11:40 Info: SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete
Info: 2018.05.09.20:11:40 Info: alt_vip_tpg_0: "soc_system" instantiated alt_vip_tpg "alt_vip_tpg_0"
Info: 2018.05.09.20:11:42 Info: alt_vip_vfr_0: Generating Verilog simulation model
Warning: 2018.05.09.20:11:56 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning: 2018.05.09.20:11:56 Warning: Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "alt_vipvfr131_prc_read_master" File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for "master_clock" File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for "master_reset" File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object "wdata_fifo_wrusedw" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object "wdata_fifo_full" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object "wdata_fifo_almost_full" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object "wdata_fifo_empty" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object "wdata_fifo_almost_empty" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object "wdata_fifo_wrreq" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object "wdata_fifo_data" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object "wdata_fifo_rdreq" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object "wdata_fifo_q" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object "wdata_fifo_empty_next" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object "rdata_fifo_full" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object "rdata_fifo_almost_full" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object "rdata_fifo_rdusedw" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object "rdata_fifo_almost_empty" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object "cmd_fifo_wrusedw" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object "cmd_fifo_almost_full" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object "cmd_fifo_rdusedw" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object "cmd_fifo_almost_empty" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object "writing" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object "reading" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object "wdata_en" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal "byte_enable_next" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable "byte_enable", which holds its previous value in one or more paths through the process File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object "ram_fifo_empty" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object "port_a_q" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object "logic_fifo_full" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object "port_a_q" assigned a value but never read File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): subtype or type has null range File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): ignored assignment of value to null range File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(98): subtype or type has null range File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): subtype or type has null range File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): ignored assignment of value to null range File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(131): subtype or type has null range File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable "interrupt_register", which holds its previous value in one or more paths through the always construct File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32) File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable "interrupt_register", which holds its previous value in one or more paths through the always construct File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32) File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable "control_data", which holds its previous value in one or more paths through the always construct File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4) File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Net "control_header_state[8..7]" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Net "control_header_state[5..4]" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Net "control_header_state[2..1]" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Net "control_header_data[8..7]" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Net "control_header_data[5..4]" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Warning: 2018.05.09.20:11:56 Warning: Net "control_header_data[2..1]" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0007_sopcqmap
Info: 2018.05.09.20:11:56 Info: alt_vip_vfr_0: Generated simulation model soc_system_alt_vip_vfr_0.vo
Info: 2018.05.09.20:11:56 Info: alt_vip_vfr_0: "soc_system" instantiated alt_vip_vfr "alt_vip_vfr_0"
Info: 2018.05.09.20:11:56 Info: hps_0: "Running  for module: hps_0"
Info: 2018.05.09.20:11:56 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2018.05.09.20:11:57 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2018.05.09.20:11:57 Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2018.05.09.20:11:57 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2018.05.09.20:11:58 Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: 2018.05.09.20:11:58 Info: pll_sdram: Generating simgen model
Info: 2018.05.09.20:12:12 Info: pll_sdram: Simgen was successful
Info: 2018.05.09.20:12:12 Info: pll_sdram: "soc_system" instantiated altera_pll "pll_sdram"
Info: 2018.05.09.20:12:12 Info: pll_stream: Generating simgen model
Info: 2018.05.09.20:12:25 Info: pll_stream: Simgen was successful
Info: 2018.05.09.20:12:25 Info: pll_stream: "soc_system" instantiated altera_pll "pll_stream"
Info: 2018.05.09.20:12:25 Info: sdram: Starting RTL generation for module 'soc_system_sdram'
Info: 2018.05.09.20:12:25 Info: sdram:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_system_sdram --dir=C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0011_sdram_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0011_sdram_gen//soc_system_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0011_sdram_gen
Info: 2018.05.09.20:12:26 Info: sdram: Done RTL generation for module 'soc_system_sdram'
Info: 2018.05.09.20:12:26 Info: sdram: "soc_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: 2018.05.09.20:12:26 Info: timing_adapter_0: "soc_system" instantiated timing_adapter "timing_adapter_0"
Info: 2018.05.09.20:12:26 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2018.05.09.20:12:26 Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2018.05.09.20:12:27 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2018.05.09.20:12:27 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2018.05.09.20:12:27 Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2018.05.09.20:12:27 Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: 2018.05.09.20:12:28 Info: avalon_st_adapter: "soc_system" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2018.05.09.20:12:28 Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: 2018.05.09.20:12:28 Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: 2018.05.09.20:12:28 Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: 2018.05.09.20:12:28 Info: alt_vip_vfr_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "alt_vip_vfr_0_avalon_master_translator"
Info: 2018.05.09.20:12:28 Info: sdram_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sdram_s1_translator"
Info: 2018.05.09.20:12:28 Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: 2018.05.09.20:12:28 Info: alt_vip_vfr_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "alt_vip_vfr_0_avalon_master_agent"
Info: 2018.05.09.20:12:28 Info: sdram_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sdram_s1_agent"
Info: 2018.05.09.20:12:28 Info: sdram_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sdram_s1_agent_rsp_fifo"
Info: 2018.05.09.20:12:28 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2018.05.09.20:12:28 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2018.05.09.20:12:28 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2018.05.09.20:12:28 Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: 2018.05.09.20:12:28 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/simulation/submodules
Info: 2018.05.09.20:12:28 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2018.05.09.20:12:28 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2018.05.09.20:12:28 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2018.05.09.20:12:28 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2018.05.09.20:12:28 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/simulation/submodules
Info: 2018.05.09.20:12:28 Info: hps_0_h2f_axi_master_wr_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "hps_0_h2f_axi_master_wr_rsp_width_adapter"
Info: 2018.05.09.20:12:28 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/simulation/submodules
Info: 2018.05.09.20:12:28 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/simulation/submodules
Info: 2018.05.09.20:12:28 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2018.05.09.20:12:28 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: 2018.05.09.20:12:28 Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: 2018.05.09.20:12:28 Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: 2018.05.09.20:12:28 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/simulation/submodules
Info: 2018.05.09.20:12:28 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/simulation/submodules
Info: 2018.05.09.20:12:28 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2018.05.09.20:12:29 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2018.05.09.20:12:29 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/simulation/submodules
Info: 2018.05.09.20:12:29 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2018.05.09.20:12:29 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2018.05.09.20:12:29 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/simulation/submodules
Info: 2018.05.09.20:12:29 Info: crosser: "mm_interconnect_1" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: 2018.05.09.20:12:29 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/simulation/submodules
Info: 2018.05.09.20:12:29 Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2018.05.09.20:12:29 Info: data_format_adapter_0: "avalon_st_adapter" instantiated data_format_adapter "data_format_adapter_0"
Info: 2018.05.09.20:12:29 Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: 2018.05.09.20:12:29 Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: 2018.05.09.20:12:29 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/simulation/submodules
Info: 2018.05.09.20:12:29 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/simulation/submodules
Info: 2018.05.09.20:12:29 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/simulation/submodules
Info: 2018.05.09.20:12:29 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/simulation/submodules
Info: 2018.05.09.20:12:29 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/simulation/submodules
Info: 2018.05.09.20:12:29 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/simulation/submodules
Info: 2018.05.09.20:12:29 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/simulation/submodules
Info: 2018.05.09.20:12:29 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2018.05.09.20:12:29 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2018.05.09.20:12:29 Info: soc_system: Done "soc_system" with 48 modules, 95 files
Info: 2018.05.09.20:12:29 Info: qsys-generate succeeded.
Info: 2018.05.09.20:12:29 Info: Finished: Create simulation model
Info: 2018.05.09.20:12:29 Info: Starting: Create Modelsim Project.
Info: 2018.05.09.20:12:29 Info: sim-script-gen --spd=Y:\de1_soc_traning\lab\Advanced_Demo\demo1_axi\hardware\soc_system\soc_system.spd --output-directory=Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/simulation
Info: 2018.05.09.20:12:29 Info: Doing: ip-make-simscript --spd=Y:\de1_soc_traning\lab\Advanced_Demo\demo1_axi\hardware\soc_system\soc_system.spd --output-directory=Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/simulation
Info: 2018.05.09.20:12:30 Info: Generating the following file(s) for MODELSIM simulator in Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/simulation
Info: 2018.05.09.20:12:30 Info:     mentor
Info: 2018.05.09.20:12:30 Info: Generating the following file(s) for VCS simulator in Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/simulation
Info: 2018.05.09.20:12:30 Info:     synopsys/vcs
Info: 2018.05.09.20:12:30 Info: Generating the following file(s) for VCSMX simulator in Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/simulation
Info: 2018.05.09.20:12:30 Info:     synopsys/vcsmx
Info: 2018.05.09.20:12:30 Info:     synopsys/vcsmx
Info: 2018.05.09.20:12:30 Info: Generating the following file(s) for NCSIM simulator in Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/simulation
Info: 2018.05.09.20:12:30 Info:     cadence
Info: 2018.05.09.20:12:30 Info:     cadence
Info: 2018.05.09.20:12:30 Info:     cadence
Info: 2018.05.09.20:12:30 Info:     38 .cds.lib files in cadence/cds_libs
Info: 2018.05.09.20:12:30 Info: Generating the following file(s) for RIVIERA simulator in Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/simulation
Info: 2018.05.09.20:12:30 Info:     aldec
Info: 2018.05.09.20:12:30 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/simulation
Info: 2018.05.09.20:12:30 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2018.05.09.20:12:30 Info: Finished: Create Modelsim Project.
Info: 2018.05.09.20:12:30 Info: Starting: Create block symbol file (.bsf)
Info: 2018.05.09.20:12:30 Info: qsys-generate Y:\de1_soc_traning\lab\Advanced_Demo\demo1_axi\hardware\soc_system.qsys --block-symbol-file --output-directory=Y:\de1_soc_traning\lab\Advanced_Demo\demo1_axi\hardware\soc_system --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2018.05.09.20:12:30 Info: Loading hardware
Info: 2018.05.09.20:12:30 Info: Reading input file
Info: 2018.05.09.20:12:30 Info: Adding LOG_Generate_0 [LOG_Generate 1.0]
Info: 2018.05.09.20:12:30 Info: Parameterizing module LOG_Generate_0
Info: 2018.05.09.20:12:30 Info: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Info: 2018.05.09.20:12:30 Info: Parameterizing module alt_vip_itc_0
Info: 2018.05.09.20:12:30 Info: Adding alt_vip_mix_0 [alt_vip_mix 13.1]
Info: 2018.05.09.20:12:30 Info: Parameterizing module alt_vip_mix_0
Info: 2018.05.09.20:12:30 Info: Adding alt_vip_tpg_0 [alt_vip_tpg 13.1]
Info: 2018.05.09.20:12:30 Info: Parameterizing module alt_vip_tpg_0
Info: 2018.05.09.20:12:30 Info: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Info: 2018.05.09.20:12:30 Info: Parameterizing module alt_vip_vfr_0
2018.05.09.20:12:30 Info: Adding clk_0 [clock_source 16.1]
2018.05.09.20:12:30 Info: Parameterizing module clk_0
Info: 2018.05.09.20:12:30 Info: Adding clock_bridge_148_5 [altera_clock_bridge 16.1]
Info: 2018.05.09.20:12:30 Info: Parameterizing module clock_bridge_148_5
Info: 2018.05.09.20:12:30 Info: Adding hps_0 [altera_hps 16.1]
Info: 2018.05.09.20:12:30 Info: Parameterizing module hps_0
Info: 2018.05.09.20:12:30 Info: Adding pll_sdram [altera_pll 16.1]
Info: 2018.05.09.20:12:30 Info: Parameterizing module pll_sdram
Info: 2018.05.09.20:12:30 Info: Adding pll_stream [altera_pll 16.1]
Info: 2018.05.09.20:12:30 Info: Parameterizing module pll_stream
Info: 2018.05.09.20:12:30 Info: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Info: 2018.05.09.20:12:30 Info: Parameterizing module sdram
Info: 2018.05.09.20:12:30 Info: Adding timing_adapter_0 [timing_adapter 16.1]
Info: 2018.05.09.20:12:30 Info: Parameterizing module timing_adapter_0
Info: 2018.05.09.20:12:30 Info: Building connections
Info: 2018.05.09.20:12:30 Info: Parameterizing connections
Info: 2018.05.09.20:12:30 Info: Validating
Info: 2018.05.09.20:12:36 Info: Done reading input file
Info: 2018.05.09.20:12:38 Info: soc_system.alt_vip_mix_0: The Alpha-blending Mixer will no longer be available after 16.1, please upgrade to Mixer II.
Info: 2018.05.09.20:12:38 Info: soc_system.alt_vip_tpg_0: The Test Pattern Generator will no longer be available after 14.1, please upgrade to the Test Pattern Generator II.
Warning: 2018.05.09.20:12:38 Warning: soc_system.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl
Info: 2018.05.09.20:12:38 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2018.05.09.20:12:38 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2018.05.09.20:12:38 Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2018.05.09.20:12:38 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2018.05.09.20:12:38 Info: soc_system.pll_sdram: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: 2018.05.09.20:12:38 Info: soc_system.pll_sdram: Able to implement PLL with user settings
Info: 2018.05.09.20:12:38 Info: soc_system.pll_stream: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: 2018.05.09.20:12:38 Warning: soc_system.pll_stream: Able to implement PLL - Actual settings differ from Requested settings
Info: 2018.05.09.20:12:38 Info: soc_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2018.05.09.20:12:38 Info: soc_system.LOG_Generate_0.dout
Info: 2018.05.09.20:12:38 Info: soc_system.LOG_Generate_0.dout
Warning: 2018.05.09.20:12:38 Warning: soc_system.pll_sdram: pll_sdram.locked must be exported, or connected to a matching conduit.
Warning: 2018.05.09.20:12:38 Warning: soc_system.pll_stream: pll_stream.locked must be exported, or connected to a matching conduit.
Warning: 2018.05.09.20:12:38 Warning: soc_system.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver
Info: 2018.05.09.20:12:38 Info: qsys-generate succeeded.
Info: 2018.05.09.20:12:38 Info: Finished: Create block symbol file (.bsf)
Info: 2018.05.09.20:12:38 Info:
Info: 2018.05.09.20:12:38 Info: Starting: Create HDL design files for synthesis
Info: 2018.05.09.20:12:38 Info: qsys-generate Y:\de1_soc_traning\lab\Advanced_Demo\demo1_axi\hardware\soc_system.qsys --synthesis=VERILOG --output-directory=Y:\de1_soc_traning\lab\Advanced_Demo\demo1_axi\hardware\soc_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2018.05.09.20:12:38 Info: Loading hardware
Info: 2018.05.09.20:12:38 Info: Reading input file
Info: 2018.05.09.20:12:38 Info: Adding LOG_Generate_0 [LOG_Generate 1.0]
Info: 2018.05.09.20:12:38 Info: Parameterizing module LOG_Generate_0
Info: 2018.05.09.20:12:38 Info: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Info: 2018.05.09.20:12:38 Info: Parameterizing module alt_vip_itc_0
Info: 2018.05.09.20:12:38 Info: Adding alt_vip_mix_0 [alt_vip_mix 13.1]
Info: 2018.05.09.20:12:38 Info: Parameterizing module alt_vip_mix_0
Info: 2018.05.09.20:12:38 Info: Adding alt_vip_tpg_0 [alt_vip_tpg 13.1]
Info: 2018.05.09.20:12:38 Info: Parameterizing module alt_vip_tpg_0
Info: 2018.05.09.20:12:38 Info: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Info: 2018.05.09.20:12:38 Info: Parameterizing module alt_vip_vfr_0
Info: 2018.05.09.20:12:38 Info: Adding clk_0 [clock_source 16.1]
Info: 2018.05.09.20:12:38 Info: Parameterizing module clk_0
Info: 2018.05.09.20:12:38 Info: Adding clock_bridge_148_5 [altera_clock_bridge 16.1]
Info: 2018.05.09.20:12:38 Info: Parameterizing module clock_bridge_148_5
Info: 2018.05.09.20:12:38 Info: Adding hps_0 [altera_hps 16.1]
Info: 2018.05.09.20:12:38 Info: Parameterizing module hps_0
Info: 2018.05.09.20:12:38 Info: Adding pll_sdram [altera_pll 16.1]
Info: 2018.05.09.20:12:38 Info: Parameterizing module pll_sdram
Info: 2018.05.09.20:12:38 Info: Adding pll_stream [altera_pll 16.1]
Info: 2018.05.09.20:12:38 Info: Parameterizing module pll_stream
Info: 2018.05.09.20:12:38 Info: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Info: 2018.05.09.20:12:38 Info: Parameterizing module sdram
Info: 2018.05.09.20:12:38 Info: Adding timing_adapter_0 [timing_adapter 16.1]
Info: 2018.05.09.20:12:38 Info: Parameterizing module timing_adapter_0
Info: 2018.05.09.20:12:38 Info: Building connections
Info: 2018.05.09.20:12:38 Info: Parameterizing connections
Info: 2018.05.09.20:12:38 Info: Validating
Info: 2018.05.09.20:12:44 Info: Done reading input file
Info: 2018.05.09.20:12:46 Info: soc_system.alt_vip_mix_0: The Alpha-blending Mixer will no longer be available after 16.1, please upgrade to Mixer II.
Info: 2018.05.09.20:12:46 Info: soc_system.alt_vip_tpg_0: The Test Pattern Generator will no longer be available after 14.1, please upgrade to the Test Pattern Generator II.
Warning: 2018.05.09.20:12:46 Warning: soc_system.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl
Info: 2018.05.09.20:12:46 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
2018.05.09.20:12:46 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2018.05.09.20:12:46 Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2018.05.09.20:12:46 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2018.05.09.20:12:46 Info: soc_system.pll_sdram: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: 2018.05.09.20:12:46 Info: soc_system.pll_sdram: Able to implement PLL with user settings
Info: 2018.05.09.20:12:46 Info: soc_system.pll_stream: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: 2018.05.09.20:12:46 Warning: soc_system.pll_stream: Able to implement PLL - Actual settings differ from Requested settings
Info: 2018.05.09.20:12:46 Info: soc_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2018.05.09.20:12:46 Info: soc_system.LOG_Generate_0.dout
Info: 2018.05.09.20:12:46 Info: soc_system.LOG_Generate_0.dout
Warning: 2018.05.09.20:12:46 Warning: soc_system.pll_sdram: pll_sdram.locked must be exported, or connected to a matching conduit.
Warning: 2018.05.09.20:12:46 Warning: soc_system.pll_stream: pll_stream.locked must be exported, or connected to a matching conduit.
Warning: 2018.05.09.20:12:46 Warning: soc_system.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver
Info: 2018.05.09.20:12:49 Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: 2018.05.09.20:12:52 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: 2018.05.09.20:12:52 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: 2018.05.09.20:12:52 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: 2018.05.09.20:12:52 Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1
Info: 2018.05.09.20:12:52 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: 2018.05.09.20:12:52 Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: 2018.05.09.20:12:52 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: 2018.05.09.20:12:52 Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1
Warning: 2018.05.09.20:12:53 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: 2018.05.09.20:12:53 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: 2018.05.09.20:12:53 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: 2018.05.09.20:12:53 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: 2018.05.09.20:12:53 Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Info: 2018.05.09.20:12:53 Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Warning: 2018.05.09.20:12:53 Warning: avalon_st_adapter.data_format_adapter_0: The symbols per beat on input interface(3) and the output interface(3) match,
 but the input interface is using the empty signal, while the output interface is not using the empty signal.
 Empty signal data may be lost between the input and the output interface (across this adapter).
Info: 2018.05.09.20:12:56 Info: LOG_Generate_0: "soc_system" instantiated LOG_Generate "LOG_Generate_0"
Info: 2018.05.09.20:12:56 Info: alt_vip_itc_0: "soc_system" instantiated alt_vip_itc "alt_vip_itc_0"
Info: 2018.05.09.20:13:01 Info: alt_vip_mix_0: "soc_system" instantiated alt_vip_mix "alt_vip_mix_0"
Info: 2018.05.09.20:13:02 Info: alt_vip_tpg_0: "soc_system" instantiated alt_vip_tpg "alt_vip_tpg_0"
Info: 2018.05.09.20:13:02 Info: alt_vip_vfr_0: "soc_system" instantiated alt_vip_vfr "alt_vip_vfr_0"
Info: 2018.05.09.20:13:02 Info: hps_0: "Running  for module: hps_0"
Info: 2018.05.09.20:13:03 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2018.05.09.20:13:03 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2018.05.09.20:13:03 Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2018.05.09.20:13:03 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2018.05.09.20:13:04 Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: 2018.05.09.20:13:04 Info: pll_sdram: "soc_system" instantiated altera_pll "pll_sdram"
Info: 2018.05.09.20:13:04 Info: pll_stream: "soc_system" instantiated altera_pll "pll_stream"
Info: 2018.05.09.20:13:04 Info: sdram: Starting RTL generation for module 'soc_system_sdram'
Info: 2018.05.09.20:13:04 Info: sdram:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_system_sdram --dir=C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0048_sdram_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/R55483~1/AppData/Local/Temp/alt7660_4865665778843968034.dir/0048_sdram_gen/
Info: 2018.05.09.20:13:05 Info: sdram: Done RTL generation for module 'soc_system_sdram'
Info: 2018.05.09.20:13:05 Info: sdram: "soc_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: 2018.05.09.20:13:05 Info: timing_adapter_0: "soc_system" instantiated timing_adapter "timing_adapter_0"
Info: 2018.05.09.20:13:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2018.05.09.20:13:06 Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2018.05.09.20:13:06 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2018.05.09.20:13:06 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2018.05.09.20:13:07 Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2018.05.09.20:13:07 Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: 2018.05.09.20:13:07 Info: avalon_st_adapter: "soc_system" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2018.05.09.20:13:07 Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: 2018.05.09.20:13:07 Info: to_output_wdata_muxinst: "alt_vip_mix_0" instantiated alt_cusp_muxhot16 "to_output_wdata_muxinst"
Info: 2018.05.09.20:13:07 Info: to_output: "alt_vip_mix_0" instantiated alt_fifo "to_output"
Info: 2018.05.09.20:13:07 Info: output_read_reg: "alt_vip_mix_0" instantiated alt_reg "output_read_reg"
Info: 2018.05.09.20:13:07 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/synthesis/submodules
Info: 2018.05.09.20:13:07 Info: ispreviousendpacket_reg_d_muxinst: "alt_vip_mix_0" instantiated alt_cusp_muxbin2 "ispreviousendpacket_reg_d_muxinst"
Info: 2018.05.09.20:13:07 Info: ctrl_offset_au: "alt_vip_mix_0" instantiated alt_au "ctrl_offset_au"
Info: 2018.05.09.20:13:07 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/synthesis/submodules
Info: 2018.05.09.20:13:07 Info: din_0: "alt_vip_mix_0" instantiated alt_avalon_st_input "din_0"
Info: 2018.05.09.20:13:07 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/synthesis/submodules
Info: 2018.05.09.20:13:07 Info: dout: "alt_vip_mix_0" instantiated alt_avalon_st_output "dout"
Info: 2018.05.09.20:13:07 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/synthesis/submodules
Info: 2018.05.09.20:13:07 Info: control: "alt_vip_mix_0" instantiated alt_avalon_mm_mem_slave "control"
Info: 2018.05.09.20:13:07 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/synthesis/submodules
Info: 2018.05.09.20:13:07 Info: pc0: "alt_vip_mix_0" instantiated alt_pc "pc0"
Info: 2018.05.09.20:13:07 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/synthesis/submodules
Info: 2018.05.09.20:13:07 Info: fu_id_4422_line479_65: "alt_vip_mix_0" instantiated alt_cmp "fu_id_4422_line479_65"
Info: 2018.05.09.20:13:07 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/synthesis/submodules
Info: 2018.05.09.20:13:07 Info: clocksource: "alt_vip_mix_0" instantiated alt_cusp_testbench_clock "clocksource"
Info: 2018.05.09.20:13:07 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/synthesis/submodules
Info: 2018.05.09.20:13:07 Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: 2018.05.09.20:13:07 Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: 2018.05.09.20:13:07 Info: alt_vip_vfr_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "alt_vip_vfr_0_avalon_master_translator"
Info: 2018.05.09.20:13:07 Info: sdram_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sdram_s1_translator"
Info: 2018.05.09.20:13:07 Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: 2018.05.09.20:13:07 Info: alt_vip_vfr_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "alt_vip_vfr_0_avalon_master_agent"
Info: 2018.05.09.20:13:07 Info: sdram_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sdram_s1_agent"
Info: 2018.05.09.20:13:07 Info: sdram_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sdram_s1_agent_rsp_fifo"
Info: 2018.05.09.20:13:07 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2018.05.09.20:13:07 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2018.05.09.20:13:07 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2018.05.09.20:13:07 Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: 2018.05.09.20:13:07 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/synthesis/submodules
Info: 2018.05.09.20:13:07 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2018.05.09.20:13:07 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2018.05.09.20:13:07 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2018.05.09.20:13:07 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2018.05.09.20:13:07 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/synthesis/submodules
Info: 2018.05.09.20:13:07 Info: hps_0_h2f_axi_master_wr_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "hps_0_h2f_axi_master_wr_rsp_width_adapter"
Info: 2018.05.09.20:13:07 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/synthesis/submodules
Info: 2018.05.09.20:13:07 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/synthesis/submodules
Info: 2018.05.09.20:13:07 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2018.05.09.20:13:07 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: 2018.05.09.20:13:07 Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: 2018.05.09.20:13:07 Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: 2018.05.09.20:13:07 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/synthesis/submodules
Info: 2018.05.09.20:13:07 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/synthesis/submodules
Info: 2018.05.09.20:13:07 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2018.05.09.20:13:07 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2018.05.09.20:13:07 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/synthesis/submodules
Info: 2018.05.09.20:13:07 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2018.05.09.20:13:07 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2018.05.09.20:13:07 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/synthesis/submodules
Info: 2018.05.09.20:13:07 Info: crosser: "mm_interconnect_1" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: 2018.05.09.20:13:07 Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/demo1_axi/hardware/soc_system/synthesis/submodules
Info: 2018.05.09.20:13:08 Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2018.05.09.20:13:08 Info: data_format_adapter_0: "avalon_st_adapter" instantiated data_format_adapter "data_format_adapter_0"
Info: 2018.05.09.20:13:08 Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: 2018.05.09.20:13:28 Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: 2018.05.09.20:13:28 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2018.05.09.20:13:28 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2018.05.09.20:13:28 Info: soc_system: Done "soc_system" with 59 modules, 177 files
Info: 2018.05.09.20:13:29 Info: qsys-generate succeeded.
Info: 2018.05.09.20:13:29 Info: Finished: Create HDL design files for synthesis
Info (11131): Completed upgrading IP component Qsys with file "soc_system.qsys"
Info (23030): Evaluation of Tcl script c:/intelfpga/16.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 97 warnings
    Info: Peak virtual memory: 661 megabytes
    Info: Processing ended: Wed May 09 20:13:34 2018
    Info: Elapsed time: 00:03:53
    Info: Total CPU time (on all processors): 00:05:10


