<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>fifo_controller</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_BUSIF">S_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_RESET">s_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>reset_o</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clock_i</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clock_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_REG.OFFSET_BASE_PARAM">C_S_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_REG.OFFSET_HIGH_PARAM">C_S_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>fifo_controller_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>39d4e035</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>fifo_controller_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>39d4e035</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dfe15212</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clock_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>empty_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>full_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>start_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>done_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>write_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>read_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fifo_controller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/fifo_controller_v1_0_S_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/fifo_controller_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_4a44ba09</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fifo_controller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/fifo_controller_v1_0_S_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/fifo_controller_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/fifo_controller_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dfe15212</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>FIFO Controller</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">fifo_controller_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>FIFO Controller</xilinx:displayName>
      <xilinx:coreRevision>14</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-07-20T18:05:55Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d394feb_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14daaaf9_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46a7ba88_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b58bcb2_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4003ee58_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e50c060_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12a852e_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f7e75aa_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@616fe586_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@301cf94d_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@304e01e5_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42a1e557_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54fe823a_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc1e3bc_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9b0686_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46540ac1_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27d060ff_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@570d6a38_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc4ac17_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e21599_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d90f94_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@349eb5c_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31631c77_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7076df35_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5984cc0c_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27aee4cf_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@191aa278_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5143f894_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@508fcedf_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e965dec_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44f15a83_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@470e3aee_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@219ced08_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f04924c_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da689c0_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5882fc96_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b8e4415_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@434e0d0a_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c35e69f_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fa9f65e_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56042b2a_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41a0df8e_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c50fd62_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a69567d_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1047de48_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c46252c_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11bb9bda_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6db88290_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e3515fb_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39dacae0_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2df1195_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9106784_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cdd8f46_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c61adf6_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b827661_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72169566_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b8edf6_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b720b10_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@769a8128_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@572804eb_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2161e055_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29109769_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28767e44_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46d202d9_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d36d579_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44f34ef9_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55daf7b6_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c98adfe_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fb5bc42_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bcfcf5e_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@273c087f_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5819d65_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a371c3b_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@610e081c_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@248dc9bb_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@650cf794_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3453c804_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b34f5f5_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@762d757e_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59addc9d_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61db2799_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@178096c8_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11380e1e_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48e460e5_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b47e716_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2405b167_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e1a0321_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cc6d665_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bcc9ddf_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7572a71a_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ddab5c5_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e9b8845_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f0d3a1_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@465202ed_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@adf99ca_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44009b1_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@344cd44b_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ce29df_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@196ba45d_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b6e14ef_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df50a6_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7facd0a4_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d3acc05_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cd5290d_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59229cb3_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c80fd53_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc33d4b_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6599c405_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26c267e9_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45d5780_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@643bc68d_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e85c1a3_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e2d85e7_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42fa38d5_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d7f27f0_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12513aa9_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b48fc55_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f748f1a_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ebc0a1a_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@690b3a1f_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7626d4f8_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@601999ef_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6823e37b_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31ae984c_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1612c963_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b0ee94e_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59db1e26_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78464e55_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bee4ff_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@265b8d5a_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ffb34a3_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68dfbb7a_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@160f6848_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5517ffbc_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8e091_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dd53f43_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4938360b_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65bb2a85_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a75c1dd_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ef0846_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cfcfd6c_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c66ec2_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f24b8ea_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29b2aaa9_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@515dd50a_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3865d8e6_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d005713_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@362a236_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6afab36e_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46f23a6_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d69090_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d1883f3_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57afee45_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74b9dbbb_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4042e007_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e84e17_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79ac4bb6_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@704c839b_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a56398_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@85a21fb_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c1f7104_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20cf26c8_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c2a02f8_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c911e8b_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a0b73bc_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b23c7b4_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b8ed17f_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f2fe21_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42588a80_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b65e4c9_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e1964e3_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b098e9f_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d6c31ec_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63775f9b_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4503543b_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39811b53_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e17a63_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61bedf7d_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8e3dde9_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6657bd93_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fef7fe7_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2be1578f_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f954f47_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@89b0fe_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22e27e5_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7afb18d_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c4fd9e1_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53ff7240_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67222d59_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61299a0b_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a291f06_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d6457d7_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@492c8649_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c94fe4f_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7235ad9_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@273e9a92_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@117ea7c0_ARCHIVE_LOCATION">d:/codesign/ip/ip_repo/fifo_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22d2fb76_ARCHIVE_LOCATION">d:/sca_framework/vivado_ip/ip_repo/fifo_controller_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b78a133_ARCHIVE_LOCATION">d:/sca_framework/vivado_ip/ip_repo/fifo_controller_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e9f9b18_ARCHIVE_LOCATION">d:/sca_framework/vivado_ip/ip_repo/fifo_controller_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72a92a58_ARCHIVE_LOCATION">d:/sca_framework/vivado_ip/ip_repo/fifo_controller_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37fff101_ARCHIVE_LOCATION">d:/sca_framework/vivado_ip/ip_repo/fifo_controller_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a21ef25_ARCHIVE_LOCATION">d:/sca_framework/vivado_ip/ip_repo/fifo_controller_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c4c349_ARCHIVE_LOCATION">d:/sca_framework/vivado_ip/ip_repo/fifo_controller_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5953e53f_ARCHIVE_LOCATION">d:/sca_framework/vivado_ip/ip_repo/fifo_controller_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aaddb11_ARCHIVE_LOCATION">d:/sca_framework/vivado_ip/ip_repo/fifo_controller_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35654c8a_ARCHIVE_LOCATION">d:/sca_framework/vivado_ip/ip_repo/fifo_controller_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76bcfdc1_ARCHIVE_LOCATION">d:/sca_framework/vivado_ip/ip_repo/fifo_controller_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c888f9c_ARCHIVE_LOCATION">d:/sca_framework/vivado_ip/ip_repo/fifo_controller_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@556e7f41_ARCHIVE_LOCATION">d:/sca_framework/vivado_ip/ip_repo/fifo_controller_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@94ff476_ARCHIVE_LOCATION">d:/sca_framework/vivado_ip/ip_repo/fifo_controller_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cf9bf54_ARCHIVE_LOCATION">d:/sca_framework/vivado_ip/ip_repo/fifo_controller_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ff6c649_ARCHIVE_LOCATION">d:/sca_framework/vivado_ip/ip_repo/fifo_controller_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20ddbadb_ARCHIVE_LOCATION">d:/sca_framework/vivado_ip/ip_repo/fifo_controller_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@232df245_ARCHIVE_LOCATION">d:/sca_framework/vivado_ip/ip_repo/fifo_controller_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@278eec42_ARCHIVE_LOCATION">d:/sca_framework/vivado_ip/ip_repo/fifo_controller_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b7a5a8c_ARCHIVE_LOCATION">d:/sca_framework/vivado_ip/ip_repo/fifo_controller_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ffcaef1_ARCHIVE_LOCATION">d:/sca_framework/vivado_ip/ip_repo/fifo_controller_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@689a4d5b_ARCHIVE_LOCATION">d:/sca_framework/vivado_ip/ip_repo/fifo_controller_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31fd90f9_ARCHIVE_LOCATION">d:/sca_framework/vivado_ip/ip_repo/fifo_controller_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b3dd54a_ARCHIVE_LOCATION">d:/sca_framework/vivado_ip/ip_repo/fifo_controller_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d45ba6c_ARCHIVE_LOCATION">d:/sca_framework/vivado_ip/ip_repo/fifo_controller_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e99a2a0_ARCHIVE_LOCATION">d:/sca_framework/vivado_ip/ip_repo/fifo_controller_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57e72302_ARCHIVE_LOCATION">d:/sca_framework/vivado_ip/ip_repo/fifo_controller_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30af1394_ARCHIVE_LOCATION">d:/sca_framework/vivado_ip/ip_repo/fifo_controller_1_0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="cd35d8c3"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="c30980da"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="8898812a"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="88b7f54a"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="f9a38560"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="236595b7"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
