INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 03:21:53 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 load4/data_tehb/dataReg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.735ns period=5.470ns})
  Destination:            mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.735ns period=5.470ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.470ns  (clk rise@5.470ns - clk rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 2.973ns (54.769%)  route 2.455ns (45.231%))
  Logic Levels:           7  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.953 - 5.470 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2421, unset)         0.508     0.508    load4/data_tehb/clk
    SLICE_X22Y55         FDRE                                         r  load4/data_tehb/dataReg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDRE (Prop_fdre_C_Q)         0.254     0.762 f  load4/data_tehb/dataReg_reg[25]/Q
                         net (fo=2, routed)           0.443     1.205    mem_controller5/read_arbiter/data/expSum_c1_reg[7][25]
    SLICE_X21Y55         LUT5 (Prop_lut5_I3_O)        0.043     1.248 f  mem_controller5/read_arbiter/data/data_tehb/minusOp_carry_i_2__0/O
                         net (fo=3, routed)           0.446     1.694    mem_controller5/read_arbiter/data/A_loadData[30][2]
    SLICE_X20Y57         LUT4 (Prop_lut4_I3_O)        0.043     1.737 f  mem_controller5/read_arbiter/data/g0_b2__23_i_12/O
                         net (fo=1, routed)           0.094     1.831    mem_controller5/read_arbiter/data/g0_b2__23_i_12_n_0
    SLICE_X20Y57         LUT5 (Prop_lut5_I4_O)        0.127     1.958 r  mem_controller5/read_arbiter/data/g0_b2__23_i_11/O
                         net (fo=2, routed)           0.313     2.271    mem_controller5/read_arbiter/data/mulf1/ieee2nfloat_0/eqOp1_in
    SLICE_X20Y56         LUT6 (Prop_lut6_I0_O)        0.043     2.314 r  mem_controller5/read_arbiter/data/g0_b2__23_i_7/O
                         net (fo=23, routed)          0.345     2.659    mem_controller5/read_arbiter/data/mulf1/ieee2nfloat_0/sfracX1__0
    SLICE_X20Y58         LUT3 (Prop_lut3_I1_O)        0.051     2.710 r  mem_controller5/read_arbiter/data/Mfull_c0_i_1__0/O
                         net (fo=1, routed)           0.274     2.984    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_1[16]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[16]_P[23])
                                                      2.369     5.353 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[23]
                         net (fo=3, routed)           0.541     5.893    mem_controller5/read_arbiter/data/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2][6]
    SLICE_X18Y55         LUT5 (Prop_lut5_I3_O)        0.043     5.936 r  mem_controller5/read_arbiter/data/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.936    mulf1/operator/SignificandMultiplication/D[0]
    SLICE_X18Y55         FDRE                                         r  mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.470     5.470 r  
                                                      0.000     5.470 r  clk (IN)
                         net (fo=2421, unset)         0.483     5.953    mulf1/operator/SignificandMultiplication/clk
    SLICE_X18Y55         FDRE                                         r  mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[1]/C
                         clock pessimism              0.000     5.953    
                         clock uncertainty           -0.035     5.917    
    SLICE_X18Y55         FDRE (Setup_fdre_C_D)        0.064     5.981    mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                  0.045    




