-- generated by newgenasym Tue Mar 13 16:33:53 2018

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity irlml2060 is
    port (    
	D:         INOUT  STD_LOGIC;    
	G:         INOUT  STD_LOGIC;    
	S:         INOUT  STD_LOGIC);
end irlml2060;
