Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Fri Nov 30 04:31:39 2018
| Host         : LAPTOP-8RH9CDEQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file mfp_nexys4_ddr_timing_summary_postroute_physopted.rpt -pb mfp_nexys4_ddr_timing_summary_postroute_physopted.pb -rpx mfp_nexys4_ddr_timing_summary_postroute_physopted.rpx
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 475 register/latch pins with no clock driven by root clock pin: JB[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1037 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8701 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.896     -173.020                     96                19698        0.015        0.000                      0                19698        3.000        0.000                       0                  8711  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}       20.000          50.000          
  clk_out2_clk_wiz_0    {0.000 6.667}        13.333          75.000          
  clk_out3_clk_wiz_0    {0.000 94.815}       189.630         5.273           
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
clk_virt                {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
  clk_out2_clk_wiz_0_1  {0.000 6.667}        13.333          75.000          
  clk_out3_clk_wiz_0_1  {0.000 94.815}       189.630         5.273           
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
tck                     {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.467        0.000                      0                18844        0.122        0.000                      0                18844        8.750        0.000                       0                  8508  
  clk_out2_clk_wiz_0          2.643        0.000                      0                  427        0.184        0.000                      0                  427        6.167        0.000                       0                   138  
  clk_out3_clk_wiz_0         90.577        0.000                      0                  104        0.223        0.000                      0                  104       23.730        0.000                       0                    61  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.469        0.000                      0                18844        0.122        0.000                      0                18844        8.750        0.000                       0                  8508  
  clk_out2_clk_wiz_0_1        2.644        0.000                      0                  427        0.184        0.000                      0                  427        6.167        0.000                       0                   138  
  clk_out3_clk_wiz_0_1       90.582        0.000                      0                  104        0.223        0.000                      0                  104       23.730        0.000                       0                    61  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0          2.130        0.000                      0                   22        0.100        0.000                      0                   22  
clk_out3_clk_wiz_0    clk_out1_clk_wiz_0         -1.896      -65.546                     37                   37        0.053        0.000                      0                   37  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.467        0.000                      0                18844        0.032        0.000                      0                18844  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0          2.130        0.000                      0                   22        0.100        0.000                      0                   22  
clk_out3_clk_wiz_0_1  clk_out1_clk_wiz_0         -1.891      -65.382                     37                   37        0.058        0.000                      0                   37  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          0.394        0.000                      0                  230        0.165        0.000                      0                  230  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          0.396        0.000                      0                  230        0.167        0.000                      0                  230  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          2.643        0.000                      0                  427        0.100        0.000                      0                  427  
clk_out1_clk_wiz_0    clk_out3_clk_wiz_0         -1.843     -107.475                     59                   59        0.015        0.000                      0                   59  
clk_out1_clk_wiz_0_1  clk_out3_clk_wiz_0         -1.843     -107.475                     59                   59        0.015        0.000                      0                   59  
clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0         90.577        0.000                      0                  104        0.090        0.000                      0                  104  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.467        0.000                      0                18844        0.032        0.000                      0                18844  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1        2.132        0.000                      0                   22        0.102        0.000                      0                   22  
clk_out3_clk_wiz_0    clk_out1_clk_wiz_0_1       -1.896      -65.546                     37                   37        0.053        0.000                      0                   37  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1        2.132        0.000                      0                   22        0.102        0.000                      0                   22  
clk_out3_clk_wiz_0_1  clk_out1_clk_wiz_0_1       -1.891      -65.382                     37                   37        0.058        0.000                      0                   37  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        0.394        0.000                      0                  230        0.165        0.000                      0                  230  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        2.643        0.000                      0                  427        0.100        0.000                      0                  427  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        0.396        0.000                      0                  230        0.167        0.000                      0                  230  
clk_out1_clk_wiz_0    clk_out3_clk_wiz_0_1       -1.838     -107.214                     59                   59        0.020        0.000                      0                   59  
clk_out3_clk_wiz_0    clk_out3_clk_wiz_0_1       90.577        0.000                      0                  104        0.090        0.000                      0                  104  
clk_out1_clk_wiz_0_1  clk_out3_clk_wiz_0_1       -1.838     -107.214                     59                   59        0.020        0.000                      0                   59  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         10.914        0.000                      0                  202        1.313        0.000                      0                  202  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         10.914        0.000                      0                  202        1.223        0.000                      0                  202  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       10.914        0.000                      0                  202        1.223        0.000                      0                  202  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       10.916        0.000                      0                  202        1.313        0.000                      0                  202  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.862ns  (logic 4.346ns (23.041%)  route 14.516ns (76.959%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.604    13.950    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    14.100 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__162/O
                         net (fo=1, routed)           0.408    14.508    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X55Y31         LUT6 (Prop_lut6_I5_O)        0.332    14.840 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.841    15.681    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124    15.805 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.603    16.408    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X50Y29         LUT4 (Prop_lut4_I3_O)        0.124    16.532 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__8/O
                         net (fo=2, routed)           1.576    18.109    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.198    
                         clock uncertainty           -0.090    19.108    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.576    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.576    
                         arrival time                         -18.109    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.675ns  (logic 4.346ns (23.272%)  route 14.329ns (76.728%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.604    13.950    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    14.100 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__162/O
                         net (fo=1, routed)           0.408    14.508    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X55Y31         LUT6 (Prop_lut6_I5_O)        0.332    14.840 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.841    15.681    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124    15.805 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.603    16.408    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X50Y29         LUT4 (Prop_lut4_I3_O)        0.124    16.532 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__8/O
                         net (fo=2, routed)           1.389    17.921    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.198    
                         clock uncertainty           -0.090    19.108    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.576    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.576    
                         arrival time                         -17.921    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.532ns  (logic 3.988ns (21.519%)  route 14.544ns (78.481%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.606    13.952    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT4 (Prop_lut4_I0_O)        0.124    14.076 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.896    14.972    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X62Y29         LUT5 (Prop_lut5_I2_O)        0.124    15.096 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_26__1/O
                         net (fo=1, routed)           0.591    15.688    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[5]_2
    SLICE_X62Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.812 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_4__5/O
                         net (fo=8, routed)           1.967    17.779    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[6][5]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.198    
                         clock uncertainty           -0.090    19.108    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.542    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.542    
                         arrival time                         -17.779    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.594ns  (logic 4.346ns (23.373%)  route 14.248ns (76.627%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.604    13.950    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    14.100 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__162/O
                         net (fo=1, routed)           0.408    14.508    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X55Y31         LUT6 (Prop_lut6_I5_O)        0.332    14.840 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.841    15.681    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124    15.805 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.809    16.614    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y29         LUT4 (Prop_lut4_I3_O)        0.124    16.738 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__13/O
                         net (fo=2, routed)           1.103    17.841    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.090    19.166    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.634    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -17.841    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.436ns  (logic 4.346ns (23.573%)  route 14.090ns (76.427%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.604    13.950    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    14.100 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__162/O
                         net (fo=1, routed)           0.408    14.508    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X55Y31         LUT6 (Prop_lut6_I5_O)        0.332    14.840 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.841    15.681    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124    15.805 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.809    16.614    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y29         LUT4 (Prop_lut4_I3_O)        0.124    16.738 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.944    17.682    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.090    19.166    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.634    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -17.682    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.419ns  (logic 4.346ns (23.595%)  route 14.073ns (76.405%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.604    13.950    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    14.100 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__162/O
                         net (fo=1, routed)           0.408    14.508    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X55Y31         LUT6 (Prop_lut6_I5_O)        0.332    14.840 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.841    15.681    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124    15.805 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.833    16.638    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X54Y20         LUT4 (Prop_lut4_I3_O)        0.124    16.762 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.903    17.665    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.090    19.161    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -17.665    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.280ns  (logic 4.015ns (21.964%)  route 14.265ns (78.036%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=5 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.808    -0.732    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X37Y35         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.419    -0.313 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.035     0.722    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X32Y33         LUT6 (Prop_lut6_I2_O)        0.296     1.018 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[24]_i_3/O
                         net (fo=1, routed)           0.560     1.578    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[24]_i_3_n_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.702 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[24]_i_2/O
                         net (fo=2, routed)           0.486     2.188    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[0]
    SLICE_X31Y34         LUT5 (Prop_lut5_I1_O)        0.124     2.312 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[24]_i_1__7/O
                         net (fo=8, routed)           0.353     2.665    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_12
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.124     2.789 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[24]_i_2/O
                         net (fo=4, routed)           0.742     3.531    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/edp_stdata_iap_m[24]
    SLICE_X27Y32         LUT4 (Prop_lut4_I0_O)        0.124     3.655 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[24]_i_1__27/O
                         net (fo=2, routed)           0.811     4.466    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[10]
    SLICE_X27Y31         LUT6 (Prop_lut6_I1_O)        0.124     4.590 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_21__1/O
                         net (fo=1, routed)           0.466     5.056    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[24]
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.180 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_10__7/O
                         net (fo=1, routed)           0.544     5.724    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[25]
    SLICE_X31Y32         LUT6 (Prop_lut6_I3_O)        0.124     5.848 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__10/O
                         net (fo=3, routed)           0.729     6.577    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X36Y32         LUT4 (Prop_lut4_I3_O)        0.150     6.727 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_5__28/O
                         net (fo=2, routed)           0.508     7.235    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_5__28_n_0
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.361     7.596 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__73/O
                         net (fo=2, routed)           0.605     8.201    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X43Y33         LUT6 (Prop_lut6_I5_O)        0.327     8.528 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16__1/O
                         net (fo=6, routed)           0.337     8.864    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.124     8.988 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8__0/O
                         net (fo=3, routed)           0.350     9.338    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_12
    SLICE_X43Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.462 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.307     9.769    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_56
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.893 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__4/O
                         net (fo=38, routed)          0.502    10.395    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124    10.519 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__8/O
                         net (fo=3, routed)           0.446    10.965    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X42Y35         LUT4 (Prop_lut4_I2_O)        0.124    11.089 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__211/O
                         net (fo=202, routed)         0.557    11.646    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_3
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.770 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.793    12.563    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y31         LUT6 (Prop_lut6_I2_O)        0.124    12.687 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__11/O
                         net (fo=2, routed)           0.315    13.002    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y31         LUT4 (Prop_lut4_I0_O)        0.124    13.126 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.855    13.982    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X50Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.106 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[8]_i_1/O
                         net (fo=2, routed)           1.022    15.128    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][7]
    SLICE_X60Y23         LUT4 (Prop_lut4_I0_O)        0.150    15.278 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29/O
                         net (fo=1, routed)           0.576    15.854    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.328    16.182 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_2__0/O
                         net (fo=12, routed)          1.366    17.548    mfp_sys/top/cpu/icache/dataram/ram__data_inst4/ADDRARDADDR[7]
    RAMB18_X2Y4          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.764    18.744    mfp_sys/top/cpu/icache/dataram/ram__data_inst4/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.240    
                         clock uncertainty           -0.090    19.150    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    18.584    mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -17.548    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.313ns  (logic 4.346ns (23.732%)  route 13.967ns (76.268%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.604    13.950    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    14.100 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__162/O
                         net (fo=1, routed)           0.408    14.508    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X55Y31         LUT6 (Prop_lut6_I5_O)        0.332    14.840 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.841    15.681    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124    15.805 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.833    16.638    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X54Y20         LUT4 (Prop_lut4_I3_O)        0.124    16.762 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.797    17.559    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.090    19.161    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -17.559    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.154ns  (logic 4.015ns (22.117%)  route 14.139ns (77.883%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=5 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 18.737 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.808    -0.732    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X37Y35         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.419    -0.313 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.035     0.722    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X32Y33         LUT6 (Prop_lut6_I2_O)        0.296     1.018 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[24]_i_3/O
                         net (fo=1, routed)           0.560     1.578    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[24]_i_3_n_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.702 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[24]_i_2/O
                         net (fo=2, routed)           0.486     2.188    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[0]
    SLICE_X31Y34         LUT5 (Prop_lut5_I1_O)        0.124     2.312 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[24]_i_1__7/O
                         net (fo=8, routed)           0.353     2.665    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_12
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.124     2.789 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[24]_i_2/O
                         net (fo=4, routed)           0.742     3.531    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/edp_stdata_iap_m[24]
    SLICE_X27Y32         LUT4 (Prop_lut4_I0_O)        0.124     3.655 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[24]_i_1__27/O
                         net (fo=2, routed)           0.811     4.466    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[10]
    SLICE_X27Y31         LUT6 (Prop_lut6_I1_O)        0.124     4.590 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_21__1/O
                         net (fo=1, routed)           0.466     5.056    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[24]
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.180 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_10__7/O
                         net (fo=1, routed)           0.544     5.724    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[25]
    SLICE_X31Y32         LUT6 (Prop_lut6_I3_O)        0.124     5.848 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__10/O
                         net (fo=3, routed)           0.729     6.577    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X36Y32         LUT4 (Prop_lut4_I3_O)        0.150     6.727 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_5__28/O
                         net (fo=2, routed)           0.508     7.235    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_5__28_n_0
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.361     7.596 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__73/O
                         net (fo=2, routed)           0.605     8.201    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X43Y33         LUT6 (Prop_lut6_I5_O)        0.327     8.528 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16__1/O
                         net (fo=6, routed)           0.337     8.864    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.124     8.988 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8__0/O
                         net (fo=3, routed)           0.350     9.338    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_12
    SLICE_X43Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.462 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.307     9.769    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_56
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.893 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__4/O
                         net (fo=38, routed)          0.502    10.395    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124    10.519 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__8/O
                         net (fo=3, routed)           0.446    10.965    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X42Y35         LUT4 (Prop_lut4_I2_O)        0.124    11.089 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__211/O
                         net (fo=202, routed)         0.557    11.646    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_3
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.770 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.793    12.563    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y31         LUT6 (Prop_lut6_I2_O)        0.124    12.687 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__11/O
                         net (fo=2, routed)           0.315    13.002    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y31         LUT4 (Prop_lut4_I0_O)        0.124    13.126 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.855    13.982    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X50Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.106 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[8]_i_1/O
                         net (fo=2, routed)           1.022    15.128    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][7]
    SLICE_X60Y23         LUT4 (Prop_lut4_I0_O)        0.150    15.278 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29/O
                         net (fo=1, routed)           0.576    15.854    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.328    16.182 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_2__0/O
                         net (fo=12, routed)          1.240    17.422    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/ADDRARDADDR[5]
    RAMB18_X2Y10         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.757    18.737    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X2Y10         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.233    
                         clock uncertainty           -0.090    19.143    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.577    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                         -17.422    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.457ns  (logic 4.216ns (22.842%)  route 14.241ns (77.158%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.606    13.952    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT5 (Prop_lut5_I1_O)        0.150    14.102 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__379/O
                         net (fo=22, routed)          0.554    14.657    mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/cachewrite_e
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.326    14.983 r  mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/mem_reg_i_41/O
                         net (fo=32, routed)          0.831    15.814    mfp_sys/top/cpu/core/dcc/_dcc_data_raw_31_0_/sel081_out
    SLICE_X55Y24         LUT5 (Prop_lut5_I4_O)        0.124    15.938 r  mfp_sys/top/cpu/core/dcc/_dcc_data_raw_31_0_/mem_reg_i_1/O
                         net (fo=2, routed)           1.765    17.703    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/dcc_data[7]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.198    
                         clock uncertainty           -0.090    19.108    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.241    18.867    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.867    
                         arrival time                         -17.703    
  -------------------------------------------------------------------
                         slack                                  1.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.626    -0.538    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X31Y26         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.341    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[0]
    SLICE_X31Y26         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.897    -0.776    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X31Y26         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/C
                         clock pessimism              0.239    -0.538    
    SLICE_X31Y26         FDRE (Hold_fdre_C_D)         0.075    -0.463    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.626    -0.538    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/clk_out1
    SLICE_X39Y30         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/Q
                         net (fo=2, routed)           0.056    -0.341    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/mpc_pm_complete
    SLICE_X39Y30         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.900    -0.773    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X39Y30         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/C
                         clock pessimism              0.236    -0.538    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.071    -0.467    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.769%)  route 0.242ns (63.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.626    -0.538    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X67Y30         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/Q
                         net (fo=7, routed)           0.242    -0.154    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A3
    SLICE_X66Y29         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.899    -0.774    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X66Y29         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.250    -0.525    
    SLICE_X66Y29         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.285    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.769%)  route 0.242ns (63.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.626    -0.538    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X67Y30         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/Q
                         net (fo=7, routed)           0.242    -0.154    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A3
    SLICE_X66Y29         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.899    -0.774    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X66Y29         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.250    -0.525    
    SLICE_X66Y29         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.285    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.628    -0.536    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X32Y27         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/Q
                         net (fo=1, routed)           0.065    -0.329    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[1]
    SLICE_X32Y27         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.899    -0.774    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X32Y27         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/C
                         clock pessimism              0.239    -0.536    
    SLICE_X32Y27         FDRE (Hold_fdre_C_D)         0.075    -0.461    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_swtch1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X4Y14          FDRE                                         r  debounce/shift_swtch1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  debounce/shift_swtch1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.304    debounce/shift_swtch1[3]
    SLICE_X5Y14          LUT5 (Prop_lut5_I0_O)        0.045    -0.259 r  debounce/swtch_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    debounce/swtch_db[1]_i_1_n_0
    SLICE_X5Y14          FDRE                                         r  debounce/swtch_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.941    -0.732    debounce/clk_out1
    SLICE_X5Y14          FDRE                                         r  debounce/swtch_db_reg[1]/C
                         clock pessimism              0.247    -0.486    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.091    -0.395    debounce/swtch_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.188%)  route 0.234ns (58.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.631    -0.533    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X10Y27         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[4]_rep__1/Q
                         net (fo=17, routed)          0.234    -0.134    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/HADDR_d_reg[9]_rep__0[2]
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.455    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.272    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.644    -0.520    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/clk_out1
    SLICE_X73Y21         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.321    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_4[3]
    SLICE_X72Y21         LUT6 (Prop_lut6_I2_O)        0.045    -0.276 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[27]_i_1__54/O
                         net (fo=1, routed)           0.000    -0.276    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[27]
    SLICE_X72Y21         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.918    -0.755    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X72Y21         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]/C
                         clock pessimism              0.249    -0.507    
    SLICE_X72Y21         FDRE (Hold_fdre_C_D)         0.092    -0.415    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_dp/_qp_31_0_/cregister/register_inst/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/mdunit/mdl_dp/_hi_31_0_/cregister/cregister/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.063%)  route 0.246ns (56.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mfp_sys/top/cpu/core/mdunit/mdl_dp/_qp_31_0_/cregister/register_inst/clk_out1
    SLICE_X16Y47         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_dp/_qp_31_0_/cregister/register_inst/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/top/cpu/core/mdunit/mdl_dp/_qp_31_0_/cregister/register_inst/q_reg[22]/Q
                         net (fo=3, routed)           0.246    -0.136    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/Q[22]
    SLICE_X13Y50         LUT5 (Prop_lut5_I0_O)        0.045    -0.091 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[22]_i_1__12/O
                         net (fo=1, routed)           0.000    -0.091    mfp_sys/top/cpu/core/mdunit/mdl_dp/_hi_31_0_/cregister/cregister/q_reg[31]_4[22]
    SLICE_X13Y50         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_dp/_hi_31_0_/cregister/cregister/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.847    -0.826    mfp_sys/top/cpu/core/mdunit/mdl_dp/_hi_31_0_/cregister/cregister/clk_out1
    SLICE_X13Y50         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_dp/_hi_31_0_/cregister/cregister/q_reg[22]/C
                         clock pessimism              0.504    -0.322    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.092    -0.230    mfp_sys/top/cpu/core/mdunit/mdl_dp/_hi_31_0_/cregister/cregister/q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.634    -0.530    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X13Y31         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.302    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[2]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.045    -0.257 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[2]_i_1__73/O
                         net (fo=1, routed)           0.000    -0.257    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[2]
    SLICE_X12Y31         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.907    -0.766    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X12Y31         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[2]/C
                         clock pessimism              0.250    -0.517    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.120    -0.397    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y21     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y22     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y20     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y21     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y16     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_5/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y30     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y30     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y30     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y30     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y30     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y30     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y30     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y30     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y30     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y30     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y30     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y30     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.643ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/icon_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.568ns  (logic 2.955ns (27.963%)  route 7.613ns (72.037%))
  Logic Levels:           12  (CARRY4=2 LUT3=4 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.896    -0.644    maze_bot/clk_out2
    SLICE_X6Y9           FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518    -0.126 f  maze_bot/LocX_reg_reg[4]/Q
                         net (fo=21, routed)          1.050     0.925    maze_bot/Q[4]
    SLICE_X6Y10          LUT6 (Prop_lut6_I3_O)        0.124     1.049 r  maze_bot/prev_LocX_reg[7]_i_7/O
                         net (fo=2, routed)           0.924     1.973    maze_bot/prev_LocX_reg[7]_i_7_n_0
    SLICE_X6Y6           LUT6 (Prop_lut6_I3_O)        0.124     2.097 r  maze_bot/i__carry_i_6/O
                         net (fo=50, routed)          1.091     3.187    maze_bot/icon_reg[1]_2
    SLICE_X2Y3           LUT3 (Prop_lut3_I2_O)        0.152     3.339 r  maze_bot/i__carry__0_i_9/O
                         net (fo=3, routed)           0.716     4.055    maze_bot/icon_reg[1]_3[2]
    SLICE_X1Y1           LUT3 (Prop_lut3_I0_O)        0.348     4.403 r  maze_bot/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.403    icon1/pixel_row_reg[7][3]
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.804 r  icon1/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.804    icon1/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.918 f  icon1/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.870     5.789    maze_bot/pixel_row_reg[9]_1[0]
    SLICE_X2Y3           LUT3 (Prop_lut3_I2_O)        0.124     5.913 f  maze_bot/icon[1]_i_42/O
                         net (fo=1, routed)           0.722     6.635    maze_bot/icon[1]_i_42_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I5_O)        0.124     6.759 f  maze_bot/icon[1]_i_23/O
                         net (fo=8, routed)           0.479     7.238    maze_bot/icon_reg[1]_0
    SLICE_X10Y2          LUT3 (Prop_lut3_I0_O)        0.117     7.355 r  maze_bot/icon[1]_i_10/O
                         net (fo=8, routed)           1.029     8.383    maze_bot/icon[1]_i_10_n_0
    SLICE_X15Y2          LUT4 (Prop_lut4_I0_O)        0.359     8.742 r  maze_bot/icon[1]_i_21/O
                         net (fo=1, routed)           0.433     9.176    maze_bot/icon[1]_i_21_n_0
    SLICE_X15Y2          LUT6 (Prop_lut6_I3_O)        0.326     9.502 r  maze_bot/icon[1]_i_6/O
                         net (fo=1, routed)           0.298     9.800    maze_bot/icon[1]_i_6_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I4_O)        0.124     9.924 r  maze_bot/icon[1]_i_1/O
                         net (fo=1, routed)           0.000     9.924    icon1/pixel_column_reg[1]
    SLICE_X12Y2          FDRE                                         r  icon1/icon_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.693    12.006    icon1/clk_out2
    SLICE_X12Y2          FDRE                                         r  icon1/icon_reg[1]/C
                         clock pessimism              0.568    12.574    
                         clock uncertainty           -0.084    12.490    
    SLICE_X12Y2          FDRE (Setup_fdre_C_D)        0.077    12.567    icon1/icon_reg[1]
  -------------------------------------------------------------------
                         required time                         12.567    
                         arrival time                          -9.924    
  -------------------------------------------------------------------
                         slack                                  2.643    

Slack (MET) :             3.022ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/icon_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.141ns  (logic 2.401ns (23.675%)  route 7.740ns (76.325%))
  Logic Levels:           11  (CARRY4=2 LUT3=3 LUT6=6)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 12.007 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.896    -0.644    maze_bot/clk_out2
    SLICE_X6Y9           FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518    -0.126 f  maze_bot/LocX_reg_reg[4]/Q
                         net (fo=21, routed)          1.050     0.925    maze_bot/Q[4]
    SLICE_X6Y10          LUT6 (Prop_lut6_I3_O)        0.124     1.049 r  maze_bot/prev_LocX_reg[7]_i_7/O
                         net (fo=2, routed)           0.924     1.973    maze_bot/prev_LocX_reg[7]_i_7_n_0
    SLICE_X6Y6           LUT6 (Prop_lut6_I3_O)        0.124     2.097 r  maze_bot/i__carry_i_6/O
                         net (fo=50, routed)          1.091     3.187    maze_bot/icon_reg[1]_2
    SLICE_X2Y3           LUT3 (Prop_lut3_I2_O)        0.152     3.339 r  maze_bot/i__carry__0_i_9/O
                         net (fo=3, routed)           0.716     4.055    maze_bot/icon_reg[1]_3[2]
    SLICE_X1Y1           LUT3 (Prop_lut3_I0_O)        0.348     4.403 r  maze_bot/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.403    icon1/pixel_row_reg[7][3]
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.804 r  icon1/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.804    icon1/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.918 f  icon1/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.870     5.789    maze_bot/pixel_row_reg[9]_1[0]
    SLICE_X2Y3           LUT3 (Prop_lut3_I2_O)        0.124     5.913 f  maze_bot/icon[1]_i_42/O
                         net (fo=1, routed)           0.722     6.635    maze_bot/icon[1]_i_42_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I5_O)        0.124     6.759 f  maze_bot/icon[1]_i_23/O
                         net (fo=8, routed)           0.489     7.248    maze_bot/icon_reg[1]_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I5_O)        0.124     7.372 r  maze_bot/icon[1]_i_12/O
                         net (fo=8, routed)           1.053     8.425    maze_bot/icon[1]_i_12_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I2_O)        0.124     8.549 r  maze_bot/icon[0]_i_2/O
                         net (fo=1, routed)           0.825     9.374    maze_bot/icon[0]_i_2_n_0
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.498 r  maze_bot/icon[0]_i_1/O
                         net (fo=1, routed)           0.000     9.498    icon1/pixel_column_reg[4]
    SLICE_X11Y2          FDRE                                         r  icon1/icon_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.694    12.007    icon1/clk_out2
    SLICE_X11Y2          FDRE                                         r  icon1/icon_reg[0]/C
                         clock pessimism              0.568    12.575    
                         clock uncertainty           -0.084    12.491    
    SLICE_X11Y2          FDRE (Setup_fdre_C_D)        0.029    12.520    icon1/icon_reg[0]
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  3.022    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 2.950ns (40.901%)  route 4.263ns (59.099%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.807     5.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634     6.535    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    12.081    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.084    12.565    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    12.136    maze_bot/prev_LocX_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.136    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 2.950ns (40.901%)  route 4.263ns (59.099%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.807     5.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634     6.535    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    12.081    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.084    12.565    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    12.136    maze_bot/prev_LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.136    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 2.950ns (40.901%)  route 4.263ns (59.099%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.807     5.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634     6.535    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    12.081    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.084    12.565    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    12.136    maze_bot/prev_LocX_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.136    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 2.950ns (40.901%)  route 4.263ns (59.099%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.807     5.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634     6.535    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    12.081    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.084    12.565    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    12.136    maze_bot/prev_LocX_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.136    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 2.950ns (40.901%)  route 4.263ns (59.099%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.807     5.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634     6.535    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    12.081    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[7]/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.084    12.565    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    12.136    maze_bot/prev_LocX_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.136    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 2.950ns (41.917%)  route 4.088ns (58.083%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 12.082 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.690     5.660    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X2Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.784 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577     6.361    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    12.082    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/C
                         clock pessimism              0.568    12.650    
                         clock uncertainty           -0.084    12.566    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    12.042    maze_bot/prev_LocY_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.042    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                  5.681    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 2.950ns (41.917%)  route 4.088ns (58.083%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 12.082 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.690     5.660    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X2Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.784 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577     6.361    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    12.082    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/C
                         clock pessimism              0.568    12.650    
                         clock uncertainty           -0.084    12.566    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    12.042    maze_bot/prev_LocY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.042    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                  5.681    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 2.950ns (41.917%)  route 4.088ns (58.083%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 12.082 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.690     5.660    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X2Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.784 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577     6.361    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    12.082    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/C
                         clock pessimism              0.568    12.650    
                         clock uncertainty           -0.084    12.566    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    12.042    maze_bot/prev_LocY_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.042    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                  5.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.125%)  route 0.134ns (41.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.668    -0.496    maze_bot/clk_out2
    SLICE_X4Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  maze_bot/prev_LocX_reg_reg[3]/Q
                         net (fo=1, routed)           0.134    -0.221    maze_bot/prev_LocX_reg[3]
    SLICE_X6Y9           LUT5 (Prop_lut5_I0_O)        0.045    -0.176 r  maze_bot/LocX_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    maze_bot/p_0_in__0__0[3]
    SLICE_X6Y9           FDRE                                         r  maze_bot/LocX_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X6Y9           FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
                         clock pessimism              0.249    -0.480    
    SLICE_X6Y9           FDRE (Hold_fdre_C_D)         0.120    -0.360    maze_bot/LocX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocY_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocY_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.107%)  route 0.128ns (37.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.668    -0.496    maze_bot/clk_out2
    SLICE_X6Y7           FDRE                                         r  maze_bot/prev_LocY_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  maze_bot/prev_LocY_reg_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.204    maze_bot/prev_LocY_reg[6]
    SLICE_X6Y5           LUT5 (Prop_lut5_I0_O)        0.045    -0.159 r  maze_bot/LocY_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    maze_bot/p_0_in__1[6]
    SLICE_X6Y5           FDSE                                         r  maze_bot/LocY_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X6Y5           FDSE                                         r  maze_bot/LocY_reg_reg[6]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y5           FDSE (Hold_fdse_C_D)         0.120    -0.359    maze_bot/LocY_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocX_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.226ns (66.486%)  route 0.114ns (33.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.668    -0.496    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.128    -0.368 r  maze_bot/prev_LocX_reg_reg[7]/Q
                         net (fo=1, routed)           0.114    -0.254    maze_bot/prev_LocX_reg[7]
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.098    -0.156 r  maze_bot/LocX_reg[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.156    maze_bot/p_0_in__0__0[7]
    SLICE_X6Y10          FDRE                                         r  maze_bot/LocX_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.944    -0.729    maze_bot/clk_out2
    SLICE_X6Y10          FDRE                                         r  maze_bot/LocX_reg_reg[7]/C
                         clock pessimism              0.249    -0.481    
    SLICE_X6Y10          FDRE (Hold_fdre_C_D)         0.120    -0.361    maze_bot/LocX_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.525%)  route 0.197ns (51.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.670    -0.494    dtg/CLK
    SLICE_X4Y0           FDRE                                         r  dtg/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  dtg/pixel_row_reg[0]/Q
                         net (fo=14, routed)          0.197    -0.155    dtg/Q[0]
    SLICE_X2Y1           LUT3 (Prop_lut3_I2_O)        0.045    -0.110 r  dtg/pixel_row[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    dtg/p_0_in__2[2]
    SLICE_X2Y1           FDRE                                         r  dtg/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.948    -0.725    dtg/CLK
    SLICE_X2Y1           FDRE                                         r  dtg/pixel_row_reg[2]/C
                         clock pessimism              0.272    -0.454    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.120    -0.334    dtg/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocY_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocY_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.171%)  route 0.127ns (37.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  maze_bot/prev_LocY_reg_reg[1]/Q
                         net (fo=1, routed)           0.127    -0.203    maze_bot/prev_LocY_reg[1]
    SLICE_X1Y9           LUT5 (Prop_lut5_I0_O)        0.045    -0.158 r  maze_bot/LocY_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    maze_bot/p_0_in__1[1]
    SLICE_X1Y9           FDRE                                         r  maze_bot/LocY_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X1Y9           FDRE                                         r  maze_bot/LocY_reg_reg[1]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.092    -0.387    maze_bot/LocY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.860%)  route 0.158ns (49.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.667    -0.497    maze_bot/clk_out2
    SLICE_X6Y10          FDRE                                         r  maze_bot/LocX_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  maze_bot/LocX_reg_reg[7]/Q
                         net (fo=13, routed)          0.158    -0.174    maze_bot/LocX_reg__0[7]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[7]/C
                         clock pessimism              0.249    -0.480    
    SLICE_X7Y9           FDRE (Hold_fdre_C_D)         0.071    -0.409    maze_bot/prev_LocX_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.824%)  route 0.172ns (45.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.671    -0.493    dtg/CLK
    SLICE_X2Y2           FDRE                                         r  dtg/pixel_row_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  dtg/pixel_row_reg[7]/Q
                         net (fo=19, routed)          0.172    -0.156    dtg/Q[7]
    SLICE_X2Y1           LUT6 (Prop_lut6_I3_O)        0.045    -0.111 r  dtg/pixel_row[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    dtg/p_0_in__2[10]
    SLICE_X2Y1           FDRE                                         r  dtg/pixel_row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.948    -0.725    dtg/CLK
    SLICE_X2Y1           FDRE                                         r  dtg/pixel_row_reg[10]/C
                         clock pessimism              0.249    -0.477    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.121    -0.356    dtg/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.407%)  route 0.313ns (65.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.667    -0.497    maze_bot/clk_out2
    SLICE_X6Y11          FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  maze_bot/LocX_reg_reg[0]/Q
                         net (fo=19, routed)          0.313    -0.020    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y2          RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.953    -0.720    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.272    -0.448    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.265    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dtg/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_column_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.601%)  route 0.167ns (44.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.642    -0.522    dtg/CLK
    SLICE_X10Y2          FDRE                                         r  dtg/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  dtg/pixel_column_reg[2]/Q
                         net (fo=13, routed)          0.167    -0.191    dtg/pixel_column_reg[10]_0[2]
    SLICE_X9Y2           LUT6 (Prop_lut6_I2_O)        0.045    -0.146 r  dtg/pixel_column[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    dtg/pixel_column[4]_i_1_n_0
    SLICE_X9Y2           FDRE                                         r  dtg/pixel_column_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.917    -0.756    dtg/CLK
    SLICE_X9Y2           FDRE                                         r  dtg/pixel_column_reg[4]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X9Y2           FDRE (Hold_fdre_C_D)         0.092    -0.393    dtg/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 maze_bot/counter_y_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.668    -0.496    maze_bot/clk_out2
    SLICE_X5Y7           FDRE                                         r  maze_bot/counter_y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  maze_bot/counter_y_reg[23]/Q
                         net (fo=3, routed)           0.118    -0.237    maze_bot/counter_y_reg[23]_0[12]
    SLICE_X5Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.129 r  maze_bot/counter_y_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.129    maze_bot/counter_y_reg[20]_i_1_n_4
    SLICE_X5Y7           FDRE                                         r  maze_bot/counter_y_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X5Y7           FDRE                                         r  maze_bot/counter_y_reg[23]/C
                         clock pessimism              0.233    -0.496    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.105    -0.391    maze_bot/counter_y_reg[23]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y3      worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y3      worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y2      worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y2      worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y0      worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y0      worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y1      worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y1      worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y18   clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X4Y0       dtg/pixel_row_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X4Y0       dtg/pixel_row_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X4Y1       dtg/pixel_row_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X4Y2       dtg/vert_sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X1Y7       maze_bot/LocY_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X1Y7       maze_bot/LocY_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X3Y7       maze_bot/counter_x_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X3Y7       maze_bot/counter_x_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X3Y7       maze_bot/counter_x_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X3Y7       maze_bot/counter_x_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X5Y11      worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_113_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X5Y11      worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_114_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X5Y11      worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_115_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X2Y1       dtg/pixel_row_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X3Y2       dtg/pixel_row_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X2Y1       dtg/pixel_row_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X2Y1       dtg/pixel_row_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X3Y0       dtg/pixel_row_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X2Y1       dtg/pixel_row_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X2Y2       dtg/pixel_row_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       90.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.577ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0 fall@94.815ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.828ns (20.231%)  route 3.265ns (79.769%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 93.484 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820    -0.720    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDSE (Prop_fdse_C_Q)         0.456    -0.264 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=25, routed)          1.344     1.080    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X18Y3          LUT3 (Prop_lut3_I0_O)        0.124     1.204 r  mhp_axd1362/SPI_driver/roundDone_i_2/O
                         net (fo=3, routed)           0.821     2.025    mhp_axd1362/SPI_driver/roundDone_i_2_n_0
    SLICE_X15Y3          LUT6 (Prop_lut6_I2_O)        0.124     2.149 r  mhp_axd1362/SPI_driver/MOSI_i_5/O
                         net (fo=1, routed)           1.100     3.249    mhp_axd1362/SPI_driver/MOSI_i_5_n_0
    SLICE_X21Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.373 r  mhp_axd1362/SPI_driver/MOSI_i_2/O
                         net (fo=1, routed)           0.000     3.373    mhp_axd1362/SPI_driver/MOSI_i_2_n_0
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690    93.484    mhp_axd1362/SPI_driver/CLK
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.568    94.052    
                         clock uncertainty           -0.134    93.918    
    SLICE_X21Y1          FDRE (Setup_fdre_C_D)        0.032    93.950    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.950    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                 90.577    

Slack (MET) :             91.839ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0 fall@94.815ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.580ns (22.176%)  route 2.035ns (77.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 93.484 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819    -0.721    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.456    -0.265 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=26, routed)          1.513     1.248    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X16Y3          LUT3 (Prop_lut3_I2_O)        0.124     1.372 r  mhp_axd1362/SPI_driver/MOSI_i_1/O
                         net (fo=1, routed)           0.523     1.895    mhp_axd1362/SPI_driver/MOSI_i_1_n_0
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690    93.484    mhp_axd1362/SPI_driver/CLK
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.585    94.069    
                         clock uncertainty           -0.134    93.935    
    SLICE_X21Y1          FDRE (Setup_fdre_C_CE)      -0.202    93.733    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.733    
                         arrival time                          -1.895    
  -------------------------------------------------------------------
                         slack                                 91.839    

Slack (MET) :             185.680ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.732ns (20.894%)  route 2.771ns (79.106%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820    -0.720    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDSE (Prop_fdse_C_Q)         0.456    -0.264 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=25, routed)          1.341     1.077    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X18Y3          LUT4 (Prop_lut4_I0_O)        0.124     1.201 r  mhp_axd1362/SPI_driver/accel_data[7]_i_3/O
                         net (fo=4, routed)           0.815     2.017    mhp_axd1362/SPI_driver/accel_data[7]_i_3_n_0
    SLICE_X19Y3          LUT5 (Prop_lut5_I3_O)        0.152     2.169 r  mhp_axd1362/SPI_driver/accel_data[7]_i_2/O
                         net (fo=1, routed)           0.615     2.784    mhp_axd1362/SPI_driver/accel_data[7]_i_2_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.689   188.298    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.568   188.866    
                         clock uncertainty           -0.134   188.732    
    SLICE_X23Y3          FDRE (Setup_fdre_C_D)       -0.269   188.463    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                        188.463    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                185.680    

Slack (MET) :             185.951ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.839ns (24.135%)  route 2.637ns (75.865%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819    -0.721    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.419    -0.302 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.754     1.452    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.296     1.748 r  mhp_axd1362/SPI_driver/accel_data[3]_i_2/O
                         net (fo=3, routed)           0.315     2.063    mhp_axd1362/SPI_driver/accel_data[3]_i_2_n_0
    SLICE_X22Y3          LUT5 (Prop_lut5_I3_O)        0.124     2.187 r  mhp_axd1362/SPI_driver/accel_data[2]_i_1/O
                         net (fo=1, routed)           0.568     2.756    mhp_axd1362/SPI_driver/accel_data[2]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.689   188.298    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.585   188.883    
                         clock uncertainty           -0.134   188.749    
    SLICE_X23Y3          FDRE (Setup_fdre_C_D)       -0.043   188.706    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                        188.706    
                         arrival time                          -2.756    
  -------------------------------------------------------------------
                         slack                                185.951    

Slack (MET) :             185.977ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 0.864ns (26.946%)  route 2.342ns (73.054%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 188.299 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820    -0.720    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDSE (Prop_fdse_C_Q)         0.419    -0.301 f  mhp_axd1362/SPI_driver/counter_reg[1]/Q
                         net (fo=18, routed)          1.015     0.714    mhp_axd1362/SPI_driver/counter_reg_n_0_[1]
    SLICE_X19Y3          LUT2 (Prop_lut2_I0_O)        0.296     1.010 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[0]_i_2/O
                         net (fo=2, routed)           0.987     1.997    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[0]_i_2_n_0
    SLICE_X20Y0          LUT5 (Prop_lut5_I1_O)        0.149     2.146 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[0]_i_1/O
                         net (fo=1, routed)           0.340     2.487    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[0]_i_1_n_0
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690   188.299    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                         clock pessimism              0.568   188.867    
                         clock uncertainty           -0.134   188.733    
    SLICE_X22Y1          FDSE (Setup_fdse_C_D)       -0.270   188.463    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]
  -------------------------------------------------------------------
                         required time                        188.463    
                         arrival time                          -2.487    
  -------------------------------------------------------------------
                         slack                                185.977    

Slack (MET) :             185.997ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.715ns (23.493%)  route 2.328ns (76.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819    -0.721    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.419    -0.302 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.716     1.415    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X20Y3          LUT4 (Prop_lut4_I1_O)        0.296     1.711 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.612     2.323    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.689   188.298    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.585   188.883    
                         clock uncertainty           -0.134   188.749    
    SLICE_X23Y3          FDRE (Setup_fdre_C_R)       -0.429   188.320    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                        188.320    
                         arrival time                          -2.323    
  -------------------------------------------------------------------
                         slack                                185.997    

Slack (MET) :             185.997ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.715ns (23.493%)  route 2.328ns (76.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819    -0.721    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.419    -0.302 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.716     1.415    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X20Y3          LUT4 (Prop_lut4_I1_O)        0.296     1.711 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.612     2.323    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.689   188.298    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.585   188.883    
                         clock uncertainty           -0.134   188.749    
    SLICE_X23Y3          FDRE (Setup_fdre_C_R)       -0.429   188.320    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                        188.320    
                         arrival time                          -2.323    
  -------------------------------------------------------------------
                         slack                                185.997    

Slack (MET) :             185.997ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.715ns (23.493%)  route 2.328ns (76.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819    -0.721    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.419    -0.302 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.716     1.415    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X20Y3          LUT4 (Prop_lut4_I1_O)        0.296     1.711 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.612     2.323    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.689   188.298    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.585   188.883    
                         clock uncertainty           -0.134   188.749    
    SLICE_X23Y3          FDRE (Setup_fdre_C_R)       -0.429   188.320    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                        188.320    
                         arrival time                          -2.323    
  -------------------------------------------------------------------
                         slack                                185.997    

Slack (MET) :             185.997ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.715ns (23.493%)  route 2.328ns (76.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819    -0.721    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.419    -0.302 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.716     1.415    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X20Y3          LUT4 (Prop_lut4_I1_O)        0.296     1.711 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.612     2.323    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.689   188.298    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.585   188.883    
                         clock uncertainty           -0.134   188.749    
    SLICE_X23Y3          FDRE (Setup_fdre_C_R)       -0.429   188.320    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                        188.320    
                         arrival time                          -2.323    
  -------------------------------------------------------------------
                         slack                                185.997    

Slack (MET) :             185.997ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.715ns (23.493%)  route 2.328ns (76.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819    -0.721    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.419    -0.302 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.716     1.415    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X20Y3          LUT4 (Prop_lut4_I1_O)        0.296     1.711 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.612     2.323    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.689   188.298    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.585   188.883    
                         clock uncertainty           -0.134   188.749    
    SLICE_X23Y3          FDRE (Setup_fdre_C_R)       -0.429   188.320    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                        188.320    
                         arrival time                          -2.323    
  -------------------------------------------------------------------
                         slack                                185.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.591%)  route 0.168ns (54.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDSE (Prop_fdse_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.168    -0.213    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X19Y2          FDRE (Hold_fdre_C_D)         0.070    -0.437    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.206%)  route 0.138ns (51.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.640    -0.524    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y3          FDRE (Prop_fdre_C_Q)         0.128    -0.396 r  mhp_axd1362/SPI_driver/accel_data_reg[3]/Q
                         net (fo=8, routed)           0.138    -0.258    mhp_axd1362/SPI_driver/accel_data[3]
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X23Y2          FDRE (Hold_fdre_C_D)         0.018    -0.489    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.212%)  route 0.145ns (43.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=26, routed)          0.145    -0.237    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X22Y1          LUT6 (Prop_lut6_I3_O)        0.045    -0.192 r  mhp_axd1362/SPI_driver/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    mhp_axd1362/SPI_driver/counter[2]_i_1_n_0
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[2]/C
                         clock pessimism              0.234    -0.523    
    SLICE_X22Y1          FDSE (Hold_fdse_C_D)         0.091    -0.432    mhp_axd1362/SPI_driver/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.226ns (67.163%)  route 0.110ns (32.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.128    -0.395 r  mhp_axd1362/SPI_driver/counter_reg[0]/Q
                         net (fo=19, routed)          0.110    -0.284    mhp_axd1362/SPI_driver/counter_reg_n_0_[0]
    SLICE_X22Y1          LUT6 (Prop_lut6_I3_O)        0.098    -0.186 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_1_n_0
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                         clock pessimism              0.234    -0.523    
    SLICE_X22Y1          FDSE (Hold_fdse_C_D)         0.092    -0.431    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.345%)  route 0.217ns (60.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDSE (Prop_fdse_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.217    -0.164    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X20Y1          FDRE (Hold_fdre_C_D)         0.071    -0.414    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.529%)  route 0.183ns (56.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.640    -0.524    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mhp_axd1362/SPI_driver/accel_data_reg[0]/Q
                         net (fo=8, routed)           0.183    -0.200    mhp_axd1362/SPI_driver/accel_data[0]
    SLICE_X23Y1          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y1          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X23Y1          FDRE (Hold_fdre_C_D)         0.046    -0.461    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.408%)  route 0.191ns (57.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.640    -0.524    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mhp_axd1362/SPI_driver/accel_data_reg[6]/Q
                         net (fo=5, routed)           0.191    -0.191    mhp_axd1362/SPI_driver/accel_data[6]
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X23Y2          FDRE (Hold_fdre_C_D)         0.047    -0.460    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.612%)  route 0.215ns (60.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDSE (Prop_fdse_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.215    -0.167    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X23Y1          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y1          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X23Y1          FDRE (Hold_fdre_C_D)         0.047    -0.438    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.408%)  route 0.246ns (63.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.640    -0.524    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mhp_axd1362/SPI_driver/accel_data_reg[0]/Q
                         net (fo=8, routed)           0.246    -0.136    mhp_axd1362/SPI_driver/accel_data[0]
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X19Y1          FDRE (Hold_fdre_C_D)         0.075    -0.410    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.183ns (47.879%)  route 0.199ns (52.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/Q
                         net (fo=13, routed)          0.199    -0.182    mhp_axd1362/SPI_driver/address__0[1]
    SLICE_X18Y1          LUT4 (Prop_lut4_I2_O)        0.042    -0.140 r  mhp_axd1362/SPI_driver/FSM_sequential_address[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    mhp_axd1362/SPI_driver/FSM_sequential_address[0]_i_1_n_0
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
                         clock pessimism              0.234    -0.523    
    SLICE_X18Y1          FDRE (Hold_fdre_C_D)         0.107    -0.416    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 94.815 }
Period(ns):         189.630
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         189.630     187.474    BUFGCTRL_X0Y16   clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         189.630     188.381    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X22Y1      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X18Y1      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X22Y1      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X18Y1      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X18Y1      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X22Y1      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X21Y1      mhp_axd1362/SPI_driver/MOSI_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X23Y3      mhp_axd1362/SPI_driver/accel_data_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       189.630     23.730     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X18Y1      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X18Y1      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X18Y1      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X21Y1      mhp_axd1362/SPI_driver/MOSI_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X18Y1      mhp_axd1362/SPI_driver/accel_data_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/SPI_driver/counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X18Y1      mhp_axd1362/SPI_driver/counter_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X18Y1      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X18Y1      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X18Y1      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X21Y1      mhp_axd1362/SPI_driver/MOSI_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X23Y3      mhp_axd1362/SPI_driver/accel_data_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X18Y1      mhp_axd1362/SPI_driver/accel_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X23Y3      mhp_axd1362/SPI_driver/accel_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.862ns  (logic 4.346ns (23.041%)  route 14.516ns (76.959%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.604    13.950    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    14.100 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__162/O
                         net (fo=1, routed)           0.408    14.508    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X55Y31         LUT6 (Prop_lut6_I5_O)        0.332    14.840 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.841    15.681    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124    15.805 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.603    16.408    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X50Y29         LUT4 (Prop_lut4_I3_O)        0.124    16.532 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__8/O
                         net (fo=2, routed)           1.576    18.109    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.198    
                         clock uncertainty           -0.088    19.110    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.109    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.675ns  (logic 4.346ns (23.272%)  route 14.329ns (76.728%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.604    13.950    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    14.100 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__162/O
                         net (fo=1, routed)           0.408    14.508    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X55Y31         LUT6 (Prop_lut6_I5_O)        0.332    14.840 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.841    15.681    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124    15.805 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.603    16.408    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X50Y29         LUT4 (Prop_lut4_I3_O)        0.124    16.532 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__8/O
                         net (fo=2, routed)           1.389    17.921    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.198    
                         clock uncertainty           -0.088    19.110    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -17.921    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.532ns  (logic 3.988ns (21.519%)  route 14.544ns (78.481%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.606    13.952    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT4 (Prop_lut4_I0_O)        0.124    14.076 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.896    14.972    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X62Y29         LUT5 (Prop_lut5_I2_O)        0.124    15.096 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_26__1/O
                         net (fo=1, routed)           0.591    15.688    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[5]_2
    SLICE_X62Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.812 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_4__5/O
                         net (fo=8, routed)           1.967    17.779    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[6][5]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.198    
                         clock uncertainty           -0.088    19.110    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.544    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.544    
                         arrival time                         -17.779    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.594ns  (logic 4.346ns (23.373%)  route 14.248ns (76.627%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.604    13.950    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    14.100 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__162/O
                         net (fo=1, routed)           0.408    14.508    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X55Y31         LUT6 (Prop_lut6_I5_O)        0.332    14.840 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.841    15.681    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124    15.805 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.809    16.614    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y29         LUT4 (Prop_lut4_I3_O)        0.124    16.738 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__13/O
                         net (fo=2, routed)           1.103    17.841    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.088    19.168    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.636    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.636    
                         arrival time                         -17.841    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.436ns  (logic 4.346ns (23.573%)  route 14.090ns (76.427%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.604    13.950    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    14.100 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__162/O
                         net (fo=1, routed)           0.408    14.508    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X55Y31         LUT6 (Prop_lut6_I5_O)        0.332    14.840 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.841    15.681    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124    15.805 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.809    16.614    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y29         LUT4 (Prop_lut4_I3_O)        0.124    16.738 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.944    17.682    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.088    19.168    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.636    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.636    
                         arrival time                         -17.682    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.419ns  (logic 4.346ns (23.595%)  route 14.073ns (76.405%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.604    13.950    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    14.100 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__162/O
                         net (fo=1, routed)           0.408    14.508    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X55Y31         LUT6 (Prop_lut6_I5_O)        0.332    14.840 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.841    15.681    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124    15.805 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.833    16.638    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X54Y20         LUT4 (Prop_lut4_I3_O)        0.124    16.762 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.903    17.665    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.088    19.163    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.631    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                         -17.665    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.280ns  (logic 4.015ns (21.964%)  route 14.265ns (78.036%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=5 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.808    -0.732    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X37Y35         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.419    -0.313 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.035     0.722    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X32Y33         LUT6 (Prop_lut6_I2_O)        0.296     1.018 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[24]_i_3/O
                         net (fo=1, routed)           0.560     1.578    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[24]_i_3_n_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.702 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[24]_i_2/O
                         net (fo=2, routed)           0.486     2.188    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[0]
    SLICE_X31Y34         LUT5 (Prop_lut5_I1_O)        0.124     2.312 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[24]_i_1__7/O
                         net (fo=8, routed)           0.353     2.665    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_12
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.124     2.789 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[24]_i_2/O
                         net (fo=4, routed)           0.742     3.531    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/edp_stdata_iap_m[24]
    SLICE_X27Y32         LUT4 (Prop_lut4_I0_O)        0.124     3.655 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[24]_i_1__27/O
                         net (fo=2, routed)           0.811     4.466    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[10]
    SLICE_X27Y31         LUT6 (Prop_lut6_I1_O)        0.124     4.590 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_21__1/O
                         net (fo=1, routed)           0.466     5.056    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[24]
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.180 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_10__7/O
                         net (fo=1, routed)           0.544     5.724    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[25]
    SLICE_X31Y32         LUT6 (Prop_lut6_I3_O)        0.124     5.848 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__10/O
                         net (fo=3, routed)           0.729     6.577    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X36Y32         LUT4 (Prop_lut4_I3_O)        0.150     6.727 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_5__28/O
                         net (fo=2, routed)           0.508     7.235    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_5__28_n_0
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.361     7.596 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__73/O
                         net (fo=2, routed)           0.605     8.201    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X43Y33         LUT6 (Prop_lut6_I5_O)        0.327     8.528 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16__1/O
                         net (fo=6, routed)           0.337     8.864    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.124     8.988 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8__0/O
                         net (fo=3, routed)           0.350     9.338    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_12
    SLICE_X43Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.462 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.307     9.769    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_56
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.893 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__4/O
                         net (fo=38, routed)          0.502    10.395    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124    10.519 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__8/O
                         net (fo=3, routed)           0.446    10.965    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X42Y35         LUT4 (Prop_lut4_I2_O)        0.124    11.089 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__211/O
                         net (fo=202, routed)         0.557    11.646    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_3
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.770 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.793    12.563    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y31         LUT6 (Prop_lut6_I2_O)        0.124    12.687 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__11/O
                         net (fo=2, routed)           0.315    13.002    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y31         LUT4 (Prop_lut4_I0_O)        0.124    13.126 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.855    13.982    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X50Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.106 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[8]_i_1/O
                         net (fo=2, routed)           1.022    15.128    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][7]
    SLICE_X60Y23         LUT4 (Prop_lut4_I0_O)        0.150    15.278 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29/O
                         net (fo=1, routed)           0.576    15.854    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.328    16.182 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_2__0/O
                         net (fo=12, routed)          1.366    17.548    mfp_sys/top/cpu/icache/dataram/ram__data_inst4/ADDRARDADDR[7]
    RAMB18_X2Y4          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.764    18.744    mfp_sys/top/cpu/icache/dataram/ram__data_inst4/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.240    
                         clock uncertainty           -0.088    19.152    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    18.586    mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.586    
                         arrival time                         -17.548    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.313ns  (logic 4.346ns (23.732%)  route 13.967ns (76.268%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.604    13.950    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    14.100 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__162/O
                         net (fo=1, routed)           0.408    14.508    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X55Y31         LUT6 (Prop_lut6_I5_O)        0.332    14.840 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.841    15.681    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124    15.805 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.833    16.638    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X54Y20         LUT4 (Prop_lut4_I3_O)        0.124    16.762 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.797    17.559    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.088    19.163    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.631    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                         -17.559    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.157ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.154ns  (logic 4.015ns (22.117%)  route 14.139ns (77.883%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=5 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 18.737 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.808    -0.732    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X37Y35         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.419    -0.313 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.035     0.722    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X32Y33         LUT6 (Prop_lut6_I2_O)        0.296     1.018 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[24]_i_3/O
                         net (fo=1, routed)           0.560     1.578    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[24]_i_3_n_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.702 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[24]_i_2/O
                         net (fo=2, routed)           0.486     2.188    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[0]
    SLICE_X31Y34         LUT5 (Prop_lut5_I1_O)        0.124     2.312 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[24]_i_1__7/O
                         net (fo=8, routed)           0.353     2.665    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_12
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.124     2.789 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[24]_i_2/O
                         net (fo=4, routed)           0.742     3.531    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/edp_stdata_iap_m[24]
    SLICE_X27Y32         LUT4 (Prop_lut4_I0_O)        0.124     3.655 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[24]_i_1__27/O
                         net (fo=2, routed)           0.811     4.466    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[10]
    SLICE_X27Y31         LUT6 (Prop_lut6_I1_O)        0.124     4.590 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_21__1/O
                         net (fo=1, routed)           0.466     5.056    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[24]
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.180 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_10__7/O
                         net (fo=1, routed)           0.544     5.724    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[25]
    SLICE_X31Y32         LUT6 (Prop_lut6_I3_O)        0.124     5.848 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__10/O
                         net (fo=3, routed)           0.729     6.577    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X36Y32         LUT4 (Prop_lut4_I3_O)        0.150     6.727 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_5__28/O
                         net (fo=2, routed)           0.508     7.235    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_5__28_n_0
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.361     7.596 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__73/O
                         net (fo=2, routed)           0.605     8.201    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X43Y33         LUT6 (Prop_lut6_I5_O)        0.327     8.528 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16__1/O
                         net (fo=6, routed)           0.337     8.864    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.124     8.988 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8__0/O
                         net (fo=3, routed)           0.350     9.338    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_12
    SLICE_X43Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.462 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.307     9.769    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_56
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.893 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__4/O
                         net (fo=38, routed)          0.502    10.395    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124    10.519 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__8/O
                         net (fo=3, routed)           0.446    10.965    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X42Y35         LUT4 (Prop_lut4_I2_O)        0.124    11.089 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__211/O
                         net (fo=202, routed)         0.557    11.646    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_3
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.770 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.793    12.563    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y31         LUT6 (Prop_lut6_I2_O)        0.124    12.687 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__11/O
                         net (fo=2, routed)           0.315    13.002    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y31         LUT4 (Prop_lut4_I0_O)        0.124    13.126 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.855    13.982    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X50Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.106 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[8]_i_1/O
                         net (fo=2, routed)           1.022    15.128    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][7]
    SLICE_X60Y23         LUT4 (Prop_lut4_I0_O)        0.150    15.278 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29/O
                         net (fo=1, routed)           0.576    15.854    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.328    16.182 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_2__0/O
                         net (fo=12, routed)          1.240    17.422    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/ADDRARDADDR[5]
    RAMB18_X2Y10         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.757    18.737    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X2Y10         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.233    
                         clock uncertainty           -0.088    19.145    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.579    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -17.422    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.457ns  (logic 4.216ns (22.842%)  route 14.241ns (77.158%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.606    13.952    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT5 (Prop_lut5_I1_O)        0.150    14.102 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__379/O
                         net (fo=22, routed)          0.554    14.657    mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/cachewrite_e
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.326    14.983 r  mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/mem_reg_i_41/O
                         net (fo=32, routed)          0.831    15.814    mfp_sys/top/cpu/core/dcc/_dcc_data_raw_31_0_/sel081_out
    SLICE_X55Y24         LUT5 (Prop_lut5_I4_O)        0.124    15.938 r  mfp_sys/top/cpu/core/dcc/_dcc_data_raw_31_0_/mem_reg_i_1/O
                         net (fo=2, routed)           1.765    17.703    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/dcc_data[7]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.198    
                         clock uncertainty           -0.088    19.110    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.241    18.869    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.869    
                         arrival time                         -17.703    
  -------------------------------------------------------------------
                         slack                                  1.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.626    -0.538    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X31Y26         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.341    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[0]
    SLICE_X31Y26         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.897    -0.776    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X31Y26         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/C
                         clock pessimism              0.239    -0.538    
    SLICE_X31Y26         FDRE (Hold_fdre_C_D)         0.075    -0.463    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.626    -0.538    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/clk_out1
    SLICE_X39Y30         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/Q
                         net (fo=2, routed)           0.056    -0.341    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/mpc_pm_complete
    SLICE_X39Y30         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.900    -0.773    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X39Y30         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/C
                         clock pessimism              0.236    -0.538    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.071    -0.467    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.769%)  route 0.242ns (63.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.626    -0.538    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X67Y30         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/Q
                         net (fo=7, routed)           0.242    -0.154    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A3
    SLICE_X66Y29         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.899    -0.774    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X66Y29         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.250    -0.525    
    SLICE_X66Y29         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.285    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.769%)  route 0.242ns (63.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.626    -0.538    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X67Y30         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/Q
                         net (fo=7, routed)           0.242    -0.154    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A3
    SLICE_X66Y29         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.899    -0.774    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X66Y29         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.250    -0.525    
    SLICE_X66Y29         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.285    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.628    -0.536    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X32Y27         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/Q
                         net (fo=1, routed)           0.065    -0.329    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[1]
    SLICE_X32Y27         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.899    -0.774    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X32Y27         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/C
                         clock pessimism              0.239    -0.536    
    SLICE_X32Y27         FDRE (Hold_fdre_C_D)         0.075    -0.461    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_swtch1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X4Y14          FDRE                                         r  debounce/shift_swtch1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  debounce/shift_swtch1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.304    debounce/shift_swtch1[3]
    SLICE_X5Y14          LUT5 (Prop_lut5_I0_O)        0.045    -0.259 r  debounce/swtch_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    debounce/swtch_db[1]_i_1_n_0
    SLICE_X5Y14          FDRE                                         r  debounce/swtch_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.941    -0.732    debounce/clk_out1
    SLICE_X5Y14          FDRE                                         r  debounce/swtch_db_reg[1]/C
                         clock pessimism              0.247    -0.486    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.091    -0.395    debounce/swtch_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.188%)  route 0.234ns (58.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.631    -0.533    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X10Y27         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[4]_rep__1/Q
                         net (fo=17, routed)          0.234    -0.134    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/HADDR_d_reg[9]_rep__0[2]
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.455    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.272    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.644    -0.520    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/clk_out1
    SLICE_X73Y21         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.321    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_4[3]
    SLICE_X72Y21         LUT6 (Prop_lut6_I2_O)        0.045    -0.276 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[27]_i_1__54/O
                         net (fo=1, routed)           0.000    -0.276    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[27]
    SLICE_X72Y21         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.918    -0.755    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X72Y21         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]/C
                         clock pessimism              0.249    -0.507    
    SLICE_X72Y21         FDRE (Hold_fdre_C_D)         0.092    -0.415    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_dp/_qp_31_0_/cregister/register_inst/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/mdunit/mdl_dp/_hi_31_0_/cregister/cregister/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.063%)  route 0.246ns (56.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mfp_sys/top/cpu/core/mdunit/mdl_dp/_qp_31_0_/cregister/register_inst/clk_out1
    SLICE_X16Y47         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_dp/_qp_31_0_/cregister/register_inst/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/top/cpu/core/mdunit/mdl_dp/_qp_31_0_/cregister/register_inst/q_reg[22]/Q
                         net (fo=3, routed)           0.246    -0.136    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/Q[22]
    SLICE_X13Y50         LUT5 (Prop_lut5_I0_O)        0.045    -0.091 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[22]_i_1__12/O
                         net (fo=1, routed)           0.000    -0.091    mfp_sys/top/cpu/core/mdunit/mdl_dp/_hi_31_0_/cregister/cregister/q_reg[31]_4[22]
    SLICE_X13Y50         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_dp/_hi_31_0_/cregister/cregister/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.847    -0.826    mfp_sys/top/cpu/core/mdunit/mdl_dp/_hi_31_0_/cregister/cregister/clk_out1
    SLICE_X13Y50         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_dp/_hi_31_0_/cregister/cregister/q_reg[22]/C
                         clock pessimism              0.504    -0.322    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.092    -0.230    mfp_sys/top/cpu/core/mdunit/mdl_dp/_hi_31_0_/cregister/cregister/q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.634    -0.530    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X13Y31         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.302    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[2]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.045    -0.257 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[2]_i_1__73/O
                         net (fo=1, routed)           0.000    -0.257    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[2]
    SLICE_X12Y31         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.907    -0.766    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X12Y31         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[2]/C
                         clock pessimism              0.250    -0.517    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.120    -0.397    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y21     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y22     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y20     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y21     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y16     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_5/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y30     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y30     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y30     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y30     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y30     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y30     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y30     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y30     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y30     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y30     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y30     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y30     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/icon_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.568ns  (logic 2.955ns (27.963%)  route 7.613ns (72.037%))
  Logic Levels:           12  (CARRY4=2 LUT3=4 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.896    -0.644    maze_bot/clk_out2
    SLICE_X6Y9           FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518    -0.126 f  maze_bot/LocX_reg_reg[4]/Q
                         net (fo=21, routed)          1.050     0.925    maze_bot/Q[4]
    SLICE_X6Y10          LUT6 (Prop_lut6_I3_O)        0.124     1.049 r  maze_bot/prev_LocX_reg[7]_i_7/O
                         net (fo=2, routed)           0.924     1.973    maze_bot/prev_LocX_reg[7]_i_7_n_0
    SLICE_X6Y6           LUT6 (Prop_lut6_I3_O)        0.124     2.097 r  maze_bot/i__carry_i_6/O
                         net (fo=50, routed)          1.091     3.187    maze_bot/icon_reg[1]_2
    SLICE_X2Y3           LUT3 (Prop_lut3_I2_O)        0.152     3.339 r  maze_bot/i__carry__0_i_9/O
                         net (fo=3, routed)           0.716     4.055    maze_bot/icon_reg[1]_3[2]
    SLICE_X1Y1           LUT3 (Prop_lut3_I0_O)        0.348     4.403 r  maze_bot/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.403    icon1/pixel_row_reg[7][3]
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.804 r  icon1/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.804    icon1/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.918 f  icon1/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.870     5.789    maze_bot/pixel_row_reg[9]_1[0]
    SLICE_X2Y3           LUT3 (Prop_lut3_I2_O)        0.124     5.913 f  maze_bot/icon[1]_i_42/O
                         net (fo=1, routed)           0.722     6.635    maze_bot/icon[1]_i_42_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I5_O)        0.124     6.759 f  maze_bot/icon[1]_i_23/O
                         net (fo=8, routed)           0.479     7.238    maze_bot/icon_reg[1]_0
    SLICE_X10Y2          LUT3 (Prop_lut3_I0_O)        0.117     7.355 r  maze_bot/icon[1]_i_10/O
                         net (fo=8, routed)           1.029     8.383    maze_bot/icon[1]_i_10_n_0
    SLICE_X15Y2          LUT4 (Prop_lut4_I0_O)        0.359     8.742 r  maze_bot/icon[1]_i_21/O
                         net (fo=1, routed)           0.433     9.176    maze_bot/icon[1]_i_21_n_0
    SLICE_X15Y2          LUT6 (Prop_lut6_I3_O)        0.326     9.502 r  maze_bot/icon[1]_i_6/O
                         net (fo=1, routed)           0.298     9.800    maze_bot/icon[1]_i_6_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I4_O)        0.124     9.924 r  maze_bot/icon[1]_i_1/O
                         net (fo=1, routed)           0.000     9.924    icon1/pixel_column_reg[1]
    SLICE_X12Y2          FDRE                                         r  icon1/icon_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.693    12.006    icon1/clk_out2
    SLICE_X12Y2          FDRE                                         r  icon1/icon_reg[1]/C
                         clock pessimism              0.568    12.574    
                         clock uncertainty           -0.082    12.491    
    SLICE_X12Y2          FDRE (Setup_fdre_C_D)        0.077    12.568    icon1/icon_reg[1]
  -------------------------------------------------------------------
                         required time                         12.568    
                         arrival time                          -9.924    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             3.024ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/icon_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.141ns  (logic 2.401ns (23.675%)  route 7.740ns (76.325%))
  Logic Levels:           11  (CARRY4=2 LUT3=3 LUT6=6)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 12.007 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.896    -0.644    maze_bot/clk_out2
    SLICE_X6Y9           FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518    -0.126 f  maze_bot/LocX_reg_reg[4]/Q
                         net (fo=21, routed)          1.050     0.925    maze_bot/Q[4]
    SLICE_X6Y10          LUT6 (Prop_lut6_I3_O)        0.124     1.049 r  maze_bot/prev_LocX_reg[7]_i_7/O
                         net (fo=2, routed)           0.924     1.973    maze_bot/prev_LocX_reg[7]_i_7_n_0
    SLICE_X6Y6           LUT6 (Prop_lut6_I3_O)        0.124     2.097 r  maze_bot/i__carry_i_6/O
                         net (fo=50, routed)          1.091     3.187    maze_bot/icon_reg[1]_2
    SLICE_X2Y3           LUT3 (Prop_lut3_I2_O)        0.152     3.339 r  maze_bot/i__carry__0_i_9/O
                         net (fo=3, routed)           0.716     4.055    maze_bot/icon_reg[1]_3[2]
    SLICE_X1Y1           LUT3 (Prop_lut3_I0_O)        0.348     4.403 r  maze_bot/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.403    icon1/pixel_row_reg[7][3]
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.804 r  icon1/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.804    icon1/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.918 f  icon1/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.870     5.789    maze_bot/pixel_row_reg[9]_1[0]
    SLICE_X2Y3           LUT3 (Prop_lut3_I2_O)        0.124     5.913 f  maze_bot/icon[1]_i_42/O
                         net (fo=1, routed)           0.722     6.635    maze_bot/icon[1]_i_42_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I5_O)        0.124     6.759 f  maze_bot/icon[1]_i_23/O
                         net (fo=8, routed)           0.489     7.248    maze_bot/icon_reg[1]_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I5_O)        0.124     7.372 r  maze_bot/icon[1]_i_12/O
                         net (fo=8, routed)           1.053     8.425    maze_bot/icon[1]_i_12_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I2_O)        0.124     8.549 r  maze_bot/icon[0]_i_2/O
                         net (fo=1, routed)           0.825     9.374    maze_bot/icon[0]_i_2_n_0
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.498 r  maze_bot/icon[0]_i_1/O
                         net (fo=1, routed)           0.000     9.498    icon1/pixel_column_reg[4]
    SLICE_X11Y2          FDRE                                         r  icon1/icon_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.694    12.007    icon1/clk_out2
    SLICE_X11Y2          FDRE                                         r  icon1/icon_reg[0]/C
                         clock pessimism              0.568    12.575    
                         clock uncertainty           -0.082    12.492    
    SLICE_X11Y2          FDRE (Setup_fdre_C_D)        0.029    12.521    icon1/icon_reg[0]
  -------------------------------------------------------------------
                         required time                         12.521    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  3.024    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 2.950ns (40.901%)  route 4.263ns (59.099%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.807     5.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634     6.535    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    12.081    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.082    12.566    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    12.137    maze_bot/prev_LocX_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.137    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 2.950ns (40.901%)  route 4.263ns (59.099%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.807     5.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634     6.535    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    12.081    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.082    12.566    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    12.137    maze_bot/prev_LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.137    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 2.950ns (40.901%)  route 4.263ns (59.099%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.807     5.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634     6.535    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    12.081    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.082    12.566    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    12.137    maze_bot/prev_LocX_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.137    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 2.950ns (40.901%)  route 4.263ns (59.099%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.807     5.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634     6.535    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    12.081    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.082    12.566    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    12.137    maze_bot/prev_LocX_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.137    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 2.950ns (40.901%)  route 4.263ns (59.099%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.807     5.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634     6.535    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    12.081    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[7]/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.082    12.566    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    12.137    maze_bot/prev_LocX_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.137    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 2.950ns (41.917%)  route 4.088ns (58.083%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 12.082 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.690     5.660    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X2Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.784 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577     6.361    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    12.082    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/C
                         clock pessimism              0.568    12.650    
                         clock uncertainty           -0.082    12.567    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    12.043    maze_bot/prev_LocY_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.043    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 2.950ns (41.917%)  route 4.088ns (58.083%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 12.082 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.690     5.660    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X2Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.784 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577     6.361    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    12.082    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/C
                         clock pessimism              0.568    12.650    
                         clock uncertainty           -0.082    12.567    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    12.043    maze_bot/prev_LocY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.043    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 2.950ns (41.917%)  route 4.088ns (58.083%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 12.082 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.690     5.660    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X2Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.784 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577     6.361    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    12.082    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/C
                         clock pessimism              0.568    12.650    
                         clock uncertainty           -0.082    12.567    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    12.043    maze_bot/prev_LocY_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.043    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                  5.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.125%)  route 0.134ns (41.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.668    -0.496    maze_bot/clk_out2
    SLICE_X4Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  maze_bot/prev_LocX_reg_reg[3]/Q
                         net (fo=1, routed)           0.134    -0.221    maze_bot/prev_LocX_reg[3]
    SLICE_X6Y9           LUT5 (Prop_lut5_I0_O)        0.045    -0.176 r  maze_bot/LocX_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    maze_bot/p_0_in__0__0[3]
    SLICE_X6Y9           FDRE                                         r  maze_bot/LocX_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X6Y9           FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
                         clock pessimism              0.249    -0.480    
    SLICE_X6Y9           FDRE (Hold_fdre_C_D)         0.120    -0.360    maze_bot/LocX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocY_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocY_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.107%)  route 0.128ns (37.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.668    -0.496    maze_bot/clk_out2
    SLICE_X6Y7           FDRE                                         r  maze_bot/prev_LocY_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  maze_bot/prev_LocY_reg_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.204    maze_bot/prev_LocY_reg[6]
    SLICE_X6Y5           LUT5 (Prop_lut5_I0_O)        0.045    -0.159 r  maze_bot/LocY_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    maze_bot/p_0_in__1[6]
    SLICE_X6Y5           FDSE                                         r  maze_bot/LocY_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X6Y5           FDSE                                         r  maze_bot/LocY_reg_reg[6]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y5           FDSE (Hold_fdse_C_D)         0.120    -0.359    maze_bot/LocY_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocX_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.226ns (66.486%)  route 0.114ns (33.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.668    -0.496    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.128    -0.368 r  maze_bot/prev_LocX_reg_reg[7]/Q
                         net (fo=1, routed)           0.114    -0.254    maze_bot/prev_LocX_reg[7]
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.098    -0.156 r  maze_bot/LocX_reg[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.156    maze_bot/p_0_in__0__0[7]
    SLICE_X6Y10          FDRE                                         r  maze_bot/LocX_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.944    -0.729    maze_bot/clk_out2
    SLICE_X6Y10          FDRE                                         r  maze_bot/LocX_reg_reg[7]/C
                         clock pessimism              0.249    -0.481    
    SLICE_X6Y10          FDRE (Hold_fdre_C_D)         0.120    -0.361    maze_bot/LocX_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.525%)  route 0.197ns (51.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.670    -0.494    dtg/CLK
    SLICE_X4Y0           FDRE                                         r  dtg/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  dtg/pixel_row_reg[0]/Q
                         net (fo=14, routed)          0.197    -0.155    dtg/Q[0]
    SLICE_X2Y1           LUT3 (Prop_lut3_I2_O)        0.045    -0.110 r  dtg/pixel_row[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    dtg/p_0_in__2[2]
    SLICE_X2Y1           FDRE                                         r  dtg/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.948    -0.725    dtg/CLK
    SLICE_X2Y1           FDRE                                         r  dtg/pixel_row_reg[2]/C
                         clock pessimism              0.272    -0.454    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.120    -0.334    dtg/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocY_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocY_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.171%)  route 0.127ns (37.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  maze_bot/prev_LocY_reg_reg[1]/Q
                         net (fo=1, routed)           0.127    -0.203    maze_bot/prev_LocY_reg[1]
    SLICE_X1Y9           LUT5 (Prop_lut5_I0_O)        0.045    -0.158 r  maze_bot/LocY_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    maze_bot/p_0_in__1[1]
    SLICE_X1Y9           FDRE                                         r  maze_bot/LocY_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X1Y9           FDRE                                         r  maze_bot/LocY_reg_reg[1]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.092    -0.387    maze_bot/LocY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.860%)  route 0.158ns (49.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.667    -0.497    maze_bot/clk_out2
    SLICE_X6Y10          FDRE                                         r  maze_bot/LocX_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  maze_bot/LocX_reg_reg[7]/Q
                         net (fo=13, routed)          0.158    -0.174    maze_bot/LocX_reg__0[7]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[7]/C
                         clock pessimism              0.249    -0.480    
    SLICE_X7Y9           FDRE (Hold_fdre_C_D)         0.071    -0.409    maze_bot/prev_LocX_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.824%)  route 0.172ns (45.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.671    -0.493    dtg/CLK
    SLICE_X2Y2           FDRE                                         r  dtg/pixel_row_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  dtg/pixel_row_reg[7]/Q
                         net (fo=19, routed)          0.172    -0.156    dtg/Q[7]
    SLICE_X2Y1           LUT6 (Prop_lut6_I3_O)        0.045    -0.111 r  dtg/pixel_row[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    dtg/p_0_in__2[10]
    SLICE_X2Y1           FDRE                                         r  dtg/pixel_row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.948    -0.725    dtg/CLK
    SLICE_X2Y1           FDRE                                         r  dtg/pixel_row_reg[10]/C
                         clock pessimism              0.249    -0.477    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.121    -0.356    dtg/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.407%)  route 0.313ns (65.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.667    -0.497    maze_bot/clk_out2
    SLICE_X6Y11          FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  maze_bot/LocX_reg_reg[0]/Q
                         net (fo=19, routed)          0.313    -0.020    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y2          RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.953    -0.720    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.272    -0.448    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.265    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dtg/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_column_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.601%)  route 0.167ns (44.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.642    -0.522    dtg/CLK
    SLICE_X10Y2          FDRE                                         r  dtg/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  dtg/pixel_column_reg[2]/Q
                         net (fo=13, routed)          0.167    -0.191    dtg/pixel_column_reg[10]_0[2]
    SLICE_X9Y2           LUT6 (Prop_lut6_I2_O)        0.045    -0.146 r  dtg/pixel_column[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    dtg/pixel_column[4]_i_1_n_0
    SLICE_X9Y2           FDRE                                         r  dtg/pixel_column_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.917    -0.756    dtg/CLK
    SLICE_X9Y2           FDRE                                         r  dtg/pixel_column_reg[4]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X9Y2           FDRE (Hold_fdre_C_D)         0.092    -0.393    dtg/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 maze_bot/counter_y_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.668    -0.496    maze_bot/clk_out2
    SLICE_X5Y7           FDRE                                         r  maze_bot/counter_y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  maze_bot/counter_y_reg[23]/Q
                         net (fo=3, routed)           0.118    -0.237    maze_bot/counter_y_reg[23]_0[12]
    SLICE_X5Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.129 r  maze_bot/counter_y_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.129    maze_bot/counter_y_reg[20]_i_1_n_4
    SLICE_X5Y7           FDRE                                         r  maze_bot/counter_y_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X5Y7           FDRE                                         r  maze_bot/counter_y_reg[23]/C
                         clock pessimism              0.233    -0.496    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.105    -0.391    maze_bot/counter_y_reg[23]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y3      worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y3      worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y2      worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y2      worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y0      worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y0      worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y1      worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y1      worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y18   clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X4Y0       dtg/pixel_row_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X4Y0       dtg/pixel_row_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X4Y1       dtg/pixel_row_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X4Y2       dtg/vert_sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X1Y7       maze_bot/LocY_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X1Y7       maze_bot/LocY_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X3Y7       maze_bot/counter_x_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X3Y7       maze_bot/counter_x_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X3Y7       maze_bot/counter_x_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X3Y7       maze_bot/counter_x_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X5Y11      worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_113_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X5Y11      worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_114_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X5Y11      worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_115_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X2Y1       dtg/pixel_row_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X3Y2       dtg/pixel_row_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X2Y1       dtg/pixel_row_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X2Y1       dtg/pixel_row_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X3Y0       dtg/pixel_row_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X2Y1       dtg/pixel_row_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X2Y2       dtg/pixel_row_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       90.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.582ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0_1 fall@94.815ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.828ns (20.231%)  route 3.265ns (79.769%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 93.484 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820    -0.720    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDSE (Prop_fdse_C_Q)         0.456    -0.264 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=25, routed)          1.344     1.080    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X18Y3          LUT3 (Prop_lut3_I0_O)        0.124     1.204 r  mhp_axd1362/SPI_driver/roundDone_i_2/O
                         net (fo=3, routed)           0.821     2.025    mhp_axd1362/SPI_driver/roundDone_i_2_n_0
    SLICE_X15Y3          LUT6 (Prop_lut6_I2_O)        0.124     2.149 r  mhp_axd1362/SPI_driver/MOSI_i_5/O
                         net (fo=1, routed)           1.100     3.249    mhp_axd1362/SPI_driver/MOSI_i_5_n_0
    SLICE_X21Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.373 r  mhp_axd1362/SPI_driver/MOSI_i_2/O
                         net (fo=1, routed)           0.000     3.373    mhp_axd1362/SPI_driver/MOSI_i_2_n_0
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690    93.484    mhp_axd1362/SPI_driver/CLK
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.568    94.052    
                         clock uncertainty           -0.129    93.923    
    SLICE_X21Y1          FDRE (Setup_fdre_C_D)        0.032    93.955    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.955    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                 90.582    

Slack (MET) :             91.843ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0_1 fall@94.815ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.580ns (22.176%)  route 2.035ns (77.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 93.484 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819    -0.721    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.456    -0.265 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=26, routed)          1.513     1.248    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X16Y3          LUT3 (Prop_lut3_I2_O)        0.124     1.372 r  mhp_axd1362/SPI_driver/MOSI_i_1/O
                         net (fo=1, routed)           0.523     1.895    mhp_axd1362/SPI_driver/MOSI_i_1_n_0
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690    93.484    mhp_axd1362/SPI_driver/CLK
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.585    94.069    
                         clock uncertainty           -0.129    93.940    
    SLICE_X21Y1          FDRE (Setup_fdre_C_CE)      -0.202    93.738    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.738    
                         arrival time                          -1.895    
  -------------------------------------------------------------------
                         slack                                 91.843    

Slack (MET) :             185.684ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.732ns (20.894%)  route 2.771ns (79.106%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820    -0.720    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDSE (Prop_fdse_C_Q)         0.456    -0.264 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=25, routed)          1.341     1.077    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X18Y3          LUT4 (Prop_lut4_I0_O)        0.124     1.201 r  mhp_axd1362/SPI_driver/accel_data[7]_i_3/O
                         net (fo=4, routed)           0.815     2.017    mhp_axd1362/SPI_driver/accel_data[7]_i_3_n_0
    SLICE_X19Y3          LUT5 (Prop_lut5_I3_O)        0.152     2.169 r  mhp_axd1362/SPI_driver/accel_data[7]_i_2/O
                         net (fo=1, routed)           0.615     2.784    mhp_axd1362/SPI_driver/accel_data[7]_i_2_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.689   188.298    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.568   188.866    
                         clock uncertainty           -0.129   188.737    
    SLICE_X23Y3          FDRE (Setup_fdre_C_D)       -0.269   188.468    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                        188.468    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                185.684    

Slack (MET) :             185.955ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.839ns (24.135%)  route 2.637ns (75.865%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819    -0.721    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.419    -0.302 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.754     1.452    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.296     1.748 r  mhp_axd1362/SPI_driver/accel_data[3]_i_2/O
                         net (fo=3, routed)           0.315     2.063    mhp_axd1362/SPI_driver/accel_data[3]_i_2_n_0
    SLICE_X22Y3          LUT5 (Prop_lut5_I3_O)        0.124     2.187 r  mhp_axd1362/SPI_driver/accel_data[2]_i_1/O
                         net (fo=1, routed)           0.568     2.756    mhp_axd1362/SPI_driver/accel_data[2]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.689   188.298    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.585   188.883    
                         clock uncertainty           -0.129   188.754    
    SLICE_X23Y3          FDRE (Setup_fdre_C_D)       -0.043   188.711    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                        188.711    
                         arrival time                          -2.756    
  -------------------------------------------------------------------
                         slack                                185.955    

Slack (MET) :             185.981ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 0.864ns (26.946%)  route 2.342ns (73.054%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 188.299 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820    -0.720    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDSE (Prop_fdse_C_Q)         0.419    -0.301 f  mhp_axd1362/SPI_driver/counter_reg[1]/Q
                         net (fo=18, routed)          1.015     0.714    mhp_axd1362/SPI_driver/counter_reg_n_0_[1]
    SLICE_X19Y3          LUT2 (Prop_lut2_I0_O)        0.296     1.010 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[0]_i_2/O
                         net (fo=2, routed)           0.987     1.997    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[0]_i_2_n_0
    SLICE_X20Y0          LUT5 (Prop_lut5_I1_O)        0.149     2.146 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[0]_i_1/O
                         net (fo=1, routed)           0.340     2.487    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[0]_i_1_n_0
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690   188.299    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                         clock pessimism              0.568   188.867    
                         clock uncertainty           -0.129   188.738    
    SLICE_X22Y1          FDSE (Setup_fdse_C_D)       -0.270   188.468    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]
  -------------------------------------------------------------------
                         required time                        188.468    
                         arrival time                          -2.487    
  -------------------------------------------------------------------
                         slack                                185.981    

Slack (MET) :             186.002ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.715ns (23.493%)  route 2.328ns (76.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819    -0.721    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.419    -0.302 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.716     1.415    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X20Y3          LUT4 (Prop_lut4_I1_O)        0.296     1.711 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.612     2.323    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.689   188.298    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.585   188.883    
                         clock uncertainty           -0.129   188.754    
    SLICE_X23Y3          FDRE (Setup_fdre_C_R)       -0.429   188.325    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                        188.325    
                         arrival time                          -2.323    
  -------------------------------------------------------------------
                         slack                                186.002    

Slack (MET) :             186.002ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.715ns (23.493%)  route 2.328ns (76.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819    -0.721    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.419    -0.302 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.716     1.415    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X20Y3          LUT4 (Prop_lut4_I1_O)        0.296     1.711 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.612     2.323    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.689   188.298    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.585   188.883    
                         clock uncertainty           -0.129   188.754    
    SLICE_X23Y3          FDRE (Setup_fdre_C_R)       -0.429   188.325    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                        188.325    
                         arrival time                          -2.323    
  -------------------------------------------------------------------
                         slack                                186.002    

Slack (MET) :             186.002ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.715ns (23.493%)  route 2.328ns (76.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819    -0.721    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.419    -0.302 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.716     1.415    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X20Y3          LUT4 (Prop_lut4_I1_O)        0.296     1.711 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.612     2.323    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.689   188.298    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.585   188.883    
                         clock uncertainty           -0.129   188.754    
    SLICE_X23Y3          FDRE (Setup_fdre_C_R)       -0.429   188.325    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                        188.325    
                         arrival time                          -2.323    
  -------------------------------------------------------------------
                         slack                                186.002    

Slack (MET) :             186.002ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.715ns (23.493%)  route 2.328ns (76.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819    -0.721    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.419    -0.302 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.716     1.415    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X20Y3          LUT4 (Prop_lut4_I1_O)        0.296     1.711 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.612     2.323    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.689   188.298    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.585   188.883    
                         clock uncertainty           -0.129   188.754    
    SLICE_X23Y3          FDRE (Setup_fdre_C_R)       -0.429   188.325    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                        188.325    
                         arrival time                          -2.323    
  -------------------------------------------------------------------
                         slack                                186.002    

Slack (MET) :             186.002ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.715ns (23.493%)  route 2.328ns (76.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819    -0.721    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.419    -0.302 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.716     1.415    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X20Y3          LUT4 (Prop_lut4_I1_O)        0.296     1.711 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.612     2.323    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.689   188.298    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.585   188.883    
                         clock uncertainty           -0.129   188.754    
    SLICE_X23Y3          FDRE (Setup_fdre_C_R)       -0.429   188.325    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                        188.325    
                         arrival time                          -2.323    
  -------------------------------------------------------------------
                         slack                                186.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.591%)  route 0.168ns (54.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDSE (Prop_fdse_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.168    -0.213    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X19Y2          FDRE (Hold_fdre_C_D)         0.070    -0.437    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.206%)  route 0.138ns (51.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.640    -0.524    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y3          FDRE (Prop_fdre_C_Q)         0.128    -0.396 r  mhp_axd1362/SPI_driver/accel_data_reg[3]/Q
                         net (fo=8, routed)           0.138    -0.258    mhp_axd1362/SPI_driver/accel_data[3]
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X23Y2          FDRE (Hold_fdre_C_D)         0.018    -0.489    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.212%)  route 0.145ns (43.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=26, routed)          0.145    -0.237    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X22Y1          LUT6 (Prop_lut6_I3_O)        0.045    -0.192 r  mhp_axd1362/SPI_driver/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    mhp_axd1362/SPI_driver/counter[2]_i_1_n_0
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[2]/C
                         clock pessimism              0.234    -0.523    
    SLICE_X22Y1          FDSE (Hold_fdse_C_D)         0.091    -0.432    mhp_axd1362/SPI_driver/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.226ns (67.163%)  route 0.110ns (32.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.128    -0.395 r  mhp_axd1362/SPI_driver/counter_reg[0]/Q
                         net (fo=19, routed)          0.110    -0.284    mhp_axd1362/SPI_driver/counter_reg_n_0_[0]
    SLICE_X22Y1          LUT6 (Prop_lut6_I3_O)        0.098    -0.186 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_1_n_0
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                         clock pessimism              0.234    -0.523    
    SLICE_X22Y1          FDSE (Hold_fdse_C_D)         0.092    -0.431    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.345%)  route 0.217ns (60.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDSE (Prop_fdse_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.217    -0.164    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X20Y1          FDRE (Hold_fdre_C_D)         0.071    -0.414    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.529%)  route 0.183ns (56.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.640    -0.524    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mhp_axd1362/SPI_driver/accel_data_reg[0]/Q
                         net (fo=8, routed)           0.183    -0.200    mhp_axd1362/SPI_driver/accel_data[0]
    SLICE_X23Y1          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y1          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X23Y1          FDRE (Hold_fdre_C_D)         0.046    -0.461    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.408%)  route 0.191ns (57.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.640    -0.524    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mhp_axd1362/SPI_driver/accel_data_reg[6]/Q
                         net (fo=5, routed)           0.191    -0.191    mhp_axd1362/SPI_driver/accel_data[6]
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X23Y2          FDRE (Hold_fdre_C_D)         0.047    -0.460    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.612%)  route 0.215ns (60.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDSE (Prop_fdse_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.215    -0.167    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X23Y1          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y1          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X23Y1          FDRE (Hold_fdre_C_D)         0.047    -0.438    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.408%)  route 0.246ns (63.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.640    -0.524    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mhp_axd1362/SPI_driver/accel_data_reg[0]/Q
                         net (fo=8, routed)           0.246    -0.136    mhp_axd1362/SPI_driver/accel_data[0]
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X19Y1          FDRE (Hold_fdre_C_D)         0.075    -0.410    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.183ns (47.879%)  route 0.199ns (52.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/Q
                         net (fo=13, routed)          0.199    -0.182    mhp_axd1362/SPI_driver/address__0[1]
    SLICE_X18Y1          LUT4 (Prop_lut4_I2_O)        0.042    -0.140 r  mhp_axd1362/SPI_driver/FSM_sequential_address[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    mhp_axd1362/SPI_driver/FSM_sequential_address[0]_i_1_n_0
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
                         clock pessimism              0.234    -0.523    
    SLICE_X18Y1          FDRE (Hold_fdre_C_D)         0.107    -0.416    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 94.815 }
Period(ns):         189.630
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         189.630     187.474    BUFGCTRL_X0Y16   clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         189.630     188.381    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X22Y1      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X18Y1      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X22Y1      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X18Y1      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X18Y1      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X22Y1      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X21Y1      mhp_axd1362/SPI_driver/MOSI_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X23Y3      mhp_axd1362/SPI_driver/accel_data_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       189.630     23.730     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X18Y1      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X18Y1      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X18Y1      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X21Y1      mhp_axd1362/SPI_driver/MOSI_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X18Y1      mhp_axd1362/SPI_driver/accel_data_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/SPI_driver/counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X18Y1      mhp_axd1362/SPI_driver/counter_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X18Y1      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X18Y1      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X18Y1      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X21Y1      mhp_axd1362/SPI_driver/MOSI_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X23Y3      mhp_axd1362/SPI_driver/accel_data_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X18Y1      mhp_axd1362/SPI_driver/accel_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X23Y3      mhp_axd1362/SPI_driver/accel_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.325%)  route 3.359ns (82.675%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X1Y7           FDRE                                         r  maze_bot/LocY_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/LocY_reg_reg[2]/Q
                         net (fo=34, routed)          2.287    15.435    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][2]
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.124    15.559 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_2/O
                         net (fo=1, routed)           1.072    16.631    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_2_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.755 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000    16.755    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][10]
    SLICE_X15Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.210    18.856    
    SLICE_X15Y8          FDCE (Setup_fdce_C_D)        0.029    18.885    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         18.885    
                         arrival time                         -16.755    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.911ns  (logic 0.766ns (19.588%)  route 3.145ns (80.412%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.818    12.612    maze_bot/clk_out2
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518    13.130 r  maze_bot/internal_ball_direction_reg[1]/Q
                         net (fo=7, routed)           2.091    15.221    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[1]
    SLICE_X9Y10          LUT6 (Prop_lut6_I5_O)        0.124    15.345 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_3/O
                         net (fo=1, routed)           1.053    16.398    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_3_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I3_O)        0.124    16.522 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    16.522    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][1]
    SLICE_X9Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.065    
                         clock uncertainty           -0.210    18.855    
    SLICE_X9Y10          FDCE (Setup_fdce_C_D)        0.029    18.884    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.884    
                         arrival time                         -16.522    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.525ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.667ns  (logic 0.704ns (19.201%)  route 2.963ns (80.799%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.897    12.691    maze_bot/clk_out2
    SLICE_X1Y9           FDRE                                         r  maze_bot/LocY_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456    13.147 r  maze_bot/LocY_reg_reg[0]/Q
                         net (fo=36, routed)          2.479    15.625    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][0]
    SLICE_X16Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.749 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_2/O
                         net (fo=1, routed)           0.484    16.233    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_2_n_0
    SLICE_X16Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.357 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000    16.357    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][8]
    SLICE_X16Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.688    18.667    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X16Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.395    19.063    
                         clock uncertainty           -0.210    18.853    
    SLICE_X16Y8          FDCE (Setup_fdce_C_D)        0.029    18.882    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         18.882    
                         arrival time                         -16.357    
  -------------------------------------------------------------------
                         slack                                  2.525    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.267ns  (logic 0.704ns (21.551%)  route 2.563ns (78.449%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X4Y5           FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=26, routed)          1.167    14.314    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][3]
    SLICE_X1Y8           LUT6 (Prop_lut6_I0_O)        0.124    14.438 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_2/O
                         net (fo=1, routed)           1.396    15.834    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_2_n_0
    SLICE_X14Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.958 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000    15.958    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][11]
    SLICE_X14Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.210    18.856    
    SLICE_X14Y8          FDCE (Setup_fdce_C_D)        0.077    18.933    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         18.933    
                         arrival time                         -15.958    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 maze_bot/deadlock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.933ns  (logic 0.704ns (24.005%)  route 2.229ns (75.995%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 12.690 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.896    12.690    maze_bot/clk_out2
    SLICE_X4Y10          FDRE                                         r  maze_bot/deadlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456    13.146 r  maze_bot/deadlock_reg/Q
                         net (fo=7, routed)           1.496    14.641    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/deadlock
    SLICE_X6Y12          LUT6 (Prop_lut6_I5_O)        0.124    14.765 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2/O
                         net (fo=1, routed)           0.733    15.498    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.124    15.622 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000    15.622    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][3]
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.395    19.140    
                         clock uncertainty           -0.210    18.930    
    SLICE_X6Y13          FDCE (Setup_fdce_C_D)        0.079    19.009    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         19.009    
                         arrival time                         -15.622    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.775ns  (logic 0.704ns (25.374%)  route 2.071ns (74.626%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.897    12.691    maze_bot/clk_out2
    SLICE_X1Y9           FDRE                                         r  maze_bot/LocY_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456    13.147 r  maze_bot/LocY_reg_reg[1]/Q
                         net (fo=31, routed)          1.396    14.543    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][1]
    SLICE_X16Y7          LUT6 (Prop_lut6_I5_O)        0.124    14.667 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_2/O
                         net (fo=1, routed)           0.674    15.341    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_2_n_0
    SLICE_X16Y7          LUT6 (Prop_lut6_I0_O)        0.124    15.465 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000    15.465    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][9]
    SLICE_X16Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.688    18.667    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X16Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.395    19.063    
                         clock uncertainty           -0.210    18.853    
    SLICE_X16Y7          FDCE (Setup_fdce_C_D)        0.029    18.882    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         18.882    
                         arrival time                         -15.465    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.440ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.451ns  (logic 0.668ns (27.254%)  route 1.783ns (72.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 12.690 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.896    12.690    maze_bot/clk_out2
    SLICE_X6Y10          FDRE                                         r  maze_bot/LocX_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518    13.208 r  maze_bot/LocX_reg_reg[7]/Q
                         net (fo=13, routed)          1.026    14.233    maze_bot/LocX_reg__0[7]
    SLICE_X8Y9           LUT2 (Prop_lut2_I0_O)        0.150    14.383 r  maze_bot/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.757    15.141    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][23]
    SLICE_X9Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.687    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.395    19.062    
                         clock uncertainty           -0.210    18.852    
    SLICE_X9Y14          FDCE (Setup_fdce_C_D)       -0.271    18.581    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         18.581    
                         arrival time                         -15.141    
  -------------------------------------------------------------------
                         slack                                  3.440    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.792ns  (logic 0.766ns (27.437%)  route 2.026ns (72.563%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.818    12.612    maze_bot/clk_out2
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518    13.130 r  maze_bot/internal_ball_direction_reg[0]/Q
                         net (fo=7, routed)           0.820    13.950    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[0]
    SLICE_X9Y9           LUT6 (Prop_lut6_I0_O)        0.124    14.074 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_4/O
                         net (fo=1, routed)           1.205    15.280    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_4_n_0
    SLICE_X16Y9          LUT5 (Prop_lut5_I3_O)        0.124    15.404 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.404    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][0]
    SLICE_X16Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.687    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X16Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.062    
                         clock uncertainty           -0.210    18.852    
    SLICE_X16Y9          FDCE (Setup_fdce_C_D)        0.029    18.881    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.881    
                         arrival time                         -15.404    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.580ns  (logic 0.642ns (24.881%)  route 1.938ns (75.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 12.690 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.896    12.690    maze_bot/clk_out2
    SLICE_X6Y9           FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518    13.208 r  maze_bot/LocX_reg_reg[4]/Q
                         net (fo=21, routed)          1.938    15.146    maze_bot/Q[4]
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.124    15.270 r  maze_bot/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    15.270    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][20]
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.687    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.062    
                         clock uncertainty           -0.210    18.852    
    SLICE_X10Y15         FDCE (Setup_fdce_C_D)        0.079    18.931    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.931    
                         arrival time                         -15.270    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.664ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.650ns  (logic 0.580ns (21.886%)  route 2.070ns (78.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 12.693 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.899    12.693    maze_bot/clk_out2
    SLICE_X1Y6           FDRE                                         r  maze_bot/LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.456    13.149 r  maze_bot/LocY_reg_reg[5]/Q
                         net (fo=18, routed)          2.070    15.219    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][5]
    SLICE_X6Y13          LUT6 (Prop_lut6_I4_O)        0.124    15.343 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000    15.343    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][13]
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.395    19.140    
                         clock uncertainty           -0.210    18.930    
    SLICE_X6Y13          FDCE (Setup_fdce_C_D)        0.077    19.007    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         19.007    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                  3.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.207ns (28.317%)  route 0.524ns (71.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.667    -0.497    maze_bot/clk_out2
    SLICE_X6Y11          FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  maze_bot/LocX_reg_reg[5]/Q
                         net (fo=17, routed)          0.524     0.191    maze_bot/Q[5]
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.043     0.234 r  maze_bot/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000     0.234    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][21]
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.210     0.003    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.131     0.134    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.207ns (24.678%)  route 0.632ns (75.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.668    -0.496    maze_bot/clk_out2
    SLICE_X6Y9           FDSE                                         r  maze_bot/LocX_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDSE (Prop_fdse_C_Q)         0.164    -0.332 r  maze_bot/LocX_reg_reg[6]/Q
                         net (fo=13, routed)          0.632     0.300    maze_bot/Q[6]
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.043     0.343 r  maze_bot/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000     0.343    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][22]
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.210     0.003    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.131     0.134    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.338%)  route 0.686ns (78.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X1Y7           FDRE                                         r  maze_bot/LocY_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  maze_bot/LocY_reg_reg[7]/Q
                         net (fo=8, routed)           0.686     0.332    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][7]
    SLICE_X6Y12          LUT6 (Prop_lut6_I1_O)        0.045     0.377 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.377    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][15]
    SLICE_X6Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.175    
                         clock uncertainty            0.210     0.035    
    SLICE_X6Y12          FDCE (Hold_fdce_C_D)         0.120     0.155    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 maze_bot/hitMazeWall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.231ns (26.191%)  route 0.651ns (73.809%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.667    -0.497    maze_bot/clk_out2
    SLICE_X4Y10          FDRE                                         r  maze_bot/hitMazeWall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  maze_bot/hitMazeWall_reg/Q
                         net (fo=2, routed)           0.346    -0.010    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/hitMazeWall
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.035 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_2/O
                         net (fo=1, routed)           0.305     0.340    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_2_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.045     0.385 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.385    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][4]
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.176    
                         clock uncertainty            0.210     0.034    
    SLICE_X6Y13          FDCE (Hold_fdce_C_D)         0.121     0.155    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 maze_bot/mazeEnd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.231ns (27.904%)  route 0.597ns (72.096%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.667    -0.497    maze_bot/clk_out2
    SLICE_X5Y10          FDRE                                         r  maze_bot/mazeEnd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  maze_bot/mazeEnd_reg/Q
                         net (fo=2, routed)           0.170    -0.185    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/mazeEnd
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.045    -0.140 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2/O
                         net (fo=1, routed)           0.427     0.286    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I0_O)        0.045     0.331 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.331    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][5]
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X15Y5          FDCE (Hold_fdce_C_D)         0.091     0.100    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.210ns (23.965%)  route 0.666ns (76.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.667    -0.497    maze_bot/clk_out2
    SLICE_X6Y11          FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  maze_bot/LocX_reg_reg[0]/Q
                         net (fo=19, routed)          0.666     0.334    maze_bot/Q[0]
    SLICE_X10Y5          LUT2 (Prop_lut2_I0_O)        0.046     0.380 r  maze_bot/HRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000     0.380    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][16]
    SLICE_X10Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X10Y5          FDCE (Hold_fdce_C_D)         0.133     0.142    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 maze_bot/internal_ball_direction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.209ns (23.384%)  route 0.685ns (76.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  maze_bot/internal_ball_direction_reg[2]/Q
                         net (fo=7, routed)           0.685     0.324    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[2]
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.045     0.369 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.369    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][2]
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X8Y8           FDCE (Hold_fdce_C_D)         0.121     0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.209ns (24.129%)  route 0.657ns (75.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X6Y6           FDRE                                         r  maze_bot/LocY_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  maze_bot/LocY_reg_reg[4]/Q
                         net (fo=26, routed)          0.657     0.327    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][4]
    SLICE_X8Y8           LUT6 (Prop_lut6_I2_O)        0.045     0.372 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.372    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][12]
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X8Y8           FDCE (Hold_fdce_C_D)         0.120     0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.209ns (23.681%)  route 0.674ns (76.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.668    -0.496    maze_bot/clk_out2
    SLICE_X6Y9           FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  maze_bot/LocX_reg_reg[1]/Q
                         net (fo=33, routed)          0.338     0.007    maze_bot/Q[1]
    SLICE_X6Y11          LUT2 (Prop_lut2_I0_O)        0.045     0.052 r  maze_bot/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.335     0.387    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][17]
    SLICE_X6Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.557    -0.175    
                         clock uncertainty            0.210     0.035    
    SLICE_X6Y12          FDCE (Hold_fdce_C_D)         0.060     0.095    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.209ns (22.022%)  route 0.740ns (77.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.667    -0.497    maze_bot/clk_out2
    SLICE_X6Y10          FDRE                                         r  maze_bot/LocX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  maze_bot/LocX_reg_reg[2]/Q
                         net (fo=28, routed)          0.740     0.407    maze_bot/Q[2]
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.045     0.452 r  maze_bot/HRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000     0.452    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][18]
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.210     0.003    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.120     0.123    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.329    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           37  Failing Endpoints,  Worst Slack       -1.896ns,  Total Violation      -65.546ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.896ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        2.124ns  (logic 0.456ns (21.467%)  route 1.668ns (78.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820   378.540    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.456   378.996 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           1.668   380.664    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][5]
    SLICE_X18Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690   378.669    mhp_axd1362/spi_sync/clk_out1
    SLICE_X18Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[5]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.254   378.811    
    SLICE_X18Y0          FDRE (Setup_fdre_C_D)       -0.043   378.768    mhp_axd1362/spi_sync/y_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        378.768    
                         arrival time                        -380.664    
  -------------------------------------------------------------------
                         slack                                 -1.896    

Slack (VIOLATED) :        -1.863ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.922ns  (logic 0.419ns (21.799%)  route 1.503ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820   378.540    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           1.503   380.462    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][6]
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690   378.669    mhp_axd1362/spi_sync/clk_out1
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[6]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.254   378.811    
    SLICE_X19Y0          FDRE (Setup_fdre_C_D)       -0.212   378.599    mhp_axd1362/spi_sync/y_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        378.599    
                         arrival time                        -380.462    
  -------------------------------------------------------------------
                         slack                                 -1.863    

Slack (VIOLATED) :        -1.850ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.906ns  (logic 0.419ns (21.978%)  route 1.487ns (78.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 378.668 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 378.539 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819   378.539    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y1          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.419   378.958 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           1.487   380.445    mhp_axd1362/spi_sync/D[6]
    SLICE_X25Y1          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.689   378.668    mhp_axd1362/spi_sync/clk_out1
    SLICE_X25Y1          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[6]/C
                         clock pessimism              0.395   379.064    
                         clock uncertainty           -0.254   378.810    
    SLICE_X25Y1          FDRE (Setup_fdre_C_D)       -0.215   378.595    mhp_axd1362/spi_sync/z_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        378.595    
                         arrival time                        -380.445    
  -------------------------------------------------------------------
                         slack                                 -1.850    

Slack (VIOLATED) :        -1.839ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.891ns  (logic 0.419ns (22.156%)  route 1.472ns (77.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 378.539 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819   378.539    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.419   378.958 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           1.472   380.430    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][5]
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690   378.669    mhp_axd1362/spi_sync/clk_out1
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.254   378.811    
    SLICE_X22Y2          FDRE (Setup_fdre_C_D)       -0.220   378.591    mhp_axd1362/spi_sync/x_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        378.591    
                         arrival time                        -380.430    
  -------------------------------------------------------------------
                         slack                                 -1.839    

Slack (VIOLATED) :        -1.837ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        2.060ns  (logic 0.456ns (22.131%)  route 1.604ns (77.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 378.668 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820   378.540    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.456   378.996 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           1.604   380.600    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][9]
    SLICE_X17Y3          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.689   378.668    mhp_axd1362/spi_sync/clk_out1
    SLICE_X17Y3          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[9]/C
                         clock pessimism              0.395   379.064    
                         clock uncertainty           -0.254   378.810    
    SLICE_X17Y3          FDRE (Setup_fdre_C_D)       -0.047   378.763    mhp_axd1362/spi_sync/y_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        378.763    
                         arrival time                        -380.600    
  -------------------------------------------------------------------
                         slack                                 -1.837    

Slack (VIOLATED) :        -1.813ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.870ns  (logic 0.419ns (22.407%)  route 1.451ns (77.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 378.539 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819   378.539    mhp_axd1362/SPI_driver/CLK
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.419   378.958 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/Q
                         net (fo=1, routed)           1.451   380.409    mhp_axd1362/spi_sync/D[10]
    SLICE_X23Y0          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690   378.669    mhp_axd1362/spi_sync/clk_out1
    SLICE_X23Y0          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[10]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.254   378.811    
    SLICE_X23Y0          FDRE (Setup_fdre_C_D)       -0.215   378.596    mhp_axd1362/spi_sync/z_acc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        378.596    
                         arrival time                        -380.409    
  -------------------------------------------------------------------
                         slack                                 -1.813    

Slack (VIOLATED) :        -1.804ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        2.035ns  (logic 0.456ns (22.412%)  route 1.579ns (77.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 378.668 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820   378.540    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.456   378.996 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           1.579   380.574    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][8]
    SLICE_X18Y3          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.689   378.668    mhp_axd1362/spi_sync/clk_out1
    SLICE_X18Y3          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[8]/C
                         clock pessimism              0.395   379.064    
                         clock uncertainty           -0.254   378.810    
    SLICE_X18Y3          FDRE (Setup_fdre_C_D)       -0.040   378.770    mhp_axd1362/spi_sync/y_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        378.770    
                         arrival time                        -380.574    
  -------------------------------------------------------------------
                         slack                                 -1.804    

Slack (VIOLATED) :        -1.803ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.852ns  (logic 0.419ns (22.627%)  route 1.433ns (77.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820   378.540    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           1.433   380.391    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][2]
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690   378.669    mhp_axd1362/spi_sync/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.254   378.811    
    SLICE_X16Y1          FDRE (Setup_fdre_C_D)       -0.222   378.589    mhp_axd1362/spi_sync/y_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        378.589    
                         arrival time                        -380.391    
  -------------------------------------------------------------------
                         slack                                 -1.803    

Slack (VIOLATED) :        -1.789ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.849ns  (logic 0.419ns (22.663%)  route 1.430ns (77.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 378.539 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819   378.539    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.419   378.958 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           1.430   380.387    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][3]
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690   378.669    mhp_axd1362/spi_sync/clk_out1
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.254   378.811    
    SLICE_X22Y2          FDRE (Setup_fdre_C_D)       -0.212   378.599    mhp_axd1362/spi_sync/x_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        378.599    
                         arrival time                        -380.387    
  -------------------------------------------------------------------
                         slack                                 -1.789    

Slack (VIOLATED) :        -1.788ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.843ns  (logic 0.419ns (22.732%)  route 1.424ns (77.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820   378.540    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           1.424   380.383    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][3]
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690   378.669    mhp_axd1362/spi_sync/clk_out1
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[3]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.254   378.811    
    SLICE_X19Y0          FDRE (Setup_fdre_C_D)       -0.216   378.595    mhp_axd1362/spi_sync/y_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        378.595    
                         arrival time                        -380.383    
  -------------------------------------------------------------------
                         slack                                 -1.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.141ns (20.112%)  route 0.560ns (79.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.560     0.178    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][1]
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.917    -0.756    mhp_axd1362/spi_sync/clk_out1
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X19Y0          FDRE (Hold_fdre_C_D)         0.071     0.125    mhp_axd1362/spi_sync/y_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.141ns (20.666%)  route 0.541ns (79.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           0.541     0.160    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][11]
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.917    -0.756    mhp_axd1362/spi_sync/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[11]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X16Y1          FDRE (Hold_fdre_C_D)         0.047     0.101    mhp_axd1362/spi_sync/x_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/roundDD_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/en1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.128ns (19.382%)  route 0.532ns (80.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.128    -0.395 r  mhp_axd1362/SPI_driver/roundDD_reg/Q
                         net (fo=1, routed)           0.532     0.138    mhp_axd1362/spi_sync/roundDD
    SLICE_X21Y2          FDRE                                         r  mhp_axd1362/spi_sync/en1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.917    -0.756    mhp_axd1362/spi_sync/clk_out1
    SLICE_X21Y2          FDRE                                         r  mhp_axd1362/spi_sync/en1_reg/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X21Y2          FDRE (Hold_fdre_C_D)         0.022     0.076    mhp_axd1362/spi_sync/en1_reg
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.128ns (19.422%)  route 0.531ns (80.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           0.531     0.136    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][7]
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.917    -0.756    mhp_axd1362/spi_sync/clk_out1
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X22Y2          FDRE (Hold_fdre_C_D)         0.018     0.072    mhp_axd1362/spi_sync/x_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.141ns (19.608%)  route 0.578ns (80.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/Q
                         net (fo=1, routed)           0.578     0.196    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][10]
    SLICE_X18Y3          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.916    -0.757    mhp_axd1362/spi_sync/clk_out1
    SLICE_X18Y3          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[10]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.254     0.053    
    SLICE_X18Y3          FDRE (Hold_fdre_C_D)         0.075     0.128    mhp_axd1362/spi_sync/y_acc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.128ns (19.092%)  route 0.542ns (80.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y1          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           0.542     0.148    mhp_axd1362/spi_sync/D[5]
    SLICE_X24Y1          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.916    -0.757    mhp_axd1362/spi_sync/clk_out1
    SLICE_X24Y1          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[5]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.254     0.053    
    SLICE_X24Y1          FDRE (Hold_fdre_C_D)         0.024     0.077    mhp_axd1362/spi_sync/z_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.141ns (19.621%)  route 0.578ns (80.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y1          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           0.578     0.196    mhp_axd1362/spi_sync/D[2]
    SLICE_X22Y0          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.917    -0.756    mhp_axd1362/spi_sync/clk_out1
    SLICE_X22Y0          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X22Y0          FDRE (Hold_fdre_C_D)         0.071     0.125    mhp_axd1362/spi_sync/z_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.141ns (19.459%)  route 0.584ns (80.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.584     0.202    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][4]
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.917    -0.756    mhp_axd1362/spi_sync/clk_out1
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X22Y2          FDRE (Hold_fdre_C_D)         0.076     0.130    mhp_axd1362/spi_sync/x_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.128ns (18.967%)  route 0.547ns (81.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.547     0.152    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][3]
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.917    -0.756    mhp_axd1362/spi_sync/clk_out1
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X22Y2          FDRE (Hold_fdre_C_D)         0.025     0.079    mhp_axd1362/spi_sync/x_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.141ns (19.467%)  route 0.583ns (80.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.583     0.202    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][1]
    SLICE_X24Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.916    -0.757    mhp_axd1362/spi_sync/clk_out1
    SLICE_X24Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.254     0.053    
    SLICE_X24Y2          FDRE (Hold_fdre_C_D)         0.075     0.128    mhp_axd1362/spi_sync/x_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.862ns  (logic 4.346ns (23.041%)  route 14.516ns (76.959%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.604    13.950    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    14.100 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__162/O
                         net (fo=1, routed)           0.408    14.508    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X55Y31         LUT6 (Prop_lut6_I5_O)        0.332    14.840 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.841    15.681    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124    15.805 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.603    16.408    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X50Y29         LUT4 (Prop_lut4_I3_O)        0.124    16.532 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__8/O
                         net (fo=2, routed)           1.576    18.109    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.198    
                         clock uncertainty           -0.090    19.108    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.576    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.576    
                         arrival time                         -18.109    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.675ns  (logic 4.346ns (23.272%)  route 14.329ns (76.728%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.604    13.950    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    14.100 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__162/O
                         net (fo=1, routed)           0.408    14.508    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X55Y31         LUT6 (Prop_lut6_I5_O)        0.332    14.840 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.841    15.681    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124    15.805 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.603    16.408    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X50Y29         LUT4 (Prop_lut4_I3_O)        0.124    16.532 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__8/O
                         net (fo=2, routed)           1.389    17.921    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.198    
                         clock uncertainty           -0.090    19.108    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.576    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.576    
                         arrival time                         -17.921    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.532ns  (logic 3.988ns (21.519%)  route 14.544ns (78.481%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.606    13.952    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT4 (Prop_lut4_I0_O)        0.124    14.076 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.896    14.972    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X62Y29         LUT5 (Prop_lut5_I2_O)        0.124    15.096 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_26__1/O
                         net (fo=1, routed)           0.591    15.688    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[5]_2
    SLICE_X62Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.812 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_4__5/O
                         net (fo=8, routed)           1.967    17.779    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[6][5]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.198    
                         clock uncertainty           -0.090    19.108    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.542    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.542    
                         arrival time                         -17.779    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.594ns  (logic 4.346ns (23.373%)  route 14.248ns (76.627%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.604    13.950    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    14.100 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__162/O
                         net (fo=1, routed)           0.408    14.508    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X55Y31         LUT6 (Prop_lut6_I5_O)        0.332    14.840 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.841    15.681    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124    15.805 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.809    16.614    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y29         LUT4 (Prop_lut4_I3_O)        0.124    16.738 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__13/O
                         net (fo=2, routed)           1.103    17.841    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.090    19.166    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.634    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -17.841    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.436ns  (logic 4.346ns (23.573%)  route 14.090ns (76.427%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.604    13.950    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    14.100 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__162/O
                         net (fo=1, routed)           0.408    14.508    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X55Y31         LUT6 (Prop_lut6_I5_O)        0.332    14.840 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.841    15.681    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124    15.805 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.809    16.614    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y29         LUT4 (Prop_lut4_I3_O)        0.124    16.738 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.944    17.682    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.090    19.166    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.634    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -17.682    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.419ns  (logic 4.346ns (23.595%)  route 14.073ns (76.405%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.604    13.950    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    14.100 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__162/O
                         net (fo=1, routed)           0.408    14.508    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X55Y31         LUT6 (Prop_lut6_I5_O)        0.332    14.840 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.841    15.681    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124    15.805 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.833    16.638    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X54Y20         LUT4 (Prop_lut4_I3_O)        0.124    16.762 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.903    17.665    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.090    19.161    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -17.665    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.280ns  (logic 4.015ns (21.964%)  route 14.265ns (78.036%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=5 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.808    -0.732    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X37Y35         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.419    -0.313 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.035     0.722    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X32Y33         LUT6 (Prop_lut6_I2_O)        0.296     1.018 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[24]_i_3/O
                         net (fo=1, routed)           0.560     1.578    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[24]_i_3_n_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.702 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[24]_i_2/O
                         net (fo=2, routed)           0.486     2.188    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[0]
    SLICE_X31Y34         LUT5 (Prop_lut5_I1_O)        0.124     2.312 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[24]_i_1__7/O
                         net (fo=8, routed)           0.353     2.665    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_12
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.124     2.789 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[24]_i_2/O
                         net (fo=4, routed)           0.742     3.531    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/edp_stdata_iap_m[24]
    SLICE_X27Y32         LUT4 (Prop_lut4_I0_O)        0.124     3.655 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[24]_i_1__27/O
                         net (fo=2, routed)           0.811     4.466    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[10]
    SLICE_X27Y31         LUT6 (Prop_lut6_I1_O)        0.124     4.590 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_21__1/O
                         net (fo=1, routed)           0.466     5.056    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[24]
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.180 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_10__7/O
                         net (fo=1, routed)           0.544     5.724    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[25]
    SLICE_X31Y32         LUT6 (Prop_lut6_I3_O)        0.124     5.848 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__10/O
                         net (fo=3, routed)           0.729     6.577    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X36Y32         LUT4 (Prop_lut4_I3_O)        0.150     6.727 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_5__28/O
                         net (fo=2, routed)           0.508     7.235    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_5__28_n_0
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.361     7.596 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__73/O
                         net (fo=2, routed)           0.605     8.201    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X43Y33         LUT6 (Prop_lut6_I5_O)        0.327     8.528 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16__1/O
                         net (fo=6, routed)           0.337     8.864    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.124     8.988 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8__0/O
                         net (fo=3, routed)           0.350     9.338    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_12
    SLICE_X43Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.462 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.307     9.769    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_56
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.893 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__4/O
                         net (fo=38, routed)          0.502    10.395    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124    10.519 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__8/O
                         net (fo=3, routed)           0.446    10.965    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X42Y35         LUT4 (Prop_lut4_I2_O)        0.124    11.089 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__211/O
                         net (fo=202, routed)         0.557    11.646    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_3
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.770 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.793    12.563    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y31         LUT6 (Prop_lut6_I2_O)        0.124    12.687 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__11/O
                         net (fo=2, routed)           0.315    13.002    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y31         LUT4 (Prop_lut4_I0_O)        0.124    13.126 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.855    13.982    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X50Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.106 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[8]_i_1/O
                         net (fo=2, routed)           1.022    15.128    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][7]
    SLICE_X60Y23         LUT4 (Prop_lut4_I0_O)        0.150    15.278 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29/O
                         net (fo=1, routed)           0.576    15.854    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.328    16.182 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_2__0/O
                         net (fo=12, routed)          1.366    17.548    mfp_sys/top/cpu/icache/dataram/ram__data_inst4/ADDRARDADDR[7]
    RAMB18_X2Y4          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.764    18.744    mfp_sys/top/cpu/icache/dataram/ram__data_inst4/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.240    
                         clock uncertainty           -0.090    19.150    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    18.584    mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -17.548    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.313ns  (logic 4.346ns (23.732%)  route 13.967ns (76.268%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.604    13.950    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    14.100 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__162/O
                         net (fo=1, routed)           0.408    14.508    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X55Y31         LUT6 (Prop_lut6_I5_O)        0.332    14.840 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.841    15.681    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124    15.805 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.833    16.638    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X54Y20         LUT4 (Prop_lut4_I3_O)        0.124    16.762 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.797    17.559    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.090    19.161    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -17.559    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.154ns  (logic 4.015ns (22.117%)  route 14.139ns (77.883%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=5 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 18.737 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.808    -0.732    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X37Y35         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.419    -0.313 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.035     0.722    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X32Y33         LUT6 (Prop_lut6_I2_O)        0.296     1.018 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[24]_i_3/O
                         net (fo=1, routed)           0.560     1.578    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[24]_i_3_n_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.702 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[24]_i_2/O
                         net (fo=2, routed)           0.486     2.188    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[0]
    SLICE_X31Y34         LUT5 (Prop_lut5_I1_O)        0.124     2.312 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[24]_i_1__7/O
                         net (fo=8, routed)           0.353     2.665    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_12
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.124     2.789 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[24]_i_2/O
                         net (fo=4, routed)           0.742     3.531    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/edp_stdata_iap_m[24]
    SLICE_X27Y32         LUT4 (Prop_lut4_I0_O)        0.124     3.655 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[24]_i_1__27/O
                         net (fo=2, routed)           0.811     4.466    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[10]
    SLICE_X27Y31         LUT6 (Prop_lut6_I1_O)        0.124     4.590 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_21__1/O
                         net (fo=1, routed)           0.466     5.056    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[24]
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.180 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_10__7/O
                         net (fo=1, routed)           0.544     5.724    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[25]
    SLICE_X31Y32         LUT6 (Prop_lut6_I3_O)        0.124     5.848 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__10/O
                         net (fo=3, routed)           0.729     6.577    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X36Y32         LUT4 (Prop_lut4_I3_O)        0.150     6.727 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_5__28/O
                         net (fo=2, routed)           0.508     7.235    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_5__28_n_0
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.361     7.596 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__73/O
                         net (fo=2, routed)           0.605     8.201    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X43Y33         LUT6 (Prop_lut6_I5_O)        0.327     8.528 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16__1/O
                         net (fo=6, routed)           0.337     8.864    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.124     8.988 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8__0/O
                         net (fo=3, routed)           0.350     9.338    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_12
    SLICE_X43Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.462 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.307     9.769    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_56
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.893 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__4/O
                         net (fo=38, routed)          0.502    10.395    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124    10.519 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__8/O
                         net (fo=3, routed)           0.446    10.965    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X42Y35         LUT4 (Prop_lut4_I2_O)        0.124    11.089 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__211/O
                         net (fo=202, routed)         0.557    11.646    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_3
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.770 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.793    12.563    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y31         LUT6 (Prop_lut6_I2_O)        0.124    12.687 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__11/O
                         net (fo=2, routed)           0.315    13.002    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y31         LUT4 (Prop_lut4_I0_O)        0.124    13.126 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.855    13.982    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X50Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.106 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[8]_i_1/O
                         net (fo=2, routed)           1.022    15.128    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][7]
    SLICE_X60Y23         LUT4 (Prop_lut4_I0_O)        0.150    15.278 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29/O
                         net (fo=1, routed)           0.576    15.854    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.328    16.182 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_2__0/O
                         net (fo=12, routed)          1.240    17.422    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/ADDRARDADDR[5]
    RAMB18_X2Y10         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.757    18.737    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X2Y10         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.233    
                         clock uncertainty           -0.090    19.143    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.577    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                         -17.422    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.457ns  (logic 4.216ns (22.842%)  route 14.241ns (77.158%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.606    13.952    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT5 (Prop_lut5_I1_O)        0.150    14.102 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__379/O
                         net (fo=22, routed)          0.554    14.657    mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/cachewrite_e
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.326    14.983 r  mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/mem_reg_i_41/O
                         net (fo=32, routed)          0.831    15.814    mfp_sys/top/cpu/core/dcc/_dcc_data_raw_31_0_/sel081_out
    SLICE_X55Y24         LUT5 (Prop_lut5_I4_O)        0.124    15.938 r  mfp_sys/top/cpu/core/dcc/_dcc_data_raw_31_0_/mem_reg_i_1/O
                         net (fo=2, routed)           1.765    17.703    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/dcc_data[7]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.198    
                         clock uncertainty           -0.090    19.108    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.241    18.867    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.867    
                         arrival time                         -17.703    
  -------------------------------------------------------------------
                         slack                                  1.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.626    -0.538    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X31Y26         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.341    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[0]
    SLICE_X31Y26         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.897    -0.776    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X31Y26         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/C
                         clock pessimism              0.239    -0.538    
                         clock uncertainty            0.090    -0.448    
    SLICE_X31Y26         FDRE (Hold_fdre_C_D)         0.075    -0.373    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.626    -0.538    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/clk_out1
    SLICE_X39Y30         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/Q
                         net (fo=2, routed)           0.056    -0.341    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/mpc_pm_complete
    SLICE_X39Y30         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.900    -0.773    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X39Y30         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/C
                         clock pessimism              0.236    -0.538    
                         clock uncertainty            0.090    -0.448    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.071    -0.377    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.769%)  route 0.242ns (63.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.626    -0.538    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X67Y30         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/Q
                         net (fo=7, routed)           0.242    -0.154    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A3
    SLICE_X66Y29         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.899    -0.774    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X66Y29         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.250    -0.525    
                         clock uncertainty            0.090    -0.435    
    SLICE_X66Y29         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.195    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.769%)  route 0.242ns (63.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.626    -0.538    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X67Y30         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/Q
                         net (fo=7, routed)           0.242    -0.154    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A3
    SLICE_X66Y29         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.899    -0.774    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X66Y29         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.250    -0.525    
                         clock uncertainty            0.090    -0.435    
    SLICE_X66Y29         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.195    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.628    -0.536    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X32Y27         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/Q
                         net (fo=1, routed)           0.065    -0.329    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[1]
    SLICE_X32Y27         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.899    -0.774    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X32Y27         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/C
                         clock pessimism              0.239    -0.536    
                         clock uncertainty            0.090    -0.446    
    SLICE_X32Y27         FDRE (Hold_fdre_C_D)         0.075    -0.371    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 debounce/shift_swtch1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X4Y14          FDRE                                         r  debounce/shift_swtch1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  debounce/shift_swtch1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.304    debounce/shift_swtch1[3]
    SLICE_X5Y14          LUT5 (Prop_lut5_I0_O)        0.045    -0.259 r  debounce/swtch_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    debounce/swtch_db[1]_i_1_n_0
    SLICE_X5Y14          FDRE                                         r  debounce/swtch_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.941    -0.732    debounce/clk_out1
    SLICE_X5Y14          FDRE                                         r  debounce/swtch_db_reg[1]/C
                         clock pessimism              0.247    -0.486    
                         clock uncertainty            0.090    -0.396    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.091    -0.305    debounce/swtch_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.188%)  route 0.234ns (58.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.631    -0.533    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X10Y27         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[4]_rep__1/Q
                         net (fo=17, routed)          0.234    -0.134    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/HADDR_d_reg[9]_rep__0[2]
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.455    
                         clock uncertainty            0.090    -0.365    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.182    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.644    -0.520    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/clk_out1
    SLICE_X73Y21         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.321    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_4[3]
    SLICE_X72Y21         LUT6 (Prop_lut6_I2_O)        0.045    -0.276 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[27]_i_1__54/O
                         net (fo=1, routed)           0.000    -0.276    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[27]
    SLICE_X72Y21         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.918    -0.755    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X72Y21         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]/C
                         clock pessimism              0.249    -0.507    
                         clock uncertainty            0.090    -0.417    
    SLICE_X72Y21         FDRE (Hold_fdre_C_D)         0.092    -0.325    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_dp/_qp_31_0_/cregister/register_inst/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/mdunit/mdl_dp/_hi_31_0_/cregister/cregister/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.063%)  route 0.246ns (56.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mfp_sys/top/cpu/core/mdunit/mdl_dp/_qp_31_0_/cregister/register_inst/clk_out1
    SLICE_X16Y47         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_dp/_qp_31_0_/cregister/register_inst/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/top/cpu/core/mdunit/mdl_dp/_qp_31_0_/cregister/register_inst/q_reg[22]/Q
                         net (fo=3, routed)           0.246    -0.136    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/Q[22]
    SLICE_X13Y50         LUT5 (Prop_lut5_I0_O)        0.045    -0.091 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[22]_i_1__12/O
                         net (fo=1, routed)           0.000    -0.091    mfp_sys/top/cpu/core/mdunit/mdl_dp/_hi_31_0_/cregister/cregister/q_reg[31]_4[22]
    SLICE_X13Y50         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_dp/_hi_31_0_/cregister/cregister/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.847    -0.826    mfp_sys/top/cpu/core/mdunit/mdl_dp/_hi_31_0_/cregister/cregister/clk_out1
    SLICE_X13Y50         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_dp/_hi_31_0_/cregister/cregister/q_reg[22]/C
                         clock pessimism              0.504    -0.322    
                         clock uncertainty            0.090    -0.233    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.092    -0.141    mfp_sys/top/cpu/core/mdunit/mdl_dp/_hi_31_0_/cregister/cregister/q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.634    -0.530    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X13Y31         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.302    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[2]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.045    -0.257 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[2]_i_1__73/O
                         net (fo=1, routed)           0.000    -0.257    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[2]
    SLICE_X12Y31         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.907    -0.766    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X12Y31         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[2]/C
                         clock pessimism              0.250    -0.517    
                         clock uncertainty            0.090    -0.427    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.120    -0.307    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.050    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.325%)  route 3.359ns (82.675%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X1Y7           FDRE                                         r  maze_bot/LocY_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/LocY_reg_reg[2]/Q
                         net (fo=34, routed)          2.287    15.435    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][2]
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.124    15.559 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_2/O
                         net (fo=1, routed)           1.072    16.631    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_2_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.755 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000    16.755    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][10]
    SLICE_X15Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.210    18.856    
    SLICE_X15Y8          FDCE (Setup_fdce_C_D)        0.029    18.885    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         18.885    
                         arrival time                         -16.755    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.911ns  (logic 0.766ns (19.588%)  route 3.145ns (80.412%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.818    12.612    maze_bot/clk_out2
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518    13.130 r  maze_bot/internal_ball_direction_reg[1]/Q
                         net (fo=7, routed)           2.091    15.221    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[1]
    SLICE_X9Y10          LUT6 (Prop_lut6_I5_O)        0.124    15.345 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_3/O
                         net (fo=1, routed)           1.053    16.398    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_3_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I3_O)        0.124    16.522 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    16.522    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][1]
    SLICE_X9Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.065    
                         clock uncertainty           -0.210    18.855    
    SLICE_X9Y10          FDCE (Setup_fdce_C_D)        0.029    18.884    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.884    
                         arrival time                         -16.522    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.525ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.667ns  (logic 0.704ns (19.201%)  route 2.963ns (80.799%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.897    12.691    maze_bot/clk_out2
    SLICE_X1Y9           FDRE                                         r  maze_bot/LocY_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456    13.147 r  maze_bot/LocY_reg_reg[0]/Q
                         net (fo=36, routed)          2.479    15.625    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][0]
    SLICE_X16Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.749 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_2/O
                         net (fo=1, routed)           0.484    16.233    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_2_n_0
    SLICE_X16Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.357 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000    16.357    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][8]
    SLICE_X16Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.688    18.667    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X16Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.395    19.063    
                         clock uncertainty           -0.210    18.853    
    SLICE_X16Y8          FDCE (Setup_fdce_C_D)        0.029    18.882    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         18.882    
                         arrival time                         -16.357    
  -------------------------------------------------------------------
                         slack                                  2.525    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.267ns  (logic 0.704ns (21.551%)  route 2.563ns (78.449%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X4Y5           FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=26, routed)          1.167    14.314    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][3]
    SLICE_X1Y8           LUT6 (Prop_lut6_I0_O)        0.124    14.438 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_2/O
                         net (fo=1, routed)           1.396    15.834    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_2_n_0
    SLICE_X14Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.958 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000    15.958    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][11]
    SLICE_X14Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.210    18.856    
    SLICE_X14Y8          FDCE (Setup_fdce_C_D)        0.077    18.933    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         18.933    
                         arrival time                         -15.958    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 maze_bot/deadlock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.933ns  (logic 0.704ns (24.005%)  route 2.229ns (75.995%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 12.690 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.896    12.690    maze_bot/clk_out2
    SLICE_X4Y10          FDRE                                         r  maze_bot/deadlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456    13.146 r  maze_bot/deadlock_reg/Q
                         net (fo=7, routed)           1.496    14.641    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/deadlock
    SLICE_X6Y12          LUT6 (Prop_lut6_I5_O)        0.124    14.765 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2/O
                         net (fo=1, routed)           0.733    15.498    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.124    15.622 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000    15.622    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][3]
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.395    19.140    
                         clock uncertainty           -0.210    18.930    
    SLICE_X6Y13          FDCE (Setup_fdce_C_D)        0.079    19.009    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         19.009    
                         arrival time                         -15.622    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.775ns  (logic 0.704ns (25.374%)  route 2.071ns (74.626%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.897    12.691    maze_bot/clk_out2
    SLICE_X1Y9           FDRE                                         r  maze_bot/LocY_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456    13.147 r  maze_bot/LocY_reg_reg[1]/Q
                         net (fo=31, routed)          1.396    14.543    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][1]
    SLICE_X16Y7          LUT6 (Prop_lut6_I5_O)        0.124    14.667 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_2/O
                         net (fo=1, routed)           0.674    15.341    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_2_n_0
    SLICE_X16Y7          LUT6 (Prop_lut6_I0_O)        0.124    15.465 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000    15.465    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][9]
    SLICE_X16Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.688    18.667    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X16Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.395    19.063    
                         clock uncertainty           -0.210    18.853    
    SLICE_X16Y7          FDCE (Setup_fdce_C_D)        0.029    18.882    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         18.882    
                         arrival time                         -15.465    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.440ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.451ns  (logic 0.668ns (27.254%)  route 1.783ns (72.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 12.690 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.896    12.690    maze_bot/clk_out2
    SLICE_X6Y10          FDRE                                         r  maze_bot/LocX_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518    13.208 r  maze_bot/LocX_reg_reg[7]/Q
                         net (fo=13, routed)          1.026    14.233    maze_bot/LocX_reg__0[7]
    SLICE_X8Y9           LUT2 (Prop_lut2_I0_O)        0.150    14.383 r  maze_bot/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.757    15.141    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][23]
    SLICE_X9Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.687    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.395    19.062    
                         clock uncertainty           -0.210    18.852    
    SLICE_X9Y14          FDCE (Setup_fdce_C_D)       -0.271    18.581    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         18.581    
                         arrival time                         -15.141    
  -------------------------------------------------------------------
                         slack                                  3.440    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.792ns  (logic 0.766ns (27.437%)  route 2.026ns (72.563%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.818    12.612    maze_bot/clk_out2
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518    13.130 r  maze_bot/internal_ball_direction_reg[0]/Q
                         net (fo=7, routed)           0.820    13.950    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[0]
    SLICE_X9Y9           LUT6 (Prop_lut6_I0_O)        0.124    14.074 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_4/O
                         net (fo=1, routed)           1.205    15.280    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_4_n_0
    SLICE_X16Y9          LUT5 (Prop_lut5_I3_O)        0.124    15.404 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.404    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][0]
    SLICE_X16Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.687    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X16Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.062    
                         clock uncertainty           -0.210    18.852    
    SLICE_X16Y9          FDCE (Setup_fdce_C_D)        0.029    18.881    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.881    
                         arrival time                         -15.404    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.580ns  (logic 0.642ns (24.881%)  route 1.938ns (75.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 12.690 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.896    12.690    maze_bot/clk_out2
    SLICE_X6Y9           FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518    13.208 r  maze_bot/LocX_reg_reg[4]/Q
                         net (fo=21, routed)          1.938    15.146    maze_bot/Q[4]
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.124    15.270 r  maze_bot/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    15.270    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][20]
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.687    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.062    
                         clock uncertainty           -0.210    18.852    
    SLICE_X10Y15         FDCE (Setup_fdce_C_D)        0.079    18.931    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.931    
                         arrival time                         -15.270    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.664ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.650ns  (logic 0.580ns (21.886%)  route 2.070ns (78.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 12.693 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.899    12.693    maze_bot/clk_out2
    SLICE_X1Y6           FDRE                                         r  maze_bot/LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.456    13.149 r  maze_bot/LocY_reg_reg[5]/Q
                         net (fo=18, routed)          2.070    15.219    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][5]
    SLICE_X6Y13          LUT6 (Prop_lut6_I4_O)        0.124    15.343 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000    15.343    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][13]
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.395    19.140    
                         clock uncertainty           -0.210    18.930    
    SLICE_X6Y13          FDCE (Setup_fdce_C_D)        0.077    19.007    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         19.007    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                  3.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.207ns (28.317%)  route 0.524ns (71.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.667    -0.497    maze_bot/clk_out2
    SLICE_X6Y11          FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  maze_bot/LocX_reg_reg[5]/Q
                         net (fo=17, routed)          0.524     0.191    maze_bot/Q[5]
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.043     0.234 r  maze_bot/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000     0.234    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][21]
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.210     0.003    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.131     0.134    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.207ns (24.678%)  route 0.632ns (75.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.668    -0.496    maze_bot/clk_out2
    SLICE_X6Y9           FDSE                                         r  maze_bot/LocX_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDSE (Prop_fdse_C_Q)         0.164    -0.332 r  maze_bot/LocX_reg_reg[6]/Q
                         net (fo=13, routed)          0.632     0.300    maze_bot/Q[6]
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.043     0.343 r  maze_bot/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000     0.343    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][22]
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.210     0.003    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.131     0.134    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.338%)  route 0.686ns (78.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X1Y7           FDRE                                         r  maze_bot/LocY_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  maze_bot/LocY_reg_reg[7]/Q
                         net (fo=8, routed)           0.686     0.332    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][7]
    SLICE_X6Y12          LUT6 (Prop_lut6_I1_O)        0.045     0.377 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.377    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][15]
    SLICE_X6Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.175    
                         clock uncertainty            0.210     0.035    
    SLICE_X6Y12          FDCE (Hold_fdce_C_D)         0.120     0.155    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 maze_bot/hitMazeWall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.231ns (26.191%)  route 0.651ns (73.809%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.667    -0.497    maze_bot/clk_out2
    SLICE_X4Y10          FDRE                                         r  maze_bot/hitMazeWall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  maze_bot/hitMazeWall_reg/Q
                         net (fo=2, routed)           0.346    -0.010    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/hitMazeWall
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.035 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_2/O
                         net (fo=1, routed)           0.305     0.340    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_2_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.045     0.385 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.385    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][4]
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.176    
                         clock uncertainty            0.210     0.034    
    SLICE_X6Y13          FDCE (Hold_fdce_C_D)         0.121     0.155    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 maze_bot/mazeEnd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.231ns (27.904%)  route 0.597ns (72.096%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.667    -0.497    maze_bot/clk_out2
    SLICE_X5Y10          FDRE                                         r  maze_bot/mazeEnd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  maze_bot/mazeEnd_reg/Q
                         net (fo=2, routed)           0.170    -0.185    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/mazeEnd
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.045    -0.140 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2/O
                         net (fo=1, routed)           0.427     0.286    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I0_O)        0.045     0.331 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.331    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][5]
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X15Y5          FDCE (Hold_fdce_C_D)         0.091     0.100    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.210ns (23.965%)  route 0.666ns (76.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.667    -0.497    maze_bot/clk_out2
    SLICE_X6Y11          FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  maze_bot/LocX_reg_reg[0]/Q
                         net (fo=19, routed)          0.666     0.334    maze_bot/Q[0]
    SLICE_X10Y5          LUT2 (Prop_lut2_I0_O)        0.046     0.380 r  maze_bot/HRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000     0.380    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][16]
    SLICE_X10Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X10Y5          FDCE (Hold_fdce_C_D)         0.133     0.142    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 maze_bot/internal_ball_direction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.209ns (23.384%)  route 0.685ns (76.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  maze_bot/internal_ball_direction_reg[2]/Q
                         net (fo=7, routed)           0.685     0.324    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[2]
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.045     0.369 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.369    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][2]
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X8Y8           FDCE (Hold_fdce_C_D)         0.121     0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.209ns (24.129%)  route 0.657ns (75.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X6Y6           FDRE                                         r  maze_bot/LocY_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  maze_bot/LocY_reg_reg[4]/Q
                         net (fo=26, routed)          0.657     0.327    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][4]
    SLICE_X8Y8           LUT6 (Prop_lut6_I2_O)        0.045     0.372 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.372    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][12]
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X8Y8           FDCE (Hold_fdce_C_D)         0.120     0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.209ns (23.681%)  route 0.674ns (76.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.668    -0.496    maze_bot/clk_out2
    SLICE_X6Y9           FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  maze_bot/LocX_reg_reg[1]/Q
                         net (fo=33, routed)          0.338     0.007    maze_bot/Q[1]
    SLICE_X6Y11          LUT2 (Prop_lut2_I0_O)        0.045     0.052 r  maze_bot/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.335     0.387    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][17]
    SLICE_X6Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.557    -0.175    
                         clock uncertainty            0.210     0.035    
    SLICE_X6Y12          FDCE (Hold_fdce_C_D)         0.060     0.095    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.209ns (22.022%)  route 0.740ns (77.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.667    -0.497    maze_bot/clk_out2
    SLICE_X6Y10          FDRE                                         r  maze_bot/LocX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  maze_bot/LocX_reg_reg[2]/Q
                         net (fo=28, routed)          0.740     0.407    maze_bot/Q[2]
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.045     0.452 r  maze_bot/HRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000     0.452    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][18]
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.210     0.003    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.120     0.123    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.329    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           37  Failing Endpoints,  Worst Slack       -1.891ns,  Total Violation      -65.382ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.891ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        2.124ns  (logic 0.456ns (21.467%)  route 1.668ns (78.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820   378.540    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.456   378.996 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           1.668   380.664    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][5]
    SLICE_X18Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690   378.669    mhp_axd1362/spi_sync/clk_out1
    SLICE_X18Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[5]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.249   378.815    
    SLICE_X18Y0          FDRE (Setup_fdre_C_D)       -0.043   378.772    mhp_axd1362/spi_sync/y_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        378.772    
                         arrival time                        -380.664    
  -------------------------------------------------------------------
                         slack                                 -1.891    

Slack (VIOLATED) :        -1.858ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.922ns  (logic 0.419ns (21.799%)  route 1.503ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820   378.540    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           1.503   380.462    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][6]
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690   378.669    mhp_axd1362/spi_sync/clk_out1
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[6]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.249   378.815    
    SLICE_X19Y0          FDRE (Setup_fdre_C_D)       -0.212   378.603    mhp_axd1362/spi_sync/y_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        378.603    
                         arrival time                        -380.462    
  -------------------------------------------------------------------
                         slack                                 -1.858    

Slack (VIOLATED) :        -1.846ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.906ns  (logic 0.419ns (21.978%)  route 1.487ns (78.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 378.668 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 378.539 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819   378.539    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y1          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.419   378.958 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           1.487   380.445    mhp_axd1362/spi_sync/D[6]
    SLICE_X25Y1          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.689   378.668    mhp_axd1362/spi_sync/clk_out1
    SLICE_X25Y1          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[6]/C
                         clock pessimism              0.395   379.064    
                         clock uncertainty           -0.249   378.814    
    SLICE_X25Y1          FDRE (Setup_fdre_C_D)       -0.215   378.599    mhp_axd1362/spi_sync/z_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        378.599    
                         arrival time                        -380.445    
  -------------------------------------------------------------------
                         slack                                 -1.846    

Slack (VIOLATED) :        -1.834ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.891ns  (logic 0.419ns (22.156%)  route 1.472ns (77.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 378.539 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819   378.539    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.419   378.958 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           1.472   380.430    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][5]
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690   378.669    mhp_axd1362/spi_sync/clk_out1
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.249   378.815    
    SLICE_X22Y2          FDRE (Setup_fdre_C_D)       -0.220   378.595    mhp_axd1362/spi_sync/x_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        378.595    
                         arrival time                        -380.430    
  -------------------------------------------------------------------
                         slack                                 -1.834    

Slack (VIOLATED) :        -1.833ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        2.060ns  (logic 0.456ns (22.131%)  route 1.604ns (77.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 378.668 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820   378.540    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.456   378.996 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           1.604   380.600    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][9]
    SLICE_X17Y3          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.689   378.668    mhp_axd1362/spi_sync/clk_out1
    SLICE_X17Y3          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[9]/C
                         clock pessimism              0.395   379.064    
                         clock uncertainty           -0.249   378.814    
    SLICE_X17Y3          FDRE (Setup_fdre_C_D)       -0.047   378.767    mhp_axd1362/spi_sync/y_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        378.767    
                         arrival time                        -380.600    
  -------------------------------------------------------------------
                         slack                                 -1.833    

Slack (VIOLATED) :        -1.808ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.870ns  (logic 0.419ns (22.407%)  route 1.451ns (77.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 378.539 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819   378.539    mhp_axd1362/SPI_driver/CLK
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.419   378.958 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/Q
                         net (fo=1, routed)           1.451   380.409    mhp_axd1362/spi_sync/D[10]
    SLICE_X23Y0          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690   378.669    mhp_axd1362/spi_sync/clk_out1
    SLICE_X23Y0          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[10]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.249   378.815    
    SLICE_X23Y0          FDRE (Setup_fdre_C_D)       -0.215   378.600    mhp_axd1362/spi_sync/z_acc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        378.600    
                         arrival time                        -380.409    
  -------------------------------------------------------------------
                         slack                                 -1.808    

Slack (VIOLATED) :        -1.800ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        2.035ns  (logic 0.456ns (22.412%)  route 1.579ns (77.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 378.668 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820   378.540    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.456   378.996 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           1.579   380.574    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][8]
    SLICE_X18Y3          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.689   378.668    mhp_axd1362/spi_sync/clk_out1
    SLICE_X18Y3          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[8]/C
                         clock pessimism              0.395   379.064    
                         clock uncertainty           -0.249   378.814    
    SLICE_X18Y3          FDRE (Setup_fdre_C_D)       -0.040   378.774    mhp_axd1362/spi_sync/y_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        378.774    
                         arrival time                        -380.574    
  -------------------------------------------------------------------
                         slack                                 -1.800    

Slack (VIOLATED) :        -1.798ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.852ns  (logic 0.419ns (22.627%)  route 1.433ns (77.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820   378.540    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           1.433   380.391    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][2]
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690   378.669    mhp_axd1362/spi_sync/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.249   378.815    
    SLICE_X16Y1          FDRE (Setup_fdre_C_D)       -0.222   378.593    mhp_axd1362/spi_sync/y_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        378.593    
                         arrival time                        -380.391    
  -------------------------------------------------------------------
                         slack                                 -1.798    

Slack (VIOLATED) :        -1.784ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.849ns  (logic 0.419ns (22.663%)  route 1.430ns (77.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 378.539 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819   378.539    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.419   378.958 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           1.430   380.387    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][3]
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690   378.669    mhp_axd1362/spi_sync/clk_out1
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.249   378.815    
    SLICE_X22Y2          FDRE (Setup_fdre_C_D)       -0.212   378.603    mhp_axd1362/spi_sync/x_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        378.603    
                         arrival time                        -380.387    
  -------------------------------------------------------------------
                         slack                                 -1.784    

Slack (VIOLATED) :        -1.784ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.843ns  (logic 0.419ns (22.732%)  route 1.424ns (77.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820   378.540    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           1.424   380.383    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][3]
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690   378.669    mhp_axd1362/spi_sync/clk_out1
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[3]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.249   378.815    
    SLICE_X19Y0          FDRE (Setup_fdre_C_D)       -0.216   378.599    mhp_axd1362/spi_sync/y_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        378.599    
                         arrival time                        -380.383    
  -------------------------------------------------------------------
                         slack                                 -1.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.141ns (20.112%)  route 0.560ns (79.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.560     0.178    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][1]
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.917    -0.756    mhp_axd1362/spi_sync/clk_out1
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X19Y0          FDRE (Hold_fdre_C_D)         0.071     0.121    mhp_axd1362/spi_sync/y_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.141ns (20.666%)  route 0.541ns (79.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           0.541     0.160    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][11]
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.917    -0.756    mhp_axd1362/spi_sync/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[11]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X16Y1          FDRE (Hold_fdre_C_D)         0.047     0.097    mhp_axd1362/spi_sync/x_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/roundDD_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/en1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.128ns (19.382%)  route 0.532ns (80.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.128    -0.395 r  mhp_axd1362/SPI_driver/roundDD_reg/Q
                         net (fo=1, routed)           0.532     0.138    mhp_axd1362/spi_sync/roundDD
    SLICE_X21Y2          FDRE                                         r  mhp_axd1362/spi_sync/en1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.917    -0.756    mhp_axd1362/spi_sync/clk_out1
    SLICE_X21Y2          FDRE                                         r  mhp_axd1362/spi_sync/en1_reg/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X21Y2          FDRE (Hold_fdre_C_D)         0.022     0.072    mhp_axd1362/spi_sync/en1_reg
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.128ns (19.422%)  route 0.531ns (80.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           0.531     0.136    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][7]
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.917    -0.756    mhp_axd1362/spi_sync/clk_out1
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X22Y2          FDRE (Hold_fdre_C_D)         0.018     0.068    mhp_axd1362/spi_sync/x_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.141ns (19.608%)  route 0.578ns (80.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/Q
                         net (fo=1, routed)           0.578     0.196    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][10]
    SLICE_X18Y3          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.916    -0.757    mhp_axd1362/spi_sync/clk_out1
    SLICE_X18Y3          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[10]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.249     0.049    
    SLICE_X18Y3          FDRE (Hold_fdre_C_D)         0.075     0.124    mhp_axd1362/spi_sync/y_acc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.128ns (19.092%)  route 0.542ns (80.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y1          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           0.542     0.148    mhp_axd1362/spi_sync/D[5]
    SLICE_X24Y1          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.916    -0.757    mhp_axd1362/spi_sync/clk_out1
    SLICE_X24Y1          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[5]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.249     0.049    
    SLICE_X24Y1          FDRE (Hold_fdre_C_D)         0.024     0.073    mhp_axd1362/spi_sync/z_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.141ns (19.621%)  route 0.578ns (80.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y1          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           0.578     0.196    mhp_axd1362/spi_sync/D[2]
    SLICE_X22Y0          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.917    -0.756    mhp_axd1362/spi_sync/clk_out1
    SLICE_X22Y0          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X22Y0          FDRE (Hold_fdre_C_D)         0.071     0.121    mhp_axd1362/spi_sync/z_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.141ns (19.459%)  route 0.584ns (80.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.584     0.202    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][4]
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.917    -0.756    mhp_axd1362/spi_sync/clk_out1
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X22Y2          FDRE (Hold_fdre_C_D)         0.076     0.126    mhp_axd1362/spi_sync/x_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.128ns (18.967%)  route 0.547ns (81.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.547     0.152    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][3]
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.917    -0.756    mhp_axd1362/spi_sync/clk_out1
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X22Y2          FDRE (Hold_fdre_C_D)         0.025     0.075    mhp_axd1362/spi_sync/x_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.141ns (19.467%)  route 0.583ns (80.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.583     0.202    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][1]
    SLICE_X24Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.916    -0.757    mhp_axd1362/spi_sync/clk_out1
    SLICE_X24Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.249     0.049    
    SLICE_X24Y2          FDRE (Hold_fdre_C_D)         0.075     0.124    mhp_axd1362/spi_sync/x_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.078    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.323ns  (logic 2.333ns (43.829%)  route 2.990ns (56.171%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 19.359 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.899    19.359    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    19.877 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.630    20.508    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124    20.632 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.632    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.182 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.182    maze_bot/counter_y1_carry_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.296 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.296    maze_bot/counter_y1_carry__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.410 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.410    maze_bot/counter_y1_carry__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.638 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.338    21.976    maze_bot/prev_LocY_reg_reg[6]_0[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.313    22.289 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.417    22.706    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    22.830 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.503    23.334    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.124    23.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.524    23.982    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124    24.106 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577    24.682    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    25.415    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.210    25.601    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    25.077    maze_bot/prev_LocY_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.077    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.323ns  (logic 2.333ns (43.829%)  route 2.990ns (56.171%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 19.359 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.899    19.359    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    19.877 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.630    20.508    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124    20.632 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.632    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.182 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.182    maze_bot/counter_y1_carry_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.296 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.296    maze_bot/counter_y1_carry__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.410 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.410    maze_bot/counter_y1_carry__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.638 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.338    21.976    maze_bot/prev_LocY_reg_reg[6]_0[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.313    22.289 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.417    22.706    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    22.830 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.503    23.334    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.124    23.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.524    23.982    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124    24.106 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577    24.682    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    25.415    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.210    25.601    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    25.077    maze_bot/prev_LocY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.077    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.323ns  (logic 2.333ns (43.829%)  route 2.990ns (56.171%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 19.359 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.899    19.359    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    19.877 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.630    20.508    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124    20.632 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.632    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.182 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.182    maze_bot/counter_y1_carry_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.296 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.296    maze_bot/counter_y1_carry__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.410 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.410    maze_bot/counter_y1_carry__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.638 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.338    21.976    maze_bot/prev_LocY_reg_reg[6]_0[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.313    22.289 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.417    22.706    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    22.830 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.503    23.334    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.124    23.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.524    23.982    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124    24.106 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577    24.682    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    25.415    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.210    25.601    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    25.077    maze_bot/prev_LocY_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.077    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.323ns  (logic 2.333ns (43.829%)  route 2.990ns (56.171%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 19.359 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.899    19.359    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    19.877 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.630    20.508    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124    20.632 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.632    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.182 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.182    maze_bot/counter_y1_carry_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.296 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.296    maze_bot/counter_y1_carry__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.410 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.410    maze_bot/counter_y1_carry__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.638 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.338    21.976    maze_bot/prev_LocY_reg_reg[6]_0[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.313    22.289 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.417    22.706    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    22.830 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.503    23.334    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.124    23.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.524    23.982    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124    24.106 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577    24.682    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    25.415    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.210    25.601    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    25.077    maze_bot/prev_LocY_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.077    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.323ns  (logic 2.333ns (43.829%)  route 2.990ns (56.171%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 19.359 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.899    19.359    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    19.877 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.630    20.508    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124    20.632 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.632    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.182 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.182    maze_bot/counter_y1_carry_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.296 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.296    maze_bot/counter_y1_carry__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.410 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.410    maze_bot/counter_y1_carry__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.638 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.338    21.976    maze_bot/prev_LocY_reg_reg[6]_0[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.313    22.289 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.417    22.706    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    22.830 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.503    23.334    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.124    23.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.524    23.982    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124    24.106 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577    24.682    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    25.415    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.210    25.601    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    25.077    maze_bot/prev_LocY_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.077    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.323ns  (logic 2.333ns (43.829%)  route 2.990ns (56.171%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 19.359 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.899    19.359    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    19.877 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.630    20.508    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124    20.632 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.632    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.182 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.182    maze_bot/counter_y1_carry_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.296 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.296    maze_bot/counter_y1_carry__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.410 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.410    maze_bot/counter_y1_carry__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.638 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.338    21.976    maze_bot/prev_LocY_reg_reg[6]_0[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.313    22.289 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.417    22.706    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    22.830 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.503    23.334    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.124    23.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.524    23.982    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124    24.106 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577    24.682    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    25.415    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.210    25.601    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    25.077    maze_bot/prev_LocY_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         25.077    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.323ns  (logic 2.333ns (43.829%)  route 2.990ns (56.171%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 19.359 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.899    19.359    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    19.877 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.630    20.508    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124    20.632 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.632    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.182 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.182    maze_bot/counter_y1_carry_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.296 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.296    maze_bot/counter_y1_carry__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.410 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.410    maze_bot/counter_y1_carry__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.638 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.338    21.976    maze_bot/prev_LocY_reg_reg[6]_0[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.313    22.289 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.417    22.706    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    22.830 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.503    23.334    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.124    23.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.524    23.982    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124    24.106 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577    24.682    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    25.415    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[7]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.210    25.601    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    25.077    maze_bot/prev_LocY_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         25.077    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.100ns  (logic 2.119ns (41.545%)  route 2.981ns (58.455%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.897    19.357    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.456    19.813 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=22, routed)          0.895    20.709    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[4]
    SLICE_X4Y6           LUT4 (Prop_lut4_I1_O)        0.124    20.833 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    20.833    maze_bot/S[0]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.231 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.231    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.345 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.345    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.459 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.459    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.687 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.462    22.148    maze_bot/CO[0]
    SLICE_X5Y10          LUT5 (Prop_lut5_I3_O)        0.313    22.461 f  maze_bot/prev_LocX_reg[7]_i_9/O
                         net (fo=1, routed)           0.399    22.861    maze_bot/prev_LocX_reg[7]_i_9_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I5_O)        0.124    22.985 r  maze_bot/prev_LocX_reg[7]_i_6/O
                         net (fo=2, routed)           0.166    23.151    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[2]
    SLICE_X7Y10          LUT5 (Prop_lut5_I4_O)        0.124    23.275 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.425    23.700    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg_reg[7]_1
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124    23.824 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.458    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    25.414    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.210    25.600    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    25.171    maze_bot/prev_LocX_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.171    
                         arrival time                         -24.458    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.100ns  (logic 2.119ns (41.545%)  route 2.981ns (58.455%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.897    19.357    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.456    19.813 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=22, routed)          0.895    20.709    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[4]
    SLICE_X4Y6           LUT4 (Prop_lut4_I1_O)        0.124    20.833 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    20.833    maze_bot/S[0]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.231 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.231    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.345 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.345    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.459 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.459    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.687 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.462    22.148    maze_bot/CO[0]
    SLICE_X5Y10          LUT5 (Prop_lut5_I3_O)        0.313    22.461 f  maze_bot/prev_LocX_reg[7]_i_9/O
                         net (fo=1, routed)           0.399    22.861    maze_bot/prev_LocX_reg[7]_i_9_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I5_O)        0.124    22.985 r  maze_bot/prev_LocX_reg[7]_i_6/O
                         net (fo=2, routed)           0.166    23.151    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[2]
    SLICE_X7Y10          LUT5 (Prop_lut5_I4_O)        0.124    23.275 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.425    23.700    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg_reg[7]_1
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124    23.824 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.458    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    25.414    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.210    25.600    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    25.171    maze_bot/prev_LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.171    
                         arrival time                         -24.458    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.100ns  (logic 2.119ns (41.545%)  route 2.981ns (58.455%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.897    19.357    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.456    19.813 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=22, routed)          0.895    20.709    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[4]
    SLICE_X4Y6           LUT4 (Prop_lut4_I1_O)        0.124    20.833 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    20.833    maze_bot/S[0]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.231 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.231    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.345 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.345    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.459 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.459    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.687 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.462    22.148    maze_bot/CO[0]
    SLICE_X5Y10          LUT5 (Prop_lut5_I3_O)        0.313    22.461 f  maze_bot/prev_LocX_reg[7]_i_9/O
                         net (fo=1, routed)           0.399    22.861    maze_bot/prev_LocX_reg[7]_i_9_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I5_O)        0.124    22.985 r  maze_bot/prev_LocX_reg[7]_i_6/O
                         net (fo=2, routed)           0.166    23.151    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[2]
    SLICE_X7Y10          LUT5 (Prop_lut5_I4_O)        0.124    23.275 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.425    23.700    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg_reg[7]_1
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124    23.824 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.458    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    25.414    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.210    25.600    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    25.171    maze_bot/prev_LocX_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.171    
                         arrival time                         -24.458    
  -------------------------------------------------------------------
                         slack                                  0.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.209ns (25.540%)  route 0.609ns (74.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.639    -0.525    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.361 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=3, routed)           0.609     0.249    maze_bot/IO_BotCtrl_reg[7]_2[1]
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.294 r  maze_bot/internal_ball_direction[1]_i_1/O
                         net (fo=1, routed)           0.000     0.294    maze_bot/internal_ball_direction[1]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.914    -0.759    maze_bot/clk_out2
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.210     0.007    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.121     0.128    maze_bot/internal_ball_direction_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.209ns (25.332%)  route 0.616ns (74.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.639    -0.525    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.361 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=3, routed)           0.616     0.255    maze_bot/IO_BotCtrl_reg[7]_2[0]
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.300 r  maze_bot/internal_ball_direction[0]_i_1/O
                         net (fo=1, routed)           0.000     0.300    maze_bot/internal_ball_direction[0]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.914    -0.759    maze_bot/clk_out2
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.210     0.007    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.120     0.127    maze_bot/internal_ball_direction_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.209ns (24.546%)  route 0.642ns (75.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.639    -0.525    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.361 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=3, routed)           0.642     0.282    maze_bot/IO_BotCtrl_reg[7]_2[2]
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.327 r  maze_bot/internal_ball_direction[2]_i_1/O
                         net (fo=1, routed)           0.000     0.327    maze_bot/internal_ball_direction[2]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.914    -0.759    maze_bot/clk_out2
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.210     0.007    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.121     0.128    maze_bot/internal_ball_direction_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.582%)  route 0.571ns (75.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.669    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=26, routed)          0.389     0.036    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X7Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.081 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.181     0.262    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X4Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X4Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[2]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.210     0.038    
    SLICE_X4Y9           FDRE (Hold_fdre_C_R)        -0.018     0.020    maze_bot/prev_LocX_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.582%)  route 0.571ns (75.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.669    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=26, routed)          0.389     0.036    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X7Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.081 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.181     0.262    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X4Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X4Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[3]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.210     0.038    
    SLICE_X4Y9           FDRE (Hold_fdre_C_R)        -0.018     0.020    maze_bot/prev_LocX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.457ns (49.452%)  route 0.467ns (50.548%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=22, routed)          0.261    -0.093    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I3_O)        0.049    -0.044 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    -0.044    maze_bot/IO_BotCtrl_reg[5][1]
    SLICE_X4Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     0.048 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.048    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     0.113 f  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.206     0.318    maze_bot/CO[0]
    SLICE_X6Y7           LUT6 (Prop_lut6_I2_O)        0.110     0.428 r  maze_bot/prev_LocX_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.428    maze_bot/prev_LocX_reg[6]_i_1_n_0
    SLICE_X6Y7           FDRE                                         r  maze_bot/prev_LocX_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X6Y7           FDRE                                         r  maze_bot/prev_LocX_reg_reg[6]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.210     0.038    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.120     0.158    maze_bot/prev_LocX_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/hitMazeWall_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.209ns (22.568%)  route 0.717ns (77.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.717     0.377    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/p_0_in
    SLICE_X4Y10          LUT6 (Prop_lut6_I5_O)        0.045     0.422 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/hitMazeWall_i_1/O
                         net (fo=1, routed)           0.000     0.422    maze_bot/hitMazeWall_reg_0
    SLICE_X4Y10          FDRE                                         r  maze_bot/hitMazeWall_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.944    -0.729    maze_bot/clk_out2
    SLICE_X4Y10          FDRE                                         r  maze_bot/hitMazeWall_reg/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.210     0.037    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.092     0.129    maze_bot/hitMazeWall_reg
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.728%)  route 0.632ns (77.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.669    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=26, routed)          0.389     0.036    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X7Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.081 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.243     0.324    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.210     0.038    
    SLICE_X7Y9           FDRE (Hold_fdre_C_R)        -0.018     0.020    maze_bot/prev_LocX_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.728%)  route 0.632ns (77.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.669    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=26, routed)          0.389     0.036    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X7Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.081 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.243     0.324    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.210     0.038    
    SLICE_X7Y9           FDRE (Hold_fdre_C_R)        -0.018     0.020    maze_bot/prev_LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.728%)  route 0.632ns (77.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.669    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=26, routed)          0.389     0.036    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X7Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.081 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.243     0.324    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.210     0.038    
    SLICE_X7Y9           FDRE (Hold_fdre_C_R)        -0.018     0.020    maze_bot/prev_LocX_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.304    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.323ns  (logic 2.333ns (43.829%)  route 2.990ns (56.171%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 19.359 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.899    19.359    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    19.877 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.630    20.508    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124    20.632 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.632    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.182 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.182    maze_bot/counter_y1_carry_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.296 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.296    maze_bot/counter_y1_carry__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.410 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.410    maze_bot/counter_y1_carry__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.638 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.338    21.976    maze_bot/prev_LocY_reg_reg[6]_0[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.313    22.289 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.417    22.706    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    22.830 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.503    23.334    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.124    23.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.524    23.982    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124    24.106 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577    24.682    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    25.415    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.208    25.602    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    25.078    maze_bot/prev_LocY_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.078    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.323ns  (logic 2.333ns (43.829%)  route 2.990ns (56.171%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 19.359 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.899    19.359    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    19.877 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.630    20.508    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124    20.632 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.632    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.182 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.182    maze_bot/counter_y1_carry_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.296 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.296    maze_bot/counter_y1_carry__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.410 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.410    maze_bot/counter_y1_carry__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.638 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.338    21.976    maze_bot/prev_LocY_reg_reg[6]_0[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.313    22.289 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.417    22.706    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    22.830 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.503    23.334    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.124    23.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.524    23.982    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124    24.106 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577    24.682    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    25.415    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.208    25.602    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    25.078    maze_bot/prev_LocY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.078    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.323ns  (logic 2.333ns (43.829%)  route 2.990ns (56.171%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 19.359 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.899    19.359    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    19.877 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.630    20.508    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124    20.632 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.632    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.182 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.182    maze_bot/counter_y1_carry_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.296 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.296    maze_bot/counter_y1_carry__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.410 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.410    maze_bot/counter_y1_carry__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.638 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.338    21.976    maze_bot/prev_LocY_reg_reg[6]_0[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.313    22.289 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.417    22.706    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    22.830 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.503    23.334    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.124    23.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.524    23.982    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124    24.106 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577    24.682    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    25.415    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.208    25.602    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    25.078    maze_bot/prev_LocY_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.078    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.323ns  (logic 2.333ns (43.829%)  route 2.990ns (56.171%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 19.359 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.899    19.359    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    19.877 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.630    20.508    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124    20.632 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.632    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.182 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.182    maze_bot/counter_y1_carry_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.296 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.296    maze_bot/counter_y1_carry__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.410 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.410    maze_bot/counter_y1_carry__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.638 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.338    21.976    maze_bot/prev_LocY_reg_reg[6]_0[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.313    22.289 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.417    22.706    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    22.830 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.503    23.334    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.124    23.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.524    23.982    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124    24.106 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577    24.682    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    25.415    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.208    25.602    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    25.078    maze_bot/prev_LocY_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.078    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.323ns  (logic 2.333ns (43.829%)  route 2.990ns (56.171%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 19.359 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.899    19.359    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    19.877 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.630    20.508    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124    20.632 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.632    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.182 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.182    maze_bot/counter_y1_carry_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.296 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.296    maze_bot/counter_y1_carry__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.410 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.410    maze_bot/counter_y1_carry__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.638 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.338    21.976    maze_bot/prev_LocY_reg_reg[6]_0[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.313    22.289 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.417    22.706    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    22.830 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.503    23.334    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.124    23.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.524    23.982    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124    24.106 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577    24.682    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    25.415    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.208    25.602    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    25.078    maze_bot/prev_LocY_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.078    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.323ns  (logic 2.333ns (43.829%)  route 2.990ns (56.171%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 19.359 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.899    19.359    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    19.877 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.630    20.508    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124    20.632 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.632    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.182 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.182    maze_bot/counter_y1_carry_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.296 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.296    maze_bot/counter_y1_carry__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.410 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.410    maze_bot/counter_y1_carry__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.638 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.338    21.976    maze_bot/prev_LocY_reg_reg[6]_0[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.313    22.289 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.417    22.706    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    22.830 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.503    23.334    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.124    23.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.524    23.982    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124    24.106 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577    24.682    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    25.415    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.208    25.602    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    25.078    maze_bot/prev_LocY_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         25.078    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.323ns  (logic 2.333ns (43.829%)  route 2.990ns (56.171%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 19.359 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.899    19.359    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    19.877 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.630    20.508    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124    20.632 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.632    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.182 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.182    maze_bot/counter_y1_carry_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.296 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.296    maze_bot/counter_y1_carry__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.410 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.410    maze_bot/counter_y1_carry__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.638 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.338    21.976    maze_bot/prev_LocY_reg_reg[6]_0[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.313    22.289 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.417    22.706    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    22.830 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.503    23.334    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.124    23.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.524    23.982    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124    24.106 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577    24.682    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    25.415    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[7]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.208    25.602    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    25.078    maze_bot/prev_LocY_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         25.078    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.100ns  (logic 2.119ns (41.545%)  route 2.981ns (58.455%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.897    19.357    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.456    19.813 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=22, routed)          0.895    20.709    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[4]
    SLICE_X4Y6           LUT4 (Prop_lut4_I1_O)        0.124    20.833 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    20.833    maze_bot/S[0]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.231 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.231    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.345 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.345    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.459 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.459    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.687 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.462    22.148    maze_bot/CO[0]
    SLICE_X5Y10          LUT5 (Prop_lut5_I3_O)        0.313    22.461 f  maze_bot/prev_LocX_reg[7]_i_9/O
                         net (fo=1, routed)           0.399    22.861    maze_bot/prev_LocX_reg[7]_i_9_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I5_O)        0.124    22.985 r  maze_bot/prev_LocX_reg[7]_i_6/O
                         net (fo=2, routed)           0.166    23.151    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[2]
    SLICE_X7Y10          LUT5 (Prop_lut5_I4_O)        0.124    23.275 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.425    23.700    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg_reg[7]_1
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124    23.824 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.458    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    25.414    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.208    25.601    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    25.172    maze_bot/prev_LocX_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.172    
                         arrival time                         -24.458    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.100ns  (logic 2.119ns (41.545%)  route 2.981ns (58.455%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.897    19.357    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.456    19.813 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=22, routed)          0.895    20.709    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[4]
    SLICE_X4Y6           LUT4 (Prop_lut4_I1_O)        0.124    20.833 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    20.833    maze_bot/S[0]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.231 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.231    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.345 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.345    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.459 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.459    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.687 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.462    22.148    maze_bot/CO[0]
    SLICE_X5Y10          LUT5 (Prop_lut5_I3_O)        0.313    22.461 f  maze_bot/prev_LocX_reg[7]_i_9/O
                         net (fo=1, routed)           0.399    22.861    maze_bot/prev_LocX_reg[7]_i_9_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I5_O)        0.124    22.985 r  maze_bot/prev_LocX_reg[7]_i_6/O
                         net (fo=2, routed)           0.166    23.151    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[2]
    SLICE_X7Y10          LUT5 (Prop_lut5_I4_O)        0.124    23.275 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.425    23.700    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg_reg[7]_1
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124    23.824 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.458    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    25.414    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.208    25.601    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    25.172    maze_bot/prev_LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.172    
                         arrival time                         -24.458    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.100ns  (logic 2.119ns (41.545%)  route 2.981ns (58.455%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.897    19.357    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.456    19.813 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=22, routed)          0.895    20.709    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[4]
    SLICE_X4Y6           LUT4 (Prop_lut4_I1_O)        0.124    20.833 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    20.833    maze_bot/S[0]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.231 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.231    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.345 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.345    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.459 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.459    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.687 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.462    22.148    maze_bot/CO[0]
    SLICE_X5Y10          LUT5 (Prop_lut5_I3_O)        0.313    22.461 f  maze_bot/prev_LocX_reg[7]_i_9/O
                         net (fo=1, routed)           0.399    22.861    maze_bot/prev_LocX_reg[7]_i_9_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I5_O)        0.124    22.985 r  maze_bot/prev_LocX_reg[7]_i_6/O
                         net (fo=2, routed)           0.166    23.151    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[2]
    SLICE_X7Y10          LUT5 (Prop_lut5_I4_O)        0.124    23.275 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.425    23.700    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg_reg[7]_1
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124    23.824 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.458    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    25.414    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.208    25.601    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    25.172    maze_bot/prev_LocX_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.172    
                         arrival time                         -24.458    
  -------------------------------------------------------------------
                         slack                                  0.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.209ns (25.540%)  route 0.609ns (74.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.639    -0.525    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.361 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=3, routed)           0.609     0.249    maze_bot/IO_BotCtrl_reg[7]_2[1]
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.294 r  maze_bot/internal_ball_direction[1]_i_1/O
                         net (fo=1, routed)           0.000     0.294    maze_bot/internal_ball_direction[1]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.914    -0.759    maze_bot/clk_out2
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.208     0.005    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.121     0.126    maze_bot/internal_ball_direction_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.209ns (25.332%)  route 0.616ns (74.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.639    -0.525    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.361 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=3, routed)           0.616     0.255    maze_bot/IO_BotCtrl_reg[7]_2[0]
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.300 r  maze_bot/internal_ball_direction[0]_i_1/O
                         net (fo=1, routed)           0.000     0.300    maze_bot/internal_ball_direction[0]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.914    -0.759    maze_bot/clk_out2
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.208     0.005    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.120     0.125    maze_bot/internal_ball_direction_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.209ns (24.546%)  route 0.642ns (75.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.639    -0.525    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.361 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=3, routed)           0.642     0.282    maze_bot/IO_BotCtrl_reg[7]_2[2]
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.327 r  maze_bot/internal_ball_direction[2]_i_1/O
                         net (fo=1, routed)           0.000     0.327    maze_bot/internal_ball_direction[2]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.914    -0.759    maze_bot/clk_out2
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.208     0.005    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.121     0.126    maze_bot/internal_ball_direction_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.582%)  route 0.571ns (75.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.669    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=26, routed)          0.389     0.036    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X7Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.081 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.181     0.262    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X4Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X4Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[2]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.208     0.036    
    SLICE_X4Y9           FDRE (Hold_fdre_C_R)        -0.018     0.018    maze_bot/prev_LocX_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.582%)  route 0.571ns (75.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.669    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=26, routed)          0.389     0.036    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X7Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.081 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.181     0.262    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X4Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X4Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[3]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.208     0.036    
    SLICE_X4Y9           FDRE (Hold_fdre_C_R)        -0.018     0.018    maze_bot/prev_LocX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.457ns (49.452%)  route 0.467ns (50.548%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=22, routed)          0.261    -0.093    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I3_O)        0.049    -0.044 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    -0.044    maze_bot/IO_BotCtrl_reg[5][1]
    SLICE_X4Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     0.048 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.048    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     0.113 f  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.206     0.318    maze_bot/CO[0]
    SLICE_X6Y7           LUT6 (Prop_lut6_I2_O)        0.110     0.428 r  maze_bot/prev_LocX_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.428    maze_bot/prev_LocX_reg[6]_i_1_n_0
    SLICE_X6Y7           FDRE                                         r  maze_bot/prev_LocX_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X6Y7           FDRE                                         r  maze_bot/prev_LocX_reg_reg[6]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.208     0.036    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.120     0.156    maze_bot/prev_LocX_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/hitMazeWall_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.209ns (22.568%)  route 0.717ns (77.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.717     0.377    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/p_0_in
    SLICE_X4Y10          LUT6 (Prop_lut6_I5_O)        0.045     0.422 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/hitMazeWall_i_1/O
                         net (fo=1, routed)           0.000     0.422    maze_bot/hitMazeWall_reg_0
    SLICE_X4Y10          FDRE                                         r  maze_bot/hitMazeWall_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.944    -0.729    maze_bot/clk_out2
    SLICE_X4Y10          FDRE                                         r  maze_bot/hitMazeWall_reg/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.208     0.035    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.092     0.127    maze_bot/hitMazeWall_reg
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.728%)  route 0.632ns (77.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.669    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=26, routed)          0.389     0.036    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X7Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.081 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.243     0.324    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.208     0.036    
    SLICE_X7Y9           FDRE (Hold_fdre_C_R)        -0.018     0.018    maze_bot/prev_LocX_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.728%)  route 0.632ns (77.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.669    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=26, routed)          0.389     0.036    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X7Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.081 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.243     0.324    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.208     0.036    
    SLICE_X7Y9           FDRE (Hold_fdre_C_R)        -0.018     0.018    maze_bot/prev_LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.728%)  route 0.632ns (77.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.669    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=26, routed)          0.389     0.036    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X7Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.081 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.243     0.324    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.208     0.036    
    SLICE_X7Y9           FDRE (Hold_fdre_C_R)        -0.018     0.018    maze_bot/prev_LocX_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.305    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.643ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/icon_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.568ns  (logic 2.955ns (27.963%)  route 7.613ns (72.037%))
  Logic Levels:           12  (CARRY4=2 LUT3=4 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.896    -0.644    maze_bot/clk_out2
    SLICE_X6Y9           FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518    -0.126 f  maze_bot/LocX_reg_reg[4]/Q
                         net (fo=21, routed)          1.050     0.925    maze_bot/Q[4]
    SLICE_X6Y10          LUT6 (Prop_lut6_I3_O)        0.124     1.049 r  maze_bot/prev_LocX_reg[7]_i_7/O
                         net (fo=2, routed)           0.924     1.973    maze_bot/prev_LocX_reg[7]_i_7_n_0
    SLICE_X6Y6           LUT6 (Prop_lut6_I3_O)        0.124     2.097 r  maze_bot/i__carry_i_6/O
                         net (fo=50, routed)          1.091     3.187    maze_bot/icon_reg[1]_2
    SLICE_X2Y3           LUT3 (Prop_lut3_I2_O)        0.152     3.339 r  maze_bot/i__carry__0_i_9/O
                         net (fo=3, routed)           0.716     4.055    maze_bot/icon_reg[1]_3[2]
    SLICE_X1Y1           LUT3 (Prop_lut3_I0_O)        0.348     4.403 r  maze_bot/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.403    icon1/pixel_row_reg[7][3]
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.804 r  icon1/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.804    icon1/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.918 f  icon1/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.870     5.789    maze_bot/pixel_row_reg[9]_1[0]
    SLICE_X2Y3           LUT3 (Prop_lut3_I2_O)        0.124     5.913 f  maze_bot/icon[1]_i_42/O
                         net (fo=1, routed)           0.722     6.635    maze_bot/icon[1]_i_42_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I5_O)        0.124     6.759 f  maze_bot/icon[1]_i_23/O
                         net (fo=8, routed)           0.479     7.238    maze_bot/icon_reg[1]_0
    SLICE_X10Y2          LUT3 (Prop_lut3_I0_O)        0.117     7.355 r  maze_bot/icon[1]_i_10/O
                         net (fo=8, routed)           1.029     8.383    maze_bot/icon[1]_i_10_n_0
    SLICE_X15Y2          LUT4 (Prop_lut4_I0_O)        0.359     8.742 r  maze_bot/icon[1]_i_21/O
                         net (fo=1, routed)           0.433     9.176    maze_bot/icon[1]_i_21_n_0
    SLICE_X15Y2          LUT6 (Prop_lut6_I3_O)        0.326     9.502 r  maze_bot/icon[1]_i_6/O
                         net (fo=1, routed)           0.298     9.800    maze_bot/icon[1]_i_6_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I4_O)        0.124     9.924 r  maze_bot/icon[1]_i_1/O
                         net (fo=1, routed)           0.000     9.924    icon1/pixel_column_reg[1]
    SLICE_X12Y2          FDRE                                         r  icon1/icon_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.693    12.006    icon1/clk_out2
    SLICE_X12Y2          FDRE                                         r  icon1/icon_reg[1]/C
                         clock pessimism              0.568    12.574    
                         clock uncertainty           -0.084    12.490    
    SLICE_X12Y2          FDRE (Setup_fdre_C_D)        0.077    12.567    icon1/icon_reg[1]
  -------------------------------------------------------------------
                         required time                         12.567    
                         arrival time                          -9.924    
  -------------------------------------------------------------------
                         slack                                  2.643    

Slack (MET) :             3.022ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/icon_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.141ns  (logic 2.401ns (23.675%)  route 7.740ns (76.325%))
  Logic Levels:           11  (CARRY4=2 LUT3=3 LUT6=6)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 12.007 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.896    -0.644    maze_bot/clk_out2
    SLICE_X6Y9           FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518    -0.126 f  maze_bot/LocX_reg_reg[4]/Q
                         net (fo=21, routed)          1.050     0.925    maze_bot/Q[4]
    SLICE_X6Y10          LUT6 (Prop_lut6_I3_O)        0.124     1.049 r  maze_bot/prev_LocX_reg[7]_i_7/O
                         net (fo=2, routed)           0.924     1.973    maze_bot/prev_LocX_reg[7]_i_7_n_0
    SLICE_X6Y6           LUT6 (Prop_lut6_I3_O)        0.124     2.097 r  maze_bot/i__carry_i_6/O
                         net (fo=50, routed)          1.091     3.187    maze_bot/icon_reg[1]_2
    SLICE_X2Y3           LUT3 (Prop_lut3_I2_O)        0.152     3.339 r  maze_bot/i__carry__0_i_9/O
                         net (fo=3, routed)           0.716     4.055    maze_bot/icon_reg[1]_3[2]
    SLICE_X1Y1           LUT3 (Prop_lut3_I0_O)        0.348     4.403 r  maze_bot/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.403    icon1/pixel_row_reg[7][3]
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.804 r  icon1/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.804    icon1/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.918 f  icon1/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.870     5.789    maze_bot/pixel_row_reg[9]_1[0]
    SLICE_X2Y3           LUT3 (Prop_lut3_I2_O)        0.124     5.913 f  maze_bot/icon[1]_i_42/O
                         net (fo=1, routed)           0.722     6.635    maze_bot/icon[1]_i_42_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I5_O)        0.124     6.759 f  maze_bot/icon[1]_i_23/O
                         net (fo=8, routed)           0.489     7.248    maze_bot/icon_reg[1]_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I5_O)        0.124     7.372 r  maze_bot/icon[1]_i_12/O
                         net (fo=8, routed)           1.053     8.425    maze_bot/icon[1]_i_12_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I2_O)        0.124     8.549 r  maze_bot/icon[0]_i_2/O
                         net (fo=1, routed)           0.825     9.374    maze_bot/icon[0]_i_2_n_0
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.498 r  maze_bot/icon[0]_i_1/O
                         net (fo=1, routed)           0.000     9.498    icon1/pixel_column_reg[4]
    SLICE_X11Y2          FDRE                                         r  icon1/icon_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.694    12.007    icon1/clk_out2
    SLICE_X11Y2          FDRE                                         r  icon1/icon_reg[0]/C
                         clock pessimism              0.568    12.575    
                         clock uncertainty           -0.084    12.491    
    SLICE_X11Y2          FDRE (Setup_fdre_C_D)        0.029    12.520    icon1/icon_reg[0]
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  3.022    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 2.950ns (40.901%)  route 4.263ns (59.099%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.807     5.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634     6.535    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    12.081    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.084    12.565    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    12.136    maze_bot/prev_LocX_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.136    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 2.950ns (40.901%)  route 4.263ns (59.099%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.807     5.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634     6.535    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    12.081    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.084    12.565    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    12.136    maze_bot/prev_LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.136    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 2.950ns (40.901%)  route 4.263ns (59.099%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.807     5.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634     6.535    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    12.081    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.084    12.565    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    12.136    maze_bot/prev_LocX_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.136    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 2.950ns (40.901%)  route 4.263ns (59.099%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.807     5.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634     6.535    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    12.081    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.084    12.565    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    12.136    maze_bot/prev_LocX_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.136    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 2.950ns (40.901%)  route 4.263ns (59.099%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.807     5.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634     6.535    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    12.081    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[7]/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.084    12.565    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    12.136    maze_bot/prev_LocX_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.136    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 2.950ns (41.917%)  route 4.088ns (58.083%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 12.082 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.690     5.660    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X2Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.784 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577     6.361    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    12.082    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/C
                         clock pessimism              0.568    12.650    
                         clock uncertainty           -0.084    12.566    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    12.042    maze_bot/prev_LocY_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.042    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                  5.681    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 2.950ns (41.917%)  route 4.088ns (58.083%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 12.082 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.690     5.660    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X2Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.784 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577     6.361    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    12.082    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/C
                         clock pessimism              0.568    12.650    
                         clock uncertainty           -0.084    12.566    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    12.042    maze_bot/prev_LocY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.042    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                  5.681    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 2.950ns (41.917%)  route 4.088ns (58.083%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 12.082 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.690     5.660    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X2Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.784 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577     6.361    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    12.082    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/C
                         clock pessimism              0.568    12.650    
                         clock uncertainty           -0.084    12.566    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    12.042    maze_bot/prev_LocY_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.042    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                  5.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.125%)  route 0.134ns (41.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.668    -0.496    maze_bot/clk_out2
    SLICE_X4Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  maze_bot/prev_LocX_reg_reg[3]/Q
                         net (fo=1, routed)           0.134    -0.221    maze_bot/prev_LocX_reg[3]
    SLICE_X6Y9           LUT5 (Prop_lut5_I0_O)        0.045    -0.176 r  maze_bot/LocX_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    maze_bot/p_0_in__0__0[3]
    SLICE_X6Y9           FDRE                                         r  maze_bot/LocX_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X6Y9           FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.084    -0.396    
    SLICE_X6Y9           FDRE (Hold_fdre_C_D)         0.120    -0.276    maze_bot/LocX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocY_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocY_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.107%)  route 0.128ns (37.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.668    -0.496    maze_bot/clk_out2
    SLICE_X6Y7           FDRE                                         r  maze_bot/prev_LocY_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  maze_bot/prev_LocY_reg_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.204    maze_bot/prev_LocY_reg[6]
    SLICE_X6Y5           LUT5 (Prop_lut5_I0_O)        0.045    -0.159 r  maze_bot/LocY_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    maze_bot/p_0_in__1[6]
    SLICE_X6Y5           FDSE                                         r  maze_bot/LocY_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X6Y5           FDSE                                         r  maze_bot/LocY_reg_reg[6]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X6Y5           FDSE (Hold_fdse_C_D)         0.120    -0.275    maze_bot/LocY_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocX_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.226ns (66.486%)  route 0.114ns (33.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.668    -0.496    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.128    -0.368 r  maze_bot/prev_LocX_reg_reg[7]/Q
                         net (fo=1, routed)           0.114    -0.254    maze_bot/prev_LocX_reg[7]
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.098    -0.156 r  maze_bot/LocX_reg[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.156    maze_bot/p_0_in__0__0[7]
    SLICE_X6Y10          FDRE                                         r  maze_bot/LocX_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.944    -0.729    maze_bot/clk_out2
    SLICE_X6Y10          FDRE                                         r  maze_bot/LocX_reg_reg[7]/C
                         clock pessimism              0.249    -0.481    
                         clock uncertainty            0.084    -0.397    
    SLICE_X6Y10          FDRE (Hold_fdre_C_D)         0.120    -0.277    maze_bot/LocX_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.525%)  route 0.197ns (51.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.670    -0.494    dtg/CLK
    SLICE_X4Y0           FDRE                                         r  dtg/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  dtg/pixel_row_reg[0]/Q
                         net (fo=14, routed)          0.197    -0.155    dtg/Q[0]
    SLICE_X2Y1           LUT3 (Prop_lut3_I2_O)        0.045    -0.110 r  dtg/pixel_row[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    dtg/p_0_in__2[2]
    SLICE_X2Y1           FDRE                                         r  dtg/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.948    -0.725    dtg/CLK
    SLICE_X2Y1           FDRE                                         r  dtg/pixel_row_reg[2]/C
                         clock pessimism              0.272    -0.454    
                         clock uncertainty            0.084    -0.370    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.120    -0.250    dtg/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocY_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocY_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.171%)  route 0.127ns (37.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  maze_bot/prev_LocY_reg_reg[1]/Q
                         net (fo=1, routed)           0.127    -0.203    maze_bot/prev_LocY_reg[1]
    SLICE_X1Y9           LUT5 (Prop_lut5_I0_O)        0.045    -0.158 r  maze_bot/LocY_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    maze_bot/p_0_in__1[1]
    SLICE_X1Y9           FDRE                                         r  maze_bot/LocY_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X1Y9           FDRE                                         r  maze_bot/LocY_reg_reg[1]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.092    -0.303    maze_bot/LocY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.860%)  route 0.158ns (49.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.667    -0.497    maze_bot/clk_out2
    SLICE_X6Y10          FDRE                                         r  maze_bot/LocX_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  maze_bot/LocX_reg_reg[7]/Q
                         net (fo=13, routed)          0.158    -0.174    maze_bot/LocX_reg__0[7]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[7]/C
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.084    -0.396    
    SLICE_X7Y9           FDRE (Hold_fdre_C_D)         0.071    -0.325    maze_bot/prev_LocX_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.824%)  route 0.172ns (45.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.671    -0.493    dtg/CLK
    SLICE_X2Y2           FDRE                                         r  dtg/pixel_row_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  dtg/pixel_row_reg[7]/Q
                         net (fo=19, routed)          0.172    -0.156    dtg/Q[7]
    SLICE_X2Y1           LUT6 (Prop_lut6_I3_O)        0.045    -0.111 r  dtg/pixel_row[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    dtg/p_0_in__2[10]
    SLICE_X2Y1           FDRE                                         r  dtg/pixel_row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.948    -0.725    dtg/CLK
    SLICE_X2Y1           FDRE                                         r  dtg/pixel_row_reg[10]/C
                         clock pessimism              0.249    -0.477    
                         clock uncertainty            0.084    -0.393    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.121    -0.272    dtg/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.407%)  route 0.313ns (65.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.667    -0.497    maze_bot/clk_out2
    SLICE_X6Y11          FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  maze_bot/LocX_reg_reg[0]/Q
                         net (fo=19, routed)          0.313    -0.020    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y2          RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.953    -0.720    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.272    -0.448    
                         clock uncertainty            0.084    -0.364    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.181    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dtg/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_column_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.601%)  route 0.167ns (44.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.642    -0.522    dtg/CLK
    SLICE_X10Y2          FDRE                                         r  dtg/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  dtg/pixel_column_reg[2]/Q
                         net (fo=13, routed)          0.167    -0.191    dtg/pixel_column_reg[10]_0[2]
    SLICE_X9Y2           LUT6 (Prop_lut6_I2_O)        0.045    -0.146 r  dtg/pixel_column[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    dtg/pixel_column[4]_i_1_n_0
    SLICE_X9Y2           FDRE                                         r  dtg/pixel_column_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.917    -0.756    dtg/CLK
    SLICE_X9Y2           FDRE                                         r  dtg/pixel_column_reg[4]/C
                         clock pessimism              0.272    -0.485    
                         clock uncertainty            0.084    -0.401    
    SLICE_X9Y2           FDRE (Hold_fdre_C_D)         0.092    -0.309    dtg/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 maze_bot/counter_y_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.668    -0.496    maze_bot/clk_out2
    SLICE_X5Y7           FDRE                                         r  maze_bot/counter_y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  maze_bot/counter_y_reg[23]/Q
                         net (fo=3, routed)           0.118    -0.237    maze_bot/counter_y_reg[23]_0[12]
    SLICE_X5Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.129 r  maze_bot/counter_y_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.129    maze_bot/counter_y_reg[20]_i_1_n_4
    SLICE_X5Y7           FDRE                                         r  maze_bot/counter_y_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X5Y7           FDRE                                         r  maze_bot/counter_y_reg[23]/C
                         clock pessimism              0.233    -0.496    
                         clock uncertainty            0.084    -0.412    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.105    -0.307    maze_bot/counter_y_reg[23]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.178    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :           59  Failing Endpoints,  Worst Slack       -1.843ns,  Total Violation     -107.475ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.843ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.686ns  (logic 0.580ns (34.400%)  route 1.106ns (65.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.686  4740.966    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X18Y1          FDSE (Setup_fdse_C_S)       -0.429  4739.122    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4740.965    
  -------------------------------------------------------------------
                         slack                                 -1.843    

Slack (VIOLATED) :        -1.843ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.686ns  (logic 0.580ns (34.400%)  route 1.106ns (65.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.686  4740.966    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X18Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4740.965    
  -------------------------------------------------------------------
                         slack                                 -1.843    

Slack (VIOLATED) :        -1.843ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.686ns  (logic 0.580ns (34.400%)  route 1.106ns (65.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.686  4740.966    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X18Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4740.965    
  -------------------------------------------------------------------
                         slack                                 -1.843    

Slack (VIOLATED) :        -1.843ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.686ns  (logic 0.580ns (34.400%)  route 1.106ns (65.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.686  4740.966    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X18Y1          FDSE (Setup_fdse_C_S)       -0.429  4739.122    mhp_axd1362/SPI_driver/accel_data_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4740.965    
  -------------------------------------------------------------------
                         slack                                 -1.843    

Slack (VIOLATED) :        -1.843ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.686ns  (logic 0.580ns (34.400%)  route 1.106ns (65.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.686  4740.966    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[1]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X18Y1          FDSE (Setup_fdse_C_S)       -0.429  4739.122    mhp_axd1362/SPI_driver/counter_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4740.965    
  -------------------------------------------------------------------
                         slack                                 -1.843    

Slack (VIOLATED) :        -1.843ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/rw_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.686ns  (logic 0.580ns (34.400%)  route 1.106ns (65.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.686  4740.966    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X18Y1          FDSE (Setup_fdse_C_S)       -0.429  4739.122    mhp_axd1362/SPI_driver/rw_reg
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4740.965    
  -------------------------------------------------------------------
                         slack                                 -1.843    

Slack (VIOLATED) :        -1.842ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.685ns  (logic 0.580ns (34.422%)  route 1.105ns (65.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.685  4740.964    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X19Y2          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4740.964    
  -------------------------------------------------------------------
                         slack                                 -1.842    

Slack (VIOLATED) :        -1.842ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.685ns  (logic 0.580ns (34.422%)  route 1.105ns (65.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.685  4740.964    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X19Y2          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4740.964    
  -------------------------------------------------------------------
                         slack                                 -1.842    

Slack (VIOLATED) :        -1.842ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.685ns  (logic 0.580ns (34.422%)  route 1.105ns (65.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.685  4740.964    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X19Y2          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4740.964    
  -------------------------------------------------------------------
                         slack                                 -1.842    

Slack (VIOLATED) :        -1.842ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.685ns  (logic 0.580ns (34.422%)  route 1.105ns (65.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.685  4740.964    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X19Y2          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4740.964    
  -------------------------------------------------------------------
                         slack                                 -1.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.405%)  route 0.388ns (67.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.152    -0.229    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.236     0.051    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X20Y1          FDRE (Hold_fdre_C_R)        -0.018     0.036    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.405%)  route 0.388ns (67.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.152    -0.229    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.236     0.051    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X20Y1          FDRE (Hold_fdre_C_R)        -0.018     0.036    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.405%)  route 0.388ns (67.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.152    -0.229    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.236     0.051    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X20Y1          FDRE (Hold_fdre_C_R)        -0.018     0.036    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.405%)  route 0.388ns (67.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.152    -0.229    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.236     0.051    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X20Y1          FDRE (Hold_fdre_C_R)        -0.018     0.036    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.538%)  route 0.404ns (68.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.189    -0.193    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.215     0.067    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.916    -0.757    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.254     0.053    
    SLICE_X23Y3          FDRE (Hold_fdre_C_R)        -0.018     0.035    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.538%)  route 0.404ns (68.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.189    -0.193    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.215     0.067    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.916    -0.757    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.254     0.053    
    SLICE_X23Y3          FDRE (Hold_fdre_C_R)        -0.018     0.035    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.538%)  route 0.404ns (68.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.189    -0.193    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.215     0.067    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.916    -0.757    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.254     0.053    
    SLICE_X23Y3          FDRE (Hold_fdre_C_R)        -0.018     0.035    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.538%)  route 0.404ns (68.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.189    -0.193    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.215     0.067    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.916    -0.757    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.254     0.053    
    SLICE_X23Y3          FDRE (Hold_fdre_C_R)        -0.018     0.035    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.538%)  route 0.404ns (68.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.189    -0.193    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.215     0.067    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.916    -0.757    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.254     0.053    
    SLICE_X23Y3          FDRE (Hold_fdre_C_R)        -0.018     0.035    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.538%)  route 0.404ns (68.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.189    -0.193    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.215     0.067    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.916    -0.757    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.254     0.053    
    SLICE_X23Y3          FDRE (Hold_fdre_C_R)        -0.018     0.035    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.032    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :           59  Failing Endpoints,  Worst Slack       -1.843ns,  Total Violation     -107.475ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.843ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.686ns  (logic 0.580ns (34.400%)  route 1.106ns (65.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.686  4740.966    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X18Y1          FDSE (Setup_fdse_C_S)       -0.429  4739.122    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4740.965    
  -------------------------------------------------------------------
                         slack                                 -1.843    

Slack (VIOLATED) :        -1.843ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.686ns  (logic 0.580ns (34.400%)  route 1.106ns (65.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.686  4740.966    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X18Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4740.965    
  -------------------------------------------------------------------
                         slack                                 -1.843    

Slack (VIOLATED) :        -1.843ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.686ns  (logic 0.580ns (34.400%)  route 1.106ns (65.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.686  4740.966    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X18Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4740.965    
  -------------------------------------------------------------------
                         slack                                 -1.843    

Slack (VIOLATED) :        -1.843ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.686ns  (logic 0.580ns (34.400%)  route 1.106ns (65.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.686  4740.966    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X18Y1          FDSE (Setup_fdse_C_S)       -0.429  4739.122    mhp_axd1362/SPI_driver/accel_data_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4740.965    
  -------------------------------------------------------------------
                         slack                                 -1.843    

Slack (VIOLATED) :        -1.843ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.686ns  (logic 0.580ns (34.400%)  route 1.106ns (65.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.686  4740.966    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[1]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X18Y1          FDSE (Setup_fdse_C_S)       -0.429  4739.122    mhp_axd1362/SPI_driver/counter_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4740.965    
  -------------------------------------------------------------------
                         slack                                 -1.843    

Slack (VIOLATED) :        -1.843ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/rw_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.686ns  (logic 0.580ns (34.400%)  route 1.106ns (65.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.686  4740.966    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X18Y1          FDSE (Setup_fdse_C_S)       -0.429  4739.122    mhp_axd1362/SPI_driver/rw_reg
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4740.965    
  -------------------------------------------------------------------
                         slack                                 -1.843    

Slack (VIOLATED) :        -1.842ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.685ns  (logic 0.580ns (34.422%)  route 1.105ns (65.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.685  4740.964    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X19Y2          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4740.964    
  -------------------------------------------------------------------
                         slack                                 -1.842    

Slack (VIOLATED) :        -1.842ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.685ns  (logic 0.580ns (34.422%)  route 1.105ns (65.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.685  4740.964    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X19Y2          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4740.964    
  -------------------------------------------------------------------
                         slack                                 -1.842    

Slack (VIOLATED) :        -1.842ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.685ns  (logic 0.580ns (34.422%)  route 1.105ns (65.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.685  4740.964    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X19Y2          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4740.964    
  -------------------------------------------------------------------
                         slack                                 -1.842    

Slack (VIOLATED) :        -1.842ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.685ns  (logic 0.580ns (34.422%)  route 1.105ns (65.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.685  4740.964    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X19Y2          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4740.964    
  -------------------------------------------------------------------
                         slack                                 -1.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.405%)  route 0.388ns (67.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.152    -0.229    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.236     0.051    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X20Y1          FDRE (Hold_fdre_C_R)        -0.018     0.036    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.405%)  route 0.388ns (67.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.152    -0.229    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.236     0.051    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X20Y1          FDRE (Hold_fdre_C_R)        -0.018     0.036    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.405%)  route 0.388ns (67.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.152    -0.229    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.236     0.051    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X20Y1          FDRE (Hold_fdre_C_R)        -0.018     0.036    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.405%)  route 0.388ns (67.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.152    -0.229    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.236     0.051    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X20Y1          FDRE (Hold_fdre_C_R)        -0.018     0.036    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.538%)  route 0.404ns (68.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.189    -0.193    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.215     0.067    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.916    -0.757    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.254     0.053    
    SLICE_X23Y3          FDRE (Hold_fdre_C_R)        -0.018     0.035    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.538%)  route 0.404ns (68.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.189    -0.193    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.215     0.067    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.916    -0.757    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.254     0.053    
    SLICE_X23Y3          FDRE (Hold_fdre_C_R)        -0.018     0.035    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.538%)  route 0.404ns (68.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.189    -0.193    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.215     0.067    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.916    -0.757    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.254     0.053    
    SLICE_X23Y3          FDRE (Hold_fdre_C_R)        -0.018     0.035    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.538%)  route 0.404ns (68.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.189    -0.193    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.215     0.067    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.916    -0.757    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.254     0.053    
    SLICE_X23Y3          FDRE (Hold_fdre_C_R)        -0.018     0.035    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.538%)  route 0.404ns (68.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.189    -0.193    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.215     0.067    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.916    -0.757    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.254     0.053    
    SLICE_X23Y3          FDRE (Hold_fdre_C_R)        -0.018     0.035    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.538%)  route 0.404ns (68.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.189    -0.193    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.215     0.067    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.916    -0.757    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.254     0.053    
    SLICE_X23Y3          FDRE (Hold_fdre_C_R)        -0.018     0.035    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.032    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       90.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.577ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0 fall@94.815ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.828ns (20.231%)  route 3.265ns (79.769%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 93.484 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820    -0.720    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDSE (Prop_fdse_C_Q)         0.456    -0.264 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=25, routed)          1.344     1.080    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X18Y3          LUT3 (Prop_lut3_I0_O)        0.124     1.204 r  mhp_axd1362/SPI_driver/roundDone_i_2/O
                         net (fo=3, routed)           0.821     2.025    mhp_axd1362/SPI_driver/roundDone_i_2_n_0
    SLICE_X15Y3          LUT6 (Prop_lut6_I2_O)        0.124     2.149 r  mhp_axd1362/SPI_driver/MOSI_i_5/O
                         net (fo=1, routed)           1.100     3.249    mhp_axd1362/SPI_driver/MOSI_i_5_n_0
    SLICE_X21Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.373 r  mhp_axd1362/SPI_driver/MOSI_i_2/O
                         net (fo=1, routed)           0.000     3.373    mhp_axd1362/SPI_driver/MOSI_i_2_n_0
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690    93.484    mhp_axd1362/SPI_driver/CLK
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.568    94.052    
                         clock uncertainty           -0.134    93.918    
    SLICE_X21Y1          FDRE (Setup_fdre_C_D)        0.032    93.950    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.950    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                 90.577    

Slack (MET) :             91.839ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0 fall@94.815ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.580ns (22.176%)  route 2.035ns (77.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 93.484 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819    -0.721    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.456    -0.265 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=26, routed)          1.513     1.248    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X16Y3          LUT3 (Prop_lut3_I2_O)        0.124     1.372 r  mhp_axd1362/SPI_driver/MOSI_i_1/O
                         net (fo=1, routed)           0.523     1.895    mhp_axd1362/SPI_driver/MOSI_i_1_n_0
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690    93.484    mhp_axd1362/SPI_driver/CLK
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.585    94.069    
                         clock uncertainty           -0.134    93.935    
    SLICE_X21Y1          FDRE (Setup_fdre_C_CE)      -0.202    93.733    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.733    
                         arrival time                          -1.895    
  -------------------------------------------------------------------
                         slack                                 91.839    

Slack (MET) :             185.680ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.732ns (20.894%)  route 2.771ns (79.106%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820    -0.720    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDSE (Prop_fdse_C_Q)         0.456    -0.264 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=25, routed)          1.341     1.077    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X18Y3          LUT4 (Prop_lut4_I0_O)        0.124     1.201 r  mhp_axd1362/SPI_driver/accel_data[7]_i_3/O
                         net (fo=4, routed)           0.815     2.017    mhp_axd1362/SPI_driver/accel_data[7]_i_3_n_0
    SLICE_X19Y3          LUT5 (Prop_lut5_I3_O)        0.152     2.169 r  mhp_axd1362/SPI_driver/accel_data[7]_i_2/O
                         net (fo=1, routed)           0.615     2.784    mhp_axd1362/SPI_driver/accel_data[7]_i_2_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.689   188.298    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.568   188.866    
                         clock uncertainty           -0.134   188.732    
    SLICE_X23Y3          FDRE (Setup_fdre_C_D)       -0.269   188.463    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                        188.463    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                185.680    

Slack (MET) :             185.951ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.839ns (24.135%)  route 2.637ns (75.865%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819    -0.721    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.419    -0.302 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.754     1.452    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.296     1.748 r  mhp_axd1362/SPI_driver/accel_data[3]_i_2/O
                         net (fo=3, routed)           0.315     2.063    mhp_axd1362/SPI_driver/accel_data[3]_i_2_n_0
    SLICE_X22Y3          LUT5 (Prop_lut5_I3_O)        0.124     2.187 r  mhp_axd1362/SPI_driver/accel_data[2]_i_1/O
                         net (fo=1, routed)           0.568     2.756    mhp_axd1362/SPI_driver/accel_data[2]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.689   188.298    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.585   188.883    
                         clock uncertainty           -0.134   188.749    
    SLICE_X23Y3          FDRE (Setup_fdre_C_D)       -0.043   188.706    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                        188.706    
                         arrival time                          -2.756    
  -------------------------------------------------------------------
                         slack                                185.951    

Slack (MET) :             185.977ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 0.864ns (26.946%)  route 2.342ns (73.054%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 188.299 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820    -0.720    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDSE (Prop_fdse_C_Q)         0.419    -0.301 f  mhp_axd1362/SPI_driver/counter_reg[1]/Q
                         net (fo=18, routed)          1.015     0.714    mhp_axd1362/SPI_driver/counter_reg_n_0_[1]
    SLICE_X19Y3          LUT2 (Prop_lut2_I0_O)        0.296     1.010 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[0]_i_2/O
                         net (fo=2, routed)           0.987     1.997    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[0]_i_2_n_0
    SLICE_X20Y0          LUT5 (Prop_lut5_I1_O)        0.149     2.146 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[0]_i_1/O
                         net (fo=1, routed)           0.340     2.487    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[0]_i_1_n_0
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690   188.299    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                         clock pessimism              0.568   188.867    
                         clock uncertainty           -0.134   188.733    
    SLICE_X22Y1          FDSE (Setup_fdse_C_D)       -0.270   188.463    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]
  -------------------------------------------------------------------
                         required time                        188.463    
                         arrival time                          -2.487    
  -------------------------------------------------------------------
                         slack                                185.977    

Slack (MET) :             185.997ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.715ns (23.493%)  route 2.328ns (76.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819    -0.721    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.419    -0.302 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.716     1.415    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X20Y3          LUT4 (Prop_lut4_I1_O)        0.296     1.711 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.612     2.323    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.689   188.298    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.585   188.883    
                         clock uncertainty           -0.134   188.749    
    SLICE_X23Y3          FDRE (Setup_fdre_C_R)       -0.429   188.320    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                        188.320    
                         arrival time                          -2.323    
  -------------------------------------------------------------------
                         slack                                185.997    

Slack (MET) :             185.997ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.715ns (23.493%)  route 2.328ns (76.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819    -0.721    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.419    -0.302 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.716     1.415    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X20Y3          LUT4 (Prop_lut4_I1_O)        0.296     1.711 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.612     2.323    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.689   188.298    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.585   188.883    
                         clock uncertainty           -0.134   188.749    
    SLICE_X23Y3          FDRE (Setup_fdre_C_R)       -0.429   188.320    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                        188.320    
                         arrival time                          -2.323    
  -------------------------------------------------------------------
                         slack                                185.997    

Slack (MET) :             185.997ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.715ns (23.493%)  route 2.328ns (76.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819    -0.721    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.419    -0.302 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.716     1.415    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X20Y3          LUT4 (Prop_lut4_I1_O)        0.296     1.711 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.612     2.323    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.689   188.298    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.585   188.883    
                         clock uncertainty           -0.134   188.749    
    SLICE_X23Y3          FDRE (Setup_fdre_C_R)       -0.429   188.320    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                        188.320    
                         arrival time                          -2.323    
  -------------------------------------------------------------------
                         slack                                185.997    

Slack (MET) :             185.997ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.715ns (23.493%)  route 2.328ns (76.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819    -0.721    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.419    -0.302 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.716     1.415    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X20Y3          LUT4 (Prop_lut4_I1_O)        0.296     1.711 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.612     2.323    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.689   188.298    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.585   188.883    
                         clock uncertainty           -0.134   188.749    
    SLICE_X23Y3          FDRE (Setup_fdre_C_R)       -0.429   188.320    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                        188.320    
                         arrival time                          -2.323    
  -------------------------------------------------------------------
                         slack                                185.997    

Slack (MET) :             185.997ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.715ns (23.493%)  route 2.328ns (76.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819    -0.721    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.419    -0.302 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.716     1.415    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X20Y3          LUT4 (Prop_lut4_I1_O)        0.296     1.711 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.612     2.323    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.689   188.298    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.585   188.883    
                         clock uncertainty           -0.134   188.749    
    SLICE_X23Y3          FDRE (Setup_fdre_C_R)       -0.429   188.320    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                        188.320    
                         arrival time                          -2.323    
  -------------------------------------------------------------------
                         slack                                185.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.591%)  route 0.168ns (54.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDSE (Prop_fdse_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.168    -0.213    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
                         clock pessimism              0.250    -0.507    
                         clock uncertainty            0.134    -0.373    
    SLICE_X19Y2          FDRE (Hold_fdre_C_D)         0.070    -0.303    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.206%)  route 0.138ns (51.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.640    -0.524    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y3          FDRE (Prop_fdre_C_Q)         0.128    -0.396 r  mhp_axd1362/SPI_driver/accel_data_reg[3]/Q
                         net (fo=8, routed)           0.138    -0.258    mhp_axd1362/SPI_driver/accel_data[3]
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
                         clock pessimism              0.250    -0.507    
                         clock uncertainty            0.134    -0.373    
    SLICE_X23Y2          FDRE (Hold_fdre_C_D)         0.018    -0.355    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.212%)  route 0.145ns (43.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=26, routed)          0.145    -0.237    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X22Y1          LUT6 (Prop_lut6_I3_O)        0.045    -0.192 r  mhp_axd1362/SPI_driver/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    mhp_axd1362/SPI_driver/counter[2]_i_1_n_0
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[2]/C
                         clock pessimism              0.234    -0.523    
                         clock uncertainty            0.134    -0.389    
    SLICE_X22Y1          FDSE (Hold_fdse_C_D)         0.091    -0.298    mhp_axd1362/SPI_driver/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.226ns (67.163%)  route 0.110ns (32.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.128    -0.395 r  mhp_axd1362/SPI_driver/counter_reg[0]/Q
                         net (fo=19, routed)          0.110    -0.284    mhp_axd1362/SPI_driver/counter_reg_n_0_[0]
    SLICE_X22Y1          LUT6 (Prop_lut6_I3_O)        0.098    -0.186 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_1_n_0
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                         clock pessimism              0.234    -0.523    
                         clock uncertainty            0.134    -0.389    
    SLICE_X22Y1          FDSE (Hold_fdse_C_D)         0.092    -0.297    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.345%)  route 0.217ns (60.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDSE (Prop_fdse_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.217    -0.164    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/C
                         clock pessimism              0.272    -0.485    
                         clock uncertainty            0.134    -0.351    
    SLICE_X20Y1          FDRE (Hold_fdre_C_D)         0.071    -0.280    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.529%)  route 0.183ns (56.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.640    -0.524    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mhp_axd1362/SPI_driver/accel_data_reg[0]/Q
                         net (fo=8, routed)           0.183    -0.200    mhp_axd1362/SPI_driver/accel_data[0]
    SLICE_X23Y1          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y1          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
                         clock pessimism              0.250    -0.507    
                         clock uncertainty            0.134    -0.373    
    SLICE_X23Y1          FDRE (Hold_fdre_C_D)         0.046    -0.327    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.408%)  route 0.191ns (57.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.640    -0.524    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mhp_axd1362/SPI_driver/accel_data_reg[6]/Q
                         net (fo=5, routed)           0.191    -0.191    mhp_axd1362/SPI_driver/accel_data[6]
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/C
                         clock pessimism              0.250    -0.507    
                         clock uncertainty            0.134    -0.373    
    SLICE_X23Y2          FDRE (Hold_fdre_C_D)         0.047    -0.326    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.612%)  route 0.215ns (60.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDSE (Prop_fdse_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.215    -0.167    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X23Y1          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y1          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                         clock pessimism              0.272    -0.485    
                         clock uncertainty            0.134    -0.351    
    SLICE_X23Y1          FDRE (Hold_fdre_C_D)         0.047    -0.304    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.408%)  route 0.246ns (63.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.640    -0.524    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mhp_axd1362/SPI_driver/accel_data_reg[0]/Q
                         net (fo=8, routed)           0.246    -0.136    mhp_axd1362/SPI_driver/accel_data[0]
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
                         clock pessimism              0.272    -0.485    
                         clock uncertainty            0.134    -0.351    
    SLICE_X19Y1          FDRE (Hold_fdre_C_D)         0.075    -0.276    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.183ns (47.879%)  route 0.199ns (52.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/Q
                         net (fo=13, routed)          0.199    -0.182    mhp_axd1362/SPI_driver/address__0[1]
    SLICE_X18Y1          LUT4 (Prop_lut4_I2_O)        0.042    -0.140 r  mhp_axd1362/SPI_driver/FSM_sequential_address[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    mhp_axd1362/SPI_driver/FSM_sequential_address[0]_i_1_n_0
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
                         clock pessimism              0.234    -0.523    
                         clock uncertainty            0.134    -0.389    
    SLICE_X18Y1          FDRE (Hold_fdre_C_D)         0.107    -0.282    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.862ns  (logic 4.346ns (23.041%)  route 14.516ns (76.959%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.604    13.950    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    14.100 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__162/O
                         net (fo=1, routed)           0.408    14.508    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X55Y31         LUT6 (Prop_lut6_I5_O)        0.332    14.840 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.841    15.681    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124    15.805 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.603    16.408    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X50Y29         LUT4 (Prop_lut4_I3_O)        0.124    16.532 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__8/O
                         net (fo=2, routed)           1.576    18.109    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.198    
                         clock uncertainty           -0.090    19.108    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.576    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.576    
                         arrival time                         -18.109    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.675ns  (logic 4.346ns (23.272%)  route 14.329ns (76.728%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.604    13.950    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    14.100 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__162/O
                         net (fo=1, routed)           0.408    14.508    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X55Y31         LUT6 (Prop_lut6_I5_O)        0.332    14.840 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.841    15.681    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124    15.805 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.603    16.408    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X50Y29         LUT4 (Prop_lut4_I3_O)        0.124    16.532 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__8/O
                         net (fo=2, routed)           1.389    17.921    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.198    
                         clock uncertainty           -0.090    19.108    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.576    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.576    
                         arrival time                         -17.921    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.532ns  (logic 3.988ns (21.519%)  route 14.544ns (78.481%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.606    13.952    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT4 (Prop_lut4_I0_O)        0.124    14.076 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.896    14.972    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X62Y29         LUT5 (Prop_lut5_I2_O)        0.124    15.096 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_26__1/O
                         net (fo=1, routed)           0.591    15.688    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[5]_2
    SLICE_X62Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.812 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_4__5/O
                         net (fo=8, routed)           1.967    17.779    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[6][5]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.198    
                         clock uncertainty           -0.090    19.108    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.542    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.542    
                         arrival time                         -17.779    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.594ns  (logic 4.346ns (23.373%)  route 14.248ns (76.627%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.604    13.950    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    14.100 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__162/O
                         net (fo=1, routed)           0.408    14.508    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X55Y31         LUT6 (Prop_lut6_I5_O)        0.332    14.840 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.841    15.681    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124    15.805 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.809    16.614    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y29         LUT4 (Prop_lut4_I3_O)        0.124    16.738 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__13/O
                         net (fo=2, routed)           1.103    17.841    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.090    19.166    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.634    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -17.841    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.436ns  (logic 4.346ns (23.573%)  route 14.090ns (76.427%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.604    13.950    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    14.100 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__162/O
                         net (fo=1, routed)           0.408    14.508    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X55Y31         LUT6 (Prop_lut6_I5_O)        0.332    14.840 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.841    15.681    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124    15.805 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.809    16.614    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y29         LUT4 (Prop_lut4_I3_O)        0.124    16.738 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.944    17.682    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.090    19.166    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.634    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -17.682    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.419ns  (logic 4.346ns (23.595%)  route 14.073ns (76.405%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.604    13.950    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    14.100 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__162/O
                         net (fo=1, routed)           0.408    14.508    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X55Y31         LUT6 (Prop_lut6_I5_O)        0.332    14.840 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.841    15.681    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124    15.805 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.833    16.638    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X54Y20         LUT4 (Prop_lut4_I3_O)        0.124    16.762 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.903    17.665    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.090    19.161    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -17.665    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.280ns  (logic 4.015ns (21.964%)  route 14.265ns (78.036%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=5 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.808    -0.732    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X37Y35         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.419    -0.313 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.035     0.722    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X32Y33         LUT6 (Prop_lut6_I2_O)        0.296     1.018 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[24]_i_3/O
                         net (fo=1, routed)           0.560     1.578    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[24]_i_3_n_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.702 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[24]_i_2/O
                         net (fo=2, routed)           0.486     2.188    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[0]
    SLICE_X31Y34         LUT5 (Prop_lut5_I1_O)        0.124     2.312 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[24]_i_1__7/O
                         net (fo=8, routed)           0.353     2.665    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_12
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.124     2.789 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[24]_i_2/O
                         net (fo=4, routed)           0.742     3.531    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/edp_stdata_iap_m[24]
    SLICE_X27Y32         LUT4 (Prop_lut4_I0_O)        0.124     3.655 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[24]_i_1__27/O
                         net (fo=2, routed)           0.811     4.466    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[10]
    SLICE_X27Y31         LUT6 (Prop_lut6_I1_O)        0.124     4.590 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_21__1/O
                         net (fo=1, routed)           0.466     5.056    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[24]
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.180 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_10__7/O
                         net (fo=1, routed)           0.544     5.724    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[25]
    SLICE_X31Y32         LUT6 (Prop_lut6_I3_O)        0.124     5.848 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__10/O
                         net (fo=3, routed)           0.729     6.577    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X36Y32         LUT4 (Prop_lut4_I3_O)        0.150     6.727 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_5__28/O
                         net (fo=2, routed)           0.508     7.235    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_5__28_n_0
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.361     7.596 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__73/O
                         net (fo=2, routed)           0.605     8.201    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X43Y33         LUT6 (Prop_lut6_I5_O)        0.327     8.528 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16__1/O
                         net (fo=6, routed)           0.337     8.864    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.124     8.988 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8__0/O
                         net (fo=3, routed)           0.350     9.338    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_12
    SLICE_X43Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.462 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.307     9.769    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_56
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.893 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__4/O
                         net (fo=38, routed)          0.502    10.395    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124    10.519 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__8/O
                         net (fo=3, routed)           0.446    10.965    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X42Y35         LUT4 (Prop_lut4_I2_O)        0.124    11.089 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__211/O
                         net (fo=202, routed)         0.557    11.646    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_3
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.770 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.793    12.563    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y31         LUT6 (Prop_lut6_I2_O)        0.124    12.687 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__11/O
                         net (fo=2, routed)           0.315    13.002    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y31         LUT4 (Prop_lut4_I0_O)        0.124    13.126 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.855    13.982    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X50Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.106 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[8]_i_1/O
                         net (fo=2, routed)           1.022    15.128    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][7]
    SLICE_X60Y23         LUT4 (Prop_lut4_I0_O)        0.150    15.278 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29/O
                         net (fo=1, routed)           0.576    15.854    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.328    16.182 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_2__0/O
                         net (fo=12, routed)          1.366    17.548    mfp_sys/top/cpu/icache/dataram/ram__data_inst4/ADDRARDADDR[7]
    RAMB18_X2Y4          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.764    18.744    mfp_sys/top/cpu/icache/dataram/ram__data_inst4/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.240    
                         clock uncertainty           -0.090    19.150    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    18.584    mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -17.548    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.313ns  (logic 4.346ns (23.732%)  route 13.967ns (76.268%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.604    13.950    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    14.100 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__162/O
                         net (fo=1, routed)           0.408    14.508    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X55Y31         LUT6 (Prop_lut6_I5_O)        0.332    14.840 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.841    15.681    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124    15.805 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.833    16.638    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X54Y20         LUT4 (Prop_lut4_I3_O)        0.124    16.762 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.797    17.559    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.090    19.161    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -17.559    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.154ns  (logic 4.015ns (22.117%)  route 14.139ns (77.883%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=5 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 18.737 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.808    -0.732    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X37Y35         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.419    -0.313 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=16, routed)          1.035     0.722    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][2]
    SLICE_X32Y33         LUT6 (Prop_lut6_I2_O)        0.296     1.018 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[24]_i_3/O
                         net (fo=1, routed)           0.560     1.578    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[24]_i_3_n_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.702 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[24]_i_2/O
                         net (fo=2, routed)           0.486     2.188    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[0]
    SLICE_X31Y34         LUT5 (Prop_lut5_I1_O)        0.124     2.312 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[24]_i_1__7/O
                         net (fo=8, routed)           0.353     2.665    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_12
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.124     2.789 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[24]_i_2/O
                         net (fo=4, routed)           0.742     3.531    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/edp_stdata_iap_m[24]
    SLICE_X27Y32         LUT4 (Prop_lut4_I0_O)        0.124     3.655 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[24]_i_1__27/O
                         net (fo=2, routed)           0.811     4.466    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_0[10]
    SLICE_X27Y31         LUT6 (Prop_lut6_I1_O)        0.124     4.590 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_21__1/O
                         net (fo=1, routed)           0.466     5.056    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[24]
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.180 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_10__7/O
                         net (fo=1, routed)           0.544     5.724    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[25]
    SLICE_X31Y32         LUT6 (Prop_lut6_I3_O)        0.124     5.848 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__10/O
                         net (fo=3, routed)           0.729     6.577    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X36Y32         LUT4 (Prop_lut4_I3_O)        0.150     6.727 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_5__28/O
                         net (fo=2, routed)           0.508     7.235    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_5__28_n_0
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.361     7.596 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__73/O
                         net (fo=2, routed)           0.605     8.201    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X43Y33         LUT6 (Prop_lut6_I5_O)        0.327     8.528 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16__1/O
                         net (fo=6, routed)           0.337     8.864    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.124     8.988 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8__0/O
                         net (fo=3, routed)           0.350     9.338    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_12
    SLICE_X43Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.462 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.307     9.769    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_56
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.893 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__4/O
                         net (fo=38, routed)          0.502    10.395    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124    10.519 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__8/O
                         net (fo=3, routed)           0.446    10.965    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X42Y35         LUT4 (Prop_lut4_I2_O)        0.124    11.089 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__211/O
                         net (fo=202, routed)         0.557    11.646    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_3
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.770 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.793    12.563    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y31         LUT6 (Prop_lut6_I2_O)        0.124    12.687 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__11/O
                         net (fo=2, routed)           0.315    13.002    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y31         LUT4 (Prop_lut4_I0_O)        0.124    13.126 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.855    13.982    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X50Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.106 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[8]_i_1/O
                         net (fo=2, routed)           1.022    15.128    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][7]
    SLICE_X60Y23         LUT4 (Prop_lut4_I0_O)        0.150    15.278 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29/O
                         net (fo=1, routed)           0.576    15.854    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.328    16.182 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_2__0/O
                         net (fo=12, routed)          1.240    17.422    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/ADDRARDADDR[5]
    RAMB18_X2Y10         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.757    18.737    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X2Y10         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.233    
                         clock uncertainty           -0.090    19.143    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.577    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                         -17.422    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.457ns  (logic 4.216ns (22.842%)  route 14.241ns (77.158%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.786    -0.754    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X57Y29         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.094     0.796    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X57Y29         LUT5 (Prop_lut5_I3_O)        0.152     0.948 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.661     1.609    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.332     1.941 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.445     2.386    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.510 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.397     2.907    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.031 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.602     3.633    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_11
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.118     3.751 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.624     4.375    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_26
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.326     4.701 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.433     5.134    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y34         LUT2 (Prop_lut2_I1_O)        0.124     5.258 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.313     5.572    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.696 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.508     6.203    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.327 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.305     6.632    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.275     7.031    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.155 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.805     7.960    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.084 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.190     8.273    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.397 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.812     9.210    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.334 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.457     9.790    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.914 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.196    10.110    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.234 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    10.602    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.726 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.409    11.134    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.258 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.290    11.548    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.672 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.217    11.889    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.013 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.588    12.600    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.724 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.498    13.222    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.346 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.606    13.952    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X55Y30         LUT5 (Prop_lut5_I1_O)        0.150    14.102 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__379/O
                         net (fo=22, routed)          0.554    14.657    mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/cachewrite_e
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.326    14.983 r  mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/mem_reg_i_41/O
                         net (fo=32, routed)          0.831    15.814    mfp_sys/top/cpu/core/dcc/_dcc_data_raw_31_0_/sel081_out
    SLICE_X55Y24         LUT5 (Prop_lut5_I4_O)        0.124    15.938 r  mfp_sys/top/cpu/core/dcc/_dcc_data_raw_31_0_/mem_reg_i_1/O
                         net (fo=2, routed)           1.765    17.703    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/dcc_data[7]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.198    
                         clock uncertainty           -0.090    19.108    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.241    18.867    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.867    
                         arrival time                         -17.703    
  -------------------------------------------------------------------
                         slack                                  1.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.626    -0.538    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X31Y26         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.341    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[0]
    SLICE_X31Y26         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.897    -0.776    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X31Y26         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/C
                         clock pessimism              0.239    -0.538    
                         clock uncertainty            0.090    -0.448    
    SLICE_X31Y26         FDRE (Hold_fdre_C_D)         0.075    -0.373    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.626    -0.538    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/clk_out1
    SLICE_X39Y30         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/Q
                         net (fo=2, routed)           0.056    -0.341    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/mpc_pm_complete
    SLICE_X39Y30         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.900    -0.773    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X39Y30         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/C
                         clock pessimism              0.236    -0.538    
                         clock uncertainty            0.090    -0.448    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.071    -0.377    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.769%)  route 0.242ns (63.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.626    -0.538    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X67Y30         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/Q
                         net (fo=7, routed)           0.242    -0.154    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A3
    SLICE_X66Y29         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.899    -0.774    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X66Y29         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.250    -0.525    
                         clock uncertainty            0.090    -0.435    
    SLICE_X66Y29         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.195    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.769%)  route 0.242ns (63.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.626    -0.538    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X67Y30         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/Q
                         net (fo=7, routed)           0.242    -0.154    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A3
    SLICE_X66Y29         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.899    -0.774    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X66Y29         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.250    -0.525    
                         clock uncertainty            0.090    -0.435    
    SLICE_X66Y29         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.195    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.628    -0.536    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X32Y27         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/Q
                         net (fo=1, routed)           0.065    -0.329    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[1]
    SLICE_X32Y27         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.899    -0.774    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X32Y27         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/C
                         clock pessimism              0.239    -0.536    
                         clock uncertainty            0.090    -0.446    
    SLICE_X32Y27         FDRE (Hold_fdre_C_D)         0.075    -0.371    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 debounce/shift_swtch1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X4Y14          FDRE                                         r  debounce/shift_swtch1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  debounce/shift_swtch1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.304    debounce/shift_swtch1[3]
    SLICE_X5Y14          LUT5 (Prop_lut5_I0_O)        0.045    -0.259 r  debounce/swtch_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    debounce/swtch_db[1]_i_1_n_0
    SLICE_X5Y14          FDRE                                         r  debounce/swtch_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.941    -0.732    debounce/clk_out1
    SLICE_X5Y14          FDRE                                         r  debounce/swtch_db_reg[1]/C
                         clock pessimism              0.247    -0.486    
                         clock uncertainty            0.090    -0.396    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.091    -0.305    debounce/swtch_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.188%)  route 0.234ns (58.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.631    -0.533    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X10Y27         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[4]_rep__1/Q
                         net (fo=17, routed)          0.234    -0.134    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/HADDR_d_reg[9]_rep__0[2]
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.455    
                         clock uncertainty            0.090    -0.365    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.182    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.644    -0.520    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/clk_out1
    SLICE_X73Y21         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.321    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_4[3]
    SLICE_X72Y21         LUT6 (Prop_lut6_I2_O)        0.045    -0.276 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[27]_i_1__54/O
                         net (fo=1, routed)           0.000    -0.276    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[27]
    SLICE_X72Y21         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.918    -0.755    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X72Y21         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]/C
                         clock pessimism              0.249    -0.507    
                         clock uncertainty            0.090    -0.417    
    SLICE_X72Y21         FDRE (Hold_fdre_C_D)         0.092    -0.325    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_dp/_qp_31_0_/cregister/register_inst/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/mdunit/mdl_dp/_hi_31_0_/cregister/cregister/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.063%)  route 0.246ns (56.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mfp_sys/top/cpu/core/mdunit/mdl_dp/_qp_31_0_/cregister/register_inst/clk_out1
    SLICE_X16Y47         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_dp/_qp_31_0_/cregister/register_inst/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/top/cpu/core/mdunit/mdl_dp/_qp_31_0_/cregister/register_inst/q_reg[22]/Q
                         net (fo=3, routed)           0.246    -0.136    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/Q[22]
    SLICE_X13Y50         LUT5 (Prop_lut5_I0_O)        0.045    -0.091 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[22]_i_1__12/O
                         net (fo=1, routed)           0.000    -0.091    mfp_sys/top/cpu/core/mdunit/mdl_dp/_hi_31_0_/cregister/cregister/q_reg[31]_4[22]
    SLICE_X13Y50         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_dp/_hi_31_0_/cregister/cregister/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.847    -0.826    mfp_sys/top/cpu/core/mdunit/mdl_dp/_hi_31_0_/cregister/cregister/clk_out1
    SLICE_X13Y50         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_dp/_hi_31_0_/cregister/cregister/q_reg[22]/C
                         clock pessimism              0.504    -0.322    
                         clock uncertainty            0.090    -0.233    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.092    -0.141    mfp_sys/top/cpu/core/mdunit/mdl_dp/_hi_31_0_/cregister/cregister/q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.634    -0.530    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X13Y31         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.302    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[2]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.045    -0.257 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[2]_i_1__73/O
                         net (fo=1, routed)           0.000    -0.257    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[2]
    SLICE_X12Y31         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.907    -0.766    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X12Y31         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[2]/C
                         clock pessimism              0.250    -0.517    
                         clock uncertainty            0.090    -0.427    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.120    -0.307    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.050    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.325%)  route 3.359ns (82.675%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X1Y7           FDRE                                         r  maze_bot/LocY_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/LocY_reg_reg[2]/Q
                         net (fo=34, routed)          2.287    15.435    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][2]
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.124    15.559 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_2/O
                         net (fo=1, routed)           1.072    16.631    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_2_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.755 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000    16.755    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][10]
    SLICE_X15Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.208    18.858    
    SLICE_X15Y8          FDCE (Setup_fdce_C_D)        0.029    18.887    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         18.887    
                         arrival time                         -16.755    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.911ns  (logic 0.766ns (19.588%)  route 3.145ns (80.412%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.818    12.612    maze_bot/clk_out2
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518    13.130 r  maze_bot/internal_ball_direction_reg[1]/Q
                         net (fo=7, routed)           2.091    15.221    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[1]
    SLICE_X9Y10          LUT6 (Prop_lut6_I5_O)        0.124    15.345 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_3/O
                         net (fo=1, routed)           1.053    16.398    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_3_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I3_O)        0.124    16.522 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    16.522    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][1]
    SLICE_X9Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.065    
                         clock uncertainty           -0.208    18.857    
    SLICE_X9Y10          FDCE (Setup_fdce_C_D)        0.029    18.886    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.886    
                         arrival time                         -16.522    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.667ns  (logic 0.704ns (19.201%)  route 2.963ns (80.799%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.897    12.691    maze_bot/clk_out2
    SLICE_X1Y9           FDRE                                         r  maze_bot/LocY_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456    13.147 r  maze_bot/LocY_reg_reg[0]/Q
                         net (fo=36, routed)          2.479    15.625    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][0]
    SLICE_X16Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.749 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_2/O
                         net (fo=1, routed)           0.484    16.233    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_2_n_0
    SLICE_X16Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.357 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000    16.357    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][8]
    SLICE_X16Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.688    18.667    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X16Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.395    19.063    
                         clock uncertainty           -0.208    18.855    
    SLICE_X16Y8          FDCE (Setup_fdce_C_D)        0.029    18.884    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         18.884    
                         arrival time                         -16.357    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.976ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.267ns  (logic 0.704ns (21.551%)  route 2.563ns (78.449%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X4Y5           FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=26, routed)          1.167    14.314    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][3]
    SLICE_X1Y8           LUT6 (Prop_lut6_I0_O)        0.124    14.438 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_2/O
                         net (fo=1, routed)           1.396    15.834    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_2_n_0
    SLICE_X14Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.958 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000    15.958    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][11]
    SLICE_X14Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.208    18.858    
    SLICE_X14Y8          FDCE (Setup_fdce_C_D)        0.077    18.935    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                         -15.958    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             3.388ns  (required time - arrival time)
  Source:                 maze_bot/deadlock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.933ns  (logic 0.704ns (24.005%)  route 2.229ns (75.995%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 12.690 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.896    12.690    maze_bot/clk_out2
    SLICE_X4Y10          FDRE                                         r  maze_bot/deadlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456    13.146 r  maze_bot/deadlock_reg/Q
                         net (fo=7, routed)           1.496    14.641    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/deadlock
    SLICE_X6Y12          LUT6 (Prop_lut6_I5_O)        0.124    14.765 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2/O
                         net (fo=1, routed)           0.733    15.498    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.124    15.622 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000    15.622    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][3]
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.395    19.140    
                         clock uncertainty           -0.208    18.932    
    SLICE_X6Y13          FDCE (Setup_fdce_C_D)        0.079    19.011    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         19.011    
                         arrival time                         -15.622    
  -------------------------------------------------------------------
                         slack                                  3.388    

Slack (MET) :             3.419ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.775ns  (logic 0.704ns (25.374%)  route 2.071ns (74.626%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.897    12.691    maze_bot/clk_out2
    SLICE_X1Y9           FDRE                                         r  maze_bot/LocY_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456    13.147 r  maze_bot/LocY_reg_reg[1]/Q
                         net (fo=31, routed)          1.396    14.543    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][1]
    SLICE_X16Y7          LUT6 (Prop_lut6_I5_O)        0.124    14.667 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_2/O
                         net (fo=1, routed)           0.674    15.341    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_2_n_0
    SLICE_X16Y7          LUT6 (Prop_lut6_I0_O)        0.124    15.465 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000    15.465    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][9]
    SLICE_X16Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.688    18.667    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X16Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.395    19.063    
                         clock uncertainty           -0.208    18.855    
    SLICE_X16Y7          FDCE (Setup_fdce_C_D)        0.029    18.884    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         18.884    
                         arrival time                         -15.465    
  -------------------------------------------------------------------
                         slack                                  3.419    

Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.451ns  (logic 0.668ns (27.254%)  route 1.783ns (72.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 12.690 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.896    12.690    maze_bot/clk_out2
    SLICE_X6Y10          FDRE                                         r  maze_bot/LocX_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518    13.208 r  maze_bot/LocX_reg_reg[7]/Q
                         net (fo=13, routed)          1.026    14.233    maze_bot/LocX_reg__0[7]
    SLICE_X8Y9           LUT2 (Prop_lut2_I0_O)        0.150    14.383 r  maze_bot/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.757    15.141    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][23]
    SLICE_X9Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.687    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.395    19.062    
                         clock uncertainty           -0.208    18.854    
    SLICE_X9Y14          FDCE (Setup_fdce_C_D)       -0.271    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                         -15.141    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.792ns  (logic 0.766ns (27.437%)  route 2.026ns (72.563%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.818    12.612    maze_bot/clk_out2
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518    13.130 r  maze_bot/internal_ball_direction_reg[0]/Q
                         net (fo=7, routed)           0.820    13.950    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[0]
    SLICE_X9Y9           LUT6 (Prop_lut6_I0_O)        0.124    14.074 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_4/O
                         net (fo=1, routed)           1.205    15.280    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_4_n_0
    SLICE_X16Y9          LUT5 (Prop_lut5_I3_O)        0.124    15.404 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.404    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][0]
    SLICE_X16Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.687    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X16Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.062    
                         clock uncertainty           -0.208    18.854    
    SLICE_X16Y9          FDCE (Setup_fdce_C_D)        0.029    18.883    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.883    
                         arrival time                         -15.404    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.580ns  (logic 0.642ns (24.881%)  route 1.938ns (75.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 12.690 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.896    12.690    maze_bot/clk_out2
    SLICE_X6Y9           FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518    13.208 r  maze_bot/LocX_reg_reg[4]/Q
                         net (fo=21, routed)          1.938    15.146    maze_bot/Q[4]
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.124    15.270 r  maze_bot/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    15.270    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][20]
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.687    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.062    
                         clock uncertainty           -0.208    18.854    
    SLICE_X10Y15         FDCE (Setup_fdce_C_D)        0.079    18.933    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.933    
                         arrival time                         -15.270    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.650ns  (logic 0.580ns (21.886%)  route 2.070ns (78.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 12.693 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.899    12.693    maze_bot/clk_out2
    SLICE_X1Y6           FDRE                                         r  maze_bot/LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.456    13.149 r  maze_bot/LocY_reg_reg[5]/Q
                         net (fo=18, routed)          2.070    15.219    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][5]
    SLICE_X6Y13          LUT6 (Prop_lut6_I4_O)        0.124    15.343 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000    15.343    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][13]
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.395    19.140    
                         clock uncertainty           -0.208    18.932    
    SLICE_X6Y13          FDCE (Setup_fdce_C_D)        0.077    19.009    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         19.009    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                  3.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.207ns (28.317%)  route 0.524ns (71.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.667    -0.497    maze_bot/clk_out2
    SLICE_X6Y11          FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  maze_bot/LocX_reg_reg[5]/Q
                         net (fo=17, routed)          0.524     0.191    maze_bot/Q[5]
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.043     0.234 r  maze_bot/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000     0.234    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][21]
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.208     0.001    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.131     0.132    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.207ns (24.678%)  route 0.632ns (75.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.668    -0.496    maze_bot/clk_out2
    SLICE_X6Y9           FDSE                                         r  maze_bot/LocX_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDSE (Prop_fdse_C_Q)         0.164    -0.332 r  maze_bot/LocX_reg_reg[6]/Q
                         net (fo=13, routed)          0.632     0.300    maze_bot/Q[6]
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.043     0.343 r  maze_bot/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000     0.343    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][22]
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.208     0.001    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.131     0.132    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.338%)  route 0.686ns (78.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X1Y7           FDRE                                         r  maze_bot/LocY_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  maze_bot/LocY_reg_reg[7]/Q
                         net (fo=8, routed)           0.686     0.332    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][7]
    SLICE_X6Y12          LUT6 (Prop_lut6_I1_O)        0.045     0.377 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.377    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][15]
    SLICE_X6Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.175    
                         clock uncertainty            0.208     0.033    
    SLICE_X6Y12          FDCE (Hold_fdce_C_D)         0.120     0.153    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 maze_bot/hitMazeWall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.231ns (26.191%)  route 0.651ns (73.809%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.667    -0.497    maze_bot/clk_out2
    SLICE_X4Y10          FDRE                                         r  maze_bot/hitMazeWall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  maze_bot/hitMazeWall_reg/Q
                         net (fo=2, routed)           0.346    -0.010    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/hitMazeWall
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.035 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_2/O
                         net (fo=1, routed)           0.305     0.340    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_2_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.045     0.385 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.385    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][4]
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.176    
                         clock uncertainty            0.208     0.032    
    SLICE_X6Y13          FDCE (Hold_fdce_C_D)         0.121     0.153    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 maze_bot/mazeEnd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.231ns (27.904%)  route 0.597ns (72.096%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.667    -0.497    maze_bot/clk_out2
    SLICE_X5Y10          FDRE                                         r  maze_bot/mazeEnd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  maze_bot/mazeEnd_reg/Q
                         net (fo=2, routed)           0.170    -0.185    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/mazeEnd
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.045    -0.140 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2/O
                         net (fo=1, routed)           0.427     0.286    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I0_O)        0.045     0.331 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.331    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][5]
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X15Y5          FDCE (Hold_fdce_C_D)         0.091     0.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.210ns (23.965%)  route 0.666ns (76.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.667    -0.497    maze_bot/clk_out2
    SLICE_X6Y11          FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  maze_bot/LocX_reg_reg[0]/Q
                         net (fo=19, routed)          0.666     0.334    maze_bot/Q[0]
    SLICE_X10Y5          LUT2 (Prop_lut2_I0_O)        0.046     0.380 r  maze_bot/HRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000     0.380    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][16]
    SLICE_X10Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X10Y5          FDCE (Hold_fdce_C_D)         0.133     0.140    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 maze_bot/internal_ball_direction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.209ns (23.384%)  route 0.685ns (76.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  maze_bot/internal_ball_direction_reg[2]/Q
                         net (fo=7, routed)           0.685     0.324    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[2]
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.045     0.369 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.369    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][2]
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X8Y8           FDCE (Hold_fdce_C_D)         0.121     0.127    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.209ns (24.129%)  route 0.657ns (75.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X6Y6           FDRE                                         r  maze_bot/LocY_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  maze_bot/LocY_reg_reg[4]/Q
                         net (fo=26, routed)          0.657     0.327    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][4]
    SLICE_X8Y8           LUT6 (Prop_lut6_I2_O)        0.045     0.372 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.372    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][12]
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X8Y8           FDCE (Hold_fdce_C_D)         0.120     0.126    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.209ns (23.681%)  route 0.674ns (76.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.668    -0.496    maze_bot/clk_out2
    SLICE_X6Y9           FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  maze_bot/LocX_reg_reg[1]/Q
                         net (fo=33, routed)          0.338     0.007    maze_bot/Q[1]
    SLICE_X6Y11          LUT2 (Prop_lut2_I0_O)        0.045     0.052 r  maze_bot/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.335     0.387    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][17]
    SLICE_X6Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.557    -0.175    
                         clock uncertainty            0.208     0.033    
    SLICE_X6Y12          FDCE (Hold_fdce_C_D)         0.060     0.093    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.209ns (22.022%)  route 0.740ns (77.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.667    -0.497    maze_bot/clk_out2
    SLICE_X6Y10          FDRE                                         r  maze_bot/LocX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  maze_bot/LocX_reg_reg[2]/Q
                         net (fo=28, routed)          0.740     0.407    maze_bot/Q[2]
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.045     0.452 r  maze_bot/HRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000     0.452    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][18]
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.208     0.001    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.120     0.121    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.331    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           37  Failing Endpoints,  Worst Slack       -1.896ns,  Total Violation      -65.546ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.896ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        2.124ns  (logic 0.456ns (21.467%)  route 1.668ns (78.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820   378.540    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.456   378.996 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           1.668   380.664    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][5]
    SLICE_X18Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690   378.669    mhp_axd1362/spi_sync/clk_out1
    SLICE_X18Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[5]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.254   378.811    
    SLICE_X18Y0          FDRE (Setup_fdre_C_D)       -0.043   378.768    mhp_axd1362/spi_sync/y_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        378.768    
                         arrival time                        -380.664    
  -------------------------------------------------------------------
                         slack                                 -1.896    

Slack (VIOLATED) :        -1.863ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.922ns  (logic 0.419ns (21.799%)  route 1.503ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820   378.540    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           1.503   380.462    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][6]
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690   378.669    mhp_axd1362/spi_sync/clk_out1
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[6]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.254   378.811    
    SLICE_X19Y0          FDRE (Setup_fdre_C_D)       -0.212   378.599    mhp_axd1362/spi_sync/y_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        378.599    
                         arrival time                        -380.462    
  -------------------------------------------------------------------
                         slack                                 -1.863    

Slack (VIOLATED) :        -1.850ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.906ns  (logic 0.419ns (21.978%)  route 1.487ns (78.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 378.668 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 378.539 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819   378.539    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y1          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.419   378.958 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           1.487   380.445    mhp_axd1362/spi_sync/D[6]
    SLICE_X25Y1          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.689   378.668    mhp_axd1362/spi_sync/clk_out1
    SLICE_X25Y1          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[6]/C
                         clock pessimism              0.395   379.064    
                         clock uncertainty           -0.254   378.810    
    SLICE_X25Y1          FDRE (Setup_fdre_C_D)       -0.215   378.595    mhp_axd1362/spi_sync/z_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        378.595    
                         arrival time                        -380.445    
  -------------------------------------------------------------------
                         slack                                 -1.850    

Slack (VIOLATED) :        -1.839ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.891ns  (logic 0.419ns (22.156%)  route 1.472ns (77.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 378.539 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819   378.539    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.419   378.958 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           1.472   380.430    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][5]
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690   378.669    mhp_axd1362/spi_sync/clk_out1
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.254   378.811    
    SLICE_X22Y2          FDRE (Setup_fdre_C_D)       -0.220   378.591    mhp_axd1362/spi_sync/x_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        378.591    
                         arrival time                        -380.430    
  -------------------------------------------------------------------
                         slack                                 -1.839    

Slack (VIOLATED) :        -1.837ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        2.060ns  (logic 0.456ns (22.131%)  route 1.604ns (77.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 378.668 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820   378.540    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.456   378.996 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           1.604   380.600    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][9]
    SLICE_X17Y3          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.689   378.668    mhp_axd1362/spi_sync/clk_out1
    SLICE_X17Y3          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[9]/C
                         clock pessimism              0.395   379.064    
                         clock uncertainty           -0.254   378.810    
    SLICE_X17Y3          FDRE (Setup_fdre_C_D)       -0.047   378.763    mhp_axd1362/spi_sync/y_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        378.763    
                         arrival time                        -380.600    
  -------------------------------------------------------------------
                         slack                                 -1.837    

Slack (VIOLATED) :        -1.813ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.870ns  (logic 0.419ns (22.407%)  route 1.451ns (77.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 378.539 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819   378.539    mhp_axd1362/SPI_driver/CLK
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.419   378.958 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/Q
                         net (fo=1, routed)           1.451   380.409    mhp_axd1362/spi_sync/D[10]
    SLICE_X23Y0          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690   378.669    mhp_axd1362/spi_sync/clk_out1
    SLICE_X23Y0          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[10]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.254   378.811    
    SLICE_X23Y0          FDRE (Setup_fdre_C_D)       -0.215   378.596    mhp_axd1362/spi_sync/z_acc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        378.596    
                         arrival time                        -380.409    
  -------------------------------------------------------------------
                         slack                                 -1.813    

Slack (VIOLATED) :        -1.804ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        2.035ns  (logic 0.456ns (22.412%)  route 1.579ns (77.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 378.668 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820   378.540    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.456   378.996 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           1.579   380.574    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][8]
    SLICE_X18Y3          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.689   378.668    mhp_axd1362/spi_sync/clk_out1
    SLICE_X18Y3          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[8]/C
                         clock pessimism              0.395   379.064    
                         clock uncertainty           -0.254   378.810    
    SLICE_X18Y3          FDRE (Setup_fdre_C_D)       -0.040   378.770    mhp_axd1362/spi_sync/y_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        378.770    
                         arrival time                        -380.574    
  -------------------------------------------------------------------
                         slack                                 -1.804    

Slack (VIOLATED) :        -1.803ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.852ns  (logic 0.419ns (22.627%)  route 1.433ns (77.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820   378.540    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           1.433   380.391    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][2]
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690   378.669    mhp_axd1362/spi_sync/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.254   378.811    
    SLICE_X16Y1          FDRE (Setup_fdre_C_D)       -0.222   378.589    mhp_axd1362/spi_sync/y_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        378.589    
                         arrival time                        -380.391    
  -------------------------------------------------------------------
                         slack                                 -1.803    

Slack (VIOLATED) :        -1.789ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.849ns  (logic 0.419ns (22.663%)  route 1.430ns (77.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 378.539 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819   378.539    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.419   378.958 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           1.430   380.387    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][3]
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690   378.669    mhp_axd1362/spi_sync/clk_out1
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.254   378.811    
    SLICE_X22Y2          FDRE (Setup_fdre_C_D)       -0.212   378.599    mhp_axd1362/spi_sync/x_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        378.599    
                         arrival time                        -380.387    
  -------------------------------------------------------------------
                         slack                                 -1.789    

Slack (VIOLATED) :        -1.788ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.843ns  (logic 0.419ns (22.732%)  route 1.424ns (77.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820   378.540    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           1.424   380.383    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][3]
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690   378.669    mhp_axd1362/spi_sync/clk_out1
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[3]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.254   378.811    
    SLICE_X19Y0          FDRE (Setup_fdre_C_D)       -0.216   378.595    mhp_axd1362/spi_sync/y_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        378.595    
                         arrival time                        -380.383    
  -------------------------------------------------------------------
                         slack                                 -1.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.141ns (20.112%)  route 0.560ns (79.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.560     0.178    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][1]
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.917    -0.756    mhp_axd1362/spi_sync/clk_out1
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X19Y0          FDRE (Hold_fdre_C_D)         0.071     0.125    mhp_axd1362/spi_sync/y_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.141ns (20.666%)  route 0.541ns (79.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           0.541     0.160    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][11]
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.917    -0.756    mhp_axd1362/spi_sync/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[11]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X16Y1          FDRE (Hold_fdre_C_D)         0.047     0.101    mhp_axd1362/spi_sync/x_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/roundDD_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/en1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.128ns (19.382%)  route 0.532ns (80.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.128    -0.395 r  mhp_axd1362/SPI_driver/roundDD_reg/Q
                         net (fo=1, routed)           0.532     0.138    mhp_axd1362/spi_sync/roundDD
    SLICE_X21Y2          FDRE                                         r  mhp_axd1362/spi_sync/en1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.917    -0.756    mhp_axd1362/spi_sync/clk_out1
    SLICE_X21Y2          FDRE                                         r  mhp_axd1362/spi_sync/en1_reg/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X21Y2          FDRE (Hold_fdre_C_D)         0.022     0.076    mhp_axd1362/spi_sync/en1_reg
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.128ns (19.422%)  route 0.531ns (80.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           0.531     0.136    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][7]
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.917    -0.756    mhp_axd1362/spi_sync/clk_out1
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X22Y2          FDRE (Hold_fdre_C_D)         0.018     0.072    mhp_axd1362/spi_sync/x_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.141ns (19.608%)  route 0.578ns (80.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/Q
                         net (fo=1, routed)           0.578     0.196    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][10]
    SLICE_X18Y3          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.916    -0.757    mhp_axd1362/spi_sync/clk_out1
    SLICE_X18Y3          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[10]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.254     0.053    
    SLICE_X18Y3          FDRE (Hold_fdre_C_D)         0.075     0.128    mhp_axd1362/spi_sync/y_acc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.128ns (19.092%)  route 0.542ns (80.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y1          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           0.542     0.148    mhp_axd1362/spi_sync/D[5]
    SLICE_X24Y1          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.916    -0.757    mhp_axd1362/spi_sync/clk_out1
    SLICE_X24Y1          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[5]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.254     0.053    
    SLICE_X24Y1          FDRE (Hold_fdre_C_D)         0.024     0.077    mhp_axd1362/spi_sync/z_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.141ns (19.621%)  route 0.578ns (80.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y1          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           0.578     0.196    mhp_axd1362/spi_sync/D[2]
    SLICE_X22Y0          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.917    -0.756    mhp_axd1362/spi_sync/clk_out1
    SLICE_X22Y0          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X22Y0          FDRE (Hold_fdre_C_D)         0.071     0.125    mhp_axd1362/spi_sync/z_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.141ns (19.459%)  route 0.584ns (80.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.584     0.202    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][4]
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.917    -0.756    mhp_axd1362/spi_sync/clk_out1
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X22Y2          FDRE (Hold_fdre_C_D)         0.076     0.130    mhp_axd1362/spi_sync/x_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.128ns (18.967%)  route 0.547ns (81.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.547     0.152    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][3]
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.917    -0.756    mhp_axd1362/spi_sync/clk_out1
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X22Y2          FDRE (Hold_fdre_C_D)         0.025     0.079    mhp_axd1362/spi_sync/x_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.141ns (19.467%)  route 0.583ns (80.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.583     0.202    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][1]
    SLICE_X24Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.916    -0.757    mhp_axd1362/spi_sync/clk_out1
    SLICE_X24Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.254     0.053    
    SLICE_X24Y2          FDRE (Hold_fdre_C_D)         0.075     0.128    mhp_axd1362/spi_sync/x_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.325%)  route 3.359ns (82.675%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X1Y7           FDRE                                         r  maze_bot/LocY_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/LocY_reg_reg[2]/Q
                         net (fo=34, routed)          2.287    15.435    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][2]
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.124    15.559 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_2/O
                         net (fo=1, routed)           1.072    16.631    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_2_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.755 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000    16.755    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][10]
    SLICE_X15Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.208    18.858    
    SLICE_X15Y8          FDCE (Setup_fdce_C_D)        0.029    18.887    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         18.887    
                         arrival time                         -16.755    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.911ns  (logic 0.766ns (19.588%)  route 3.145ns (80.412%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.818    12.612    maze_bot/clk_out2
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518    13.130 r  maze_bot/internal_ball_direction_reg[1]/Q
                         net (fo=7, routed)           2.091    15.221    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[1]
    SLICE_X9Y10          LUT6 (Prop_lut6_I5_O)        0.124    15.345 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_3/O
                         net (fo=1, routed)           1.053    16.398    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_3_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I3_O)        0.124    16.522 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    16.522    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][1]
    SLICE_X9Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.065    
                         clock uncertainty           -0.208    18.857    
    SLICE_X9Y10          FDCE (Setup_fdce_C_D)        0.029    18.886    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.886    
                         arrival time                         -16.522    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.667ns  (logic 0.704ns (19.201%)  route 2.963ns (80.799%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.897    12.691    maze_bot/clk_out2
    SLICE_X1Y9           FDRE                                         r  maze_bot/LocY_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456    13.147 r  maze_bot/LocY_reg_reg[0]/Q
                         net (fo=36, routed)          2.479    15.625    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][0]
    SLICE_X16Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.749 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_2/O
                         net (fo=1, routed)           0.484    16.233    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_2_n_0
    SLICE_X16Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.357 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000    16.357    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][8]
    SLICE_X16Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.688    18.667    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X16Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.395    19.063    
                         clock uncertainty           -0.208    18.855    
    SLICE_X16Y8          FDCE (Setup_fdce_C_D)        0.029    18.884    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         18.884    
                         arrival time                         -16.357    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.976ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.267ns  (logic 0.704ns (21.551%)  route 2.563ns (78.449%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X4Y5           FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=26, routed)          1.167    14.314    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][3]
    SLICE_X1Y8           LUT6 (Prop_lut6_I0_O)        0.124    14.438 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_2/O
                         net (fo=1, routed)           1.396    15.834    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_2_n_0
    SLICE_X14Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.958 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000    15.958    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][11]
    SLICE_X14Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.208    18.858    
    SLICE_X14Y8          FDCE (Setup_fdce_C_D)        0.077    18.935    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                         -15.958    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             3.388ns  (required time - arrival time)
  Source:                 maze_bot/deadlock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.933ns  (logic 0.704ns (24.005%)  route 2.229ns (75.995%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 12.690 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.896    12.690    maze_bot/clk_out2
    SLICE_X4Y10          FDRE                                         r  maze_bot/deadlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456    13.146 r  maze_bot/deadlock_reg/Q
                         net (fo=7, routed)           1.496    14.641    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/deadlock
    SLICE_X6Y12          LUT6 (Prop_lut6_I5_O)        0.124    14.765 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2/O
                         net (fo=1, routed)           0.733    15.498    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.124    15.622 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000    15.622    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][3]
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.395    19.140    
                         clock uncertainty           -0.208    18.932    
    SLICE_X6Y13          FDCE (Setup_fdce_C_D)        0.079    19.011    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         19.011    
                         arrival time                         -15.622    
  -------------------------------------------------------------------
                         slack                                  3.388    

Slack (MET) :             3.419ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.775ns  (logic 0.704ns (25.374%)  route 2.071ns (74.626%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.897    12.691    maze_bot/clk_out2
    SLICE_X1Y9           FDRE                                         r  maze_bot/LocY_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456    13.147 r  maze_bot/LocY_reg_reg[1]/Q
                         net (fo=31, routed)          1.396    14.543    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][1]
    SLICE_X16Y7          LUT6 (Prop_lut6_I5_O)        0.124    14.667 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_2/O
                         net (fo=1, routed)           0.674    15.341    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_2_n_0
    SLICE_X16Y7          LUT6 (Prop_lut6_I0_O)        0.124    15.465 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000    15.465    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][9]
    SLICE_X16Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.688    18.667    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X16Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.395    19.063    
                         clock uncertainty           -0.208    18.855    
    SLICE_X16Y7          FDCE (Setup_fdce_C_D)        0.029    18.884    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         18.884    
                         arrival time                         -15.465    
  -------------------------------------------------------------------
                         slack                                  3.419    

Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.451ns  (logic 0.668ns (27.254%)  route 1.783ns (72.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 12.690 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.896    12.690    maze_bot/clk_out2
    SLICE_X6Y10          FDRE                                         r  maze_bot/LocX_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518    13.208 r  maze_bot/LocX_reg_reg[7]/Q
                         net (fo=13, routed)          1.026    14.233    maze_bot/LocX_reg__0[7]
    SLICE_X8Y9           LUT2 (Prop_lut2_I0_O)        0.150    14.383 r  maze_bot/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.757    15.141    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][23]
    SLICE_X9Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.687    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.395    19.062    
                         clock uncertainty           -0.208    18.854    
    SLICE_X9Y14          FDCE (Setup_fdce_C_D)       -0.271    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                         -15.141    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.792ns  (logic 0.766ns (27.437%)  route 2.026ns (72.563%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.818    12.612    maze_bot/clk_out2
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518    13.130 r  maze_bot/internal_ball_direction_reg[0]/Q
                         net (fo=7, routed)           0.820    13.950    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[0]
    SLICE_X9Y9           LUT6 (Prop_lut6_I0_O)        0.124    14.074 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_4/O
                         net (fo=1, routed)           1.205    15.280    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_4_n_0
    SLICE_X16Y9          LUT5 (Prop_lut5_I3_O)        0.124    15.404 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.404    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][0]
    SLICE_X16Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.687    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X16Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.062    
                         clock uncertainty           -0.208    18.854    
    SLICE_X16Y9          FDCE (Setup_fdce_C_D)        0.029    18.883    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.883    
                         arrival time                         -15.404    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.580ns  (logic 0.642ns (24.881%)  route 1.938ns (75.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 12.690 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.896    12.690    maze_bot/clk_out2
    SLICE_X6Y9           FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518    13.208 r  maze_bot/LocX_reg_reg[4]/Q
                         net (fo=21, routed)          1.938    15.146    maze_bot/Q[4]
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.124    15.270 r  maze_bot/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    15.270    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][20]
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.687    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.062    
                         clock uncertainty           -0.208    18.854    
    SLICE_X10Y15         FDCE (Setup_fdce_C_D)        0.079    18.933    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.933    
                         arrival time                         -15.270    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.650ns  (logic 0.580ns (21.886%)  route 2.070ns (78.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 12.693 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.899    12.693    maze_bot/clk_out2
    SLICE_X1Y6           FDRE                                         r  maze_bot/LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.456    13.149 r  maze_bot/LocY_reg_reg[5]/Q
                         net (fo=18, routed)          2.070    15.219    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][5]
    SLICE_X6Y13          LUT6 (Prop_lut6_I4_O)        0.124    15.343 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000    15.343    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][13]
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.395    19.140    
                         clock uncertainty           -0.208    18.932    
    SLICE_X6Y13          FDCE (Setup_fdce_C_D)        0.077    19.009    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         19.009    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                  3.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.207ns (28.317%)  route 0.524ns (71.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.667    -0.497    maze_bot/clk_out2
    SLICE_X6Y11          FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  maze_bot/LocX_reg_reg[5]/Q
                         net (fo=17, routed)          0.524     0.191    maze_bot/Q[5]
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.043     0.234 r  maze_bot/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000     0.234    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][21]
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.208     0.001    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.131     0.132    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.207ns (24.678%)  route 0.632ns (75.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.668    -0.496    maze_bot/clk_out2
    SLICE_X6Y9           FDSE                                         r  maze_bot/LocX_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDSE (Prop_fdse_C_Q)         0.164    -0.332 r  maze_bot/LocX_reg_reg[6]/Q
                         net (fo=13, routed)          0.632     0.300    maze_bot/Q[6]
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.043     0.343 r  maze_bot/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000     0.343    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][22]
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.208     0.001    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.131     0.132    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.338%)  route 0.686ns (78.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X1Y7           FDRE                                         r  maze_bot/LocY_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  maze_bot/LocY_reg_reg[7]/Q
                         net (fo=8, routed)           0.686     0.332    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][7]
    SLICE_X6Y12          LUT6 (Prop_lut6_I1_O)        0.045     0.377 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.377    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][15]
    SLICE_X6Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.175    
                         clock uncertainty            0.208     0.033    
    SLICE_X6Y12          FDCE (Hold_fdce_C_D)         0.120     0.153    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 maze_bot/hitMazeWall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.231ns (26.191%)  route 0.651ns (73.809%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.667    -0.497    maze_bot/clk_out2
    SLICE_X4Y10          FDRE                                         r  maze_bot/hitMazeWall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  maze_bot/hitMazeWall_reg/Q
                         net (fo=2, routed)           0.346    -0.010    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/hitMazeWall
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.035 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_2/O
                         net (fo=1, routed)           0.305     0.340    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_2_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.045     0.385 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.385    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][4]
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.176    
                         clock uncertainty            0.208     0.032    
    SLICE_X6Y13          FDCE (Hold_fdce_C_D)         0.121     0.153    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 maze_bot/mazeEnd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.231ns (27.904%)  route 0.597ns (72.096%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.667    -0.497    maze_bot/clk_out2
    SLICE_X5Y10          FDRE                                         r  maze_bot/mazeEnd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  maze_bot/mazeEnd_reg/Q
                         net (fo=2, routed)           0.170    -0.185    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/mazeEnd
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.045    -0.140 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2/O
                         net (fo=1, routed)           0.427     0.286    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I0_O)        0.045     0.331 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.331    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][5]
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X15Y5          FDCE (Hold_fdce_C_D)         0.091     0.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.210ns (23.965%)  route 0.666ns (76.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.667    -0.497    maze_bot/clk_out2
    SLICE_X6Y11          FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  maze_bot/LocX_reg_reg[0]/Q
                         net (fo=19, routed)          0.666     0.334    maze_bot/Q[0]
    SLICE_X10Y5          LUT2 (Prop_lut2_I0_O)        0.046     0.380 r  maze_bot/HRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000     0.380    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][16]
    SLICE_X10Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X10Y5          FDCE (Hold_fdce_C_D)         0.133     0.140    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 maze_bot/internal_ball_direction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.209ns (23.384%)  route 0.685ns (76.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  maze_bot/internal_ball_direction_reg[2]/Q
                         net (fo=7, routed)           0.685     0.324    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[2]
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.045     0.369 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.369    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][2]
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X8Y8           FDCE (Hold_fdce_C_D)         0.121     0.127    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.209ns (24.129%)  route 0.657ns (75.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X6Y6           FDRE                                         r  maze_bot/LocY_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  maze_bot/LocY_reg_reg[4]/Q
                         net (fo=26, routed)          0.657     0.327    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][4]
    SLICE_X8Y8           LUT6 (Prop_lut6_I2_O)        0.045     0.372 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.372    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][12]
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X8Y8           FDCE (Hold_fdce_C_D)         0.120     0.126    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.209ns (23.681%)  route 0.674ns (76.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.668    -0.496    maze_bot/clk_out2
    SLICE_X6Y9           FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  maze_bot/LocX_reg_reg[1]/Q
                         net (fo=33, routed)          0.338     0.007    maze_bot/Q[1]
    SLICE_X6Y11          LUT2 (Prop_lut2_I0_O)        0.045     0.052 r  maze_bot/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.335     0.387    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][17]
    SLICE_X6Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.557    -0.175    
                         clock uncertainty            0.208     0.033    
    SLICE_X6Y12          FDCE (Hold_fdce_C_D)         0.060     0.093    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.209ns (22.022%)  route 0.740ns (77.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.667    -0.497    maze_bot/clk_out2
    SLICE_X6Y10          FDRE                                         r  maze_bot/LocX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  maze_bot/LocX_reg_reg[2]/Q
                         net (fo=28, routed)          0.740     0.407    maze_bot/Q[2]
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.045     0.452 r  maze_bot/HRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000     0.452    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][18]
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.208     0.001    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.120     0.121    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.331    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           37  Failing Endpoints,  Worst Slack       -1.891ns,  Total Violation      -65.382ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.891ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        2.124ns  (logic 0.456ns (21.467%)  route 1.668ns (78.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820   378.540    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.456   378.996 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           1.668   380.664    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][5]
    SLICE_X18Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690   378.669    mhp_axd1362/spi_sync/clk_out1
    SLICE_X18Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[5]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.249   378.815    
    SLICE_X18Y0          FDRE (Setup_fdre_C_D)       -0.043   378.772    mhp_axd1362/spi_sync/y_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        378.772    
                         arrival time                        -380.664    
  -------------------------------------------------------------------
                         slack                                 -1.891    

Slack (VIOLATED) :        -1.858ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.922ns  (logic 0.419ns (21.799%)  route 1.503ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820   378.540    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           1.503   380.462    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][6]
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690   378.669    mhp_axd1362/spi_sync/clk_out1
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[6]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.249   378.815    
    SLICE_X19Y0          FDRE (Setup_fdre_C_D)       -0.212   378.603    mhp_axd1362/spi_sync/y_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        378.603    
                         arrival time                        -380.462    
  -------------------------------------------------------------------
                         slack                                 -1.858    

Slack (VIOLATED) :        -1.846ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.906ns  (logic 0.419ns (21.978%)  route 1.487ns (78.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 378.668 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 378.539 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819   378.539    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y1          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.419   378.958 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           1.487   380.445    mhp_axd1362/spi_sync/D[6]
    SLICE_X25Y1          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.689   378.668    mhp_axd1362/spi_sync/clk_out1
    SLICE_X25Y1          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[6]/C
                         clock pessimism              0.395   379.064    
                         clock uncertainty           -0.249   378.814    
    SLICE_X25Y1          FDRE (Setup_fdre_C_D)       -0.215   378.599    mhp_axd1362/spi_sync/z_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        378.599    
                         arrival time                        -380.445    
  -------------------------------------------------------------------
                         slack                                 -1.846    

Slack (VIOLATED) :        -1.834ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.891ns  (logic 0.419ns (22.156%)  route 1.472ns (77.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 378.539 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819   378.539    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.419   378.958 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           1.472   380.430    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][5]
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690   378.669    mhp_axd1362/spi_sync/clk_out1
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.249   378.815    
    SLICE_X22Y2          FDRE (Setup_fdre_C_D)       -0.220   378.595    mhp_axd1362/spi_sync/x_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        378.595    
                         arrival time                        -380.430    
  -------------------------------------------------------------------
                         slack                                 -1.834    

Slack (VIOLATED) :        -1.833ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        2.060ns  (logic 0.456ns (22.131%)  route 1.604ns (77.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 378.668 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820   378.540    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.456   378.996 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           1.604   380.600    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][9]
    SLICE_X17Y3          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.689   378.668    mhp_axd1362/spi_sync/clk_out1
    SLICE_X17Y3          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[9]/C
                         clock pessimism              0.395   379.064    
                         clock uncertainty           -0.249   378.814    
    SLICE_X17Y3          FDRE (Setup_fdre_C_D)       -0.047   378.767    mhp_axd1362/spi_sync/y_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        378.767    
                         arrival time                        -380.600    
  -------------------------------------------------------------------
                         slack                                 -1.833    

Slack (VIOLATED) :        -1.808ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.870ns  (logic 0.419ns (22.407%)  route 1.451ns (77.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 378.539 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819   378.539    mhp_axd1362/SPI_driver/CLK
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.419   378.958 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/Q
                         net (fo=1, routed)           1.451   380.409    mhp_axd1362/spi_sync/D[10]
    SLICE_X23Y0          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690   378.669    mhp_axd1362/spi_sync/clk_out1
    SLICE_X23Y0          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[10]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.249   378.815    
    SLICE_X23Y0          FDRE (Setup_fdre_C_D)       -0.215   378.600    mhp_axd1362/spi_sync/z_acc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        378.600    
                         arrival time                        -380.409    
  -------------------------------------------------------------------
                         slack                                 -1.808    

Slack (VIOLATED) :        -1.800ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        2.035ns  (logic 0.456ns (22.412%)  route 1.579ns (77.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 378.668 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820   378.540    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.456   378.996 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           1.579   380.574    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][8]
    SLICE_X18Y3          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.689   378.668    mhp_axd1362/spi_sync/clk_out1
    SLICE_X18Y3          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[8]/C
                         clock pessimism              0.395   379.064    
                         clock uncertainty           -0.249   378.814    
    SLICE_X18Y3          FDRE (Setup_fdre_C_D)       -0.040   378.774    mhp_axd1362/spi_sync/y_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        378.774    
                         arrival time                        -380.574    
  -------------------------------------------------------------------
                         slack                                 -1.800    

Slack (VIOLATED) :        -1.798ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.852ns  (logic 0.419ns (22.627%)  route 1.433ns (77.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820   378.540    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           1.433   380.391    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][2]
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690   378.669    mhp_axd1362/spi_sync/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.249   378.815    
    SLICE_X16Y1          FDRE (Setup_fdre_C_D)       -0.222   378.593    mhp_axd1362/spi_sync/y_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        378.593    
                         arrival time                        -380.391    
  -------------------------------------------------------------------
                         slack                                 -1.798    

Slack (VIOLATED) :        -1.784ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.849ns  (logic 0.419ns (22.663%)  route 1.430ns (77.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 378.539 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819   378.539    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.419   378.958 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           1.430   380.387    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][3]
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690   378.669    mhp_axd1362/spi_sync/clk_out1
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.249   378.815    
    SLICE_X22Y2          FDRE (Setup_fdre_C_D)       -0.212   378.603    mhp_axd1362/spi_sync/x_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        378.603    
                         arrival time                        -380.387    
  -------------------------------------------------------------------
                         slack                                 -1.784    

Slack (VIOLATED) :        -1.784ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.843ns  (logic 0.419ns (22.732%)  route 1.424ns (77.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820   378.540    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           1.424   380.383    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][3]
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.690   378.669    mhp_axd1362/spi_sync/clk_out1
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[3]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.249   378.815    
    SLICE_X19Y0          FDRE (Setup_fdre_C_D)       -0.216   378.599    mhp_axd1362/spi_sync/y_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        378.599    
                         arrival time                        -380.383    
  -------------------------------------------------------------------
                         slack                                 -1.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.141ns (20.112%)  route 0.560ns (79.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.560     0.178    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][1]
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.917    -0.756    mhp_axd1362/spi_sync/clk_out1
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X19Y0          FDRE (Hold_fdre_C_D)         0.071     0.121    mhp_axd1362/spi_sync/y_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.141ns (20.666%)  route 0.541ns (79.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           0.541     0.160    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][11]
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.917    -0.756    mhp_axd1362/spi_sync/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[11]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X16Y1          FDRE (Hold_fdre_C_D)         0.047     0.097    mhp_axd1362/spi_sync/x_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/roundDD_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/en1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.128ns (19.382%)  route 0.532ns (80.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.128    -0.395 r  mhp_axd1362/SPI_driver/roundDD_reg/Q
                         net (fo=1, routed)           0.532     0.138    mhp_axd1362/spi_sync/roundDD
    SLICE_X21Y2          FDRE                                         r  mhp_axd1362/spi_sync/en1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.917    -0.756    mhp_axd1362/spi_sync/clk_out1
    SLICE_X21Y2          FDRE                                         r  mhp_axd1362/spi_sync/en1_reg/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X21Y2          FDRE (Hold_fdre_C_D)         0.022     0.072    mhp_axd1362/spi_sync/en1_reg
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.128ns (19.422%)  route 0.531ns (80.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           0.531     0.136    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][7]
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.917    -0.756    mhp_axd1362/spi_sync/clk_out1
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X22Y2          FDRE (Hold_fdre_C_D)         0.018     0.068    mhp_axd1362/spi_sync/x_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.141ns (19.608%)  route 0.578ns (80.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/Q
                         net (fo=1, routed)           0.578     0.196    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][10]
    SLICE_X18Y3          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.916    -0.757    mhp_axd1362/spi_sync/clk_out1
    SLICE_X18Y3          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[10]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.249     0.049    
    SLICE_X18Y3          FDRE (Hold_fdre_C_D)         0.075     0.124    mhp_axd1362/spi_sync/y_acc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.128ns (19.092%)  route 0.542ns (80.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y1          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           0.542     0.148    mhp_axd1362/spi_sync/D[5]
    SLICE_X24Y1          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.916    -0.757    mhp_axd1362/spi_sync/clk_out1
    SLICE_X24Y1          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[5]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.249     0.049    
    SLICE_X24Y1          FDRE (Hold_fdre_C_D)         0.024     0.073    mhp_axd1362/spi_sync/z_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.141ns (19.621%)  route 0.578ns (80.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y1          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           0.578     0.196    mhp_axd1362/spi_sync/D[2]
    SLICE_X22Y0          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.917    -0.756    mhp_axd1362/spi_sync/clk_out1
    SLICE_X22Y0          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X22Y0          FDRE (Hold_fdre_C_D)         0.071     0.121    mhp_axd1362/spi_sync/z_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.141ns (19.459%)  route 0.584ns (80.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.584     0.202    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][4]
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.917    -0.756    mhp_axd1362/spi_sync/clk_out1
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X22Y2          FDRE (Hold_fdre_C_D)         0.076     0.126    mhp_axd1362/spi_sync/x_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.128ns (18.967%)  route 0.547ns (81.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.547     0.152    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][3]
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.917    -0.756    mhp_axd1362/spi_sync/clk_out1
    SLICE_X22Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X22Y2          FDRE (Hold_fdre_C_D)         0.025     0.075    mhp_axd1362/spi_sync/x_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.141ns (19.467%)  route 0.583ns (80.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.583     0.202    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][1]
    SLICE_X24Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.916    -0.757    mhp_axd1362/spi_sync/clk_out1
    SLICE_X24Y2          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.249     0.049    
    SLICE_X24Y2          FDRE (Hold_fdre_C_D)         0.075     0.124    mhp_axd1362/spi_sync/x_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.078    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.323ns  (logic 2.333ns (43.829%)  route 2.990ns (56.171%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 19.359 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.899    19.359    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    19.877 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.630    20.508    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124    20.632 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.632    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.182 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.182    maze_bot/counter_y1_carry_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.296 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.296    maze_bot/counter_y1_carry__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.410 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.410    maze_bot/counter_y1_carry__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.638 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.338    21.976    maze_bot/prev_LocY_reg_reg[6]_0[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.313    22.289 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.417    22.706    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    22.830 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.503    23.334    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.124    23.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.524    23.982    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124    24.106 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577    24.682    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    25.415    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.210    25.601    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    25.077    maze_bot/prev_LocY_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.077    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.323ns  (logic 2.333ns (43.829%)  route 2.990ns (56.171%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 19.359 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.899    19.359    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    19.877 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.630    20.508    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124    20.632 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.632    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.182 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.182    maze_bot/counter_y1_carry_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.296 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.296    maze_bot/counter_y1_carry__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.410 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.410    maze_bot/counter_y1_carry__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.638 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.338    21.976    maze_bot/prev_LocY_reg_reg[6]_0[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.313    22.289 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.417    22.706    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    22.830 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.503    23.334    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.124    23.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.524    23.982    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124    24.106 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577    24.682    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    25.415    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.210    25.601    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    25.077    maze_bot/prev_LocY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.077    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.323ns  (logic 2.333ns (43.829%)  route 2.990ns (56.171%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 19.359 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.899    19.359    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    19.877 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.630    20.508    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124    20.632 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.632    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.182 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.182    maze_bot/counter_y1_carry_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.296 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.296    maze_bot/counter_y1_carry__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.410 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.410    maze_bot/counter_y1_carry__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.638 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.338    21.976    maze_bot/prev_LocY_reg_reg[6]_0[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.313    22.289 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.417    22.706    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    22.830 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.503    23.334    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.124    23.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.524    23.982    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124    24.106 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577    24.682    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    25.415    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.210    25.601    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    25.077    maze_bot/prev_LocY_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.077    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.323ns  (logic 2.333ns (43.829%)  route 2.990ns (56.171%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 19.359 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.899    19.359    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    19.877 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.630    20.508    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124    20.632 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.632    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.182 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.182    maze_bot/counter_y1_carry_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.296 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.296    maze_bot/counter_y1_carry__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.410 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.410    maze_bot/counter_y1_carry__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.638 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.338    21.976    maze_bot/prev_LocY_reg_reg[6]_0[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.313    22.289 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.417    22.706    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    22.830 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.503    23.334    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.124    23.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.524    23.982    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124    24.106 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577    24.682    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    25.415    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.210    25.601    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    25.077    maze_bot/prev_LocY_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.077    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.323ns  (logic 2.333ns (43.829%)  route 2.990ns (56.171%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 19.359 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.899    19.359    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    19.877 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.630    20.508    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124    20.632 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.632    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.182 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.182    maze_bot/counter_y1_carry_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.296 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.296    maze_bot/counter_y1_carry__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.410 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.410    maze_bot/counter_y1_carry__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.638 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.338    21.976    maze_bot/prev_LocY_reg_reg[6]_0[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.313    22.289 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.417    22.706    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    22.830 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.503    23.334    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.124    23.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.524    23.982    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124    24.106 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577    24.682    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    25.415    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.210    25.601    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    25.077    maze_bot/prev_LocY_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.077    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.323ns  (logic 2.333ns (43.829%)  route 2.990ns (56.171%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 19.359 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.899    19.359    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    19.877 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.630    20.508    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124    20.632 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.632    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.182 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.182    maze_bot/counter_y1_carry_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.296 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.296    maze_bot/counter_y1_carry__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.410 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.410    maze_bot/counter_y1_carry__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.638 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.338    21.976    maze_bot/prev_LocY_reg_reg[6]_0[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.313    22.289 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.417    22.706    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    22.830 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.503    23.334    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.124    23.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.524    23.982    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124    24.106 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577    24.682    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    25.415    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.210    25.601    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    25.077    maze_bot/prev_LocY_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         25.077    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.323ns  (logic 2.333ns (43.829%)  route 2.990ns (56.171%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 19.359 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.899    19.359    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    19.877 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.630    20.508    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124    20.632 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.632    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.182 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.182    maze_bot/counter_y1_carry_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.296 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.296    maze_bot/counter_y1_carry__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.410 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.410    maze_bot/counter_y1_carry__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.638 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.338    21.976    maze_bot/prev_LocY_reg_reg[6]_0[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.313    22.289 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.417    22.706    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    22.830 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.503    23.334    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.124    23.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.524    23.982    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124    24.106 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577    24.682    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    25.415    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[7]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.210    25.601    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    25.077    maze_bot/prev_LocY_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         25.077    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.100ns  (logic 2.119ns (41.545%)  route 2.981ns (58.455%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.897    19.357    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.456    19.813 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=22, routed)          0.895    20.709    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[4]
    SLICE_X4Y6           LUT4 (Prop_lut4_I1_O)        0.124    20.833 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    20.833    maze_bot/S[0]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.231 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.231    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.345 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.345    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.459 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.459    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.687 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.462    22.148    maze_bot/CO[0]
    SLICE_X5Y10          LUT5 (Prop_lut5_I3_O)        0.313    22.461 f  maze_bot/prev_LocX_reg[7]_i_9/O
                         net (fo=1, routed)           0.399    22.861    maze_bot/prev_LocX_reg[7]_i_9_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I5_O)        0.124    22.985 r  maze_bot/prev_LocX_reg[7]_i_6/O
                         net (fo=2, routed)           0.166    23.151    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[2]
    SLICE_X7Y10          LUT5 (Prop_lut5_I4_O)        0.124    23.275 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.425    23.700    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg_reg[7]_1
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124    23.824 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.458    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    25.414    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.210    25.600    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    25.171    maze_bot/prev_LocX_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.171    
                         arrival time                         -24.458    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.100ns  (logic 2.119ns (41.545%)  route 2.981ns (58.455%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.897    19.357    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.456    19.813 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=22, routed)          0.895    20.709    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[4]
    SLICE_X4Y6           LUT4 (Prop_lut4_I1_O)        0.124    20.833 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    20.833    maze_bot/S[0]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.231 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.231    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.345 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.345    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.459 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.459    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.687 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.462    22.148    maze_bot/CO[0]
    SLICE_X5Y10          LUT5 (Prop_lut5_I3_O)        0.313    22.461 f  maze_bot/prev_LocX_reg[7]_i_9/O
                         net (fo=1, routed)           0.399    22.861    maze_bot/prev_LocX_reg[7]_i_9_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I5_O)        0.124    22.985 r  maze_bot/prev_LocX_reg[7]_i_6/O
                         net (fo=2, routed)           0.166    23.151    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[2]
    SLICE_X7Y10          LUT5 (Prop_lut5_I4_O)        0.124    23.275 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.425    23.700    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg_reg[7]_1
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124    23.824 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.458    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    25.414    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.210    25.600    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    25.171    maze_bot/prev_LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.171    
                         arrival time                         -24.458    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.100ns  (logic 2.119ns (41.545%)  route 2.981ns (58.455%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.897    19.357    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.456    19.813 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=22, routed)          0.895    20.709    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[4]
    SLICE_X4Y6           LUT4 (Prop_lut4_I1_O)        0.124    20.833 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    20.833    maze_bot/S[0]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.231 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.231    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.345 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.345    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.459 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.459    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.687 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.462    22.148    maze_bot/CO[0]
    SLICE_X5Y10          LUT5 (Prop_lut5_I3_O)        0.313    22.461 f  maze_bot/prev_LocX_reg[7]_i_9/O
                         net (fo=1, routed)           0.399    22.861    maze_bot/prev_LocX_reg[7]_i_9_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I5_O)        0.124    22.985 r  maze_bot/prev_LocX_reg[7]_i_6/O
                         net (fo=2, routed)           0.166    23.151    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[2]
    SLICE_X7Y10          LUT5 (Prop_lut5_I4_O)        0.124    23.275 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.425    23.700    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg_reg[7]_1
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124    23.824 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.458    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    25.414    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.210    25.600    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    25.171    maze_bot/prev_LocX_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.171    
                         arrival time                         -24.458    
  -------------------------------------------------------------------
                         slack                                  0.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.209ns (25.540%)  route 0.609ns (74.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.639    -0.525    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.361 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=3, routed)           0.609     0.249    maze_bot/IO_BotCtrl_reg[7]_2[1]
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.294 r  maze_bot/internal_ball_direction[1]_i_1/O
                         net (fo=1, routed)           0.000     0.294    maze_bot/internal_ball_direction[1]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.914    -0.759    maze_bot/clk_out2
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.210     0.007    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.121     0.128    maze_bot/internal_ball_direction_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.209ns (25.332%)  route 0.616ns (74.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.639    -0.525    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.361 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=3, routed)           0.616     0.255    maze_bot/IO_BotCtrl_reg[7]_2[0]
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.300 r  maze_bot/internal_ball_direction[0]_i_1/O
                         net (fo=1, routed)           0.000     0.300    maze_bot/internal_ball_direction[0]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.914    -0.759    maze_bot/clk_out2
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.210     0.007    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.120     0.127    maze_bot/internal_ball_direction_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.209ns (24.546%)  route 0.642ns (75.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.639    -0.525    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.361 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=3, routed)           0.642     0.282    maze_bot/IO_BotCtrl_reg[7]_2[2]
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.327 r  maze_bot/internal_ball_direction[2]_i_1/O
                         net (fo=1, routed)           0.000     0.327    maze_bot/internal_ball_direction[2]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.914    -0.759    maze_bot/clk_out2
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.210     0.007    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.121     0.128    maze_bot/internal_ball_direction_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.582%)  route 0.571ns (75.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.669    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=26, routed)          0.389     0.036    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X7Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.081 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.181     0.262    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X4Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X4Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[2]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.210     0.038    
    SLICE_X4Y9           FDRE (Hold_fdre_C_R)        -0.018     0.020    maze_bot/prev_LocX_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.582%)  route 0.571ns (75.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.669    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=26, routed)          0.389     0.036    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X7Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.081 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.181     0.262    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X4Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X4Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[3]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.210     0.038    
    SLICE_X4Y9           FDRE (Hold_fdre_C_R)        -0.018     0.020    maze_bot/prev_LocX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.457ns (49.452%)  route 0.467ns (50.548%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=22, routed)          0.261    -0.093    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I3_O)        0.049    -0.044 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    -0.044    maze_bot/IO_BotCtrl_reg[5][1]
    SLICE_X4Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     0.048 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.048    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     0.113 f  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.206     0.318    maze_bot/CO[0]
    SLICE_X6Y7           LUT6 (Prop_lut6_I2_O)        0.110     0.428 r  maze_bot/prev_LocX_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.428    maze_bot/prev_LocX_reg[6]_i_1_n_0
    SLICE_X6Y7           FDRE                                         r  maze_bot/prev_LocX_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X6Y7           FDRE                                         r  maze_bot/prev_LocX_reg_reg[6]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.210     0.038    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.120     0.158    maze_bot/prev_LocX_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/hitMazeWall_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.209ns (22.568%)  route 0.717ns (77.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.717     0.377    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/p_0_in
    SLICE_X4Y10          LUT6 (Prop_lut6_I5_O)        0.045     0.422 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/hitMazeWall_i_1/O
                         net (fo=1, routed)           0.000     0.422    maze_bot/hitMazeWall_reg_0
    SLICE_X4Y10          FDRE                                         r  maze_bot/hitMazeWall_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.944    -0.729    maze_bot/clk_out2
    SLICE_X4Y10          FDRE                                         r  maze_bot/hitMazeWall_reg/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.210     0.037    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.092     0.129    maze_bot/hitMazeWall_reg
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.728%)  route 0.632ns (77.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.669    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=26, routed)          0.389     0.036    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X7Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.081 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.243     0.324    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.210     0.038    
    SLICE_X7Y9           FDRE (Hold_fdre_C_R)        -0.018     0.020    maze_bot/prev_LocX_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.728%)  route 0.632ns (77.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.669    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=26, routed)          0.389     0.036    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X7Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.081 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.243     0.324    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.210     0.038    
    SLICE_X7Y9           FDRE (Hold_fdre_C_R)        -0.018     0.020    maze_bot/prev_LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.728%)  route 0.632ns (77.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.669    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=26, routed)          0.389     0.036    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X7Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.081 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.243     0.324    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.210     0.038    
    SLICE_X7Y9           FDRE (Hold_fdre_C_R)        -0.018     0.020    maze_bot/prev_LocX_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.304    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.643ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/icon_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.568ns  (logic 2.955ns (27.963%)  route 7.613ns (72.037%))
  Logic Levels:           12  (CARRY4=2 LUT3=4 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.896    -0.644    maze_bot/clk_out2
    SLICE_X6Y9           FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518    -0.126 f  maze_bot/LocX_reg_reg[4]/Q
                         net (fo=21, routed)          1.050     0.925    maze_bot/Q[4]
    SLICE_X6Y10          LUT6 (Prop_lut6_I3_O)        0.124     1.049 r  maze_bot/prev_LocX_reg[7]_i_7/O
                         net (fo=2, routed)           0.924     1.973    maze_bot/prev_LocX_reg[7]_i_7_n_0
    SLICE_X6Y6           LUT6 (Prop_lut6_I3_O)        0.124     2.097 r  maze_bot/i__carry_i_6/O
                         net (fo=50, routed)          1.091     3.187    maze_bot/icon_reg[1]_2
    SLICE_X2Y3           LUT3 (Prop_lut3_I2_O)        0.152     3.339 r  maze_bot/i__carry__0_i_9/O
                         net (fo=3, routed)           0.716     4.055    maze_bot/icon_reg[1]_3[2]
    SLICE_X1Y1           LUT3 (Prop_lut3_I0_O)        0.348     4.403 r  maze_bot/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.403    icon1/pixel_row_reg[7][3]
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.804 r  icon1/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.804    icon1/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.918 f  icon1/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.870     5.789    maze_bot/pixel_row_reg[9]_1[0]
    SLICE_X2Y3           LUT3 (Prop_lut3_I2_O)        0.124     5.913 f  maze_bot/icon[1]_i_42/O
                         net (fo=1, routed)           0.722     6.635    maze_bot/icon[1]_i_42_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I5_O)        0.124     6.759 f  maze_bot/icon[1]_i_23/O
                         net (fo=8, routed)           0.479     7.238    maze_bot/icon_reg[1]_0
    SLICE_X10Y2          LUT3 (Prop_lut3_I0_O)        0.117     7.355 r  maze_bot/icon[1]_i_10/O
                         net (fo=8, routed)           1.029     8.383    maze_bot/icon[1]_i_10_n_0
    SLICE_X15Y2          LUT4 (Prop_lut4_I0_O)        0.359     8.742 r  maze_bot/icon[1]_i_21/O
                         net (fo=1, routed)           0.433     9.176    maze_bot/icon[1]_i_21_n_0
    SLICE_X15Y2          LUT6 (Prop_lut6_I3_O)        0.326     9.502 r  maze_bot/icon[1]_i_6/O
                         net (fo=1, routed)           0.298     9.800    maze_bot/icon[1]_i_6_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I4_O)        0.124     9.924 r  maze_bot/icon[1]_i_1/O
                         net (fo=1, routed)           0.000     9.924    icon1/pixel_column_reg[1]
    SLICE_X12Y2          FDRE                                         r  icon1/icon_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.693    12.006    icon1/clk_out2
    SLICE_X12Y2          FDRE                                         r  icon1/icon_reg[1]/C
                         clock pessimism              0.568    12.574    
                         clock uncertainty           -0.084    12.490    
    SLICE_X12Y2          FDRE (Setup_fdre_C_D)        0.077    12.567    icon1/icon_reg[1]
  -------------------------------------------------------------------
                         required time                         12.567    
                         arrival time                          -9.924    
  -------------------------------------------------------------------
                         slack                                  2.643    

Slack (MET) :             3.022ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/icon_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.141ns  (logic 2.401ns (23.675%)  route 7.740ns (76.325%))
  Logic Levels:           11  (CARRY4=2 LUT3=3 LUT6=6)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 12.007 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.896    -0.644    maze_bot/clk_out2
    SLICE_X6Y9           FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518    -0.126 f  maze_bot/LocX_reg_reg[4]/Q
                         net (fo=21, routed)          1.050     0.925    maze_bot/Q[4]
    SLICE_X6Y10          LUT6 (Prop_lut6_I3_O)        0.124     1.049 r  maze_bot/prev_LocX_reg[7]_i_7/O
                         net (fo=2, routed)           0.924     1.973    maze_bot/prev_LocX_reg[7]_i_7_n_0
    SLICE_X6Y6           LUT6 (Prop_lut6_I3_O)        0.124     2.097 r  maze_bot/i__carry_i_6/O
                         net (fo=50, routed)          1.091     3.187    maze_bot/icon_reg[1]_2
    SLICE_X2Y3           LUT3 (Prop_lut3_I2_O)        0.152     3.339 r  maze_bot/i__carry__0_i_9/O
                         net (fo=3, routed)           0.716     4.055    maze_bot/icon_reg[1]_3[2]
    SLICE_X1Y1           LUT3 (Prop_lut3_I0_O)        0.348     4.403 r  maze_bot/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.403    icon1/pixel_row_reg[7][3]
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.804 r  icon1/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.804    icon1/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.918 f  icon1/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.870     5.789    maze_bot/pixel_row_reg[9]_1[0]
    SLICE_X2Y3           LUT3 (Prop_lut3_I2_O)        0.124     5.913 f  maze_bot/icon[1]_i_42/O
                         net (fo=1, routed)           0.722     6.635    maze_bot/icon[1]_i_42_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I5_O)        0.124     6.759 f  maze_bot/icon[1]_i_23/O
                         net (fo=8, routed)           0.489     7.248    maze_bot/icon_reg[1]_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I5_O)        0.124     7.372 r  maze_bot/icon[1]_i_12/O
                         net (fo=8, routed)           1.053     8.425    maze_bot/icon[1]_i_12_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I2_O)        0.124     8.549 r  maze_bot/icon[0]_i_2/O
                         net (fo=1, routed)           0.825     9.374    maze_bot/icon[0]_i_2_n_0
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.498 r  maze_bot/icon[0]_i_1/O
                         net (fo=1, routed)           0.000     9.498    icon1/pixel_column_reg[4]
    SLICE_X11Y2          FDRE                                         r  icon1/icon_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.694    12.007    icon1/clk_out2
    SLICE_X11Y2          FDRE                                         r  icon1/icon_reg[0]/C
                         clock pessimism              0.568    12.575    
                         clock uncertainty           -0.084    12.491    
    SLICE_X11Y2          FDRE (Setup_fdre_C_D)        0.029    12.520    icon1/icon_reg[0]
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  3.022    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 2.950ns (40.901%)  route 4.263ns (59.099%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.807     5.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634     6.535    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    12.081    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.084    12.565    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    12.136    maze_bot/prev_LocX_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.136    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 2.950ns (40.901%)  route 4.263ns (59.099%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.807     5.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634     6.535    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    12.081    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.084    12.565    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    12.136    maze_bot/prev_LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.136    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 2.950ns (40.901%)  route 4.263ns (59.099%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.807     5.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634     6.535    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    12.081    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.084    12.565    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    12.136    maze_bot/prev_LocX_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.136    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 2.950ns (40.901%)  route 4.263ns (59.099%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.807     5.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634     6.535    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    12.081    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.084    12.565    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    12.136    maze_bot/prev_LocX_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.136    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 2.950ns (40.901%)  route 4.263ns (59.099%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.807     5.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634     6.535    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    12.081    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[7]/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.084    12.565    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    12.136    maze_bot/prev_LocX_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.136    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 2.950ns (41.917%)  route 4.088ns (58.083%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 12.082 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.690     5.660    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X2Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.784 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577     6.361    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    12.082    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/C
                         clock pessimism              0.568    12.650    
                         clock uncertainty           -0.084    12.566    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    12.042    maze_bot/prev_LocY_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.042    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                  5.681    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 2.950ns (41.917%)  route 4.088ns (58.083%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 12.082 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.690     5.660    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X2Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.784 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577     6.361    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    12.082    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/C
                         clock pessimism              0.568    12.650    
                         clock uncertainty           -0.084    12.566    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    12.042    maze_bot/prev_LocY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.042    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                  5.681    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 2.950ns (41.917%)  route 4.088ns (58.083%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 12.082 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.863    -0.677    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 f  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.321     3.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.222 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4/O
                         net (fo=7, routed)           0.852     4.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.197 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=20, routed)          0.649     4.846    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_3/O
                         net (fo=4, routed)           0.690     5.660    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]
    SLICE_X2Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.784 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577     6.361    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    12.082    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/C
                         clock pessimism              0.568    12.650    
                         clock uncertainty           -0.084    12.566    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    12.042    maze_bot/prev_LocY_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.042    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                  5.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.125%)  route 0.134ns (41.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.668    -0.496    maze_bot/clk_out2
    SLICE_X4Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  maze_bot/prev_LocX_reg_reg[3]/Q
                         net (fo=1, routed)           0.134    -0.221    maze_bot/prev_LocX_reg[3]
    SLICE_X6Y9           LUT5 (Prop_lut5_I0_O)        0.045    -0.176 r  maze_bot/LocX_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    maze_bot/p_0_in__0__0[3]
    SLICE_X6Y9           FDRE                                         r  maze_bot/LocX_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X6Y9           FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.084    -0.396    
    SLICE_X6Y9           FDRE (Hold_fdre_C_D)         0.120    -0.276    maze_bot/LocX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocY_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocY_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.107%)  route 0.128ns (37.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.668    -0.496    maze_bot/clk_out2
    SLICE_X6Y7           FDRE                                         r  maze_bot/prev_LocY_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  maze_bot/prev_LocY_reg_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.204    maze_bot/prev_LocY_reg[6]
    SLICE_X6Y5           LUT5 (Prop_lut5_I0_O)        0.045    -0.159 r  maze_bot/LocY_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    maze_bot/p_0_in__1[6]
    SLICE_X6Y5           FDSE                                         r  maze_bot/LocY_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X6Y5           FDSE                                         r  maze_bot/LocY_reg_reg[6]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X6Y5           FDSE (Hold_fdse_C_D)         0.120    -0.275    maze_bot/LocY_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocX_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.226ns (66.486%)  route 0.114ns (33.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.668    -0.496    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.128    -0.368 r  maze_bot/prev_LocX_reg_reg[7]/Q
                         net (fo=1, routed)           0.114    -0.254    maze_bot/prev_LocX_reg[7]
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.098    -0.156 r  maze_bot/LocX_reg[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.156    maze_bot/p_0_in__0__0[7]
    SLICE_X6Y10          FDRE                                         r  maze_bot/LocX_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.944    -0.729    maze_bot/clk_out2
    SLICE_X6Y10          FDRE                                         r  maze_bot/LocX_reg_reg[7]/C
                         clock pessimism              0.249    -0.481    
                         clock uncertainty            0.084    -0.397    
    SLICE_X6Y10          FDRE (Hold_fdre_C_D)         0.120    -0.277    maze_bot/LocX_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.525%)  route 0.197ns (51.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.670    -0.494    dtg/CLK
    SLICE_X4Y0           FDRE                                         r  dtg/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  dtg/pixel_row_reg[0]/Q
                         net (fo=14, routed)          0.197    -0.155    dtg/Q[0]
    SLICE_X2Y1           LUT3 (Prop_lut3_I2_O)        0.045    -0.110 r  dtg/pixel_row[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    dtg/p_0_in__2[2]
    SLICE_X2Y1           FDRE                                         r  dtg/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.948    -0.725    dtg/CLK
    SLICE_X2Y1           FDRE                                         r  dtg/pixel_row_reg[2]/C
                         clock pessimism              0.272    -0.454    
                         clock uncertainty            0.084    -0.370    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.120    -0.250    dtg/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocY_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocY_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.171%)  route 0.127ns (37.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  maze_bot/prev_LocY_reg_reg[1]/Q
                         net (fo=1, routed)           0.127    -0.203    maze_bot/prev_LocY_reg[1]
    SLICE_X1Y9           LUT5 (Prop_lut5_I0_O)        0.045    -0.158 r  maze_bot/LocY_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    maze_bot/p_0_in__1[1]
    SLICE_X1Y9           FDRE                                         r  maze_bot/LocY_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X1Y9           FDRE                                         r  maze_bot/LocY_reg_reg[1]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.092    -0.303    maze_bot/LocY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.860%)  route 0.158ns (49.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.667    -0.497    maze_bot/clk_out2
    SLICE_X6Y10          FDRE                                         r  maze_bot/LocX_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  maze_bot/LocX_reg_reg[7]/Q
                         net (fo=13, routed)          0.158    -0.174    maze_bot/LocX_reg__0[7]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[7]/C
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.084    -0.396    
    SLICE_X7Y9           FDRE (Hold_fdre_C_D)         0.071    -0.325    maze_bot/prev_LocX_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.824%)  route 0.172ns (45.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.671    -0.493    dtg/CLK
    SLICE_X2Y2           FDRE                                         r  dtg/pixel_row_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  dtg/pixel_row_reg[7]/Q
                         net (fo=19, routed)          0.172    -0.156    dtg/Q[7]
    SLICE_X2Y1           LUT6 (Prop_lut6_I3_O)        0.045    -0.111 r  dtg/pixel_row[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    dtg/p_0_in__2[10]
    SLICE_X2Y1           FDRE                                         r  dtg/pixel_row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.948    -0.725    dtg/CLK
    SLICE_X2Y1           FDRE                                         r  dtg/pixel_row_reg[10]/C
                         clock pessimism              0.249    -0.477    
                         clock uncertainty            0.084    -0.393    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.121    -0.272    dtg/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.407%)  route 0.313ns (65.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.667    -0.497    maze_bot/clk_out2
    SLICE_X6Y11          FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  maze_bot/LocX_reg_reg[0]/Q
                         net (fo=19, routed)          0.313    -0.020    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y2          RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.953    -0.720    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.272    -0.448    
                         clock uncertainty            0.084    -0.364    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.181    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dtg/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_column_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.601%)  route 0.167ns (44.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.642    -0.522    dtg/CLK
    SLICE_X10Y2          FDRE                                         r  dtg/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  dtg/pixel_column_reg[2]/Q
                         net (fo=13, routed)          0.167    -0.191    dtg/pixel_column_reg[10]_0[2]
    SLICE_X9Y2           LUT6 (Prop_lut6_I2_O)        0.045    -0.146 r  dtg/pixel_column[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    dtg/pixel_column[4]_i_1_n_0
    SLICE_X9Y2           FDRE                                         r  dtg/pixel_column_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.917    -0.756    dtg/CLK
    SLICE_X9Y2           FDRE                                         r  dtg/pixel_column_reg[4]/C
                         clock pessimism              0.272    -0.485    
                         clock uncertainty            0.084    -0.401    
    SLICE_X9Y2           FDRE (Hold_fdre_C_D)         0.092    -0.309    dtg/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 maze_bot/counter_y_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.668    -0.496    maze_bot/clk_out2
    SLICE_X5Y7           FDRE                                         r  maze_bot/counter_y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  maze_bot/counter_y_reg[23]/Q
                         net (fo=3, routed)           0.118    -0.237    maze_bot/counter_y_reg[23]_0[12]
    SLICE_X5Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.129 r  maze_bot/counter_y_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.129    maze_bot/counter_y_reg[20]_i_1_n_4
    SLICE_X5Y7           FDRE                                         r  maze_bot/counter_y_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X5Y7           FDRE                                         r  maze_bot/counter_y_reg[23]/C
                         clock pessimism              0.233    -0.496    
                         clock uncertainty            0.084    -0.412    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.105    -0.307    maze_bot/counter_y_reg[23]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.178    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.323ns  (logic 2.333ns (43.829%)  route 2.990ns (56.171%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 19.359 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.899    19.359    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    19.877 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.630    20.508    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124    20.632 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.632    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.182 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.182    maze_bot/counter_y1_carry_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.296 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.296    maze_bot/counter_y1_carry__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.410 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.410    maze_bot/counter_y1_carry__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.638 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.338    21.976    maze_bot/prev_LocY_reg_reg[6]_0[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.313    22.289 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.417    22.706    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    22.830 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.503    23.334    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.124    23.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.524    23.982    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124    24.106 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577    24.682    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    25.415    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.208    25.602    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    25.078    maze_bot/prev_LocY_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.078    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.323ns  (logic 2.333ns (43.829%)  route 2.990ns (56.171%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 19.359 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.899    19.359    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    19.877 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.630    20.508    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124    20.632 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.632    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.182 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.182    maze_bot/counter_y1_carry_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.296 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.296    maze_bot/counter_y1_carry__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.410 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.410    maze_bot/counter_y1_carry__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.638 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.338    21.976    maze_bot/prev_LocY_reg_reg[6]_0[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.313    22.289 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.417    22.706    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    22.830 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.503    23.334    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.124    23.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.524    23.982    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124    24.106 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577    24.682    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    25.415    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.208    25.602    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    25.078    maze_bot/prev_LocY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.078    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.323ns  (logic 2.333ns (43.829%)  route 2.990ns (56.171%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 19.359 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.899    19.359    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    19.877 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.630    20.508    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124    20.632 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.632    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.182 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.182    maze_bot/counter_y1_carry_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.296 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.296    maze_bot/counter_y1_carry__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.410 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.410    maze_bot/counter_y1_carry__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.638 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.338    21.976    maze_bot/prev_LocY_reg_reg[6]_0[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.313    22.289 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.417    22.706    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    22.830 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.503    23.334    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.124    23.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.524    23.982    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124    24.106 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577    24.682    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    25.415    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.208    25.602    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    25.078    maze_bot/prev_LocY_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.078    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.323ns  (logic 2.333ns (43.829%)  route 2.990ns (56.171%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 19.359 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.899    19.359    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    19.877 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.630    20.508    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124    20.632 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.632    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.182 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.182    maze_bot/counter_y1_carry_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.296 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.296    maze_bot/counter_y1_carry__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.410 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.410    maze_bot/counter_y1_carry__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.638 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.338    21.976    maze_bot/prev_LocY_reg_reg[6]_0[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.313    22.289 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.417    22.706    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    22.830 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.503    23.334    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.124    23.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.524    23.982    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124    24.106 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577    24.682    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    25.415    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.208    25.602    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    25.078    maze_bot/prev_LocY_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.078    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.323ns  (logic 2.333ns (43.829%)  route 2.990ns (56.171%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 19.359 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.899    19.359    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    19.877 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.630    20.508    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124    20.632 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.632    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.182 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.182    maze_bot/counter_y1_carry_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.296 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.296    maze_bot/counter_y1_carry__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.410 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.410    maze_bot/counter_y1_carry__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.638 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.338    21.976    maze_bot/prev_LocY_reg_reg[6]_0[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.313    22.289 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.417    22.706    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    22.830 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.503    23.334    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.124    23.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.524    23.982    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124    24.106 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577    24.682    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    25.415    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.208    25.602    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    25.078    maze_bot/prev_LocY_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.078    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.323ns  (logic 2.333ns (43.829%)  route 2.990ns (56.171%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 19.359 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.899    19.359    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    19.877 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.630    20.508    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124    20.632 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.632    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.182 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.182    maze_bot/counter_y1_carry_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.296 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.296    maze_bot/counter_y1_carry__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.410 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.410    maze_bot/counter_y1_carry__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.638 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.338    21.976    maze_bot/prev_LocY_reg_reg[6]_0[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.313    22.289 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.417    22.706    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    22.830 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.503    23.334    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.124    23.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.524    23.982    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124    24.106 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577    24.682    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    25.415    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.208    25.602    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    25.078    maze_bot/prev_LocY_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         25.078    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.323ns  (logic 2.333ns (43.829%)  route 2.990ns (56.171%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 19.359 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.899    19.359    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    19.877 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.630    20.508    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124    20.632 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.632    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.182 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.182    maze_bot/counter_y1_carry_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.296 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.296    maze_bot/counter_y1_carry__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.410 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.410    maze_bot/counter_y1_carry__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.638 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.338    21.976    maze_bot/prev_LocY_reg_reg[6]_0[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.313    22.289 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.417    22.706    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    22.830 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.503    23.334    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.124    23.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.524    23.982    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg_reg[7]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124    24.106 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.577    24.682    maze_bot/IO_BotCtrl_reg[6]
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.769    25.415    maze_bot/clk_out2
    SLICE_X2Y9           FDRE                                         r  maze_bot/prev_LocY_reg_reg[7]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.208    25.602    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    25.078    maze_bot/prev_LocY_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         25.078    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.100ns  (logic 2.119ns (41.545%)  route 2.981ns (58.455%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.897    19.357    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.456    19.813 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=22, routed)          0.895    20.709    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[4]
    SLICE_X4Y6           LUT4 (Prop_lut4_I1_O)        0.124    20.833 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    20.833    maze_bot/S[0]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.231 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.231    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.345 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.345    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.459 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.459    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.687 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.462    22.148    maze_bot/CO[0]
    SLICE_X5Y10          LUT5 (Prop_lut5_I3_O)        0.313    22.461 f  maze_bot/prev_LocX_reg[7]_i_9/O
                         net (fo=1, routed)           0.399    22.861    maze_bot/prev_LocX_reg[7]_i_9_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I5_O)        0.124    22.985 r  maze_bot/prev_LocX_reg[7]_i_6/O
                         net (fo=2, routed)           0.166    23.151    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[2]
    SLICE_X7Y10          LUT5 (Prop_lut5_I4_O)        0.124    23.275 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.425    23.700    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg_reg[7]_1
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124    23.824 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.458    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    25.414    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.208    25.601    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    25.172    maze_bot/prev_LocX_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.172    
                         arrival time                         -24.458    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.100ns  (logic 2.119ns (41.545%)  route 2.981ns (58.455%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.897    19.357    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.456    19.813 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=22, routed)          0.895    20.709    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[4]
    SLICE_X4Y6           LUT4 (Prop_lut4_I1_O)        0.124    20.833 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    20.833    maze_bot/S[0]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.231 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.231    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.345 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.345    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.459 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.459    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.687 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.462    22.148    maze_bot/CO[0]
    SLICE_X5Y10          LUT5 (Prop_lut5_I3_O)        0.313    22.461 f  maze_bot/prev_LocX_reg[7]_i_9/O
                         net (fo=1, routed)           0.399    22.861    maze_bot/prev_LocX_reg[7]_i_9_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I5_O)        0.124    22.985 r  maze_bot/prev_LocX_reg[7]_i_6/O
                         net (fo=2, routed)           0.166    23.151    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[2]
    SLICE_X7Y10          LUT5 (Prop_lut5_I4_O)        0.124    23.275 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.425    23.700    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg_reg[7]_1
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124    23.824 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.458    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    25.414    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.208    25.601    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    25.172    maze_bot/prev_LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.172    
                         arrival time                         -24.458    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.100ns  (logic 2.119ns (41.545%)  route 2.981ns (58.455%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.897    19.357    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.456    19.813 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=22, routed)          0.895    20.709    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[4]
    SLICE_X4Y6           LUT4 (Prop_lut4_I1_O)        0.124    20.833 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    20.833    maze_bot/S[0]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.231 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.231    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.345 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.345    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.459 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.459    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.687 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.462    22.148    maze_bot/CO[0]
    SLICE_X5Y10          LUT5 (Prop_lut5_I3_O)        0.313    22.461 f  maze_bot/prev_LocX_reg[7]_i_9/O
                         net (fo=1, routed)           0.399    22.861    maze_bot/prev_LocX_reg[7]_i_9_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I5_O)        0.124    22.985 r  maze_bot/prev_LocX_reg[7]_i_6/O
                         net (fo=2, routed)           0.166    23.151    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[2]
    SLICE_X7Y10          LUT5 (Prop_lut5_I4_O)        0.124    23.275 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.425    23.700    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg_reg[7]_1
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124    23.824 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.458    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.768    25.414    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.208    25.601    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    25.172    maze_bot/prev_LocX_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.172    
                         arrival time                         -24.458    
  -------------------------------------------------------------------
                         slack                                  0.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.209ns (25.540%)  route 0.609ns (74.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.639    -0.525    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.361 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=3, routed)           0.609     0.249    maze_bot/IO_BotCtrl_reg[7]_2[1]
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.294 r  maze_bot/internal_ball_direction[1]_i_1/O
                         net (fo=1, routed)           0.000     0.294    maze_bot/internal_ball_direction[1]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.914    -0.759    maze_bot/clk_out2
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.208     0.005    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.121     0.126    maze_bot/internal_ball_direction_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.209ns (25.332%)  route 0.616ns (74.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.639    -0.525    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.361 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=3, routed)           0.616     0.255    maze_bot/IO_BotCtrl_reg[7]_2[0]
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.300 r  maze_bot/internal_ball_direction[0]_i_1/O
                         net (fo=1, routed)           0.000     0.300    maze_bot/internal_ball_direction[0]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.914    -0.759    maze_bot/clk_out2
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.208     0.005    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.120     0.125    maze_bot/internal_ball_direction_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.209ns (24.546%)  route 0.642ns (75.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.639    -0.525    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.361 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=3, routed)           0.642     0.282    maze_bot/IO_BotCtrl_reg[7]_2[2]
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.327 r  maze_bot/internal_ball_direction[2]_i_1/O
                         net (fo=1, routed)           0.000     0.327    maze_bot/internal_ball_direction[2]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.914    -0.759    maze_bot/clk_out2
    SLICE_X8Y10          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.208     0.005    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.121     0.126    maze_bot/internal_ball_direction_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.582%)  route 0.571ns (75.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.669    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=26, routed)          0.389     0.036    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X7Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.081 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.181     0.262    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X4Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X4Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[2]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.208     0.036    
    SLICE_X4Y9           FDRE (Hold_fdre_C_R)        -0.018     0.018    maze_bot/prev_LocX_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.582%)  route 0.571ns (75.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.669    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=26, routed)          0.389     0.036    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X7Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.081 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.181     0.262    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X4Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X4Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[3]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.208     0.036    
    SLICE_X4Y9           FDRE (Hold_fdre_C_R)        -0.018     0.018    maze_bot/prev_LocX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.457ns (49.452%)  route 0.467ns (50.548%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=22, routed)          0.261    -0.093    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I3_O)        0.049    -0.044 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    -0.044    maze_bot/IO_BotCtrl_reg[5][1]
    SLICE_X4Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     0.048 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.048    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     0.113 f  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.206     0.318    maze_bot/CO[0]
    SLICE_X6Y7           LUT6 (Prop_lut6_I2_O)        0.110     0.428 r  maze_bot/prev_LocX_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.428    maze_bot/prev_LocX_reg[6]_i_1_n_0
    SLICE_X6Y7           FDRE                                         r  maze_bot/prev_LocX_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X6Y7           FDRE                                         r  maze_bot/prev_LocX_reg_reg[6]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.208     0.036    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.120     0.156    maze_bot/prev_LocX_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/hitMazeWall_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.209ns (22.568%)  route 0.717ns (77.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.717     0.377    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/p_0_in
    SLICE_X4Y10          LUT6 (Prop_lut6_I5_O)        0.045     0.422 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/hitMazeWall_i_1/O
                         net (fo=1, routed)           0.000     0.422    maze_bot/hitMazeWall_reg_0
    SLICE_X4Y10          FDRE                                         r  maze_bot/hitMazeWall_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.944    -0.729    maze_bot/clk_out2
    SLICE_X4Y10          FDRE                                         r  maze_bot/hitMazeWall_reg/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.208     0.035    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.092     0.127    maze_bot/hitMazeWall_reg
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.728%)  route 0.632ns (77.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.669    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=26, routed)          0.389     0.036    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X7Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.081 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.243     0.324    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.208     0.036    
    SLICE_X7Y9           FDRE (Hold_fdre_C_R)        -0.018     0.018    maze_bot/prev_LocX_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.728%)  route 0.632ns (77.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.669    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=26, routed)          0.389     0.036    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X7Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.081 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.243     0.324    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.208     0.036    
    SLICE_X7Y9           FDRE (Hold_fdre_C_R)        -0.018     0.018    maze_bot/prev_LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.728%)  route 0.632ns (77.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.669    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=26, routed)          0.389     0.036    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X7Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.081 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.243     0.324    maze_bot/IO_BotCtrl_reg[4]
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X7Y9           FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.208     0.036    
    SLICE_X7Y9           FDRE (Hold_fdre_C_R)        -0.018     0.018    maze_bot/prev_LocX_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.305    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :           59  Failing Endpoints,  Worst Slack       -1.838ns,  Total Violation     -107.214ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.838ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.686ns  (logic 0.580ns (34.400%)  route 1.106ns (65.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.686  4740.966    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X18Y1          FDSE (Setup_fdse_C_S)       -0.429  4739.126    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4740.965    
  -------------------------------------------------------------------
                         slack                                 -1.838    

Slack (VIOLATED) :        -1.838ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.686ns  (logic 0.580ns (34.400%)  route 1.106ns (65.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.686  4740.966    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X18Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4740.965    
  -------------------------------------------------------------------
                         slack                                 -1.838    

Slack (VIOLATED) :        -1.838ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.686ns  (logic 0.580ns (34.400%)  route 1.106ns (65.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.686  4740.966    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X18Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4740.965    
  -------------------------------------------------------------------
                         slack                                 -1.838    

Slack (VIOLATED) :        -1.838ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.686ns  (logic 0.580ns (34.400%)  route 1.106ns (65.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.686  4740.966    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X18Y1          FDSE (Setup_fdse_C_S)       -0.429  4739.126    mhp_axd1362/SPI_driver/accel_data_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4740.965    
  -------------------------------------------------------------------
                         slack                                 -1.838    

Slack (VIOLATED) :        -1.838ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.686ns  (logic 0.580ns (34.400%)  route 1.106ns (65.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.686  4740.966    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[1]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X18Y1          FDSE (Setup_fdse_C_S)       -0.429  4739.126    mhp_axd1362/SPI_driver/counter_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4740.965    
  -------------------------------------------------------------------
                         slack                                 -1.838    

Slack (VIOLATED) :        -1.838ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/rw_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.686ns  (logic 0.580ns (34.400%)  route 1.106ns (65.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.686  4740.966    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X18Y1          FDSE (Setup_fdse_C_S)       -0.429  4739.126    mhp_axd1362/SPI_driver/rw_reg
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4740.965    
  -------------------------------------------------------------------
                         slack                                 -1.838    

Slack (VIOLATED) :        -1.837ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.685ns  (logic 0.580ns (34.422%)  route 1.105ns (65.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.685  4740.964    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X19Y2          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4740.964    
  -------------------------------------------------------------------
                         slack                                 -1.837    

Slack (VIOLATED) :        -1.837ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.685ns  (logic 0.580ns (34.422%)  route 1.105ns (65.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.685  4740.964    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X19Y2          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4740.964    
  -------------------------------------------------------------------
                         slack                                 -1.837    

Slack (VIOLATED) :        -1.837ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.685ns  (logic 0.580ns (34.422%)  route 1.105ns (65.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.685  4740.964    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X19Y2          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4740.964    
  -------------------------------------------------------------------
                         slack                                 -1.837    

Slack (VIOLATED) :        -1.837ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.685ns  (logic 0.580ns (34.422%)  route 1.105ns (65.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.685  4740.964    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X19Y2          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4740.964    
  -------------------------------------------------------------------
                         slack                                 -1.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.405%)  route 0.388ns (67.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.152    -0.229    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.236     0.051    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X20Y1          FDRE (Hold_fdre_C_R)        -0.018     0.032    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.405%)  route 0.388ns (67.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.152    -0.229    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.236     0.051    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X20Y1          FDRE (Hold_fdre_C_R)        -0.018     0.032    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.405%)  route 0.388ns (67.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.152    -0.229    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.236     0.051    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X20Y1          FDRE (Hold_fdre_C_R)        -0.018     0.032    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.405%)  route 0.388ns (67.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.152    -0.229    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.236     0.051    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X20Y1          FDRE (Hold_fdre_C_R)        -0.018     0.032    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.538%)  route 0.404ns (68.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.189    -0.193    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.215     0.067    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.916    -0.757    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.249     0.049    
    SLICE_X23Y3          FDRE (Hold_fdre_C_R)        -0.018     0.031    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.538%)  route 0.404ns (68.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.189    -0.193    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.215     0.067    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.916    -0.757    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.249     0.049    
    SLICE_X23Y3          FDRE (Hold_fdre_C_R)        -0.018     0.031    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.538%)  route 0.404ns (68.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.189    -0.193    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.215     0.067    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.916    -0.757    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.249     0.049    
    SLICE_X23Y3          FDRE (Hold_fdre_C_R)        -0.018     0.031    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.538%)  route 0.404ns (68.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.189    -0.193    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.215     0.067    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.916    -0.757    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.249     0.049    
    SLICE_X23Y3          FDRE (Hold_fdre_C_R)        -0.018     0.031    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.538%)  route 0.404ns (68.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.189    -0.193    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.215     0.067    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.916    -0.757    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.249     0.049    
    SLICE_X23Y3          FDRE (Hold_fdre_C_R)        -0.018     0.031    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.538%)  route 0.404ns (68.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.189    -0.193    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.215     0.067    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.916    -0.757    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.249     0.049    
    SLICE_X23Y3          FDRE (Hold_fdre_C_R)        -0.018     0.031    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.036    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       90.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.577ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0_1 fall@94.815ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.828ns (20.231%)  route 3.265ns (79.769%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 93.484 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820    -0.720    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDSE (Prop_fdse_C_Q)         0.456    -0.264 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=25, routed)          1.344     1.080    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X18Y3          LUT3 (Prop_lut3_I0_O)        0.124     1.204 r  mhp_axd1362/SPI_driver/roundDone_i_2/O
                         net (fo=3, routed)           0.821     2.025    mhp_axd1362/SPI_driver/roundDone_i_2_n_0
    SLICE_X15Y3          LUT6 (Prop_lut6_I2_O)        0.124     2.149 r  mhp_axd1362/SPI_driver/MOSI_i_5/O
                         net (fo=1, routed)           1.100     3.249    mhp_axd1362/SPI_driver/MOSI_i_5_n_0
    SLICE_X21Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.373 r  mhp_axd1362/SPI_driver/MOSI_i_2/O
                         net (fo=1, routed)           0.000     3.373    mhp_axd1362/SPI_driver/MOSI_i_2_n_0
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690    93.484    mhp_axd1362/SPI_driver/CLK
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.568    94.052    
                         clock uncertainty           -0.134    93.918    
    SLICE_X21Y1          FDRE (Setup_fdre_C_D)        0.032    93.950    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.950    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                 90.577    

Slack (MET) :             91.839ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0_1 fall@94.815ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.580ns (22.176%)  route 2.035ns (77.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 93.484 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819    -0.721    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.456    -0.265 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=26, routed)          1.513     1.248    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X16Y3          LUT3 (Prop_lut3_I2_O)        0.124     1.372 r  mhp_axd1362/SPI_driver/MOSI_i_1/O
                         net (fo=1, routed)           0.523     1.895    mhp_axd1362/SPI_driver/MOSI_i_1_n_0
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690    93.484    mhp_axd1362/SPI_driver/CLK
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.585    94.069    
                         clock uncertainty           -0.134    93.935    
    SLICE_X21Y1          FDRE (Setup_fdre_C_CE)      -0.202    93.733    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.733    
                         arrival time                          -1.895    
  -------------------------------------------------------------------
                         slack                                 91.839    

Slack (MET) :             185.680ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.732ns (20.894%)  route 2.771ns (79.106%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820    -0.720    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDSE (Prop_fdse_C_Q)         0.456    -0.264 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=25, routed)          1.341     1.077    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X18Y3          LUT4 (Prop_lut4_I0_O)        0.124     1.201 r  mhp_axd1362/SPI_driver/accel_data[7]_i_3/O
                         net (fo=4, routed)           0.815     2.017    mhp_axd1362/SPI_driver/accel_data[7]_i_3_n_0
    SLICE_X19Y3          LUT5 (Prop_lut5_I3_O)        0.152     2.169 r  mhp_axd1362/SPI_driver/accel_data[7]_i_2/O
                         net (fo=1, routed)           0.615     2.784    mhp_axd1362/SPI_driver/accel_data[7]_i_2_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.689   188.298    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.568   188.866    
                         clock uncertainty           -0.134   188.732    
    SLICE_X23Y3          FDRE (Setup_fdre_C_D)       -0.269   188.463    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                        188.463    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                185.680    

Slack (MET) :             185.951ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.839ns (24.135%)  route 2.637ns (75.865%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819    -0.721    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.419    -0.302 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.754     1.452    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.296     1.748 r  mhp_axd1362/SPI_driver/accel_data[3]_i_2/O
                         net (fo=3, routed)           0.315     2.063    mhp_axd1362/SPI_driver/accel_data[3]_i_2_n_0
    SLICE_X22Y3          LUT5 (Prop_lut5_I3_O)        0.124     2.187 r  mhp_axd1362/SPI_driver/accel_data[2]_i_1/O
                         net (fo=1, routed)           0.568     2.756    mhp_axd1362/SPI_driver/accel_data[2]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.689   188.298    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.585   188.883    
                         clock uncertainty           -0.134   188.749    
    SLICE_X23Y3          FDRE (Setup_fdre_C_D)       -0.043   188.706    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                        188.706    
                         arrival time                          -2.756    
  -------------------------------------------------------------------
                         slack                                185.951    

Slack (MET) :             185.977ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 0.864ns (26.946%)  route 2.342ns (73.054%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 188.299 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.820    -0.720    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDSE (Prop_fdse_C_Q)         0.419    -0.301 f  mhp_axd1362/SPI_driver/counter_reg[1]/Q
                         net (fo=18, routed)          1.015     0.714    mhp_axd1362/SPI_driver/counter_reg_n_0_[1]
    SLICE_X19Y3          LUT2 (Prop_lut2_I0_O)        0.296     1.010 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[0]_i_2/O
                         net (fo=2, routed)           0.987     1.997    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[0]_i_2_n_0
    SLICE_X20Y0          LUT5 (Prop_lut5_I1_O)        0.149     2.146 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[0]_i_1/O
                         net (fo=1, routed)           0.340     2.487    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[0]_i_1_n_0
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690   188.299    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                         clock pessimism              0.568   188.867    
                         clock uncertainty           -0.134   188.733    
    SLICE_X22Y1          FDSE (Setup_fdse_C_D)       -0.270   188.463    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]
  -------------------------------------------------------------------
                         required time                        188.463    
                         arrival time                          -2.487    
  -------------------------------------------------------------------
                         slack                                185.977    

Slack (MET) :             185.997ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.715ns (23.493%)  route 2.328ns (76.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819    -0.721    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.419    -0.302 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.716     1.415    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X20Y3          LUT4 (Prop_lut4_I1_O)        0.296     1.711 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.612     2.323    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.689   188.298    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.585   188.883    
                         clock uncertainty           -0.134   188.749    
    SLICE_X23Y3          FDRE (Setup_fdre_C_R)       -0.429   188.320    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                        188.320    
                         arrival time                          -2.323    
  -------------------------------------------------------------------
                         slack                                185.997    

Slack (MET) :             185.997ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.715ns (23.493%)  route 2.328ns (76.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819    -0.721    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.419    -0.302 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.716     1.415    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X20Y3          LUT4 (Prop_lut4_I1_O)        0.296     1.711 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.612     2.323    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.689   188.298    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.585   188.883    
                         clock uncertainty           -0.134   188.749    
    SLICE_X23Y3          FDRE (Setup_fdre_C_R)       -0.429   188.320    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                        188.320    
                         arrival time                          -2.323    
  -------------------------------------------------------------------
                         slack                                185.997    

Slack (MET) :             185.997ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.715ns (23.493%)  route 2.328ns (76.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819    -0.721    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.419    -0.302 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.716     1.415    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X20Y3          LUT4 (Prop_lut4_I1_O)        0.296     1.711 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.612     2.323    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.689   188.298    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.585   188.883    
                         clock uncertainty           -0.134   188.749    
    SLICE_X23Y3          FDRE (Setup_fdre_C_R)       -0.429   188.320    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                        188.320    
                         arrival time                          -2.323    
  -------------------------------------------------------------------
                         slack                                185.997    

Slack (MET) :             185.997ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.715ns (23.493%)  route 2.328ns (76.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819    -0.721    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.419    -0.302 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.716     1.415    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X20Y3          LUT4 (Prop_lut4_I1_O)        0.296     1.711 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.612     2.323    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.689   188.298    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.585   188.883    
                         clock uncertainty           -0.134   188.749    
    SLICE_X23Y3          FDRE (Setup_fdre_C_R)       -0.429   188.320    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                        188.320    
                         arrival time                          -2.323    
  -------------------------------------------------------------------
                         slack                                185.997    

Slack (MET) :             185.997ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.715ns (23.493%)  route 2.328ns (76.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.819    -0.721    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.419    -0.302 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.716     1.415    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X20Y3          LUT4 (Prop_lut4_I1_O)        0.296     1.711 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.612     2.323    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.689   188.298    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.585   188.883    
                         clock uncertainty           -0.134   188.749    
    SLICE_X23Y3          FDRE (Setup_fdre_C_R)       -0.429   188.320    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                        188.320    
                         arrival time                          -2.323    
  -------------------------------------------------------------------
                         slack                                185.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.591%)  route 0.168ns (54.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDSE (Prop_fdse_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.168    -0.213    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
                         clock pessimism              0.250    -0.507    
                         clock uncertainty            0.134    -0.373    
    SLICE_X19Y2          FDRE (Hold_fdre_C_D)         0.070    -0.303    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.206%)  route 0.138ns (51.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.640    -0.524    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y3          FDRE (Prop_fdre_C_Q)         0.128    -0.396 r  mhp_axd1362/SPI_driver/accel_data_reg[3]/Q
                         net (fo=8, routed)           0.138    -0.258    mhp_axd1362/SPI_driver/accel_data[3]
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
                         clock pessimism              0.250    -0.507    
                         clock uncertainty            0.134    -0.373    
    SLICE_X23Y2          FDRE (Hold_fdre_C_D)         0.018    -0.355    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.212%)  route 0.145ns (43.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=26, routed)          0.145    -0.237    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X22Y1          LUT6 (Prop_lut6_I3_O)        0.045    -0.192 r  mhp_axd1362/SPI_driver/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    mhp_axd1362/SPI_driver/counter[2]_i_1_n_0
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[2]/C
                         clock pessimism              0.234    -0.523    
                         clock uncertainty            0.134    -0.389    
    SLICE_X22Y1          FDSE (Hold_fdse_C_D)         0.091    -0.298    mhp_axd1362/SPI_driver/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.226ns (67.163%)  route 0.110ns (32.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDSE (Prop_fdse_C_Q)         0.128    -0.395 r  mhp_axd1362/SPI_driver/counter_reg[0]/Q
                         net (fo=19, routed)          0.110    -0.284    mhp_axd1362/SPI_driver/counter_reg_n_0_[0]
    SLICE_X22Y1          LUT6 (Prop_lut6_I3_O)        0.098    -0.186 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_1_n_0
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X22Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                         clock pessimism              0.234    -0.523    
                         clock uncertainty            0.134    -0.389    
    SLICE_X22Y1          FDSE (Hold_fdse_C_D)         0.092    -0.297    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.345%)  route 0.217ns (60.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDSE (Prop_fdse_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.217    -0.164    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/C
                         clock pessimism              0.272    -0.485    
                         clock uncertainty            0.134    -0.351    
    SLICE_X20Y1          FDRE (Hold_fdre_C_D)         0.071    -0.280    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.529%)  route 0.183ns (56.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.640    -0.524    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mhp_axd1362/SPI_driver/accel_data_reg[0]/Q
                         net (fo=8, routed)           0.183    -0.200    mhp_axd1362/SPI_driver/accel_data[0]
    SLICE_X23Y1          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y1          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
                         clock pessimism              0.250    -0.507    
                         clock uncertainty            0.134    -0.373    
    SLICE_X23Y1          FDRE (Hold_fdre_C_D)         0.046    -0.327    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.408%)  route 0.191ns (57.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.640    -0.524    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mhp_axd1362/SPI_driver/accel_data_reg[6]/Q
                         net (fo=5, routed)           0.191    -0.191    mhp_axd1362/SPI_driver/accel_data[6]
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y2          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/C
                         clock pessimism              0.250    -0.507    
                         clock uncertainty            0.134    -0.373    
    SLICE_X23Y2          FDRE (Hold_fdre_C_D)         0.047    -0.326    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.612%)  route 0.215ns (60.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDSE (Prop_fdse_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.215    -0.167    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X23Y1          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y1          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                         clock pessimism              0.272    -0.485    
                         clock uncertainty            0.134    -0.351    
    SLICE_X23Y1          FDRE (Hold_fdre_C_D)         0.047    -0.304    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.408%)  route 0.246ns (63.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.640    -0.524    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mhp_axd1362/SPI_driver/accel_data_reg[0]/Q
                         net (fo=8, routed)           0.246    -0.136    mhp_axd1362/SPI_driver/accel_data[0]
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
                         clock pessimism              0.272    -0.485    
                         clock uncertainty            0.134    -0.351    
    SLICE_X19Y1          FDRE (Hold_fdre_C_D)         0.075    -0.276    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.183ns (47.879%)  route 0.199ns (52.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.641    -0.523    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/Q
                         net (fo=13, routed)          0.199    -0.182    mhp_axd1362/SPI_driver/address__0[1]
    SLICE_X18Y1          LUT4 (Prop_lut4_I2_O)        0.042    -0.140 r  mhp_axd1362/SPI_driver/FSM_sequential_address[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    mhp_axd1362/SPI_driver/FSM_sequential_address[0]_i_1_n_0
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
                         clock pessimism              0.234    -0.523    
                         clock uncertainty            0.134    -0.389    
    SLICE_X18Y1          FDRE (Hold_fdre_C_D)         0.107    -0.282    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :           59  Failing Endpoints,  Worst Slack       -1.838ns,  Total Violation     -107.214ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.838ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.686ns  (logic 0.580ns (34.400%)  route 1.106ns (65.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.686  4740.966    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X18Y1          FDSE (Setup_fdse_C_S)       -0.429  4739.126    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4740.965    
  -------------------------------------------------------------------
                         slack                                 -1.838    

Slack (VIOLATED) :        -1.838ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.686ns  (logic 0.580ns (34.400%)  route 1.106ns (65.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.686  4740.966    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X18Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4740.965    
  -------------------------------------------------------------------
                         slack                                 -1.838    

Slack (VIOLATED) :        -1.838ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.686ns  (logic 0.580ns (34.400%)  route 1.106ns (65.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.686  4740.966    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X18Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4740.965    
  -------------------------------------------------------------------
                         slack                                 -1.838    

Slack (VIOLATED) :        -1.838ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.686ns  (logic 0.580ns (34.400%)  route 1.106ns (65.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.686  4740.966    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X18Y1          FDSE (Setup_fdse_C_S)       -0.429  4739.126    mhp_axd1362/SPI_driver/accel_data_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4740.965    
  -------------------------------------------------------------------
                         slack                                 -1.838    

Slack (VIOLATED) :        -1.838ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.686ns  (logic 0.580ns (34.400%)  route 1.106ns (65.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.686  4740.966    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[1]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X18Y1          FDSE (Setup_fdse_C_S)       -0.429  4739.126    mhp_axd1362/SPI_driver/counter_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4740.965    
  -------------------------------------------------------------------
                         slack                                 -1.838    

Slack (VIOLATED) :        -1.838ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/rw_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.686ns  (logic 0.580ns (34.400%)  route 1.106ns (65.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.686  4740.966    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X18Y1          FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X18Y1          FDSE (Setup_fdse_C_S)       -0.429  4739.126    mhp_axd1362/SPI_driver/rw_reg
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4740.965    
  -------------------------------------------------------------------
                         slack                                 -1.838    

Slack (VIOLATED) :        -1.837ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.685ns  (logic 0.580ns (34.422%)  route 1.105ns (65.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.685  4740.964    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X19Y2          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4740.964    
  -------------------------------------------------------------------
                         slack                                 -1.837    

Slack (VIOLATED) :        -1.837ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.685ns  (logic 0.580ns (34.422%)  route 1.105ns (65.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.685  4740.964    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X19Y2          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4740.964    
  -------------------------------------------------------------------
                         slack                                 -1.837    

Slack (VIOLATED) :        -1.837ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.685ns  (logic 0.580ns (34.422%)  route 1.105ns (65.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.685  4740.964    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X19Y2          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4740.964    
  -------------------------------------------------------------------
                         slack                                 -1.837    

Slack (VIOLATED) :        -1.837ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.685ns  (logic 0.580ns (34.422%)  route 1.105ns (65.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.819  4739.279    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.420  4740.156    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.280 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.685  4740.964    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.690  4739.410    mhp_axd1362/SPI_driver/CLK
    SLICE_X19Y2          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X19Y2          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4740.964    
  -------------------------------------------------------------------
                         slack                                 -1.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.405%)  route 0.388ns (67.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.152    -0.229    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.236     0.051    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X20Y1          FDRE (Hold_fdre_C_R)        -0.018     0.032    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.405%)  route 0.388ns (67.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.152    -0.229    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.236     0.051    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X20Y1          FDRE (Hold_fdre_C_R)        -0.018     0.032    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.405%)  route 0.388ns (67.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.152    -0.229    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.236     0.051    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X20Y1          FDRE (Hold_fdre_C_R)        -0.018     0.032    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.405%)  route 0.388ns (67.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.152    -0.229    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X21Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.236     0.051    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.917    -0.756    mhp_axd1362/SPI_driver/CLK
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X20Y1          FDRE (Hold_fdre_C_R)        -0.018     0.032    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.538%)  route 0.404ns (68.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.189    -0.193    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.215     0.067    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.916    -0.757    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.249     0.049    
    SLICE_X23Y3          FDRE (Hold_fdre_C_R)        -0.018     0.031    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.538%)  route 0.404ns (68.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.189    -0.193    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.215     0.067    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.916    -0.757    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.249     0.049    
    SLICE_X23Y3          FDRE (Hold_fdre_C_R)        -0.018     0.031    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.538%)  route 0.404ns (68.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.189    -0.193    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.215     0.067    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.916    -0.757    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.249     0.049    
    SLICE_X23Y3          FDRE (Hold_fdre_C_R)        -0.018     0.031    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.538%)  route 0.404ns (68.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.189    -0.193    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.215     0.067    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.916    -0.757    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.249     0.049    
    SLICE_X23Y3          FDRE (Hold_fdre_C_R)        -0.018     0.031    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.538%)  route 0.404ns (68.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.189    -0.193    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.215     0.067    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.916    -0.757    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.249     0.049    
    SLICE_X23Y3          FDRE (Hold_fdre_C_R)        -0.018     0.031    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.538%)  route 0.404ns (68.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mhp_axd1362/spi_sync/clk_out1
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.189    -0.193    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X20Y3          LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.215     0.067    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.916    -0.757    mhp_axd1362/SPI_driver/CLK
    SLICE_X23Y3          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.249     0.049    
    SLICE_X23Y3          FDRE (Hold_fdre_C_R)        -0.018     0.031    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.036    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.914ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.316ns  (logic 0.642ns (7.720%)  route 7.674ns (92.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.995     7.658    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X0Y64          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y64          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X0Y64          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                 10.914    

Slack (MET) :             10.914ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.316ns  (logic 0.642ns (7.720%)  route 7.674ns (92.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.995     7.658    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X0Y64          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y64          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X0Y64          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                 10.914    

Slack (MET) :             11.053ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 0.642ns (7.851%)  route 7.536ns (92.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.857     7.520    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X0Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                 11.053    

Slack (MET) :             11.053ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 0.642ns (7.851%)  route 7.536ns (92.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.857     7.520    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X0Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                 11.053    

Slack (MET) :             11.053ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 0.642ns (7.851%)  route 7.536ns (92.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.857     7.520    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X0Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                 11.053    

Slack (MET) :             11.053ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 0.642ns (7.851%)  route 7.536ns (92.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.857     7.520    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X0Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                 11.053    

Slack (MET) :             11.057ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.642ns (7.855%)  route 7.531ns (92.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.853     7.516    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X1Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 11.057    

Slack (MET) :             11.057ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.642ns (7.855%)  route 7.531ns (92.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.853     7.516    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X1Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 11.057    

Slack (MET) :             11.057ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.642ns (7.855%)  route 7.531ns (92.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.853     7.516    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X1Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 11.057    

Slack (MET) :             11.057ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.642ns (7.855%)  route 7.531ns (92.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.853     7.516    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X1Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 11.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.313ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.209ns (16.888%)  route 1.029ns (83.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.266     0.734    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clear_0
    SLICE_X20Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X20Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]/C
                         clock pessimism              0.272    -0.487    
    SLICE_X20Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.313ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.209ns (16.888%)  route 1.029ns (83.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.266     0.734    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clear_0
    SLICE_X20Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X20Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]/C
                         clock pessimism              0.272    -0.487    
    SLICE_X20Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.313ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.209ns (16.888%)  route 1.029ns (83.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.266     0.734    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clear_0
    SLICE_X20Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X20Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]/C
                         clock pessimism              0.272    -0.487    
    SLICE_X20Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.313ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.209ns (16.888%)  route 1.029ns (83.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.266     0.734    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clear_0
    SLICE_X20Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X20Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]/C
                         clock pessimism              0.272    -0.487    
    SLICE_X20Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.325ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.209ns (16.722%)  route 1.041ns (83.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.278     0.746    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X16Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X16Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.272    -0.487    
    SLICE_X16Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.209ns (16.137%)  route 1.086ns (83.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.323     0.791    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clear_0
    SLICE_X17Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X17Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X17Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.209ns (16.137%)  route 1.086ns (83.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.323     0.791    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clear_0
    SLICE_X17Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X17Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X17Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.209ns (16.137%)  route 1.086ns (83.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.323     0.791    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clear_0
    SLICE_X17Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X17Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X17Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.209ns (16.137%)  route 1.086ns (83.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.323     0.791    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clear_0
    SLICE_X17Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X17Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X17Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.375ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.209ns (16.083%)  route 1.090ns (83.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.328     0.796    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clear_0
    SLICE_X16Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X16Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X16Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  1.375    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.914ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.316ns  (logic 0.642ns (7.720%)  route 7.674ns (92.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.995     7.658    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X0Y64          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y64          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X0Y64          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                 10.914    

Slack (MET) :             10.914ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.316ns  (logic 0.642ns (7.720%)  route 7.674ns (92.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.995     7.658    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X0Y64          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y64          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X0Y64          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                 10.914    

Slack (MET) :             11.053ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 0.642ns (7.851%)  route 7.536ns (92.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.857     7.520    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X0Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                 11.053    

Slack (MET) :             11.053ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 0.642ns (7.851%)  route 7.536ns (92.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.857     7.520    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X0Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                 11.053    

Slack (MET) :             11.053ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 0.642ns (7.851%)  route 7.536ns (92.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.857     7.520    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X0Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                 11.053    

Slack (MET) :             11.053ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 0.642ns (7.851%)  route 7.536ns (92.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.857     7.520    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X0Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                 11.053    

Slack (MET) :             11.057ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.642ns (7.855%)  route 7.531ns (92.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.853     7.516    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X1Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 11.057    

Slack (MET) :             11.057ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.642ns (7.855%)  route 7.531ns (92.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.853     7.516    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X1Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 11.057    

Slack (MET) :             11.057ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.642ns (7.855%)  route 7.531ns (92.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.853     7.516    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X1Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 11.057    

Slack (MET) :             11.057ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.642ns (7.855%)  route 7.531ns (92.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.853     7.516    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X1Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 11.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.209ns (16.888%)  route 1.029ns (83.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.266     0.734    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clear_0
    SLICE_X20Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X20Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]/C
                         clock pessimism              0.272    -0.487    
                         clock uncertainty            0.090    -0.397    
    SLICE_X20Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.489    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.209ns (16.888%)  route 1.029ns (83.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.266     0.734    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clear_0
    SLICE_X20Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X20Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]/C
                         clock pessimism              0.272    -0.487    
                         clock uncertainty            0.090    -0.397    
    SLICE_X20Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.489    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.209ns (16.888%)  route 1.029ns (83.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.266     0.734    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clear_0
    SLICE_X20Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X20Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]/C
                         clock pessimism              0.272    -0.487    
                         clock uncertainty            0.090    -0.397    
    SLICE_X20Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.489    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.209ns (16.888%)  route 1.029ns (83.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.266     0.734    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clear_0
    SLICE_X20Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X20Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]/C
                         clock pessimism              0.272    -0.487    
                         clock uncertainty            0.090    -0.397    
    SLICE_X20Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.489    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.235ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.209ns (16.722%)  route 1.041ns (83.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.278     0.746    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X16Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X16Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.272    -0.487    
                         clock uncertainty            0.090    -0.397    
    SLICE_X16Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.489    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.281ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.209ns (16.137%)  route 1.086ns (83.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.323     0.791    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clear_0
    SLICE_X17Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X17Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X17Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.490    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.281ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.209ns (16.137%)  route 1.086ns (83.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.323     0.791    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clear_0
    SLICE_X17Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X17Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X17Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.490    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.281ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.209ns (16.137%)  route 1.086ns (83.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.323     0.791    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clear_0
    SLICE_X17Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X17Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X17Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.490    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.281ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.209ns (16.137%)  route 1.086ns (83.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.323     0.791    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clear_0
    SLICE_X17Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X17Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X17Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.490    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.286ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.209ns (16.083%)  route 1.090ns (83.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.328     0.796    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clear_0
    SLICE_X16Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X16Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X16Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.490    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  1.286    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.914ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.316ns  (logic 0.642ns (7.720%)  route 7.674ns (92.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.995     7.658    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X0Y64          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y64          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X0Y64          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                 10.914    

Slack (MET) :             10.914ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.316ns  (logic 0.642ns (7.720%)  route 7.674ns (92.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.995     7.658    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X0Y64          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y64          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X0Y64          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                 10.914    

Slack (MET) :             11.053ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 0.642ns (7.851%)  route 7.536ns (92.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.857     7.520    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X0Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                 11.053    

Slack (MET) :             11.053ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 0.642ns (7.851%)  route 7.536ns (92.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.857     7.520    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X0Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                 11.053    

Slack (MET) :             11.053ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 0.642ns (7.851%)  route 7.536ns (92.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.857     7.520    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X0Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                 11.053    

Slack (MET) :             11.053ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 0.642ns (7.851%)  route 7.536ns (92.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.857     7.520    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X0Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                 11.053    

Slack (MET) :             11.057ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.642ns (7.855%)  route 7.531ns (92.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.853     7.516    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X1Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 11.057    

Slack (MET) :             11.057ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.642ns (7.855%)  route 7.531ns (92.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.853     7.516    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X1Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 11.057    

Slack (MET) :             11.057ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.642ns (7.855%)  route 7.531ns (92.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.853     7.516    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X1Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 11.057    

Slack (MET) :             11.057ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.642ns (7.855%)  route 7.531ns (92.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.853     7.516    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X1Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.090    18.978    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 11.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.209ns (16.888%)  route 1.029ns (83.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.266     0.734    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clear_0
    SLICE_X20Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X20Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]/C
                         clock pessimism              0.272    -0.487    
                         clock uncertainty            0.090    -0.397    
    SLICE_X20Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.489    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.209ns (16.888%)  route 1.029ns (83.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.266     0.734    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clear_0
    SLICE_X20Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X20Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]/C
                         clock pessimism              0.272    -0.487    
                         clock uncertainty            0.090    -0.397    
    SLICE_X20Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.489    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.209ns (16.888%)  route 1.029ns (83.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.266     0.734    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clear_0
    SLICE_X20Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X20Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]/C
                         clock pessimism              0.272    -0.487    
                         clock uncertainty            0.090    -0.397    
    SLICE_X20Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.489    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.209ns (16.888%)  route 1.029ns (83.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.266     0.734    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clear_0
    SLICE_X20Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X20Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]/C
                         clock pessimism              0.272    -0.487    
                         clock uncertainty            0.090    -0.397    
    SLICE_X20Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.489    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.235ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.209ns (16.722%)  route 1.041ns (83.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.278     0.746    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X16Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X16Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.272    -0.487    
                         clock uncertainty            0.090    -0.397    
    SLICE_X16Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.489    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.281ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.209ns (16.137%)  route 1.086ns (83.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.323     0.791    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clear_0
    SLICE_X17Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X17Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X17Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.490    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.281ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.209ns (16.137%)  route 1.086ns (83.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.323     0.791    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clear_0
    SLICE_X17Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X17Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X17Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.490    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.281ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.209ns (16.137%)  route 1.086ns (83.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.323     0.791    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clear_0
    SLICE_X17Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X17Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X17Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.490    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.281ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.209ns (16.137%)  route 1.086ns (83.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.323     0.791    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clear_0
    SLICE_X17Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X17Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X17Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.490    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.286ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.209ns (16.083%)  route 1.090ns (83.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.328     0.796    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clear_0
    SLICE_X16Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X16Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X16Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.490    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  1.286    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.916ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.316ns  (logic 0.642ns (7.720%)  route 7.674ns (92.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.995     7.658    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X0Y64          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y64          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.088    18.979    
    SLICE_X0Y64          FDCE (Recov_fdce_C_CLR)     -0.405    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                 10.916    

Slack (MET) :             10.916ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.316ns  (logic 0.642ns (7.720%)  route 7.674ns (92.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.995     7.658    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X0Y64          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y64          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.088    18.979    
    SLICE_X0Y64          FDCE (Recov_fdce_C_CLR)     -0.405    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                 10.916    

Slack (MET) :             11.054ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 0.642ns (7.851%)  route 7.536ns (92.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.857     7.520    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X0Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.088    18.979    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                 11.054    

Slack (MET) :             11.054ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 0.642ns (7.851%)  route 7.536ns (92.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.857     7.520    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X0Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.088    18.979    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                 11.054    

Slack (MET) :             11.054ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 0.642ns (7.851%)  route 7.536ns (92.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.857     7.520    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X0Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.088    18.979    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                 11.054    

Slack (MET) :             11.054ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 0.642ns (7.851%)  route 7.536ns (92.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.857     7.520    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X0Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.088    18.979    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                 11.054    

Slack (MET) :             11.059ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.642ns (7.855%)  route 7.531ns (92.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.853     7.516    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X1Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.088    18.979    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 11.059    

Slack (MET) :             11.059ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.642ns (7.855%)  route 7.531ns (92.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.853     7.516    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X1Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.088    18.979    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 11.059    

Slack (MET) :             11.059ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.642ns (7.855%)  route 7.531ns (92.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.853     7.516    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X1Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.088    18.979    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 11.059    

Slack (MET) :             11.059ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.642ns (7.855%)  route 7.531ns (92.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.882    -0.658    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.679     1.539    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     1.663 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         5.853     7.516    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X1Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica/C
                         clock pessimism              0.487    19.067    
                         clock uncertainty           -0.088    18.979    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 11.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.313ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.209ns (16.888%)  route 1.029ns (83.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.266     0.734    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clear_0
    SLICE_X20Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X20Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]/C
                         clock pessimism              0.272    -0.487    
    SLICE_X20Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.313ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.209ns (16.888%)  route 1.029ns (83.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.266     0.734    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clear_0
    SLICE_X20Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X20Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]/C
                         clock pessimism              0.272    -0.487    
    SLICE_X20Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.313ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.209ns (16.888%)  route 1.029ns (83.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.266     0.734    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clear_0
    SLICE_X20Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X20Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]/C
                         clock pessimism              0.272    -0.487    
    SLICE_X20Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.313ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.209ns (16.888%)  route 1.029ns (83.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.266     0.734    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clear_0
    SLICE_X20Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X20Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]/C
                         clock pessimism              0.272    -0.487    
    SLICE_X20Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.325ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.209ns (16.722%)  route 1.041ns (83.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.278     0.746    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clear_0
    SLICE_X16Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X16Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.272    -0.487    
    SLICE_X16Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.209ns (16.137%)  route 1.086ns (83.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.323     0.791    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clear_0
    SLICE_X17Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X17Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X17Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.209ns (16.137%)  route 1.086ns (83.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.323     0.791    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clear_0
    SLICE_X17Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X17Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X17Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.209ns (16.137%)  route 1.086ns (83.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.323     0.791    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clear_0
    SLICE_X17Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X17Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X17Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.209ns (16.137%)  route 1.086ns (83.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.323     0.791    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clear_0
    SLICE_X17Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X17Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X17Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.375ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.209ns (16.083%)  route 1.090ns (83.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X2Y22          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.763     0.423    debounce/p_0_in
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.328     0.796    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clear_0
    SLICE_X16Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X16Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X16Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  1.375    





