// Seed: 3973181173
module module_0;
  module_3 modCall_1 ();
endmodule : SymbolIdentifier
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  reg id_2;
  supply0 id_3;
  wire id_4;
  always id_3 = id_3 !== -1;
  initial id_2 <= 1;
  assign id_2 = id_2;
  module_0 modCall_1 ();
endmodule
module module_3;
  wire id_2;
  wire id_3;
  assign id_1[1 :-1] = -1'd0;
  assign id_1 = (id_1);
  wire id_4;
endmodule
