// Seed: 3248209931
module module_0 #(
    parameter id_26 = 32'd54
) (
    input wor id_0,
    input wor id_1,
    output tri id_2,
    input tri id_3,
    input wand id_4,
    input wire id_5,
    output logic id_6,
    input wand id_7,
    output supply0 id_8,
    input tri1 id_9,
    input tri0 sample,
    output wire id_11,
    input wire id_12,
    input tri0 id_13,
    input tri id_14,
    input tri1 id_15,
    input supply1 id_16,
    output tri id_17,
    input supply1 id_18,
    output uwire id_19,
    input tri1 id_20,
    output wor id_21,
    output uwire id_22
);
  assign id_2 = -1;
  tri id_24;
  parameter id_25 = 1;
  wire  _id_26;
  logic id_27;
  ;
  always @*
    if (1 & id_2++) begin : LABEL_0
      id_6 <= id_26;
    end else for (id_17 = -1; -1; ++id_24) $signed(66);
  ;
  wire module_0;
  assign module_1.id_4 = 0;
  assign id_11 = id_12;
endmodule
module module_1 (
    output logic id_0,
    output wor id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    input wire id_5,
    input wire id_6,
    input supply0 id_7,
    output uwire id_8
);
  always_ff @(posedge 1) id_0 = -1;
  bit id_10;
  initial begin : LABEL_0
    id_10 <= id_4;
    id_10 = id_4;
  end
  logic [7:0] id_11;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_1,
      id_6,
      id_6,
      id_5,
      id_0,
      id_7,
      id_8,
      id_5,
      id_2,
      id_8,
      id_5,
      id_2,
      id_3,
      id_3,
      id_2,
      id_8,
      id_3,
      id_1,
      id_2,
      id_8,
      id_8
  );
  assign id_11[-1] = -1;
  assign id_1 = id_3;
  assign id_11[1] = id_6;
endmodule
