// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2023.2.1.288.0
// Netlist written on Thu Feb  5 12:32:19 2026
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/david/desktop/wifiheadstage/wifiheadstage v2/fpga/fpga_intan_driver/clk_48mhz/rtl/clk_48mhz.v"
// file 1 "c:/users/david/desktop/wifiheadstage/wifiheadstage v2/fpga/fpga_intan_driver/fifo_mem/rtl/fifo_mem.v"
// file 2 "c:/users/david/desktop/wifiheadstage/wifiheadstage v2/fpga/fpga_intan_driver/stm32_fifo/rtl/stm32_fifo.v"
// file 3 "c:/users/david/desktop/wifiheadstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_fifo.vhd"
// file 4 "c:/users/david/desktop/wifiheadstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling.vhd"
// file 5 "c:/users/david/desktop/wifiheadstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling_tb.vhd"
// file 6 "c:/users/david/desktop/wifiheadstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master.vhd"
// file 7 "c:/users/david/desktop/wifiheadstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master_cs.vhd"
// file 8 "c:/users/david/desktop/wifiheadstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level.vhd"
// file 9 "c:/users/david/desktop/wifiheadstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level_tb.vhd"
// file 10 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v"
// file 11 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.vhd"
// file 12 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 13 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 14 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 15 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 16 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 17 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 18 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 19 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ib.v"
// file 20 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 21 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 22 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 23 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ob.v"
// file 24 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 25 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 26 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 27 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/rgb.v"
// file 28 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 29 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 30 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/legacy.v"
// file 31 "c:/lscc/radiant/2023.2/ip/avant/fifo/rtl/lscc_fifo.v"
// file 32 "c:/lscc/radiant/2023.2/ip/avant/fifo_dc/rtl/lscc_fifo_dc.v"
// file 33 "c:/lscc/radiant/2023.2/ip/avant/ram_dp/rtl/lscc_ram_dp.v"
// file 34 "c:/lscc/radiant/2023.2/ip/avant/ram_dq/rtl/lscc_ram_dq.v"
// file 35 "c:/lscc/radiant/2023.2/ip/avant/rom/rtl/lscc_rom.v"
// file 36 "c:/lscc/radiant/2023.2/ip/common/adder/rtl/lscc_adder.v"
// file 37 "c:/lscc/radiant/2023.2/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 38 "c:/lscc/radiant/2023.2/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 39 "c:/lscc/radiant/2023.2/ip/common/counter/rtl/lscc_cntr.v"
// file 40 "c:/lscc/radiant/2023.2/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 41 "c:/lscc/radiant/2023.2/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 42 "c:/lscc/radiant/2023.2/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 43 "c:/lscc/radiant/2023.2/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 44 "c:/lscc/radiant/2023.2/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 45 "c:/lscc/radiant/2023.2/ip/pmi/pmi_add.v"
// file 46 "c:/lscc/radiant/2023.2/ip/pmi/pmi_addsub.v"
// file 47 "c:/lscc/radiant/2023.2/ip/pmi/pmi_complex_mult.v"
// file 48 "c:/lscc/radiant/2023.2/ip/pmi/pmi_counter.v"
// file 49 "c:/lscc/radiant/2023.2/ip/pmi/pmi_dsp.v"
// file 50 "c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo.v"
// file 51 "c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo_dc.v"
// file 52 "c:/lscc/radiant/2023.2/ip/pmi/pmi_mac.v"
// file 53 "c:/lscc/radiant/2023.2/ip/pmi/pmi_mult.v"
// file 54 "c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsub.v"
// file 55 "c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsubsum.v"
// file 56 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp.v"
// file 57 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp_be.v"
// file 58 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq.v"
// file 59 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq_be.v"
// file 60 "c:/lscc/radiant/2023.2/ip/pmi/pmi_rom.v"
// file 61 "c:/lscc/radiant/2023.2/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top_level
//

module top_level (input i_clk, inout o_STM32_SPI4_MOSI, output i_STM32_SPI4_MISO, 
            inout o_STM32_SPI4_Clk, inout o_STM32_SPI4_CS_n, output o_RHD2132_SPI_MOSI, 
            input i_RHD2132_SPI_MISO, output o_RHD2132_SPI_Clk, output o_RHD2132_SPI_CS_n, 
            output o_RHD2216_SPI_MOSI, input i_RHD2216_SPI_MISO, output o_RHD2216_SPI_Clk, 
            output o_RHD2216_SPI_CS_n, input CTRL0_IN, output o_BOOST_ENABLE, 
            output RGB0_OUT, output RGB1_OUT, output RGB2_OUT, output LED1_OUT, 
            output LED2_OUT, output LED3_OUT, output LED4_OUT, output [3:0]o_Controller_Mode, 
            output o_reset);
    
    (* is_clock=1, lineinfo="@8(54[9],54[14])" *) wire i_clk_c;
    (* is_clock=1, lineinfo="@8(155[9],155[20])" *) wire pll_clk_int;
    
    wire GND_net, VCC_net, i_STM32_SPI4_MISO_c, o_RHD2132_SPI_MOSI_c, 
        i_RHD2132_SPI_MISO_c, o_RHD2132_SPI_Clk_c, o_RHD2132_SPI_CS_n_c, 
        o_RHD2216_SPI_MOSI_c, i_RHD2216_SPI_MISO_c, o_RHD2216_SPI_Clk_c, 
        o_RHD2216_SPI_CS_n_c, CTRL0_IN_c, o_reset_c, o_Controller_Mode_c_1, 
        o_Controller_Mode_c_0;
    (* lineinfo="@8(121[9],121[22])" *) wire [27:0]reset_counter;
    
    wire RGB0_OUT_c, RGB1_OUT_c, stop_counting, int_RHD2132_SPI_MOSI, 
        int_RHD2132_SPI_MISO, int_RHD2132_SPI_CS_n, int_RHD2132_SPI_Clk, 
        int_STM32_SPI_MOSI, int_STM32_SPI_Clk, int_STM32_SPI_CS_n, o_RHD2132_SPI_Clk_c_N_1986, 
        o_RHD2132_SPI_MOSI_c_N_1984, o_RHD2132_SPI_CS_n_c_N_1988, n1146, 
        n42, int_RHD_TX_Ready, n41;
    (* lineinfo="@4(172[9],172[20])" *) wire [31:0]stm32_state;
    (* lineinfo="@4(189[9],189[18])" *) wire [31:0]rhd_state;
    
    wire n1228, n40, n8, n39, n38, n36, n11301, n28, n16129, 
        RGB1_OUT_c_N_2000, n28_adj_2235, n27, n8742, n8727, n145, 
        n144;
    wire [27:0]reset_counter_27__N_513;
    
    wire n7405, o_RHD2216_SPI_CS_n_c_N_1994, o_RHD2216_SPI_Clk_c_N_1992, 
        o_RHD2216_SPI_MOSI_c_N_1990, n21428, n21425, n21422, n16213, 
        n21419, n6997, n7053, maxfan_replicated_net_952, n21143, n16232, 
        n21416, n21413, n21410, n21407, n21404, n21401, n16827, 
        n17659, n21398, n21395, n21392, n21389, n14853, n16218, 
        n14851, n14849, n14847, n14845, n14843, n5, n14841, n14839, 
        n14837, n14835, n14833, n14831, n11073, n14829, n14827, 
        n8532, n8513, n15926, n9844, n11266, n5382, n9527;
    
    VHI i2 (.Z(VCC_net));
    (* lineinfo="@8(183[12],183[28])" *) CLK_48MHz pll_inst (GND_net, i_clk_c, 
            VCC_net, pll_clk_int);
    (* lse_init_val=0, lineinfo="@8(279[9],339[16])" *) FD1P3XZ w_Controller_Mode__i1 (.D(n1146), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(n11266), .Q(o_Controller_Mode_c_0));
    defparam w_Controller_Mode__i1.REGSET = "RESET";
    defparam w_Controller_Mode__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(336[22],336[35])" *) FD1P3XZ reset_counter_966__i1 (.D(n145), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(n28_adj_2235));
    defparam reset_counter_966__i1.REGSET = "RESET";
    defparam reset_counter_966__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@8(239[3],271[10])" *) LUT4 i21_4_lut (.A(int_RHD2132_SPI_CS_n), 
            .B(o_RHD2216_SPI_CS_n_c_N_1994), .C(o_Controller_Mode_c_0), 
            .D(o_Controller_Mode_c_1), .Z(o_RHD2132_SPI_CS_n_c_N_1988));
    defparam i21_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(239[3],271[10])" *) LUT4 i2241_3_lut (.A(int_RHD2132_SPI_MISO), 
            .B(i_RHD2132_SPI_MISO_c), .C(o_Controller_Mode_c_1), .Z(int_RHD2132_SPI_MISO));
    defparam i2241_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@8(239[3],271[10])" *) LUT4 i19_4_lut (.A(int_RHD2132_SPI_MOSI), 
            .B(o_RHD2216_SPI_MOSI_c_N_1990), .C(o_Controller_Mode_c_0), 
            .D(o_Controller_Mode_c_1), .Z(o_RHD2132_SPI_MOSI_c_N_1984));
    defparam i19_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@8(239[3],271[10])" *) LUT4 i17_4_lut (.A(int_RHD2132_SPI_Clk), 
            .B(o_RHD2216_SPI_Clk_c_N_1992), .C(o_Controller_Mode_c_0), .D(o_Controller_Mode_c_1), 
            .Z(o_RHD2132_SPI_Clk_c_N_1986));
    defparam i17_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+(C+(D)))+!A !((C+(D))+!B))", lineinfo="@8(239[3],271[10])" *) LUT4 o_RHD2216_SPI_CS_n_c_I_0_4_lut (.A(o_RHD2216_SPI_CS_n_c), 
            .B(o_RHD2216_SPI_CS_n_c_N_1994), .C(o_Controller_Mode_c_0), 
            .D(o_Controller_Mode_c_1), .Z(o_RHD2216_SPI_CS_n_c));
    defparam o_RHD2216_SPI_CS_n_c_I_0_4_lut.INIT = "0xaaac";
    (* lut_function="(A (B+(C+(D)))+!A !((C+(D))+!B))", lineinfo="@8(239[3],271[10])" *) LUT4 o_RHD2216_SPI_MOSI_c_I_0_4_lut (.A(o_RHD2216_SPI_MOSI_c), 
            .B(o_RHD2216_SPI_MOSI_c_N_1990), .C(o_Controller_Mode_c_0), 
            .D(o_Controller_Mode_c_1), .Z(o_RHD2216_SPI_MOSI_c));
    defparam o_RHD2216_SPI_MOSI_c_I_0_4_lut.INIT = "0xaaac";
    (* lut_function="(A (B+(C+(D)))+!A !((C+(D))+!B))", lineinfo="@8(239[3],271[10])" *) LUT4 o_RHD2216_SPI_Clk_c_I_0_4_lut (.A(o_RHD2216_SPI_Clk_c), 
            .B(o_RHD2216_SPI_Clk_c_N_1992), .C(o_Controller_Mode_c_0), .D(o_Controller_Mode_c_1), 
            .Z(o_RHD2216_SPI_Clk_c));
    defparam o_RHD2216_SPI_Clk_c_I_0_4_lut.INIT = "0xaaac";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i1_4_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(n9844), .D(n6997), .Z(n16232));
    defparam i1_4_lut.INIT = "0x0040";
    (* lut_function="(A+!(B))", lineinfo="@8(279[9],339[16])" *) LUT4 i5778_2_lut (.A(stop_counting), 
            .B(n11266), .Z(n9527));
    defparam i5778_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B (C)+!B !(C))+!A (B+!(C)))" *) LUT4 i13_3_lut (.A(rhd_state[1]), 
            .B(o_Controller_Mode_c_1), .C(o_Controller_Mode_c_0), .Z(n5));
    defparam i13_3_lut.INIT = "0xc7c7";
    (* lut_function="(!(A ((C+(D))+!B)+!A (((D)+!C)+!B)))" *) LUT4 i2_4_lut (.A(o_Controller_Mode_c_1), 
            .B(int_RHD_TX_Ready), .C(o_Controller_Mode_c_0), .D(rhd_state[0]), 
            .Z(n16129));
    defparam i2_4_lut.INIT = "0x0048";
    (* lse_init_val=0, lineinfo="@8(279[9],339[16])" *) FD1P3XZ stop_counting_c (.D(n9527), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(stop_counting));
    defparam stop_counting_c.REGSET = "RESET";
    defparam stop_counting_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, lineinfo="@8(279[9],339[16])" *) FD1P3XZ w_Controller_Mode__i2 (.D(CTRL0_IN_c), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(n11266), .Q(o_Controller_Mode_c_1));
    defparam w_Controller_Mode__i2.REGSET = "RESET";
    defparam w_Controller_Mode__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(336[22],336[35])" *) FD1P3XZ reset_counter_966__i2 (.D(n144), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(n27));
    defparam reset_counter_966__i2.REGSET = "RESET";
    defparam reset_counter_966__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A ((C)+!B)+!A (C))", lineinfo="@8(250[9],250[33])" *) LUT4 i5422_2_lut_3_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(n7053), .Z(n7405));
    defparam i5422_2_lut_3_lut.INIT = "0xf2f2";
    (* lut_function="(A ((C (D))+!B)+!A (C (D)))", lineinfo="@8(250[9],250[33])" *) LUT4 i1_3_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(n16232), .D(n11073), .Z(n8742));
    defparam i1_3_lut_4_lut.INIT = "0xf222";
    (* lineinfo="@8(90[3],90[11])" *) IB CTRL0_IN_pad (.I(CTRL0_IN), .O(CTRL0_IN_c));
    (* lineinfo="@8(69[3],69[21])" *) IB i_RHD2216_SPI_MISO_pad (.I(i_RHD2216_SPI_MISO), 
            .O(i_RHD2216_SPI_MISO_c));
    (* lineinfo="@8(64[3],64[21])" *) IB i_RHD2132_SPI_MISO_pad (.I(i_RHD2132_SPI_MISO), 
            .O(i_RHD2132_SPI_MISO_c));
    (* lineinfo="@8(54[9],54[14])" *) IB i_clk_pad (.I(i_clk), .O(i_clk_c));
    (* lineinfo="@8(108[3],108[10])" *) OB o_reset_pad (.I(maxfan_replicated_net_952), 
            .O(o_reset));
    (* lineinfo="@8(107[3],107[20])" *) OB \o_Controller_Mode_pad[0]  (.I(o_Controller_Mode_c_0), 
            .O(o_Controller_Mode[0]));
    (* lineinfo="@8(107[3],107[20])" *) OB \o_Controller_Mode_pad[1]  (.I(o_Controller_Mode_c_1), 
            .O(o_Controller_Mode[1]));
    (* lineinfo="@8(107[3],107[20])" *) OB \o_Controller_Mode_pad[2]  (.I(GND_net), 
            .O(o_Controller_Mode[2]));
    (* lineinfo="@8(107[3],107[20])" *) OB \o_Controller_Mode_pad[3]  (.I(GND_net), 
            .O(o_Controller_Mode[3]));
    (* lineinfo="@8(105[3],105[11])" *) OB LED4_OUT_pad (.I(VCC_net), .O(LED4_OUT));
    (* lineinfo="@8(104[3],104[11])" *) OB LED3_OUT_pad (.I(VCC_net), .O(LED3_OUT));
    (* lineinfo="@8(103[3],103[11])" *) OB LED2_OUT_pad (.I(VCC_net), .O(LED2_OUT));
    (* lineinfo="@8(102[3],102[11])" *) OB LED1_OUT_pad (.I(VCC_net), .O(LED1_OUT));
    (* lineinfo="@8(100[9],100[17])" *) OB RGB2_OUT_pad (.I(VCC_net), .O(RGB2_OUT));
    (* lineinfo="@8(99[9],99[17])" *) OB RGB1_OUT_pad (.I(RGB1_OUT_c), .O(RGB1_OUT));
    (* lineinfo="@8(98[9],98[17])" *) OB RGB0_OUT_pad (.I(RGB0_OUT_c), .O(RGB0_OUT));
    (* lineinfo="@8(96[3],96[17])" *) OB o_BOOST_ENABLE_pad (.I(VCC_net), 
            .O(o_BOOST_ENABLE));
    (* lineinfo="@8(71[9],71[27])" *) OB o_RHD2216_SPI_CS_n_pad (.I(o_RHD2216_SPI_CS_n_c), 
            .O(o_RHD2216_SPI_CS_n));
    (* lineinfo="@8(70[9],70[26])" *) OB o_RHD2216_SPI_Clk_pad (.I(o_RHD2216_SPI_Clk_c), 
            .O(o_RHD2216_SPI_Clk));
    (* lineinfo="@8(68[3],68[21])" *) OB o_RHD2216_SPI_MOSI_pad (.I(o_RHD2216_SPI_MOSI_c), 
            .O(o_RHD2216_SPI_MOSI));
    (* lineinfo="@8(66[9],66[27])" *) OB o_RHD2132_SPI_CS_n_pad (.I(o_RHD2132_SPI_CS_n_c), 
            .O(o_RHD2132_SPI_CS_n));
    (* lineinfo="@8(65[9],65[26])" *) OB o_RHD2132_SPI_Clk_pad (.I(o_RHD2132_SPI_Clk_c), 
            .O(o_RHD2132_SPI_Clk));
    (* lineinfo="@8(63[9],63[27])" *) OB o_RHD2132_SPI_MOSI_pad (.I(o_RHD2132_SPI_MOSI_c), 
            .O(o_RHD2132_SPI_MOSI));
    (* lineinfo="@8(58[9],58[26])" *) OB i_STM32_SPI4_MISO_pad (.I(i_STM32_SPI4_MISO_c), 
            .O(i_STM32_SPI4_MISO));
    (* lineinfo="@8(237[2],273[14])" *) BB_B o_STM32_SPI4_CS_n_pad (.T_N(o_Controller_Mode_c_1), 
            .I(int_STM32_SPI_CS_n), .O(o_RHD2216_SPI_CS_n_c_N_1994), .B(o_STM32_SPI4_CS_n));
    (* lineinfo="@8(237[2],273[14])" *) BB_B o_STM32_SPI4_Clk_pad (.T_N(o_Controller_Mode_c_1), 
            .I(int_STM32_SPI_Clk), .O(o_RHD2216_SPI_Clk_c_N_1992), .B(o_STM32_SPI4_Clk));
    (* lineinfo="@8(237[2],273[14])" *) BB_B o_STM32_SPI4_MOSI_pad (.T_N(o_Controller_Mode_c_1), 
            .I(int_STM32_SPI_MOSI), .O(o_RHD2216_SPI_MOSI_c_N_1990), .B(o_STM32_SPI4_MOSI));
    (* lut_function="(!(A))", lineinfo="@8(279[9],339[16])" *) LUT4 i958_1_lut (.A(stop_counting), 
            .Z(n5382));
    defparam i958_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C (D))))" *) LUT4 i10942_4_lut (.A(n16213), .B(n16218), 
            .C(n11301), .D(n16827), .Z(n17659));
    defparam i10942_4_lut.INIT = "0x8000";
    (* lut_function="(!((B (C+!(D))+!B (C (D)))+!A))" *) LUT4 i11333_4_lut (.A(n8513), 
            .B(n1228), .C(n17659), .D(n8532), .Z(n8727));
    defparam i11333_4_lut.INIT = "0x0a22";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@8(239[3],271[10])" *) LUT4 i22_4_lut (.A(i_RHD2132_SPI_MISO_c), 
            .B(i_STM32_SPI4_MISO_c), .C(o_Controller_Mode_c_0), .D(o_Controller_Mode_c_1), 
            .Z(n8));
    defparam i22_4_lut.INIT = "0xccac";
    (* lineinfo="@8(336[22],336[35])" *) FA2 reset_counter_966_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[27]), .D0(n14853), .CI0(n14853), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n21428), .CI1(n21428), 
            .CO0(n21428), .S0(reset_counter_27__N_513[27]));
    defparam reset_counter_966_add_4_29.INIT0 = "0xc33c";
    defparam reset_counter_966_add_4_29.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@8(239[3],271[10])" *) LUT4 o_RHD2132_SPI_MOSI_c_I_0_3_lut_4_lut (.A(o_RHD2132_SPI_MOSI_c), 
            .B(o_RHD2132_SPI_MOSI_c_N_1984), .C(o_Controller_Mode_c_0), 
            .D(o_Controller_Mode_c_1), .Z(o_RHD2132_SPI_MOSI_c));
    defparam o_RHD2132_SPI_MOSI_c_I_0_3_lut_4_lut.INIT = "0xccca";
    (* lineinfo="@8(336[22],336[35])" *) FA2 reset_counter_966_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[25]), .D0(n14851), .CI0(n14851), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[26]), .D1(n21425), 
            .CI1(n21425), .CO0(n21425), .CO1(n14853), .S0(reset_counter_27__N_513[25]), 
            .S1(reset_counter_27__N_513[26]));
    defparam reset_counter_966_add_4_27.INIT0 = "0xc33c";
    defparam reset_counter_966_add_4_27.INIT1 = "0xc33c";
    (* lineinfo="@8(336[22],336[35])" *) FA2 reset_counter_966_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[23]), .D0(n14849), .CI0(n14849), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[24]), .D1(n21422), 
            .CI1(n21422), .CO0(n21422), .CO1(n14851), .S0(reset_counter_27__N_513[23]), 
            .S1(reset_counter_27__N_513[24]));
    defparam reset_counter_966_add_4_25.INIT0 = "0xc33c";
    defparam reset_counter_966_add_4_25.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@8(239[3],271[10])" *) LUT4 o_RHD2132_SPI_Clk_c_I_0_3_lut_4_lut (.A(o_RHD2132_SPI_Clk_c), 
            .B(o_RHD2132_SPI_Clk_c_N_1986), .C(o_Controller_Mode_c_0), .D(o_Controller_Mode_c_1), 
            .Z(o_RHD2132_SPI_Clk_c));
    defparam o_RHD2132_SPI_Clk_c_I_0_3_lut_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@8(239[3],271[10])" *) LUT4 o_RHD2132_SPI_CS_n_c_I_0_3_lut_4_lut (.A(o_RHD2132_SPI_CS_n_c), 
            .B(o_RHD2132_SPI_CS_n_c_N_1988), .C(o_Controller_Mode_c_0), 
            .D(o_Controller_Mode_c_1), .Z(o_RHD2132_SPI_CS_n_c));
    defparam o_RHD2132_SPI_CS_n_c_I_0_3_lut_4_lut.INIT = "0xccca";
    (* lineinfo="@8(336[22],336[35])" *) FA2 reset_counter_966_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[21]), .D0(n14847), .CI0(n14847), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[22]), .D1(n21419), 
            .CI1(n21419), .CO0(n21419), .CO1(n14849), .S0(reset_counter_27__N_513[21]), 
            .S1(reset_counter_27__N_513[22]));
    defparam reset_counter_966_add_4_23.INIT0 = "0xc33c";
    defparam reset_counter_966_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@8(336[22],336[35])" *) FA2 reset_counter_966_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[19]), .D0(n14845), .CI0(n14845), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[20]), .D1(n21416), 
            .CI1(n21416), .CO0(n21416), .CO1(n14847), .S0(reset_counter_27__N_513[19]), 
            .S1(reset_counter_27__N_513[20]));
    defparam reset_counter_966_add_4_21.INIT0 = "0xc33c";
    defparam reset_counter_966_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@8(336[22],336[35])" *) FA2 reset_counter_966_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[17]), .D0(n14843), .CI0(n14843), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[18]), .D1(n21413), 
            .CI1(n21413), .CO0(n21413), .CO1(n14845), .S0(reset_counter_27__N_513[17]), 
            .S1(reset_counter_27__N_513[18]));
    defparam reset_counter_966_add_4_19.INIT0 = "0xc33c";
    defparam reset_counter_966_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@8(336[22],336[35])" *) FA2 reset_counter_966_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[15]), .D0(n14841), .CI0(n14841), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[16]), .D1(n21410), 
            .CI1(n21410), .CO0(n21410), .CO1(n14843), .S0(reset_counter_27__N_513[15]), 
            .S1(reset_counter_27__N_513[16]));
    defparam reset_counter_966_add_4_17.INIT0 = "0xc33c";
    defparam reset_counter_966_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@8(336[22],336[35])" *) FA2 reset_counter_966_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[13]), .D0(n14839), .CI0(n14839), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[14]), .D1(n21407), 
            .CI1(n21407), .CO0(n21407), .CO1(n14841), .S0(reset_counter_27__N_513[13]), 
            .S1(reset_counter_27__N_513[14]));
    defparam reset_counter_966_add_4_15.INIT0 = "0xc33c";
    defparam reset_counter_966_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@8(336[22],336[35])" *) FA2 reset_counter_966_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[11]), .D0(n14837), .CI0(n14837), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[12]), .D1(n21404), 
            .CI1(n21404), .CO0(n21404), .CO1(n14839), .S0(reset_counter_27__N_513[11]), 
            .S1(reset_counter_27__N_513[12]));
    defparam reset_counter_966_add_4_13.INIT0 = "0xc33c";
    defparam reset_counter_966_add_4_13.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C)))" *) LUT4 i10274_2_lut_3_lut (.A(stm32_state[2]), 
            .B(stm32_state[0]), .C(stm32_state[1]), .Z(n16827));
    defparam i10274_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(C))+!A (B+!(C)))" *) LUT4 i1_4_lut_4_lut (.A(stm32_state[1]), 
            .B(stm32_state[2]), .C(stm32_state[0]), .Z(n16213));
    defparam i1_4_lut_4_lut.INIT = "0xeded";
    (* lineinfo="@8(336[22],336[35])" *) FA2 reset_counter_966_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[9]), .D0(n14835), .CI0(n14835), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[10]), .D1(n21401), 
            .CI1(n21401), .CO0(n21401), .CO1(n14837), .S0(reset_counter_27__N_513[9]), 
            .S1(reset_counter_27__N_513[10]));
    defparam reset_counter_966_add_4_11.INIT0 = "0xc33c";
    defparam reset_counter_966_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@8(336[22],336[35])" *) FA2 reset_counter_966_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[7]), .D0(n14833), .CI0(n14833), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[8]), .D1(n21398), 
            .CI1(n21398), .CO0(n21398), .CO1(n14835), .S0(reset_counter_27__N_513[7]), 
            .S1(reset_counter_27__N_513[8]));
    defparam reset_counter_966_add_4_9.INIT0 = "0xc33c";
    defparam reset_counter_966_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@8(336[22],336[35])" *) FA2 reset_counter_966_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[5]), .D0(n14831), .CI0(n14831), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[6]), .D1(n21395), 
            .CI1(n21395), .CO0(n21395), .CO1(n14833), .S0(reset_counter_27__N_513[5]), 
            .S1(reset_counter_27__N_513[6]));
    defparam reset_counter_966_add_4_7.INIT0 = "0xc33c";
    defparam reset_counter_966_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@8(336[22],336[35])" *) FA2 reset_counter_966_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[3]), .D0(n14829), .CI0(n14829), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[4]), .D1(n21392), 
            .CI1(n21392), .CO0(n21392), .CO1(n14831), .S0(reset_counter_27__N_513[3]), 
            .S1(reset_counter_27__N_513[4]));
    defparam reset_counter_966_add_4_5.INIT0 = "0xc33c";
    defparam reset_counter_966_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@8(336[22],336[35])" *) FA2 reset_counter_966_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(n27), .D0(n14827), .CI0(n14827), .A1(GND_net), 
            .B1(GND_net), .C1(reset_counter[2]), .D1(n21389), .CI1(n21389), 
            .CO0(n21389), .CO1(n14829), .S0(n144), .S1(reset_counter_27__N_513[2]));
    defparam reset_counter_966_add_4_3.INIT0 = "0xc33c";
    defparam reset_counter_966_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@8(336[22],336[35])" *) FA2 reset_counter_966_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n5382), .C1(n28_adj_2235), 
            .D1(n21143), .CI1(n21143), .CO0(n21143), .CO1(n14827), .S1(n145));
    defparam reset_counter_966_add_4_1.INIT0 = "0xc33c";
    defparam reset_counter_966_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(!(A))", lineinfo="@8(310[5],315[12])" *) LUT4 i636_1_lut (.A(CTRL0_IN_c), 
            .Z(n1146));
    defparam i636_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C))+!A (B+(C)))", lineinfo="@8(250[9],250[33])" *) LUT4 i1_3_lut_4_lut_3_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(RGB1_OUT_c), .Z(RGB1_OUT_c_N_2000));
    defparam i1_3_lut_4_lut_3_lut.INIT = "0xd4d4";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A+(B))" *) LUT4 i5_2_lut (.A(reset_counter[11]), .B(reset_counter[13]), 
            .Z(n28));
    defparam i5_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i15_4_lut (.A(reset_counter[17]), 
            .B(reset_counter[12]), .C(reset_counter[8]), .D(reset_counter[14]), 
            .Z(n38));
    defparam i15_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i13_4_lut (.A(reset_counter[15]), 
            .B(reset_counter[21]), .C(reset_counter[19]), .D(reset_counter[16]), 
            .Z(n36));
    defparam i13_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i19_4_lut_adj_79 (.A(reset_counter[24]), 
            .B(n38), .C(n28), .D(reset_counter[5]), .Z(n42));
    defparam i19_4_lut_adj_79.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i17_4_lut_adj_80 (.A(reset_counter[27]), 
            .B(reset_counter[10]), .C(reset_counter[6]), .D(reset_counter[18]), 
            .Z(n40));
    defparam i17_4_lut_adj_80.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i18_4_lut (.A(reset_counter[25]), 
            .B(n36), .C(reset_counter[23]), .D(reset_counter[7]), .Z(n41));
    defparam i18_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i16_4_lut (.A(reset_counter[20]), 
            .B(reset_counter[26]), .C(reset_counter[22]), .D(reset_counter[9]), 
            .Z(n39));
    defparam i16_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i22_4_lut_adj_81 (.A(n39), .B(n41), 
            .C(n40), .D(n42), .Z(n15926));
    defparam i22_4_lut_adj_81.INIT = "0xfffe";
    (* lut_function="(!(A (B+(C))+!A (B+(C (D)))))" *) LUT4 i11327_4_lut (.A(reset_counter[2]), 
            .B(n15926), .C(reset_counter[4]), .D(reset_counter[3]), .Z(n11266));
    defparam i11327_4_lut.INIT = "0x0313";
    (* syn_use_carry_chain=1, lineinfo="@8(336[22],336[35])" *) FD1P3XZ reset_counter_966__i3 (.D(reset_counter_27__N_513[2]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[2]));
    defparam reset_counter_966__i3.REGSET = "RESET";
    defparam reset_counter_966__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(336[22],336[35])" *) FD1P3XZ reset_counter_966__i4 (.D(reset_counter_27__N_513[3]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[3]));
    defparam reset_counter_966__i4.REGSET = "RESET";
    defparam reset_counter_966__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(336[22],336[35])" *) FD1P3XZ reset_counter_966__i5 (.D(reset_counter_27__N_513[4]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[4]));
    defparam reset_counter_966__i5.REGSET = "RESET";
    defparam reset_counter_966__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(336[22],336[35])" *) FD1P3XZ reset_counter_966__i6 (.D(reset_counter_27__N_513[5]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[5]));
    defparam reset_counter_966__i6.REGSET = "RESET";
    defparam reset_counter_966__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(336[22],336[35])" *) FD1P3XZ reset_counter_966__i7 (.D(reset_counter_27__N_513[6]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[6]));
    defparam reset_counter_966__i7.REGSET = "RESET";
    defparam reset_counter_966__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(336[22],336[35])" *) FD1P3XZ reset_counter_966__i8 (.D(reset_counter_27__N_513[7]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[7]));
    defparam reset_counter_966__i8.REGSET = "RESET";
    defparam reset_counter_966__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(336[22],336[35])" *) FD1P3XZ reset_counter_966__i9 (.D(reset_counter_27__N_513[8]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[8]));
    defparam reset_counter_966__i9.REGSET = "RESET";
    defparam reset_counter_966__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(336[22],336[35])" *) FD1P3XZ reset_counter_966__i10 (.D(reset_counter_27__N_513[9]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[9]));
    defparam reset_counter_966__i10.REGSET = "RESET";
    defparam reset_counter_966__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(336[22],336[35])" *) FD1P3XZ reset_counter_966__i11 (.D(reset_counter_27__N_513[10]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[10]));
    defparam reset_counter_966__i11.REGSET = "RESET";
    defparam reset_counter_966__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(336[22],336[35])" *) FD1P3XZ reset_counter_966__i12 (.D(reset_counter_27__N_513[11]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[11]));
    defparam reset_counter_966__i12.REGSET = "RESET";
    defparam reset_counter_966__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(336[22],336[35])" *) FD1P3XZ reset_counter_966__i13 (.D(reset_counter_27__N_513[12]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[12]));
    defparam reset_counter_966__i13.REGSET = "RESET";
    defparam reset_counter_966__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(336[22],336[35])" *) FD1P3XZ reset_counter_966__i14 (.D(reset_counter_27__N_513[13]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[13]));
    defparam reset_counter_966__i14.REGSET = "RESET";
    defparam reset_counter_966__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(336[22],336[35])" *) FD1P3XZ reset_counter_966__i15 (.D(reset_counter_27__N_513[14]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[14]));
    defparam reset_counter_966__i15.REGSET = "RESET";
    defparam reset_counter_966__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(336[22],336[35])" *) FD1P3XZ reset_counter_966__i16 (.D(reset_counter_27__N_513[15]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[15]));
    defparam reset_counter_966__i16.REGSET = "RESET";
    defparam reset_counter_966__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(336[22],336[35])" *) FD1P3XZ reset_counter_966__i17 (.D(reset_counter_27__N_513[16]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[16]));
    defparam reset_counter_966__i17.REGSET = "RESET";
    defparam reset_counter_966__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(336[22],336[35])" *) FD1P3XZ reset_counter_966__i18 (.D(reset_counter_27__N_513[17]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[17]));
    defparam reset_counter_966__i18.REGSET = "RESET";
    defparam reset_counter_966__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(336[22],336[35])" *) FD1P3XZ reset_counter_966__i19 (.D(reset_counter_27__N_513[18]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[18]));
    defparam reset_counter_966__i19.REGSET = "RESET";
    defparam reset_counter_966__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(336[22],336[35])" *) FD1P3XZ reset_counter_966__i20 (.D(reset_counter_27__N_513[19]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[19]));
    defparam reset_counter_966__i20.REGSET = "RESET";
    defparam reset_counter_966__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(336[22],336[35])" *) FD1P3XZ reset_counter_966__i21 (.D(reset_counter_27__N_513[20]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[20]));
    defparam reset_counter_966__i21.REGSET = "RESET";
    defparam reset_counter_966__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(336[22],336[35])" *) FD1P3XZ reset_counter_966__i22 (.D(reset_counter_27__N_513[21]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[21]));
    defparam reset_counter_966__i22.REGSET = "RESET";
    defparam reset_counter_966__i22.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(336[22],336[35])" *) FD1P3XZ reset_counter_966__i23 (.D(reset_counter_27__N_513[22]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[22]));
    defparam reset_counter_966__i23.REGSET = "RESET";
    defparam reset_counter_966__i23.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(336[22],336[35])" *) FD1P3XZ reset_counter_966__i24 (.D(reset_counter_27__N_513[23]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[23]));
    defparam reset_counter_966__i24.REGSET = "RESET";
    defparam reset_counter_966__i24.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(336[22],336[35])" *) FD1P3XZ reset_counter_966__i25 (.D(reset_counter_27__N_513[24]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[24]));
    defparam reset_counter_966__i25.REGSET = "RESET";
    defparam reset_counter_966__i25.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(336[22],336[35])" *) FD1P3XZ reset_counter_966__i26 (.D(reset_counter_27__N_513[25]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[25]));
    defparam reset_counter_966__i26.REGSET = "RESET";
    defparam reset_counter_966__i26.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(336[22],336[35])" *) FD1P3XZ reset_counter_966__i27 (.D(reset_counter_27__N_513[26]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[26]));
    defparam reset_counter_966__i27.REGSET = "RESET";
    defparam reset_counter_966__i27.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(336[22],336[35])" *) FD1P3XZ reset_counter_966__i28 (.D(reset_counter_27__N_513[27]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[27]));
    defparam reset_counter_966__i28.REGSET = "RESET";
    defparam reset_counter_966__i28.SRMODE = "CE_OVER_LSR";
    (* maxfan_replicated_inst=1, lineinfo="@8(279[9],339[16])" *) FD1P3XZ w_reset_rep_155 (.D(n11266), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(maxfan_replicated_net_952));
    defparam w_reset_rep_155.REGSET = "RESET";
    defparam w_reset_rep_155.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@8(190[23],190[58])" *) \Controller_RHD_Sampling(stm32_clks_per_half_bit=2,stm32_spi_num_bits_per_packet=512,stm32_cs_inactive_clks=64,rhd_spi_ddr_mode=0,rhd_clks_per_half_bit=2,rhd_cs_inactive_clks=64) Controller_inst (maxfan_replicated_net_952, 
            pll_clk_int, o_reset_c, n7053, n6997, GND_net, n8513, 
            int_RHD_TX_Ready, n11073, o_Controller_Mode_c_0, o_Controller_Mode_c_1, 
            rhd_state[0], rhd_state[1], stm32_state[1], stm32_state[0], 
            stm32_state[2], n1228, n9844, n8727, n16232, n16129, 
            n5, RGB1_OUT_c_N_2000, RGB1_OUT_c, VCC_net, n8532, i_RHD2216_SPI_MISO_c, 
            n8, i_STM32_SPI4_MISO_c, n11301, n7405, n8742, RGB0_OUT_c, 
            n16218, int_STM32_SPI_CS_n, int_STM32_SPI_MOSI, int_STM32_SPI_Clk, 
            int_RHD2132_SPI_CS_n, int_RHD2132_SPI_MISO, int_RHD2132_SPI_Clk, 
            int_RHD2132_SPI_MOSI);
    (* lineinfo="@8(279[9],339[16])" *) FD1P3XZ w_reset (.D(n11266), .SP(VCC_net), 
            .CK(pll_clk_int), .SR(GND_net), .Q(o_reset_c));
    defparam w_reset.REGSET = "RESET";
    defparam w_reset.SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module CLK_48MHz
//

module CLK_48MHz (input GND_net, input i_clk_c, input VCC_net, output pll_clk_int);
    
    (* is_clock=1, lineinfo="@8(54[9],54[14])" *) wire i_clk_c;
    (* is_clock=1, lineinfo="@8(155[9],155[20])" *) wire pll_clk_int;
    
    (* lineinfo="@0(35[41],48[26])" *) \CLK_48MHz_ipgen_lscc_pll(DIVR="0",DIVF="55",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") lscc_pll_inst (GND_net, 
            i_clk_c, VCC_net, pll_clk_int);
    
endmodule

//
// Verilog Description of module \CLK_48MHz_ipgen_lscc_pll(DIVR="0",DIVF="55",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") 
//

module \CLK_48MHz_ipgen_lscc_pll(DIVR="0",DIVF="55",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") (input GND_net, 
            input i_clk_c, input VCC_net, output pll_clk_int);
    
    (* is_clock=1, lineinfo="@8(54[9],54[14])" *) wire i_clk_c;
    (* is_clock=1, lineinfo="@8(155[9],155[20])" *) wire pll_clk_int;
    
    wire feedback_w;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=72, LSE_LCOL=41, LSE_RCOL=26, LSE_LLINE=35, LSE_RLINE=48, lineinfo="@0(35[41],48[26])" *) PLL_B u_PLL_B (.REFERENCECLK(i_clk_c), 
            .FEEDBACK(feedback_w), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(VCC_net), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(feedback_w), .OUTGLOBAL(pll_clk_int));
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "55";
    defparam u_PLL_B.DIVQ = "4";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    
endmodule

//
// Verilog Description of module \Controller_RHD_Sampling(stm32_clks_per_half_bit=2,stm32_spi_num_bits_per_packet=512,stm32_cs_inactive_clks=64,rhd_spi_ddr_mode=0,rhd_clks_per_half_bit=2,rhd_cs_inactive_clks=64) 
//

module \Controller_RHD_Sampling(stm32_clks_per_half_bit=2,stm32_spi_num_bits_per_packet=512,stm32_cs_inactive_clks=64,rhd_spi_ddr_mode=0,rhd_clks_per_half_bit=2,rhd_cs_inactive_clks=64) (input maxfan_replicated_net_952, 
            input pll_clk_int, input o_reset_c, output n7053, output n6997, 
            input GND_net, output n8513, output int_RHD_TX_Ready, output n11073, 
            input o_Controller_Mode_c_0, input o_Controller_Mode_c_1, output \rhd_state[0] , 
            output \rhd_state[1] , output \stm32_state[1] , output \stm32_state[0] , 
            output \stm32_state[2] , output n1228, output n9844, input n8727, 
            input n16232, input n16129, input n5, input RGB1_OUT_c_N_2000, 
            output RGB1_OUT_c, input VCC_net, output n8532, input i_RHD2216_SPI_MISO_c, 
            input n8, output i_STM32_SPI4_MISO_c, output n11301, input n7405, 
            input n8742, output RGB0_OUT_c, output n16218, output int_STM32_SPI_CS_n, 
            output int_STM32_SPI_MOSI, output int_STM32_SPI_Clk, output int_RHD2132_SPI_CS_n, 
            input int_RHD2132_SPI_MISO, output int_RHD2132_SPI_Clk, output int_RHD2132_SPI_MOSI);
    
    (* is_clock=1, lineinfo="@8(155[9],155[20])" *) wire pll_clk_int;
    (* lineinfo="@4(174[9],174[17])" *) wire [31:0]NUM_DATA;
    (* lineinfo="@4(178[9],178[20])" *) wire [511:0]temp_buffer;
    
    wire n5421;
    (* lineinfo="@4(161[9],161[26])" *) wire [511:0]int_STM32_TX_Byte;
    wire [31:0]n133;
    wire [31:0]n167;
    wire [31:0]n133_adj_2231;
    wire [31:0]n167_adj_2232;
    
    wire n15909, n8715, n14655, n21029, n14657, n33, n35, n14653, 
        n21020, n29, n31, n14733, n21254;
    (* lineinfo="@4(519[9],519[25])" *) wire [31:0]full_cycle_count;
    
    wire n14735, rhd_done_config, n89, n5425, n18, n30, n28, n29_adj_2056, 
        n27, n15875, n8_c, n6, n5_c, n15922, n15899, n15905, 
        n3, n16215, first_packet, n1218, n8534, n8469;
    (* lineinfo="@4(172[9],172[20])" *) wire [31:0]stm32_state;
    
    wire n4, n2, int_RHD_TX_DV;
    wire [5:0]n37_2;
    
    wire n9520, n16109, n22, n5112, n5336;
    wire [1:0]n1223;
    
    wire n12, n5_adj_2063, n17654;
    (* lineinfo="@4(137[9],137[23])" *) wire [7:0]int_FIFO_COUNT;
    wire [30:0]n162;
    
    wire n4_adj_2065, n1215, n6_adj_2066, n8518, n16057;
    (* lineinfo="@4(188[9],188[18])" *) wire [31:0]rhd_index;
    
    wire n42, n40, n41, n39, n38, n43, n48, n181_adj_2069, n15882, 
        n47;
    (* lineinfo="@4(192[11],192[32])" *) wire [6:0]data_array_send_count;
    
    wire n11138, n20, n8543, n16231, int_STM32_TX_DV, n9526, n16061, 
        n7628, n9522, n14731, n21251, n7375, n16053, int_FIFO_RE, 
        n14651, n21011, n25, n27_adj_2072, n14729, n21248, n14649, 
        n21002, n21, n23, n14727, n21245, n14647, n20993, n17, 
        n19, n14725, n21242, n14645, n20984, n5429;
    (* lineinfo="@4(150[9],150[24])" *) wire [15:0]int_RHD_TX_Byte;
    wire [31:0]n133_adj_2233;
    wire [31:0]n167_adj_2234;
    
    wire n14723, n21239, n14783, n21326, n14785, n21131;
    (* lineinfo="@6(43[10],43[25])" *) wire [1:0]r_SPI_Clk_Count;
    
    wire n14052, n14054, n14641, n20966, n14643, n9496, n20960, 
        n9516, n8530, n9518, n14781, n21323;
    wire [3:0]n21_2;
    
    wire n2_adj_2085, n5423;
    (* lineinfo="@4(169[9],169[22])" *) wire [31:0]stm32_counter;
    (* lineinfo="@4(140[9],140[19])" *) wire [31:0]int_FIFO_Q;
    
    wire n14779, n21320, n9525, init_FIFO_Read, n4_adj_2088, n6_adj_2089, 
        n8_adj_2090, n16123, n10, n8578, n12_adj_2091, n11303, n11297, 
        n11300, n14, n16, n16828, n16838, n16830, n37, n16858, 
        n46, n16856, n6_adj_2092, n8_adj_2093, n10_adj_2095, n12_adj_2097, 
        n14_adj_2098, n16_adj_2099, n43_adj_2100, n49, n47_adj_2101, 
        n55, n16802, n51, n59, n16806, n16804, n37_adj_2102, n41_adj_2103, 
        n53, n45, n37_adj_2104, n16870, n46_adj_2105, n57, n61, 
        n39_adj_2106, n16868, n8573, n14777, n21317, n14775, n21314, 
        n14773, n21311, n14771, n21308, n8523, n14769, n21305, 
        n14767, n21302, n14765, n21299, n14763, n21296;
    wire [3:0]n1626;
    
    wire n8505, n8571, n10_adj_2122, n16884, n14761, n21293, n21137, 
        n14758, n21290, n14756, n21287, n21134, n14753, n21284, 
        n14751, n21281, n14749, n21278, n35_adj_2131, n7657, n14747, 
        n21275, n14745, n21272, n14237, n9, n14743, n21269, n14741, 
        n21266, n14739, n21263, n14737, n21260, n21257;
    wire [0:0]n5066;
    
    wire n40_adj_2191, n44, n42_adj_2194, n43_adj_2199, n41_adj_2202, 
        n46_adj_2203, n14824, n21386, n50, n14822, n21383, n45_adj_2206, 
        n14820, n21380, n14818, n21377, n14816, n21374, n14814, 
        n21371, n14812, n21368, n14810, n21365, n14808, n21362, 
        n15, n14806, n21359, n14804, n21356, n14802, n21353, n14800, 
        n21350, n14798, n21347, n14796, n21344, n28_adj_2224, n14794, 
        n21341, n20975, n21140, n14791, n21338, n14669, n21092, 
        n14789, n21335, n14667, n21083, n14787, n21332, n14665, 
        n21074, n21329, n14663, n21065, n14661, n21056, n14659, 
        n21047, n21038, VCC_net_2;
    
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5564_2_lut (.A(NUM_DATA[27]), 
            .B(maxfan_replicated_net_952), .Z(NUM_DATA[27]));
    defparam i5564_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i155 (.D(temp_buffer[155]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[155]));
    defparam int_STM32_TX_Byte_i0_i155.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i155.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i73 (.D(temp_buffer[73]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[73]));
    defparam int_STM32_TX_Byte_i0_i73.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i73.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5658_2_lut (.A(n133[18]), 
            .B(n7053), .Z(n167[18]));
    defparam i5658_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i0 (.D(temp_buffer[0]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[0]));
    defparam int_STM32_TX_Byte_i0_i0.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i0 (.D(n15909), 
            .SP(n8715), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(temp_buffer[0]));
    defparam temp_buffer_i0_i0.REGSET = "RESET";
    defparam temp_buffer_i0_i0.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5674_2_lut (.A(n133_adj_2231[3]), 
            .B(n6997), .Z(n167_adj_2232[3]));
    defparam i5674_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5563_2_lut (.A(NUM_DATA[28]), 
            .B(maxfan_replicated_net_952), .Z(NUM_DATA[28]));
    defparam i5563_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i72 (.D(temp_buffer[72]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[72]));
    defparam int_STM32_TX_Byte_i0_i72.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i72.SRMODE = "ASYNC";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_964_add_5_17 (.A0(GND_net), 
            .B0(NUM_DATA[16]), .C0(GND_net), .D0(n14655), .CI0(n14655), 
            .A1(GND_net), .B1(NUM_DATA[17]), .C1(GND_net), .D1(n21029), 
            .CI1(n21029), .CO0(n21029), .CO1(n14657), .S0(n33), .S1(n35));
    defparam add_964_add_5_17.INIT0 = "0xc33c";
    defparam add_964_add_5_17.INIT1 = "0xc33c";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_964_add_5_15 (.A0(GND_net), 
            .B0(NUM_DATA[14]), .C0(GND_net), .D0(n14653), .CI0(n14653), 
            .A1(GND_net), .B1(NUM_DATA[15]), .C1(GND_net), .D1(n21020), 
            .CI1(n21020), .CO0(n21020), .CO1(n14655), .S0(n29), .S1(n31));
    defparam add_964_add_5_15.INIT0 = "0xc33c";
    defparam add_964_add_5_15.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5550_2_lut (.A(n133_adj_2231[0]), 
            .B(n6997), .Z(n167_adj_2232[0]));
    defparam i5550_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5673_2_lut (.A(n133_adj_2231[2]), 
            .B(n6997), .Z(n167_adj_2232[2]));
    defparam i5673_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5657_2_lut (.A(n133[17]), 
            .B(n7053), .Z(n167[17]));
    defparam i5657_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5562_2_lut (.A(NUM_DATA[29]), 
            .B(maxfan_replicated_net_952), .Z(NUM_DATA[29]));
    defparam i5562_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5672_2_lut (.A(n133_adj_2231[1]), 
            .B(n6997), .Z(n167_adj_2232[1]));
    defparam i5672_2_lut.INIT = "0x8888";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_973_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[11]), .D0(n14733), .CI0(n14733), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[12]), .D1(n21254), 
            .CI1(n21254), .CO0(n21254), .CO1(n14735), .S0(n133[11]), 
            .S1(n133[12]));
    defparam full_cycle_count_973_add_4_13.INIT0 = "0xc33c";
    defparam full_cycle_count_973_add_4_13.INIT1 = "0xc33c";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i3_4_lut (.A(rhd_done_config), 
            .B(n6997), .C(n8513), .D(n89), .Z(n5425));
    defparam i3_4_lut.INIT = "0x1000";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5656_2_lut (.A(n133[16]), 
            .B(n7053), .Z(n167[16]));
    defparam i5656_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5671_2_lut (.A(n133[31]), 
            .B(n7053), .Z(n167[31]));
    defparam i5671_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5655_2_lut (.A(n133[15]), 
            .B(n7053), .Z(n167[15]));
    defparam i5655_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5561_2_lut (.A(NUM_DATA[30]), 
            .B(maxfan_replicated_net_952), .Z(NUM_DATA[30]));
    defparam i5561_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5654_2_lut (.A(n133[14]), 
            .B(n7053), .Z(n167[14]));
    defparam i5654_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5653_2_lut (.A(n133[13]), 
            .B(n7053), .Z(n167[13]));
    defparam i5653_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(full_cycle_count[17]), 
            .B(full_cycle_count[25]), .Z(n18));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i13_4_lut (.A(full_cycle_count[27]), 
            .B(full_cycle_count[19]), .C(full_cycle_count[14]), .D(n18), 
            .Z(n30));
    defparam i13_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i11_4_lut (.A(full_cycle_count[22]), 
            .B(full_cycle_count[16]), .C(full_cycle_count[24]), .D(full_cycle_count[18]), 
            .Z(n28));
    defparam i11_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5652_2_lut (.A(n133[12]), 
            .B(n7053), .Z(n167[12]));
    defparam i5652_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i12_4_lut (.A(full_cycle_count[21]), 
            .B(full_cycle_count[26]), .C(full_cycle_count[30]), .D(full_cycle_count[29]), 
            .Z(n29_adj_2056));
    defparam i12_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10_4_lut (.A(full_cycle_count[20]), 
            .B(full_cycle_count[15]), .C(full_cycle_count[23]), .D(full_cycle_count[28]), 
            .Z(n27));
    defparam i10_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut_adj_32 (.A(full_cycle_count[0]), 
            .B(full_cycle_count[1]), .C(full_cycle_count[3]), .D(full_cycle_count[2]), 
            .Z(n15875));
    defparam i3_4_lut_adj_32.INIT = "0x8000";
    (* lut_function="(A+(B+(C)))" *) LUT4 i3_3_lut (.A(full_cycle_count[7]), 
            .B(n15875), .C(full_cycle_count[4]), .Z(n8_c));
    defparam i3_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(full_cycle_count[8]), .B(full_cycle_count[9]), 
            .Z(n6));
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i1_4_lut (.A(full_cycle_count[5]), 
            .B(full_cycle_count[10]), .C(n8_c), .D(full_cycle_count[6]), 
            .Z(n5_c));
    defparam i1_4_lut.INIT = "0xccc8";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i16_4_lut (.A(n27), .B(n29_adj_2056), 
            .C(n28), .D(n30), .Z(n15922));
    defparam i16_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5651_2_lut (.A(n133[11]), 
            .B(n7053), .Z(n167[11]));
    defparam i5651_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5650_2_lut (.A(n133[10]), 
            .B(n7053), .Z(n167[10]));
    defparam i5650_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5670_2_lut (.A(n133[30]), 
            .B(n7053), .Z(n167[30]));
    defparam i5670_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i2_4_lut (.A(full_cycle_count[12]), 
            .B(n5_c), .C(full_cycle_count[11]), .D(n6), .Z(n15899));
    defparam i2_4_lut.INIT = "0xfefa";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C)))" *) LUT4 i1149_4_lut (.A(n15899), 
            .B(full_cycle_count[31]), .C(n15922), .D(full_cycle_count[13]), 
            .Z(n7053));
    defparam i1149_4_lut.INIT = "0xcdcf";
    (* lut_function="(A (B))" *) LUT4 i5558_2_lut (.A(rhd_done_config), .B(int_RHD_TX_Ready), 
            .Z(n11073));
    defparam i5558_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B (C+!(D))))" *) LUT4 i2_4_lut_adj_33 (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(n6997), .D(n11073), .Z(n15905));
    defparam i2_4_lut_adj_33.INIT = "0xbfbb";
    (* lut_function="(!(((C+!(D))+!B)+!A))", lineinfo="@4(698[3],807[10])" *) LUT4 i3_4_lut_adj_34 (.A(n8513), 
            .B(n15905), .C(\rhd_state[0] ), .D(\rhd_state[1] ), .Z(n3));
    defparam i3_4_lut_adj_34.INIT = "0x0800";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5649_2_lut (.A(n133[9]), 
            .B(n7053), .Z(n167[9]));
    defparam i5649_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5549_2_lut (.A(n133[0]), 
            .B(n7053), .Z(n167[0]));
    defparam i5549_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5648_2_lut (.A(n133[8]), 
            .B(n7053), .Z(n167[8]));
    defparam i5648_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5669_2_lut (.A(n133[29]), 
            .B(n7053), .Z(n167[29]));
    defparam i5669_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5647_2_lut (.A(n133[7]), 
            .B(n7053), .Z(n167[7]));
    defparam i5647_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (((D)+!C)+!B)))", lineinfo="@4(617[3],690[13])" *) LUT4 i1_4_lut_adj_35 (.A(n16215), 
            .B(first_packet), .C(n1218), .D(n8534), .Z(n8469));
    defparam i1_4_lut_adj_35.INIT = "0x55d5";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5668_2_lut (.A(n133[28]), 
            .B(n7053), .Z(n167[28]));
    defparam i5668_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5667_2_lut (.A(n133[27]), 
            .B(n7053), .Z(n167[27]));
    defparam i5667_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B (C+!(D))+!B (C+(D))))", lineinfo="@4(585[3],692[11])" *) LUT4 i3765_4_lut (.A(\stm32_state[1] ), 
            .B(\stm32_state[0] ), .C(stm32_state[3]), .D(\stm32_state[2] ), 
            .Z(n4));
    defparam i3765_4_lut.INIT = "0xfbfe";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5666_2_lut (.A(n133[26]), 
            .B(n7053), .Z(n167[26]));
    defparam i5666_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5646_2_lut (.A(n133[6]), 
            .B(n7053), .Z(n167[6]));
    defparam i5646_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5645_2_lut (.A(n133[5]), 
            .B(n7053), .Z(n167[5]));
    defparam i5645_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5665_2_lut (.A(n133[25]), 
            .B(n7053), .Z(n167[25]));
    defparam i5665_2_lut.INIT = "0x8888";
    (* lut_function="(!(A))" *) LUT4 i8_1_lut (.A(o_Controller_Mode_c_0), 
            .Z(n2));
    defparam i8_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5664_2_lut (.A(n133[24]), 
            .B(n7053), .Z(n167[24]));
    defparam i5664_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5644_2_lut (.A(n133[4]), 
            .B(n7053), .Z(n167[4]));
    defparam i5644_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5663_2_lut (.A(n133[23]), 
            .B(n7053), .Z(n167[23]));
    defparam i5663_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B)))", lineinfo="@4(698[3],807[10])" *) LUT4 i1_2_lut_adj_36 (.A(int_RHD_TX_DV), 
            .B(n37_2[2]), .Z(n9520));
    defparam i1_2_lut_adj_36.INIT = "0x4444";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i154 (.D(temp_buffer[154]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[154]));
    defparam int_STM32_TX_Byte_i0_i154.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i154.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5643_2_lut (.A(n133[3]), 
            .B(n7053), .Z(n167[3]));
    defparam i5643_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5662_2_lut (.A(n133[22]), 
            .B(n7053), .Z(n167[22]));
    defparam i5662_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_37 (.A(int_RHD_TX_Ready), 
            .B(\rhd_state[1] ), .Z(n16109));
    defparam i1_2_lut_adj_37.INIT = "0x2222";
    (* lut_function="(!(A+(B (C (D))+!B (C+!(D)))))" *) LUT4 i1_4_lut_adj_38 (.A(stm32_state[3]), 
            .B(\stm32_state[0] ), .C(\stm32_state[1] ), .D(\stm32_state[2] ), 
            .Z(n22));
    defparam i1_4_lut_adj_38.INIT = "0x0544";
    (* lut_function="(!(A (D)+!A (B+!(C+!(D)))))" *) LUT4 i1_4_lut_adj_39 (.A(stm32_state[3]), 
            .B(\stm32_state[0] ), .C(\stm32_state[1] ), .D(\stm32_state[2] ), 
            .Z(n5112));
    defparam i1_4_lut_adj_39.INIT = "0x10bb";
    (* lut_function="(A (B+(C+(D)))+!A (B))" *) LUT4 i1_4_lut_adj_40 (.A(n5112), 
            .B(n22), .C(n5336), .D(n1223[0]), .Z(n12));
    defparam i1_4_lut_adj_40.INIT = "0xeeec";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5661_2_lut (.A(n133[21]), 
            .B(n7053), .Z(n167[21]));
    defparam i5661_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i153 (.D(temp_buffer[153]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[153]));
    defparam int_STM32_TX_Byte_i0_i153.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i153.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5642_2_lut (.A(n133[2]), 
            .B(n7053), .Z(n167[2]));
    defparam i5642_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5660_2_lut (.A(n133[20]), 
            .B(n7053), .Z(n167[20]));
    defparam i5660_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i152 (.D(temp_buffer[152]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[152]));
    defparam int_STM32_TX_Byte_i0_i152.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i71 (.D(temp_buffer[71]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[71]));
    defparam int_STM32_TX_Byte_i0_i71.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i71.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i151 (.D(temp_buffer[151]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[151]));
    defparam int_STM32_TX_Byte_i0_i151.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i151.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i70 (.D(temp_buffer[70]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[70]));
    defparam int_STM32_TX_Byte_i0_i70.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i70.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5560_2_lut (.A(NUM_DATA[31]), 
            .B(maxfan_replicated_net_952), .Z(NUM_DATA[31]));
    defparam i5560_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5430_2_lut (.A(NUM_DATA[0]), 
            .B(maxfan_replicated_net_952), .Z(NUM_DATA[0]));
    defparam i5430_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))" *) LUT4 i16_3_lut (.A(\stm32_state[0] ), 
            .B(\stm32_state[1] ), .C(\stm32_state[2] ), .Z(n5_adj_2063));
    defparam i16_3_lut.INIT = "0x3a3a";
    (* lut_function="(A (B (C)))", lineinfo="@4(617[3],690[13])" *) LUT4 i10943_3_lut (.A(\stm32_state[0] ), 
            .B(n1228), .C(\stm32_state[2] ), .Z(n17654));
    defparam i10943_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))", lineinfo="@4(620[9],620[63])" *) LUT4 LessThan_11_i4_4_lut (.A(int_FIFO_COUNT[0]), 
            .B(int_FIFO_COUNT[1]), .C(n162[0]), .D(NUM_DATA[0]), .Z(n4_adj_2065));
    defparam LessThan_11_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i2_2_lut_adj_41 (.A(n1215), 
            .B(n5336), .Z(n6_adj_2066));
    defparam i2_2_lut_adj_41.INIT = "0x2222";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5641_2_lut (.A(n133[1]), 
            .B(n7053), .Z(n167[1]));
    defparam i5641_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i41 (.D(temp_buffer[41]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[41]));
    defparam int_STM32_TX_Byte_i0_i41.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i41.SRMODE = "ASYNC";
    (* lut_function="(A (B+!((D)+!C))+!A (B))", lineinfo="@4(585[3],692[11])" *) LUT4 i1_4_lut_adj_42 (.A(n8513), 
            .B(first_packet), .C(n6_adj_2066), .D(n8518), .Z(n16057));
    defparam i1_4_lut_adj_42.INIT = "0xccec";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i69 (.D(temp_buffer[69]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[69]));
    defparam int_STM32_TX_Byte_i0_i69.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i69.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i17_4_lut (.A(rhd_index[13]), 
            .B(rhd_index[29]), .C(rhd_index[22]), .D(rhd_index[27]), .Z(n42));
    defparam i17_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i68 (.D(temp_buffer[68]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[68]));
    defparam int_STM32_TX_Byte_i0_i68.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i68.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i5659_2_lut (.A(n133[19]), 
            .B(n7053), .Z(n167[19]));
    defparam i5659_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i15_4_lut (.A(rhd_index[15]), 
            .B(rhd_index[7]), .C(rhd_index[30]), .D(rhd_index[9]), .Z(n40));
    defparam i15_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i67 (.D(temp_buffer[67]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[67]));
    defparam int_STM32_TX_Byte_i0_i67.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i67.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i16_4_lut_adj_43 (.A(rhd_index[28]), 
            .B(rhd_index[20]), .C(rhd_index[6]), .D(rhd_index[19]), .Z(n41));
    defparam i16_4_lut_adj_43.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i14_4_lut (.A(rhd_index[11]), 
            .B(rhd_index[8]), .C(rhd_index[26]), .D(rhd_index[10]), .Z(n39));
    defparam i14_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i66 (.D(temp_buffer[66]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[66]));
    defparam int_STM32_TX_Byte_i0_i66.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i66.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C)))" *) LUT4 i13_3_lut (.A(rhd_index[21]), .B(rhd_index[12]), 
            .C(rhd_index[24]), .Z(n38));
    defparam i13_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i18_4_lut (.A(rhd_index[16]), 
            .B(rhd_index[17]), .C(rhd_index[18]), .D(rhd_index[23]), .Z(n43));
    defparam i18_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i23_4_lut (.A(n39), .B(n41), 
            .C(n40), .D(n42), .Z(n48));
    defparam i23_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut_adj_44 (.A(rhd_index[5]), 
            .B(rhd_index[4]), .C(n181_adj_2069), .D(rhd_index[0]), .Z(n15882));
    defparam i3_4_lut_adj_44.INIT = "0x8000";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i22_4_lut (.A(n43), .B(rhd_index[25]), 
            .C(n38), .D(rhd_index[14]), .Z(n47));
    defparam i22_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i65 (.D(temp_buffer[65]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[65]));
    defparam int_STM32_TX_Byte_i0_i65.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i65.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i150 (.D(temp_buffer[150]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[150]));
    defparam int_STM32_TX_Byte_i0_i150.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i150.SRMODE = "ASYNC";
    (* lut_function="(A (B)+!A (B+!(C+(D))))" *) LUT4 i1148_4_lut (.A(n47), 
            .B(rhd_index[31]), .C(n15882), .D(n48), .Z(n6997));
    defparam i1148_4_lut.INIT = "0xcccd";
    (* lut_function="(!((B)+!A))", lineinfo="@4(698[3],807[10])" *) LUT4 i1_2_lut_adj_45 (.A(\rhd_state[1] ), 
            .B(\rhd_state[0] ), .Z(n9844));
    defparam i1_2_lut_adj_45.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i64 (.D(temp_buffer[64]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[64]));
    defparam int_STM32_TX_Byte_i0_i64.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i64.SRMODE = "ASYNC";
    (* lut_function="(!(A (B)+!A (B (C+(D)))))" *) LUT4 i11331_4_lut (.A(data_array_send_count[2]), 
            .B(data_array_send_count[3]), .C(data_array_send_count[0]), 
            .D(data_array_send_count[1]), .Z(n11138));
    defparam i11331_4_lut.INIT = "0x3337";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i149 (.D(temp_buffer[149]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[149]));
    defparam int_STM32_TX_Byte_i0_i149.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i63 (.D(temp_buffer[63]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[63]));
    defparam int_STM32_TX_Byte_i0_i63.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i63.SRMODE = "ASYNC";
    (* lut_function="(!(A (C)+!A (B+!((D)+!C))))" *) LUT4 i1_4_lut_adj_46 (.A(stm32_state[3]), 
            .B(\stm32_state[0] ), .C(\stm32_state[2] ), .D(\stm32_state[1] ), 
            .Z(n20));
    defparam i1_4_lut_adj_46.INIT = "0x1b0b";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i2_4_lut_adj_47 (.A(o_Controller_Mode_c_1), 
            .B(n8543), .C(n20), .D(o_Controller_Mode_c_0), .Z(n16231));
    defparam i2_4_lut_adj_47.INIT = "0x0020";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i62 (.D(temp_buffer[62]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[62]));
    defparam int_STM32_TX_Byte_i0_i62.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i62.SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))", lineinfo="@4(585[3],692[11])" *) LUT4 i4084_3_lut (.A(int_STM32_TX_DV), 
            .B(\stm32_state[0] ), .C(n16231), .Z(n9526));
    defparam i4084_3_lut.INIT = "0x3a3a";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i61 (.D(temp_buffer[61]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[61]));
    defparam int_STM32_TX_Byte_i0_i61.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i60 (.D(temp_buffer[60]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[60]));
    defparam int_STM32_TX_Byte_i0_i60.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i60.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ stm32_state_i0_i0 (.D(n16061), 
            .SP(n8727), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\stm32_state[0] ));
    defparam stm32_state_i0_i0.REGSET = "RESET";
    defparam stm32_state_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i59 (.D(temp_buffer[59]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[59]));
    defparam int_STM32_TX_Byte_i0_i59.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i59.SRMODE = "ASYNC";
    (* lut_function="(A (B+!((D)+!C))+!A (B))" *) LUT4 i1_4_lut_adj_48 (.A(n16232), 
            .B(rhd_done_config), .C(int_RHD_TX_Ready), .D(n11138), .Z(n7628));
    defparam i1_4_lut_adj_48.INIT = "0xccec";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i58 (.D(temp_buffer[58]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[58]));
    defparam int_STM32_TX_Byte_i0_i58.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i57 (.D(temp_buffer[57]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[57]));
    defparam int_STM32_TX_Byte_i0_i57.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i56 (.D(temp_buffer[56]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[56]));
    defparam int_STM32_TX_Byte_i0_i56.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i55 (.D(temp_buffer[55]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[55]));
    defparam int_STM32_TX_Byte_i0_i55.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i54 (.D(temp_buffer[54]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[54]));
    defparam int_STM32_TX_Byte_i0_i54.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i157 (.D(temp_buffer[157]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[157]));
    defparam int_STM32_TX_Byte_i0_i157.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i148 (.D(temp_buffer[148]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[148]));
    defparam int_STM32_TX_Byte_i0_i148.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(698[3],807[10])" *) FD1P3XZ int_RHD_TX_DV_c (.D(n16129), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD_TX_DV));
    defparam int_RHD_TX_DV_c.REGSET = "RESET";
    defparam int_RHD_TX_DV_c.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B)))", lineinfo="@4(698[3],807[10])" *) LUT4 i1_2_lut_adj_49 (.A(int_RHD_TX_DV), 
            .B(n37_2[1]), .Z(n9522));
    defparam i1_2_lut_adj_49.INIT = "0x4444";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i53 (.D(temp_buffer[53]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[53]));
    defparam int_STM32_TX_Byte_i0_i53.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(698[3],807[10])" *) FD1P3XZ rgd_info_sig_blue (.D(RGB1_OUT_c_N_2000), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(RGB1_OUT_c));
    defparam rgd_info_sig_blue.REGSET = "SET";
    defparam rgd_info_sig_blue.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i52 (.D(temp_buffer[52]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[52]));
    defparam int_STM32_TX_Byte_i0_i52.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i52.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(698[3],807[10])" *) FD1P3XZ rhd_done_config_c (.D(n7628), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rhd_done_config));
    defparam rhd_done_config_c.REGSET = "RESET";
    defparam rhd_done_config_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ first_packet_c (.D(n16057), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(first_packet));
    defparam first_packet_c.REGSET = "RESET";
    defparam first_packet_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i51 (.D(temp_buffer[51]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[51]));
    defparam int_STM32_TX_Byte_i0_i51.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i51.SRMODE = "ASYNC";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_973_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[9]), .D0(n14731), .CI0(n14731), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[10]), .D1(n21251), 
            .CI1(n21251), .CO0(n21251), .CO1(n14733), .S0(n133[9]), 
            .S1(n133[10]));
    defparam full_cycle_count_973_add_4_11.INIT0 = "0xc33c";
    defparam full_cycle_count_973_add_4_11.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_FIFO_RE_c (.D(n7375), 
            .SP(n16053), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_FIFO_RE));
    defparam int_FIFO_RE_c.REGSET = "RESET";
    defparam int_FIFO_RE_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i50 (.D(temp_buffer[50]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[50]));
    defparam int_STM32_TX_Byte_i0_i50.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i49 (.D(temp_buffer[49]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[49]));
    defparam int_STM32_TX_Byte_i0_i49.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i49.SRMODE = "ASYNC";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_964_add_5_13 (.A0(GND_net), 
            .B0(NUM_DATA[12]), .C0(GND_net), .D0(n14651), .CI0(n14651), 
            .A1(GND_net), .B1(NUM_DATA[13]), .C1(GND_net), .D1(n21011), 
            .CI1(n21011), .CO0(n21011), .CO1(n14653), .S0(n25), .S1(n27_adj_2072));
    defparam add_964_add_5_13.INIT0 = "0xc33c";
    defparam add_964_add_5_13.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i48 (.D(temp_buffer[48]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[48]));
    defparam int_STM32_TX_Byte_i0_i48.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i48.SRMODE = "ASYNC";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_973_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[7]), .D0(n14729), .CI0(n14729), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[8]), .D1(n21248), 
            .CI1(n21248), .CO0(n21248), .CO1(n14731), .S0(n133[7]), 
            .S1(n133[8]));
    defparam full_cycle_count_973_add_4_9.INIT0 = "0xc33c";
    defparam full_cycle_count_973_add_4_9.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i47 (.D(temp_buffer[47]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[47]));
    defparam int_STM32_TX_Byte_i0_i47.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i46 (.D(temp_buffer[46]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[46]));
    defparam int_STM32_TX_Byte_i0_i46.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i45 (.D(temp_buffer[45]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[45]));
    defparam int_STM32_TX_Byte_i0_i45.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i45.SRMODE = "ASYNC";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_964_add_5_11 (.A0(GND_net), 
            .B0(NUM_DATA[10]), .C0(GND_net), .D0(n14649), .CI0(n14649), 
            .A1(GND_net), .B1(NUM_DATA[11]), .C1(GND_net), .D1(n21002), 
            .CI1(n21002), .CO0(n21002), .CO1(n14651), .S0(n21), .S1(n23));
    defparam add_964_add_5_11.INIT0 = "0xc33c";
    defparam add_964_add_5_11.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i44 (.D(temp_buffer[44]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[44]));
    defparam int_STM32_TX_Byte_i0_i44.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i44.SRMODE = "ASYNC";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_973_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[5]), .D0(n14727), .CI0(n14727), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[6]), .D1(n21245), 
            .CI1(n21245), .CO0(n21245), .CO1(n14729), .S0(n133[5]), 
            .S1(n133[6]));
    defparam full_cycle_count_973_add_4_7.INIT0 = "0xc33c";
    defparam full_cycle_count_973_add_4_7.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i43 (.D(temp_buffer[43]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[43]));
    defparam int_STM32_TX_Byte_i0_i43.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i43.SRMODE = "ASYNC";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_964_add_5_9 (.A0(GND_net), 
            .B0(NUM_DATA[8]), .C0(GND_net), .D0(n14647), .CI0(n14647), 
            .A1(GND_net), .B1(NUM_DATA[9]), .C1(GND_net), .D1(n20993), 
            .CI1(n20993), .CO0(n20993), .CO1(n14649), .S0(n17), .S1(n19));
    defparam add_964_add_5_9.INIT0 = "0xc33c";
    defparam add_964_add_5_9.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i147 (.D(temp_buffer[147]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[147]));
    defparam int_STM32_TX_Byte_i0_i147.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i147.SRMODE = "ASYNC";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_973_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[3]), .D0(n14725), .CI0(n14725), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[4]), .D1(n21242), 
            .CI1(n21242), .CO0(n21242), .CO1(n14727), .S0(n133[3]), 
            .S1(n133[4]));
    defparam full_cycle_count_973_add_4_5.INIT0 = "0xc33c";
    defparam full_cycle_count_973_add_4_5.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i42 (.D(temp_buffer[42]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[42]));
    defparam int_STM32_TX_Byte_i0_i42.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i42.SRMODE = "ASYNC";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_964_add_5_7 (.A0(GND_net), 
            .B0(NUM_DATA[6]), .C0(GND_net), .D0(n14645), .CI0(n14645), 
            .A1(GND_net), .B1(NUM_DATA[7]), .C1(GND_net), .D1(n20984), 
            .CI1(n20984), .CO0(n20984), .CO1(n14647), .S0(n162[5]), 
            .S1(n162[6]));
    defparam add_964_add_5_7.INIT0 = "0xc33c";
    defparam add_964_add_5_7.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(698[3],807[10])" *) FD1P3XZ int_RHD_TX_Byte__i1 (.D(rhd_index[0]), 
            .SP(n5429), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_RHD_TX_Byte[8]));
    defparam int_RHD_TX_Byte__i1.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i146 (.D(temp_buffer[146]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[146]));
    defparam int_STM32_TX_Byte_i0_i146.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i146.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5551_2_lut (.A(n133_adj_2233[0]), 
            .B(n1228), .Z(n167_adj_2234[0]));
    defparam i5551_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(698[3],807[10])" *) FD1P3XZ rhd_state_i0_i0 (.D(n16109), 
            .SP(n8513), .CK(pll_clk_int), .SR(o_reset_c), .Q(\rhd_state[0] ));
    defparam rhd_state_i0_i0.REGSET = "RESET";
    defparam rhd_state_i0_i0.SRMODE = "ASYNC";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_973_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[1]), .D0(n14723), .CI0(n14723), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[2]), .D1(n21239), 
            .CI1(n21239), .CO0(n21239), .CO1(n14725), .S0(n133[1]), 
            .S1(n133[2]));
    defparam full_cycle_count_973_add_4_3.INIT0 = "0xc33c";
    defparam full_cycle_count_973_add_4_3.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i145 (.D(temp_buffer[145]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[145]));
    defparam int_STM32_TX_Byte_i0_i145.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i145.SRMODE = "ASYNC";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_969_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[23]), .D0(n14783), .CI0(n14783), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[24]), .D1(n21326), 
            .CI1(n21326), .CO0(n21326), .CO1(n14785), .S0(n133_adj_2231[23]), 
            .S1(n133_adj_2231[24]));
    defparam rhd_index_969_add_4_25.INIT0 = "0xc33c";
    defparam rhd_index_969_add_4_25.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i144 (.D(temp_buffer[144]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[144]));
    defparam int_STM32_TX_Byte_i0_i144.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i144.SRMODE = "ASYNC";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_973_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(full_cycle_count[0]), .D1(n21131), .CI1(n21131), .CO0(n21131), 
            .CO1(n14723), .S1(n133[0]));
    defparam full_cycle_count_973_add_4_1.INIT0 = "0xc33c";
    defparam full_cycle_count_973_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A+(B (C)))", lineinfo="@4(698[3],807[10])" *) LUT4 i1_3_lut (.A(int_RHD_TX_DV), 
            .B(r_SPI_Clk_Count[0]), .C(n14052), .Z(n14054));
    defparam i1_3_lut.INIT = "0xeaea";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_964_add_5_3 (.A0(GND_net), 
            .B0(NUM_DATA[2]), .C0(GND_net), .D0(n14641), .CI0(n14641), 
            .A1(GND_net), .B1(NUM_DATA[3]), .C1(GND_net), .D1(n20966), 
            .CI1(n20966), .CO0(n20966), .CO1(n14643), .S0(n162[1]), 
            .S1(n162[2]));
    defparam add_964_add_5_3.INIT0 = "0xc33c";
    defparam add_964_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B)))", lineinfo="@4(698[3],807[10])" *) LUT4 i1_2_lut_adj_50 (.A(int_RHD_TX_DV), 
            .B(n37_2[0]), .Z(n9496));
    defparam i1_2_lut_adj_50.INIT = "0x4444";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_964_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(NUM_DATA[1]), 
            .C1(VCC_net), .D1(n20960), .CI1(n20960), .CO0(n20960), .CO1(n14641), 
            .S1(n162[0]));
    defparam add_964_add_5_1.INIT0 = "0xc33c";
    defparam add_964_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!(A+(B+!(C))))", lineinfo="@4(670[9],670[10])" *) LUT4 i1_2_lut_3_lut (.A(n8518), 
            .B(n8543), .C(n8513), .Z(n5421));
    defparam i1_2_lut_3_lut.INIT = "0x1010";
    (* lut_function="(!(A+!(B)))", lineinfo="@4(698[3],807[10])" *) LUT4 i1_2_lut_adj_51 (.A(int_RHD_TX_DV), 
            .B(n37_2[4]), .Z(n9516));
    defparam i1_2_lut_adj_51.INIT = "0x4444";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@4(664[9],664[10])" *) LUT4 i1_2_lut_4_lut (.A(\stm32_state[0] ), 
            .B(\stm32_state[2] ), .C(stm32_state[3]), .D(\stm32_state[1] ), 
            .Z(n8530));
    defparam i1_2_lut_4_lut.INIT = "0xfffb";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i143 (.D(temp_buffer[143]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[143]));
    defparam int_STM32_TX_Byte_i0_i143.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i143.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B)))", lineinfo="@4(698[3],807[10])" *) LUT4 i1_2_lut_adj_52 (.A(int_RHD_TX_DV), 
            .B(n37_2[3]), .Z(n9518));
    defparam i1_2_lut_adj_52.INIT = "0x4444";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i142 (.D(temp_buffer[142]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[142]));
    defparam int_STM32_TX_Byte_i0_i142.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i142.SRMODE = "ASYNC";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_969_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[21]), .D0(n14781), .CI0(n14781), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[22]), .D1(n21323), 
            .CI1(n21323), .CO0(n21323), .CO1(n14783), .S0(n133_adj_2231[21]), 
            .S1(n133_adj_2231[22]));
    defparam rhd_index_969_add_4_23.INIT0 = "0xc33c";
    defparam rhd_index_969_add_4_23.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i0 (.D(n167[0]), 
            .SP(n3), .CK(pll_clk_int), .SR(o_reset_c), .Q(full_cycle_count[0]));
    defparam full_cycle_count_973__i0.REGSET = "RESET";
    defparam full_cycle_count_973__i0.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(775[36],775[57])" *) FD1P3XZ data_array_send_count_970_971__i1 (.D(n21_2[0]), 
            .SP(n5425), .CK(pll_clk_int), .SR(o_reset_c), .Q(data_array_send_count[0]));
    defparam data_array_send_count_970_971__i1.REGSET = "RESET";
    defparam data_array_send_count_970_971__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i0 (.D(n167_adj_2232[0]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[0]));
    defparam rhd_index_969__i0.REGSET = "RESET";
    defparam rhd_index_969__i0.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i0 (.D(n167_adj_2234[0]), 
            .SP(n5423), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[0]));
    defparam stm32_counter_968__i0.REGSET = "RESET";
    defparam stm32_counter_968__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i141 (.D(temp_buffer[141]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[141]));
    defparam int_STM32_TX_Byte_i0_i141.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i141.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i511 (.D(temp_buffer[495]), 
            .SP(n8715), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(temp_buffer[511]));
    defparam temp_buffer_i0_i511.REGSET = "RESET";
    defparam temp_buffer_i0_i511.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i510 (.D(temp_buffer[494]), 
            .SP(n8715), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(temp_buffer[510]));
    defparam temp_buffer_i0_i510.REGSET = "RESET";
    defparam temp_buffer_i0_i510.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i509 (.D(temp_buffer[493]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[509]));
    defparam temp_buffer_i0_i509.REGSET = "RESET";
    defparam temp_buffer_i0_i509.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i508 (.D(temp_buffer[492]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[508]));
    defparam temp_buffer_i0_i508.REGSET = "RESET";
    defparam temp_buffer_i0_i508.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i507 (.D(temp_buffer[491]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[507]));
    defparam temp_buffer_i0_i507.REGSET = "RESET";
    defparam temp_buffer_i0_i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i506 (.D(temp_buffer[490]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[506]));
    defparam temp_buffer_i0_i506.REGSET = "RESET";
    defparam temp_buffer_i0_i506.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i505 (.D(temp_buffer[489]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[505]));
    defparam temp_buffer_i0_i505.REGSET = "RESET";
    defparam temp_buffer_i0_i505.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i504 (.D(temp_buffer[488]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[504]));
    defparam temp_buffer_i0_i504.REGSET = "RESET";
    defparam temp_buffer_i0_i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i503 (.D(temp_buffer[487]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[503]));
    defparam temp_buffer_i0_i503.REGSET = "RESET";
    defparam temp_buffer_i0_i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i502 (.D(temp_buffer[486]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[502]));
    defparam temp_buffer_i0_i502.REGSET = "RESET";
    defparam temp_buffer_i0_i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i501 (.D(temp_buffer[485]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[501]));
    defparam temp_buffer_i0_i501.REGSET = "RESET";
    defparam temp_buffer_i0_i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i500 (.D(temp_buffer[484]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[500]));
    defparam temp_buffer_i0_i500.REGSET = "RESET";
    defparam temp_buffer_i0_i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i499 (.D(temp_buffer[483]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[499]));
    defparam temp_buffer_i0_i499.REGSET = "RESET";
    defparam temp_buffer_i0_i499.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i498 (.D(temp_buffer[482]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[498]));
    defparam temp_buffer_i0_i498.REGSET = "RESET";
    defparam temp_buffer_i0_i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i497 (.D(temp_buffer[481]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[497]));
    defparam temp_buffer_i0_i497.REGSET = "RESET";
    defparam temp_buffer_i0_i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i496 (.D(temp_buffer[480]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[496]));
    defparam temp_buffer_i0_i496.REGSET = "RESET";
    defparam temp_buffer_i0_i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i495 (.D(temp_buffer[479]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[495]));
    defparam temp_buffer_i0_i495.REGSET = "RESET";
    defparam temp_buffer_i0_i495.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i494 (.D(temp_buffer[478]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[494]));
    defparam temp_buffer_i0_i494.REGSET = "RESET";
    defparam temp_buffer_i0_i494.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i493 (.D(temp_buffer[477]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[493]));
    defparam temp_buffer_i0_i493.REGSET = "RESET";
    defparam temp_buffer_i0_i493.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i492 (.D(temp_buffer[476]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[492]));
    defparam temp_buffer_i0_i492.REGSET = "RESET";
    defparam temp_buffer_i0_i492.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i491 (.D(temp_buffer[475]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[491]));
    defparam temp_buffer_i0_i491.REGSET = "RESET";
    defparam temp_buffer_i0_i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i490 (.D(temp_buffer[474]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[490]));
    defparam temp_buffer_i0_i490.REGSET = "RESET";
    defparam temp_buffer_i0_i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i489 (.D(temp_buffer[473]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[489]));
    defparam temp_buffer_i0_i489.REGSET = "RESET";
    defparam temp_buffer_i0_i489.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i488 (.D(temp_buffer[472]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[488]));
    defparam temp_buffer_i0_i488.REGSET = "RESET";
    defparam temp_buffer_i0_i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i487 (.D(temp_buffer[471]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[487]));
    defparam temp_buffer_i0_i487.REGSET = "RESET";
    defparam temp_buffer_i0_i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i486 (.D(temp_buffer[470]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[486]));
    defparam temp_buffer_i0_i486.REGSET = "RESET";
    defparam temp_buffer_i0_i486.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i485 (.D(temp_buffer[469]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[485]));
    defparam temp_buffer_i0_i485.REGSET = "RESET";
    defparam temp_buffer_i0_i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i484 (.D(temp_buffer[468]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[484]));
    defparam temp_buffer_i0_i484.REGSET = "RESET";
    defparam temp_buffer_i0_i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i483 (.D(temp_buffer[467]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[483]));
    defparam temp_buffer_i0_i483.REGSET = "RESET";
    defparam temp_buffer_i0_i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i482 (.D(temp_buffer[466]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[482]));
    defparam temp_buffer_i0_i482.REGSET = "RESET";
    defparam temp_buffer_i0_i482.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i481 (.D(temp_buffer[465]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[481]));
    defparam temp_buffer_i0_i481.REGSET = "RESET";
    defparam temp_buffer_i0_i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i480 (.D(temp_buffer[464]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[480]));
    defparam temp_buffer_i0_i480.REGSET = "RESET";
    defparam temp_buffer_i0_i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i479 (.D(temp_buffer[463]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[479]));
    defparam temp_buffer_i0_i479.REGSET = "RESET";
    defparam temp_buffer_i0_i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i478 (.D(temp_buffer[462]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[478]));
    defparam temp_buffer_i0_i478.REGSET = "RESET";
    defparam temp_buffer_i0_i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i477 (.D(temp_buffer[461]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[477]));
    defparam temp_buffer_i0_i477.REGSET = "RESET";
    defparam temp_buffer_i0_i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i476 (.D(temp_buffer[460]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[476]));
    defparam temp_buffer_i0_i476.REGSET = "RESET";
    defparam temp_buffer_i0_i476.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i475 (.D(temp_buffer[459]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[475]));
    defparam temp_buffer_i0_i475.REGSET = "RESET";
    defparam temp_buffer_i0_i475.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i474 (.D(temp_buffer[458]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[474]));
    defparam temp_buffer_i0_i474.REGSET = "RESET";
    defparam temp_buffer_i0_i474.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i473 (.D(temp_buffer[457]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[473]));
    defparam temp_buffer_i0_i473.REGSET = "RESET";
    defparam temp_buffer_i0_i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i472 (.D(temp_buffer[456]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[472]));
    defparam temp_buffer_i0_i472.REGSET = "RESET";
    defparam temp_buffer_i0_i472.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i471 (.D(temp_buffer[455]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[471]));
    defparam temp_buffer_i0_i471.REGSET = "RESET";
    defparam temp_buffer_i0_i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i470 (.D(temp_buffer[454]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[470]));
    defparam temp_buffer_i0_i470.REGSET = "RESET";
    defparam temp_buffer_i0_i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i469 (.D(temp_buffer[453]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[469]));
    defparam temp_buffer_i0_i469.REGSET = "RESET";
    defparam temp_buffer_i0_i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i468 (.D(temp_buffer[452]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[468]));
    defparam temp_buffer_i0_i468.REGSET = "RESET";
    defparam temp_buffer_i0_i468.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i467 (.D(temp_buffer[451]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[467]));
    defparam temp_buffer_i0_i467.REGSET = "RESET";
    defparam temp_buffer_i0_i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i466 (.D(temp_buffer[450]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[466]));
    defparam temp_buffer_i0_i466.REGSET = "RESET";
    defparam temp_buffer_i0_i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i465 (.D(temp_buffer[449]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[465]));
    defparam temp_buffer_i0_i465.REGSET = "RESET";
    defparam temp_buffer_i0_i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i464 (.D(temp_buffer[448]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[464]));
    defparam temp_buffer_i0_i464.REGSET = "RESET";
    defparam temp_buffer_i0_i464.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i463 (.D(temp_buffer[447]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[463]));
    defparam temp_buffer_i0_i463.REGSET = "RESET";
    defparam temp_buffer_i0_i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i462 (.D(temp_buffer[446]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[462]));
    defparam temp_buffer_i0_i462.REGSET = "RESET";
    defparam temp_buffer_i0_i462.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i461 (.D(temp_buffer[445]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[461]));
    defparam temp_buffer_i0_i461.REGSET = "RESET";
    defparam temp_buffer_i0_i461.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i460 (.D(temp_buffer[444]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[460]));
    defparam temp_buffer_i0_i460.REGSET = "RESET";
    defparam temp_buffer_i0_i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i459 (.D(temp_buffer[443]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[459]));
    defparam temp_buffer_i0_i459.REGSET = "RESET";
    defparam temp_buffer_i0_i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i458 (.D(temp_buffer[442]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[458]));
    defparam temp_buffer_i0_i458.REGSET = "RESET";
    defparam temp_buffer_i0_i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i457 (.D(temp_buffer[441]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[457]));
    defparam temp_buffer_i0_i457.REGSET = "RESET";
    defparam temp_buffer_i0_i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i456 (.D(temp_buffer[440]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[456]));
    defparam temp_buffer_i0_i456.REGSET = "RESET";
    defparam temp_buffer_i0_i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i455 (.D(temp_buffer[439]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[455]));
    defparam temp_buffer_i0_i455.REGSET = "RESET";
    defparam temp_buffer_i0_i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i454 (.D(temp_buffer[438]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[454]));
    defparam temp_buffer_i0_i454.REGSET = "RESET";
    defparam temp_buffer_i0_i454.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i453 (.D(temp_buffer[437]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[453]));
    defparam temp_buffer_i0_i453.REGSET = "RESET";
    defparam temp_buffer_i0_i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i452 (.D(temp_buffer[436]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[452]));
    defparam temp_buffer_i0_i452.REGSET = "RESET";
    defparam temp_buffer_i0_i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i451 (.D(temp_buffer[435]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[451]));
    defparam temp_buffer_i0_i451.REGSET = "RESET";
    defparam temp_buffer_i0_i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i450 (.D(temp_buffer[434]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[450]));
    defparam temp_buffer_i0_i450.REGSET = "RESET";
    defparam temp_buffer_i0_i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i449 (.D(temp_buffer[433]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[449]));
    defparam temp_buffer_i0_i449.REGSET = "RESET";
    defparam temp_buffer_i0_i449.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i448 (.D(temp_buffer[432]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[448]));
    defparam temp_buffer_i0_i448.REGSET = "RESET";
    defparam temp_buffer_i0_i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i447 (.D(temp_buffer[431]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[447]));
    defparam temp_buffer_i0_i447.REGSET = "RESET";
    defparam temp_buffer_i0_i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i446 (.D(temp_buffer[430]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[446]));
    defparam temp_buffer_i0_i446.REGSET = "RESET";
    defparam temp_buffer_i0_i446.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i445 (.D(temp_buffer[429]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[445]));
    defparam temp_buffer_i0_i445.REGSET = "RESET";
    defparam temp_buffer_i0_i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i444 (.D(temp_buffer[428]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[444]));
    defparam temp_buffer_i0_i444.REGSET = "RESET";
    defparam temp_buffer_i0_i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i443 (.D(temp_buffer[427]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[443]));
    defparam temp_buffer_i0_i443.REGSET = "RESET";
    defparam temp_buffer_i0_i443.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i442 (.D(temp_buffer[426]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[442]));
    defparam temp_buffer_i0_i442.REGSET = "RESET";
    defparam temp_buffer_i0_i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i441 (.D(temp_buffer[425]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[441]));
    defparam temp_buffer_i0_i441.REGSET = "RESET";
    defparam temp_buffer_i0_i441.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i440 (.D(temp_buffer[424]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[440]));
    defparam temp_buffer_i0_i440.REGSET = "RESET";
    defparam temp_buffer_i0_i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i439 (.D(temp_buffer[423]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[439]));
    defparam temp_buffer_i0_i439.REGSET = "RESET";
    defparam temp_buffer_i0_i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i438 (.D(temp_buffer[422]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[438]));
    defparam temp_buffer_i0_i438.REGSET = "RESET";
    defparam temp_buffer_i0_i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i437 (.D(temp_buffer[421]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[437]));
    defparam temp_buffer_i0_i437.REGSET = "RESET";
    defparam temp_buffer_i0_i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i436 (.D(temp_buffer[420]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[436]));
    defparam temp_buffer_i0_i436.REGSET = "RESET";
    defparam temp_buffer_i0_i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i435 (.D(temp_buffer[419]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[435]));
    defparam temp_buffer_i0_i435.REGSET = "RESET";
    defparam temp_buffer_i0_i435.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i434 (.D(temp_buffer[418]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[434]));
    defparam temp_buffer_i0_i434.REGSET = "RESET";
    defparam temp_buffer_i0_i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i433 (.D(temp_buffer[417]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[433]));
    defparam temp_buffer_i0_i433.REGSET = "RESET";
    defparam temp_buffer_i0_i433.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i432 (.D(temp_buffer[416]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[432]));
    defparam temp_buffer_i0_i432.REGSET = "RESET";
    defparam temp_buffer_i0_i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i431 (.D(temp_buffer[415]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[431]));
    defparam temp_buffer_i0_i431.REGSET = "RESET";
    defparam temp_buffer_i0_i431.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i430 (.D(temp_buffer[414]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[430]));
    defparam temp_buffer_i0_i430.REGSET = "RESET";
    defparam temp_buffer_i0_i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i429 (.D(temp_buffer[413]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[429]));
    defparam temp_buffer_i0_i429.REGSET = "RESET";
    defparam temp_buffer_i0_i429.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i428 (.D(temp_buffer[412]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[428]));
    defparam temp_buffer_i0_i428.REGSET = "RESET";
    defparam temp_buffer_i0_i428.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i427 (.D(temp_buffer[411]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[427]));
    defparam temp_buffer_i0_i427.REGSET = "RESET";
    defparam temp_buffer_i0_i427.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i426 (.D(temp_buffer[410]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[426]));
    defparam temp_buffer_i0_i426.REGSET = "RESET";
    defparam temp_buffer_i0_i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i425 (.D(temp_buffer[409]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[425]));
    defparam temp_buffer_i0_i425.REGSET = "RESET";
    defparam temp_buffer_i0_i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i424 (.D(temp_buffer[408]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[424]));
    defparam temp_buffer_i0_i424.REGSET = "RESET";
    defparam temp_buffer_i0_i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i423 (.D(temp_buffer[407]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[423]));
    defparam temp_buffer_i0_i423.REGSET = "RESET";
    defparam temp_buffer_i0_i423.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i422 (.D(temp_buffer[406]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[422]));
    defparam temp_buffer_i0_i422.REGSET = "RESET";
    defparam temp_buffer_i0_i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i421 (.D(temp_buffer[405]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[421]));
    defparam temp_buffer_i0_i421.REGSET = "RESET";
    defparam temp_buffer_i0_i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i420 (.D(temp_buffer[404]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[420]));
    defparam temp_buffer_i0_i420.REGSET = "RESET";
    defparam temp_buffer_i0_i420.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i419 (.D(temp_buffer[403]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[419]));
    defparam temp_buffer_i0_i419.REGSET = "RESET";
    defparam temp_buffer_i0_i419.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i418 (.D(temp_buffer[402]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[418]));
    defparam temp_buffer_i0_i418.REGSET = "RESET";
    defparam temp_buffer_i0_i418.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i417 (.D(temp_buffer[401]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[417]));
    defparam temp_buffer_i0_i417.REGSET = "RESET";
    defparam temp_buffer_i0_i417.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i416 (.D(temp_buffer[400]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[416]));
    defparam temp_buffer_i0_i416.REGSET = "RESET";
    defparam temp_buffer_i0_i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i415 (.D(temp_buffer[399]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[415]));
    defparam temp_buffer_i0_i415.REGSET = "RESET";
    defparam temp_buffer_i0_i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i414 (.D(temp_buffer[398]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[414]));
    defparam temp_buffer_i0_i414.REGSET = "RESET";
    defparam temp_buffer_i0_i414.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i413 (.D(temp_buffer[397]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[413]));
    defparam temp_buffer_i0_i413.REGSET = "RESET";
    defparam temp_buffer_i0_i413.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i412 (.D(temp_buffer[396]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[412]));
    defparam temp_buffer_i0_i412.REGSET = "RESET";
    defparam temp_buffer_i0_i412.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i411 (.D(temp_buffer[395]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[411]));
    defparam temp_buffer_i0_i411.REGSET = "RESET";
    defparam temp_buffer_i0_i411.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i410 (.D(temp_buffer[394]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[410]));
    defparam temp_buffer_i0_i410.REGSET = "RESET";
    defparam temp_buffer_i0_i410.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i409 (.D(temp_buffer[393]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[409]));
    defparam temp_buffer_i0_i409.REGSET = "RESET";
    defparam temp_buffer_i0_i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i408 (.D(temp_buffer[392]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[408]));
    defparam temp_buffer_i0_i408.REGSET = "RESET";
    defparam temp_buffer_i0_i408.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i407 (.D(temp_buffer[391]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[407]));
    defparam temp_buffer_i0_i407.REGSET = "RESET";
    defparam temp_buffer_i0_i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i406 (.D(temp_buffer[390]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[406]));
    defparam temp_buffer_i0_i406.REGSET = "RESET";
    defparam temp_buffer_i0_i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i405 (.D(temp_buffer[389]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[405]));
    defparam temp_buffer_i0_i405.REGSET = "RESET";
    defparam temp_buffer_i0_i405.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i404 (.D(temp_buffer[388]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[404]));
    defparam temp_buffer_i0_i404.REGSET = "RESET";
    defparam temp_buffer_i0_i404.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i403 (.D(temp_buffer[387]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[403]));
    defparam temp_buffer_i0_i403.REGSET = "RESET";
    defparam temp_buffer_i0_i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i402 (.D(temp_buffer[386]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[402]));
    defparam temp_buffer_i0_i402.REGSET = "RESET";
    defparam temp_buffer_i0_i402.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i401 (.D(temp_buffer[385]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[401]));
    defparam temp_buffer_i0_i401.REGSET = "RESET";
    defparam temp_buffer_i0_i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i400 (.D(temp_buffer[384]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[400]));
    defparam temp_buffer_i0_i400.REGSET = "RESET";
    defparam temp_buffer_i0_i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i399 (.D(temp_buffer[383]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[399]));
    defparam temp_buffer_i0_i399.REGSET = "RESET";
    defparam temp_buffer_i0_i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i398 (.D(temp_buffer[382]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[398]));
    defparam temp_buffer_i0_i398.REGSET = "RESET";
    defparam temp_buffer_i0_i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i397 (.D(temp_buffer[381]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[397]));
    defparam temp_buffer_i0_i397.REGSET = "RESET";
    defparam temp_buffer_i0_i397.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i396 (.D(temp_buffer[380]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[396]));
    defparam temp_buffer_i0_i396.REGSET = "RESET";
    defparam temp_buffer_i0_i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i395 (.D(temp_buffer[379]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[395]));
    defparam temp_buffer_i0_i395.REGSET = "RESET";
    defparam temp_buffer_i0_i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i394 (.D(temp_buffer[378]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[394]));
    defparam temp_buffer_i0_i394.REGSET = "RESET";
    defparam temp_buffer_i0_i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i393 (.D(temp_buffer[377]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[393]));
    defparam temp_buffer_i0_i393.REGSET = "RESET";
    defparam temp_buffer_i0_i393.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i392 (.D(temp_buffer[376]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[392]));
    defparam temp_buffer_i0_i392.REGSET = "RESET";
    defparam temp_buffer_i0_i392.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i391 (.D(temp_buffer[375]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[391]));
    defparam temp_buffer_i0_i391.REGSET = "RESET";
    defparam temp_buffer_i0_i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i390 (.D(temp_buffer[374]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[390]));
    defparam temp_buffer_i0_i390.REGSET = "RESET";
    defparam temp_buffer_i0_i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i389 (.D(temp_buffer[373]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[389]));
    defparam temp_buffer_i0_i389.REGSET = "RESET";
    defparam temp_buffer_i0_i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i388 (.D(temp_buffer[372]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[388]));
    defparam temp_buffer_i0_i388.REGSET = "RESET";
    defparam temp_buffer_i0_i388.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i387 (.D(temp_buffer[371]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[387]));
    defparam temp_buffer_i0_i387.REGSET = "RESET";
    defparam temp_buffer_i0_i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i386 (.D(temp_buffer[370]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[386]));
    defparam temp_buffer_i0_i386.REGSET = "RESET";
    defparam temp_buffer_i0_i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i385 (.D(temp_buffer[369]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[385]));
    defparam temp_buffer_i0_i385.REGSET = "RESET";
    defparam temp_buffer_i0_i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i384 (.D(temp_buffer[368]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[384]));
    defparam temp_buffer_i0_i384.REGSET = "RESET";
    defparam temp_buffer_i0_i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i383 (.D(temp_buffer[367]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[383]));
    defparam temp_buffer_i0_i383.REGSET = "RESET";
    defparam temp_buffer_i0_i383.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i382 (.D(temp_buffer[366]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[382]));
    defparam temp_buffer_i0_i382.REGSET = "RESET";
    defparam temp_buffer_i0_i382.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i381 (.D(temp_buffer[365]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[381]));
    defparam temp_buffer_i0_i381.REGSET = "RESET";
    defparam temp_buffer_i0_i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i380 (.D(temp_buffer[364]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[380]));
    defparam temp_buffer_i0_i380.REGSET = "RESET";
    defparam temp_buffer_i0_i380.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i379 (.D(temp_buffer[363]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[379]));
    defparam temp_buffer_i0_i379.REGSET = "RESET";
    defparam temp_buffer_i0_i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i378 (.D(temp_buffer[362]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[378]));
    defparam temp_buffer_i0_i378.REGSET = "RESET";
    defparam temp_buffer_i0_i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i377 (.D(temp_buffer[361]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[377]));
    defparam temp_buffer_i0_i377.REGSET = "RESET";
    defparam temp_buffer_i0_i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i376 (.D(temp_buffer[360]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[376]));
    defparam temp_buffer_i0_i376.REGSET = "RESET";
    defparam temp_buffer_i0_i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i375 (.D(temp_buffer[359]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[375]));
    defparam temp_buffer_i0_i375.REGSET = "RESET";
    defparam temp_buffer_i0_i375.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i374 (.D(temp_buffer[358]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[374]));
    defparam temp_buffer_i0_i374.REGSET = "RESET";
    defparam temp_buffer_i0_i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i373 (.D(temp_buffer[357]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[373]));
    defparam temp_buffer_i0_i373.REGSET = "RESET";
    defparam temp_buffer_i0_i373.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i372 (.D(temp_buffer[356]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[372]));
    defparam temp_buffer_i0_i372.REGSET = "RESET";
    defparam temp_buffer_i0_i372.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i371 (.D(temp_buffer[355]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[371]));
    defparam temp_buffer_i0_i371.REGSET = "RESET";
    defparam temp_buffer_i0_i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i370 (.D(temp_buffer[354]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[370]));
    defparam temp_buffer_i0_i370.REGSET = "RESET";
    defparam temp_buffer_i0_i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i369 (.D(temp_buffer[353]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[369]));
    defparam temp_buffer_i0_i369.REGSET = "RESET";
    defparam temp_buffer_i0_i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i368 (.D(temp_buffer[352]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[368]));
    defparam temp_buffer_i0_i368.REGSET = "RESET";
    defparam temp_buffer_i0_i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i367 (.D(temp_buffer[351]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[367]));
    defparam temp_buffer_i0_i367.REGSET = "RESET";
    defparam temp_buffer_i0_i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i366 (.D(temp_buffer[350]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[366]));
    defparam temp_buffer_i0_i366.REGSET = "RESET";
    defparam temp_buffer_i0_i366.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i365 (.D(temp_buffer[349]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[365]));
    defparam temp_buffer_i0_i365.REGSET = "RESET";
    defparam temp_buffer_i0_i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i364 (.D(temp_buffer[348]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[364]));
    defparam temp_buffer_i0_i364.REGSET = "RESET";
    defparam temp_buffer_i0_i364.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i363 (.D(temp_buffer[347]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[363]));
    defparam temp_buffer_i0_i363.REGSET = "RESET";
    defparam temp_buffer_i0_i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i362 (.D(temp_buffer[346]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[362]));
    defparam temp_buffer_i0_i362.REGSET = "RESET";
    defparam temp_buffer_i0_i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i361 (.D(temp_buffer[345]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[361]));
    defparam temp_buffer_i0_i361.REGSET = "RESET";
    defparam temp_buffer_i0_i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i360 (.D(temp_buffer[344]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[360]));
    defparam temp_buffer_i0_i360.REGSET = "RESET";
    defparam temp_buffer_i0_i360.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i359 (.D(temp_buffer[343]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[359]));
    defparam temp_buffer_i0_i359.REGSET = "RESET";
    defparam temp_buffer_i0_i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i358 (.D(temp_buffer[342]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[358]));
    defparam temp_buffer_i0_i358.REGSET = "RESET";
    defparam temp_buffer_i0_i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i357 (.D(temp_buffer[341]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[357]));
    defparam temp_buffer_i0_i357.REGSET = "RESET";
    defparam temp_buffer_i0_i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i356 (.D(temp_buffer[340]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[356]));
    defparam temp_buffer_i0_i356.REGSET = "RESET";
    defparam temp_buffer_i0_i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i355 (.D(temp_buffer[339]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[355]));
    defparam temp_buffer_i0_i355.REGSET = "RESET";
    defparam temp_buffer_i0_i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i354 (.D(temp_buffer[338]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[354]));
    defparam temp_buffer_i0_i354.REGSET = "RESET";
    defparam temp_buffer_i0_i354.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i353 (.D(temp_buffer[337]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[353]));
    defparam temp_buffer_i0_i353.REGSET = "RESET";
    defparam temp_buffer_i0_i353.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i352 (.D(temp_buffer[336]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[352]));
    defparam temp_buffer_i0_i352.REGSET = "RESET";
    defparam temp_buffer_i0_i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i351 (.D(temp_buffer[335]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[351]));
    defparam temp_buffer_i0_i351.REGSET = "RESET";
    defparam temp_buffer_i0_i351.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i350 (.D(temp_buffer[334]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[350]));
    defparam temp_buffer_i0_i350.REGSET = "RESET";
    defparam temp_buffer_i0_i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i349 (.D(temp_buffer[333]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[349]));
    defparam temp_buffer_i0_i349.REGSET = "RESET";
    defparam temp_buffer_i0_i349.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i348 (.D(temp_buffer[332]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[348]));
    defparam temp_buffer_i0_i348.REGSET = "RESET";
    defparam temp_buffer_i0_i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i347 (.D(temp_buffer[331]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[347]));
    defparam temp_buffer_i0_i347.REGSET = "RESET";
    defparam temp_buffer_i0_i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i346 (.D(temp_buffer[330]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[346]));
    defparam temp_buffer_i0_i346.REGSET = "RESET";
    defparam temp_buffer_i0_i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i345 (.D(temp_buffer[329]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[345]));
    defparam temp_buffer_i0_i345.REGSET = "RESET";
    defparam temp_buffer_i0_i345.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i344 (.D(temp_buffer[328]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[344]));
    defparam temp_buffer_i0_i344.REGSET = "RESET";
    defparam temp_buffer_i0_i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i343 (.D(temp_buffer[327]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[343]));
    defparam temp_buffer_i0_i343.REGSET = "RESET";
    defparam temp_buffer_i0_i343.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i342 (.D(temp_buffer[326]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[342]));
    defparam temp_buffer_i0_i342.REGSET = "RESET";
    defparam temp_buffer_i0_i342.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i341 (.D(temp_buffer[325]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[341]));
    defparam temp_buffer_i0_i341.REGSET = "RESET";
    defparam temp_buffer_i0_i341.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i340 (.D(temp_buffer[324]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[340]));
    defparam temp_buffer_i0_i340.REGSET = "RESET";
    defparam temp_buffer_i0_i340.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i339 (.D(temp_buffer[323]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[339]));
    defparam temp_buffer_i0_i339.REGSET = "RESET";
    defparam temp_buffer_i0_i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i338 (.D(temp_buffer[322]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[338]));
    defparam temp_buffer_i0_i338.REGSET = "RESET";
    defparam temp_buffer_i0_i338.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i337 (.D(temp_buffer[321]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[337]));
    defparam temp_buffer_i0_i337.REGSET = "RESET";
    defparam temp_buffer_i0_i337.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i336 (.D(temp_buffer[320]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[336]));
    defparam temp_buffer_i0_i336.REGSET = "RESET";
    defparam temp_buffer_i0_i336.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i335 (.D(temp_buffer[319]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[335]));
    defparam temp_buffer_i0_i335.REGSET = "RESET";
    defparam temp_buffer_i0_i335.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i334 (.D(temp_buffer[318]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[334]));
    defparam temp_buffer_i0_i334.REGSET = "RESET";
    defparam temp_buffer_i0_i334.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i333 (.D(temp_buffer[317]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[333]));
    defparam temp_buffer_i0_i333.REGSET = "RESET";
    defparam temp_buffer_i0_i333.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i332 (.D(temp_buffer[316]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[332]));
    defparam temp_buffer_i0_i332.REGSET = "RESET";
    defparam temp_buffer_i0_i332.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i331 (.D(temp_buffer[315]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[331]));
    defparam temp_buffer_i0_i331.REGSET = "RESET";
    defparam temp_buffer_i0_i331.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i330 (.D(temp_buffer[314]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[330]));
    defparam temp_buffer_i0_i330.REGSET = "RESET";
    defparam temp_buffer_i0_i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i329 (.D(temp_buffer[313]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[329]));
    defparam temp_buffer_i0_i329.REGSET = "RESET";
    defparam temp_buffer_i0_i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i328 (.D(temp_buffer[312]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[328]));
    defparam temp_buffer_i0_i328.REGSET = "RESET";
    defparam temp_buffer_i0_i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i327 (.D(temp_buffer[311]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[327]));
    defparam temp_buffer_i0_i327.REGSET = "RESET";
    defparam temp_buffer_i0_i327.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i326 (.D(temp_buffer[310]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[326]));
    defparam temp_buffer_i0_i326.REGSET = "RESET";
    defparam temp_buffer_i0_i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i325 (.D(temp_buffer[309]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[325]));
    defparam temp_buffer_i0_i325.REGSET = "RESET";
    defparam temp_buffer_i0_i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i324 (.D(temp_buffer[308]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[324]));
    defparam temp_buffer_i0_i324.REGSET = "RESET";
    defparam temp_buffer_i0_i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i323 (.D(temp_buffer[307]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[323]));
    defparam temp_buffer_i0_i323.REGSET = "RESET";
    defparam temp_buffer_i0_i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i322 (.D(temp_buffer[306]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[322]));
    defparam temp_buffer_i0_i322.REGSET = "RESET";
    defparam temp_buffer_i0_i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i321 (.D(temp_buffer[305]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[321]));
    defparam temp_buffer_i0_i321.REGSET = "RESET";
    defparam temp_buffer_i0_i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i320 (.D(temp_buffer[304]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[320]));
    defparam temp_buffer_i0_i320.REGSET = "RESET";
    defparam temp_buffer_i0_i320.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i319 (.D(temp_buffer[303]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[319]));
    defparam temp_buffer_i0_i319.REGSET = "RESET";
    defparam temp_buffer_i0_i319.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i318 (.D(temp_buffer[302]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[318]));
    defparam temp_buffer_i0_i318.REGSET = "RESET";
    defparam temp_buffer_i0_i318.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i317 (.D(temp_buffer[301]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[317]));
    defparam temp_buffer_i0_i317.REGSET = "RESET";
    defparam temp_buffer_i0_i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i316 (.D(temp_buffer[300]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[316]));
    defparam temp_buffer_i0_i316.REGSET = "RESET";
    defparam temp_buffer_i0_i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i315 (.D(temp_buffer[299]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[315]));
    defparam temp_buffer_i0_i315.REGSET = "RESET";
    defparam temp_buffer_i0_i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i314 (.D(temp_buffer[298]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[314]));
    defparam temp_buffer_i0_i314.REGSET = "RESET";
    defparam temp_buffer_i0_i314.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i313 (.D(temp_buffer[297]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[313]));
    defparam temp_buffer_i0_i313.REGSET = "RESET";
    defparam temp_buffer_i0_i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i312 (.D(temp_buffer[296]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[312]));
    defparam temp_buffer_i0_i312.REGSET = "RESET";
    defparam temp_buffer_i0_i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i311 (.D(temp_buffer[295]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[311]));
    defparam temp_buffer_i0_i311.REGSET = "RESET";
    defparam temp_buffer_i0_i311.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i310 (.D(temp_buffer[294]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[310]));
    defparam temp_buffer_i0_i310.REGSET = "RESET";
    defparam temp_buffer_i0_i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i309 (.D(temp_buffer[293]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[309]));
    defparam temp_buffer_i0_i309.REGSET = "RESET";
    defparam temp_buffer_i0_i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i308 (.D(temp_buffer[292]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[308]));
    defparam temp_buffer_i0_i308.REGSET = "RESET";
    defparam temp_buffer_i0_i308.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i307 (.D(temp_buffer[291]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[307]));
    defparam temp_buffer_i0_i307.REGSET = "RESET";
    defparam temp_buffer_i0_i307.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i306 (.D(temp_buffer[290]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[306]));
    defparam temp_buffer_i0_i306.REGSET = "RESET";
    defparam temp_buffer_i0_i306.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i305 (.D(temp_buffer[289]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[305]));
    defparam temp_buffer_i0_i305.REGSET = "RESET";
    defparam temp_buffer_i0_i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i304 (.D(temp_buffer[288]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[304]));
    defparam temp_buffer_i0_i304.REGSET = "RESET";
    defparam temp_buffer_i0_i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i303 (.D(temp_buffer[287]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[303]));
    defparam temp_buffer_i0_i303.REGSET = "RESET";
    defparam temp_buffer_i0_i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i302 (.D(temp_buffer[286]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[302]));
    defparam temp_buffer_i0_i302.REGSET = "RESET";
    defparam temp_buffer_i0_i302.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i301 (.D(temp_buffer[285]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[301]));
    defparam temp_buffer_i0_i301.REGSET = "RESET";
    defparam temp_buffer_i0_i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i300 (.D(temp_buffer[284]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[300]));
    defparam temp_buffer_i0_i300.REGSET = "RESET";
    defparam temp_buffer_i0_i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i299 (.D(temp_buffer[283]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[299]));
    defparam temp_buffer_i0_i299.REGSET = "RESET";
    defparam temp_buffer_i0_i299.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i298 (.D(temp_buffer[282]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[298]));
    defparam temp_buffer_i0_i298.REGSET = "RESET";
    defparam temp_buffer_i0_i298.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i297 (.D(temp_buffer[281]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[297]));
    defparam temp_buffer_i0_i297.REGSET = "RESET";
    defparam temp_buffer_i0_i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i140 (.D(temp_buffer[140]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[140]));
    defparam int_STM32_TX_Byte_i0_i140.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i140.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i296 (.D(temp_buffer[280]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[296]));
    defparam temp_buffer_i0_i296.REGSET = "RESET";
    defparam temp_buffer_i0_i296.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i139 (.D(temp_buffer[139]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[139]));
    defparam int_STM32_TX_Byte_i0_i139.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i139.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i295 (.D(temp_buffer[279]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[295]));
    defparam temp_buffer_i0_i295.REGSET = "RESET";
    defparam temp_buffer_i0_i295.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i294 (.D(temp_buffer[278]), 
            .SP(n8715), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(temp_buffer[294]));
    defparam temp_buffer_i0_i294.REGSET = "RESET";
    defparam temp_buffer_i0_i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i293 (.D(temp_buffer[277]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[293]));
    defparam temp_buffer_i0_i293.REGSET = "RESET";
    defparam temp_buffer_i0_i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i292 (.D(temp_buffer[276]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[292]));
    defparam temp_buffer_i0_i292.REGSET = "RESET";
    defparam temp_buffer_i0_i292.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i291 (.D(temp_buffer[275]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[291]));
    defparam temp_buffer_i0_i291.REGSET = "RESET";
    defparam temp_buffer_i0_i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i290 (.D(temp_buffer[274]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[290]));
    defparam temp_buffer_i0_i290.REGSET = "RESET";
    defparam temp_buffer_i0_i290.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i289 (.D(temp_buffer[273]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[289]));
    defparam temp_buffer_i0_i289.REGSET = "RESET";
    defparam temp_buffer_i0_i289.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i288 (.D(temp_buffer[272]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[288]));
    defparam temp_buffer_i0_i288.REGSET = "RESET";
    defparam temp_buffer_i0_i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i287 (.D(temp_buffer[271]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[287]));
    defparam temp_buffer_i0_i287.REGSET = "RESET";
    defparam temp_buffer_i0_i287.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i286 (.D(temp_buffer[270]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[286]));
    defparam temp_buffer_i0_i286.REGSET = "RESET";
    defparam temp_buffer_i0_i286.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i285 (.D(temp_buffer[269]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[285]));
    defparam temp_buffer_i0_i285.REGSET = "RESET";
    defparam temp_buffer_i0_i285.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i284 (.D(temp_buffer[268]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[284]));
    defparam temp_buffer_i0_i284.REGSET = "RESET";
    defparam temp_buffer_i0_i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i283 (.D(temp_buffer[267]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[283]));
    defparam temp_buffer_i0_i283.REGSET = "RESET";
    defparam temp_buffer_i0_i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i282 (.D(temp_buffer[266]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[282]));
    defparam temp_buffer_i0_i282.REGSET = "RESET";
    defparam temp_buffer_i0_i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i281 (.D(temp_buffer[265]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[281]));
    defparam temp_buffer_i0_i281.REGSET = "RESET";
    defparam temp_buffer_i0_i281.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i280 (.D(temp_buffer[264]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[280]));
    defparam temp_buffer_i0_i280.REGSET = "RESET";
    defparam temp_buffer_i0_i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i279 (.D(temp_buffer[263]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[279]));
    defparam temp_buffer_i0_i279.REGSET = "RESET";
    defparam temp_buffer_i0_i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i278 (.D(temp_buffer[262]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[278]));
    defparam temp_buffer_i0_i278.REGSET = "RESET";
    defparam temp_buffer_i0_i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i277 (.D(temp_buffer[261]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[277]));
    defparam temp_buffer_i0_i277.REGSET = "RESET";
    defparam temp_buffer_i0_i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i276 (.D(temp_buffer[260]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[276]));
    defparam temp_buffer_i0_i276.REGSET = "RESET";
    defparam temp_buffer_i0_i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i275 (.D(temp_buffer[259]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[275]));
    defparam temp_buffer_i0_i275.REGSET = "RESET";
    defparam temp_buffer_i0_i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i274 (.D(temp_buffer[258]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[274]));
    defparam temp_buffer_i0_i274.REGSET = "RESET";
    defparam temp_buffer_i0_i274.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i273 (.D(temp_buffer[257]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[273]));
    defparam temp_buffer_i0_i273.REGSET = "RESET";
    defparam temp_buffer_i0_i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i138 (.D(temp_buffer[138]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[138]));
    defparam int_STM32_TX_Byte_i0_i138.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i138.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i272 (.D(temp_buffer[256]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[272]));
    defparam temp_buffer_i0_i272.REGSET = "RESET";
    defparam temp_buffer_i0_i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i137 (.D(temp_buffer[137]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[137]));
    defparam int_STM32_TX_Byte_i0_i137.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i137.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i271 (.D(temp_buffer[255]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[271]));
    defparam temp_buffer_i0_i271.REGSET = "RESET";
    defparam temp_buffer_i0_i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i136 (.D(temp_buffer[136]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[136]));
    defparam int_STM32_TX_Byte_i0_i136.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i136.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i270 (.D(temp_buffer[254]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[270]));
    defparam temp_buffer_i0_i270.REGSET = "RESET";
    defparam temp_buffer_i0_i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i135 (.D(temp_buffer[135]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[135]));
    defparam int_STM32_TX_Byte_i0_i135.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i135.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i269 (.D(temp_buffer[253]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[269]));
    defparam temp_buffer_i0_i269.REGSET = "RESET";
    defparam temp_buffer_i0_i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i268 (.D(temp_buffer[252]), 
            .SP(n8715), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(temp_buffer[268]));
    defparam temp_buffer_i0_i268.REGSET = "RESET";
    defparam temp_buffer_i0_i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i267 (.D(temp_buffer[251]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[267]));
    defparam temp_buffer_i0_i267.REGSET = "RESET";
    defparam temp_buffer_i0_i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i266 (.D(temp_buffer[250]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[266]));
    defparam temp_buffer_i0_i266.REGSET = "RESET";
    defparam temp_buffer_i0_i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i265 (.D(temp_buffer[249]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[265]));
    defparam temp_buffer_i0_i265.REGSET = "RESET";
    defparam temp_buffer_i0_i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i264 (.D(temp_buffer[248]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[264]));
    defparam temp_buffer_i0_i264.REGSET = "RESET";
    defparam temp_buffer_i0_i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i263 (.D(temp_buffer[247]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[263]));
    defparam temp_buffer_i0_i263.REGSET = "RESET";
    defparam temp_buffer_i0_i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i262 (.D(temp_buffer[246]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[262]));
    defparam temp_buffer_i0_i262.REGSET = "RESET";
    defparam temp_buffer_i0_i262.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i261 (.D(temp_buffer[245]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[261]));
    defparam temp_buffer_i0_i261.REGSET = "RESET";
    defparam temp_buffer_i0_i261.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i260 (.D(temp_buffer[244]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[260]));
    defparam temp_buffer_i0_i260.REGSET = "RESET";
    defparam temp_buffer_i0_i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i259 (.D(temp_buffer[243]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[259]));
    defparam temp_buffer_i0_i259.REGSET = "RESET";
    defparam temp_buffer_i0_i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i258 (.D(temp_buffer[242]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[258]));
    defparam temp_buffer_i0_i258.REGSET = "RESET";
    defparam temp_buffer_i0_i258.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i257 (.D(temp_buffer[241]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[257]));
    defparam temp_buffer_i0_i257.REGSET = "RESET";
    defparam temp_buffer_i0_i257.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i256 (.D(temp_buffer[240]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[256]));
    defparam temp_buffer_i0_i256.REGSET = "RESET";
    defparam temp_buffer_i0_i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i255 (.D(temp_buffer[239]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[255]));
    defparam temp_buffer_i0_i255.REGSET = "RESET";
    defparam temp_buffer_i0_i255.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i254 (.D(temp_buffer[238]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[254]));
    defparam temp_buffer_i0_i254.REGSET = "RESET";
    defparam temp_buffer_i0_i254.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i253 (.D(temp_buffer[237]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[253]));
    defparam temp_buffer_i0_i253.REGSET = "RESET";
    defparam temp_buffer_i0_i253.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i252 (.D(temp_buffer[236]), 
            .SP(n8715), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(temp_buffer[252]));
    defparam temp_buffer_i0_i252.REGSET = "RESET";
    defparam temp_buffer_i0_i252.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i251 (.D(temp_buffer[235]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[251]));
    defparam temp_buffer_i0_i251.REGSET = "RESET";
    defparam temp_buffer_i0_i251.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i250 (.D(temp_buffer[234]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[250]));
    defparam temp_buffer_i0_i250.REGSET = "RESET";
    defparam temp_buffer_i0_i250.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i249 (.D(temp_buffer[233]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[249]));
    defparam temp_buffer_i0_i249.REGSET = "RESET";
    defparam temp_buffer_i0_i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i134 (.D(temp_buffer[134]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[134]));
    defparam int_STM32_TX_Byte_i0_i134.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i134.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i248 (.D(temp_buffer[232]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[248]));
    defparam temp_buffer_i0_i248.REGSET = "RESET";
    defparam temp_buffer_i0_i248.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i133 (.D(temp_buffer[133]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[133]));
    defparam int_STM32_TX_Byte_i0_i133.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i133.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i247 (.D(temp_buffer[231]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[247]));
    defparam temp_buffer_i0_i247.REGSET = "RESET";
    defparam temp_buffer_i0_i247.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i132 (.D(temp_buffer[132]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[132]));
    defparam int_STM32_TX_Byte_i0_i132.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i132.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i246 (.D(temp_buffer[230]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[246]));
    defparam temp_buffer_i0_i246.REGSET = "RESET";
    defparam temp_buffer_i0_i246.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i131 (.D(temp_buffer[131]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[131]));
    defparam int_STM32_TX_Byte_i0_i131.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i131.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i245 (.D(temp_buffer[229]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[245]));
    defparam temp_buffer_i0_i245.REGSET = "RESET";
    defparam temp_buffer_i0_i245.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i130 (.D(temp_buffer[130]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[130]));
    defparam int_STM32_TX_Byte_i0_i130.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i130.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i244 (.D(temp_buffer[228]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[244]));
    defparam temp_buffer_i0_i244.REGSET = "RESET";
    defparam temp_buffer_i0_i244.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i129 (.D(temp_buffer[129]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[129]));
    defparam int_STM32_TX_Byte_i0_i129.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i129.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i243 (.D(temp_buffer[227]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[243]));
    defparam temp_buffer_i0_i243.REGSET = "RESET";
    defparam temp_buffer_i0_i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i128 (.D(temp_buffer[128]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[128]));
    defparam int_STM32_TX_Byte_i0_i128.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i242 (.D(temp_buffer[226]), 
            .SP(n8715), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(temp_buffer[242]));
    defparam temp_buffer_i0_i242.REGSET = "RESET";
    defparam temp_buffer_i0_i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i127 (.D(temp_buffer[127]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[127]));
    defparam int_STM32_TX_Byte_i0_i127.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i241 (.D(temp_buffer[225]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[241]));
    defparam temp_buffer_i0_i241.REGSET = "RESET";
    defparam temp_buffer_i0_i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i126 (.D(temp_buffer[126]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[126]));
    defparam int_STM32_TX_Byte_i0_i126.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i126.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i240 (.D(temp_buffer[224]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[240]));
    defparam temp_buffer_i0_i240.REGSET = "RESET";
    defparam temp_buffer_i0_i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i125 (.D(temp_buffer[125]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[125]));
    defparam int_STM32_TX_Byte_i0_i125.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i239 (.D(temp_buffer[223]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[239]));
    defparam temp_buffer_i0_i239.REGSET = "RESET";
    defparam temp_buffer_i0_i239.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i124 (.D(temp_buffer[124]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[124]));
    defparam int_STM32_TX_Byte_i0_i124.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i238 (.D(temp_buffer[222]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[238]));
    defparam temp_buffer_i0_i238.REGSET = "RESET";
    defparam temp_buffer_i0_i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i123 (.D(temp_buffer[123]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[123]));
    defparam int_STM32_TX_Byte_i0_i123.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i237 (.D(temp_buffer[221]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[237]));
    defparam temp_buffer_i0_i237.REGSET = "RESET";
    defparam temp_buffer_i0_i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i122 (.D(temp_buffer[122]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[122]));
    defparam int_STM32_TX_Byte_i0_i122.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i236 (.D(temp_buffer[220]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[236]));
    defparam temp_buffer_i0_i236.REGSET = "RESET";
    defparam temp_buffer_i0_i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i121 (.D(temp_buffer[121]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[121]));
    defparam int_STM32_TX_Byte_i0_i121.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i121.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i235 (.D(temp_buffer[219]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[235]));
    defparam temp_buffer_i0_i235.REGSET = "RESET";
    defparam temp_buffer_i0_i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i120 (.D(temp_buffer[120]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[120]));
    defparam int_STM32_TX_Byte_i0_i120.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i234 (.D(temp_buffer[218]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[234]));
    defparam temp_buffer_i0_i234.REGSET = "RESET";
    defparam temp_buffer_i0_i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i119 (.D(temp_buffer[119]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[119]));
    defparam int_STM32_TX_Byte_i0_i119.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i233 (.D(temp_buffer[217]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[233]));
    defparam temp_buffer_i0_i233.REGSET = "RESET";
    defparam temp_buffer_i0_i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i118 (.D(temp_buffer[118]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[118]));
    defparam int_STM32_TX_Byte_i0_i118.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i232 (.D(temp_buffer[216]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[232]));
    defparam temp_buffer_i0_i232.REGSET = "RESET";
    defparam temp_buffer_i0_i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i117 (.D(temp_buffer[117]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[117]));
    defparam int_STM32_TX_Byte_i0_i117.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i117.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i231 (.D(temp_buffer[215]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[231]));
    defparam temp_buffer_i0_i231.REGSET = "RESET";
    defparam temp_buffer_i0_i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i116 (.D(temp_buffer[116]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[116]));
    defparam int_STM32_TX_Byte_i0_i116.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i116.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i230 (.D(temp_buffer[214]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[230]));
    defparam temp_buffer_i0_i230.REGSET = "RESET";
    defparam temp_buffer_i0_i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i115 (.D(temp_buffer[115]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[115]));
    defparam int_STM32_TX_Byte_i0_i115.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i115.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i229 (.D(temp_buffer[213]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[229]));
    defparam temp_buffer_i0_i229.REGSET = "RESET";
    defparam temp_buffer_i0_i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i114 (.D(temp_buffer[114]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[114]));
    defparam int_STM32_TX_Byte_i0_i114.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i228 (.D(temp_buffer[212]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[228]));
    defparam temp_buffer_i0_i228.REGSET = "RESET";
    defparam temp_buffer_i0_i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i113 (.D(temp_buffer[113]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[113]));
    defparam int_STM32_TX_Byte_i0_i113.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i227 (.D(temp_buffer[211]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[227]));
    defparam temp_buffer_i0_i227.REGSET = "RESET";
    defparam temp_buffer_i0_i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i226 (.D(temp_buffer[210]), 
            .SP(n8715), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(temp_buffer[226]));
    defparam temp_buffer_i0_i226.REGSET = "RESET";
    defparam temp_buffer_i0_i226.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i225 (.D(temp_buffer[209]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[225]));
    defparam temp_buffer_i0_i225.REGSET = "RESET";
    defparam temp_buffer_i0_i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i224 (.D(temp_buffer[208]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[224]));
    defparam temp_buffer_i0_i224.REGSET = "RESET";
    defparam temp_buffer_i0_i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i223 (.D(temp_buffer[207]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[223]));
    defparam temp_buffer_i0_i223.REGSET = "RESET";
    defparam temp_buffer_i0_i223.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i222 (.D(temp_buffer[206]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[222]));
    defparam temp_buffer_i0_i222.REGSET = "RESET";
    defparam temp_buffer_i0_i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i221 (.D(temp_buffer[205]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[221]));
    defparam temp_buffer_i0_i221.REGSET = "RESET";
    defparam temp_buffer_i0_i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i220 (.D(temp_buffer[204]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[220]));
    defparam temp_buffer_i0_i220.REGSET = "RESET";
    defparam temp_buffer_i0_i220.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i219 (.D(temp_buffer[203]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[219]));
    defparam temp_buffer_i0_i219.REGSET = "RESET";
    defparam temp_buffer_i0_i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i218 (.D(temp_buffer[202]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[218]));
    defparam temp_buffer_i0_i218.REGSET = "RESET";
    defparam temp_buffer_i0_i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i217 (.D(temp_buffer[201]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[217]));
    defparam temp_buffer_i0_i217.REGSET = "RESET";
    defparam temp_buffer_i0_i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i216 (.D(temp_buffer[200]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[216]));
    defparam temp_buffer_i0_i216.REGSET = "RESET";
    defparam temp_buffer_i0_i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i215 (.D(temp_buffer[199]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[215]));
    defparam temp_buffer_i0_i215.REGSET = "RESET";
    defparam temp_buffer_i0_i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i214 (.D(temp_buffer[198]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[214]));
    defparam temp_buffer_i0_i214.REGSET = "RESET";
    defparam temp_buffer_i0_i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i213 (.D(temp_buffer[197]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[213]));
    defparam temp_buffer_i0_i213.REGSET = "RESET";
    defparam temp_buffer_i0_i213.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i212 (.D(temp_buffer[196]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[212]));
    defparam temp_buffer_i0_i212.REGSET = "RESET";
    defparam temp_buffer_i0_i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i211 (.D(temp_buffer[195]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[211]));
    defparam temp_buffer_i0_i211.REGSET = "RESET";
    defparam temp_buffer_i0_i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i210 (.D(temp_buffer[194]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[210]));
    defparam temp_buffer_i0_i210.REGSET = "RESET";
    defparam temp_buffer_i0_i210.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i209 (.D(temp_buffer[193]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[209]));
    defparam temp_buffer_i0_i209.REGSET = "RESET";
    defparam temp_buffer_i0_i209.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i208 (.D(temp_buffer[192]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[208]));
    defparam temp_buffer_i0_i208.REGSET = "RESET";
    defparam temp_buffer_i0_i208.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i207 (.D(temp_buffer[191]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[207]));
    defparam temp_buffer_i0_i207.REGSET = "RESET";
    defparam temp_buffer_i0_i207.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i206 (.D(temp_buffer[190]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[206]));
    defparam temp_buffer_i0_i206.REGSET = "RESET";
    defparam temp_buffer_i0_i206.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i205 (.D(temp_buffer[189]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[205]));
    defparam temp_buffer_i0_i205.REGSET = "RESET";
    defparam temp_buffer_i0_i205.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i204 (.D(temp_buffer[188]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[204]));
    defparam temp_buffer_i0_i204.REGSET = "RESET";
    defparam temp_buffer_i0_i204.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i203 (.D(temp_buffer[187]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[203]));
    defparam temp_buffer_i0_i203.REGSET = "RESET";
    defparam temp_buffer_i0_i203.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i202 (.D(temp_buffer[186]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[202]));
    defparam temp_buffer_i0_i202.REGSET = "RESET";
    defparam temp_buffer_i0_i202.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i201 (.D(temp_buffer[185]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[201]));
    defparam temp_buffer_i0_i201.REGSET = "RESET";
    defparam temp_buffer_i0_i201.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i200 (.D(temp_buffer[184]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[200]));
    defparam temp_buffer_i0_i200.REGSET = "RESET";
    defparam temp_buffer_i0_i200.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i199 (.D(temp_buffer[183]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[199]));
    defparam temp_buffer_i0_i199.REGSET = "RESET";
    defparam temp_buffer_i0_i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i198 (.D(temp_buffer[182]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[198]));
    defparam temp_buffer_i0_i198.REGSET = "RESET";
    defparam temp_buffer_i0_i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i197 (.D(temp_buffer[181]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[197]));
    defparam temp_buffer_i0_i197.REGSET = "RESET";
    defparam temp_buffer_i0_i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i196 (.D(temp_buffer[180]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[196]));
    defparam temp_buffer_i0_i196.REGSET = "RESET";
    defparam temp_buffer_i0_i196.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i195 (.D(temp_buffer[179]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[195]));
    defparam temp_buffer_i0_i195.REGSET = "RESET";
    defparam temp_buffer_i0_i195.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i194 (.D(temp_buffer[178]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[194]));
    defparam temp_buffer_i0_i194.REGSET = "RESET";
    defparam temp_buffer_i0_i194.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i193 (.D(temp_buffer[177]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[193]));
    defparam temp_buffer_i0_i193.REGSET = "RESET";
    defparam temp_buffer_i0_i193.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i192 (.D(temp_buffer[176]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[192]));
    defparam temp_buffer_i0_i192.REGSET = "RESET";
    defparam temp_buffer_i0_i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i191 (.D(temp_buffer[175]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[191]));
    defparam temp_buffer_i0_i191.REGSET = "RESET";
    defparam temp_buffer_i0_i191.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i190 (.D(temp_buffer[174]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[190]));
    defparam temp_buffer_i0_i190.REGSET = "RESET";
    defparam temp_buffer_i0_i190.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i189 (.D(temp_buffer[173]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[189]));
    defparam temp_buffer_i0_i189.REGSET = "RESET";
    defparam temp_buffer_i0_i189.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i188 (.D(temp_buffer[172]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[188]));
    defparam temp_buffer_i0_i188.REGSET = "RESET";
    defparam temp_buffer_i0_i188.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i187 (.D(temp_buffer[171]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[187]));
    defparam temp_buffer_i0_i187.REGSET = "RESET";
    defparam temp_buffer_i0_i187.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i186 (.D(temp_buffer[170]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[186]));
    defparam temp_buffer_i0_i186.REGSET = "RESET";
    defparam temp_buffer_i0_i186.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i185 (.D(temp_buffer[169]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[185]));
    defparam temp_buffer_i0_i185.REGSET = "RESET";
    defparam temp_buffer_i0_i185.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i184 (.D(temp_buffer[168]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[184]));
    defparam temp_buffer_i0_i184.REGSET = "RESET";
    defparam temp_buffer_i0_i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i183 (.D(temp_buffer[167]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[183]));
    defparam temp_buffer_i0_i183.REGSET = "RESET";
    defparam temp_buffer_i0_i183.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i182 (.D(temp_buffer[166]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[182]));
    defparam temp_buffer_i0_i182.REGSET = "RESET";
    defparam temp_buffer_i0_i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i181 (.D(temp_buffer[165]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[181]));
    defparam temp_buffer_i0_i181.REGSET = "RESET";
    defparam temp_buffer_i0_i181.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i180 (.D(temp_buffer[164]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[180]));
    defparam temp_buffer_i0_i180.REGSET = "RESET";
    defparam temp_buffer_i0_i180.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i179 (.D(temp_buffer[163]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[179]));
    defparam temp_buffer_i0_i179.REGSET = "RESET";
    defparam temp_buffer_i0_i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i178 (.D(temp_buffer[162]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[178]));
    defparam temp_buffer_i0_i178.REGSET = "RESET";
    defparam temp_buffer_i0_i178.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i177 (.D(temp_buffer[161]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[177]));
    defparam temp_buffer_i0_i177.REGSET = "RESET";
    defparam temp_buffer_i0_i177.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i176 (.D(temp_buffer[160]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[176]));
    defparam temp_buffer_i0_i176.REGSET = "RESET";
    defparam temp_buffer_i0_i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i175 (.D(temp_buffer[159]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[175]));
    defparam temp_buffer_i0_i175.REGSET = "RESET";
    defparam temp_buffer_i0_i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i174 (.D(temp_buffer[158]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[174]));
    defparam temp_buffer_i0_i174.REGSET = "RESET";
    defparam temp_buffer_i0_i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i173 (.D(temp_buffer[157]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[173]));
    defparam temp_buffer_i0_i173.REGSET = "RESET";
    defparam temp_buffer_i0_i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i172 (.D(temp_buffer[156]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[172]));
    defparam temp_buffer_i0_i172.REGSET = "RESET";
    defparam temp_buffer_i0_i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i171 (.D(temp_buffer[155]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[171]));
    defparam temp_buffer_i0_i171.REGSET = "RESET";
    defparam temp_buffer_i0_i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i170 (.D(temp_buffer[154]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[170]));
    defparam temp_buffer_i0_i170.REGSET = "RESET";
    defparam temp_buffer_i0_i170.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i169 (.D(temp_buffer[153]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[169]));
    defparam temp_buffer_i0_i169.REGSET = "RESET";
    defparam temp_buffer_i0_i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i168 (.D(temp_buffer[152]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[168]));
    defparam temp_buffer_i0_i168.REGSET = "RESET";
    defparam temp_buffer_i0_i168.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i167 (.D(temp_buffer[151]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[167]));
    defparam temp_buffer_i0_i167.REGSET = "RESET";
    defparam temp_buffer_i0_i167.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i166 (.D(temp_buffer[150]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[166]));
    defparam temp_buffer_i0_i166.REGSET = "RESET";
    defparam temp_buffer_i0_i166.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i165 (.D(temp_buffer[149]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[165]));
    defparam temp_buffer_i0_i165.REGSET = "RESET";
    defparam temp_buffer_i0_i165.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i164 (.D(temp_buffer[148]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[164]));
    defparam temp_buffer_i0_i164.REGSET = "RESET";
    defparam temp_buffer_i0_i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i163 (.D(temp_buffer[147]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[163]));
    defparam temp_buffer_i0_i163.REGSET = "RESET";
    defparam temp_buffer_i0_i163.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i162 (.D(temp_buffer[146]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[162]));
    defparam temp_buffer_i0_i162.REGSET = "RESET";
    defparam temp_buffer_i0_i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i161 (.D(temp_buffer[145]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[161]));
    defparam temp_buffer_i0_i161.REGSET = "RESET";
    defparam temp_buffer_i0_i161.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i160 (.D(temp_buffer[144]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[160]));
    defparam temp_buffer_i0_i160.REGSET = "RESET";
    defparam temp_buffer_i0_i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i159 (.D(temp_buffer[143]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[159]));
    defparam temp_buffer_i0_i159.REGSET = "RESET";
    defparam temp_buffer_i0_i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i158 (.D(temp_buffer[142]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[158]));
    defparam temp_buffer_i0_i158.REGSET = "RESET";
    defparam temp_buffer_i0_i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i157 (.D(temp_buffer[141]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[157]));
    defparam temp_buffer_i0_i157.REGSET = "RESET";
    defparam temp_buffer_i0_i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i156 (.D(temp_buffer[140]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[156]));
    defparam temp_buffer_i0_i156.REGSET = "RESET";
    defparam temp_buffer_i0_i156.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i155 (.D(temp_buffer[139]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[155]));
    defparam temp_buffer_i0_i155.REGSET = "RESET";
    defparam temp_buffer_i0_i155.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i154 (.D(temp_buffer[138]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[154]));
    defparam temp_buffer_i0_i154.REGSET = "RESET";
    defparam temp_buffer_i0_i154.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i153 (.D(temp_buffer[137]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[153]));
    defparam temp_buffer_i0_i153.REGSET = "RESET";
    defparam temp_buffer_i0_i153.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i152 (.D(temp_buffer[136]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[152]));
    defparam temp_buffer_i0_i152.REGSET = "RESET";
    defparam temp_buffer_i0_i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i151 (.D(temp_buffer[135]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[151]));
    defparam temp_buffer_i0_i151.REGSET = "RESET";
    defparam temp_buffer_i0_i151.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i150 (.D(temp_buffer[134]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[150]));
    defparam temp_buffer_i0_i150.REGSET = "RESET";
    defparam temp_buffer_i0_i150.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i149 (.D(temp_buffer[133]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[149]));
    defparam temp_buffer_i0_i149.REGSET = "RESET";
    defparam temp_buffer_i0_i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i148 (.D(temp_buffer[132]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[148]));
    defparam temp_buffer_i0_i148.REGSET = "RESET";
    defparam temp_buffer_i0_i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i147 (.D(temp_buffer[131]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[147]));
    defparam temp_buffer_i0_i147.REGSET = "RESET";
    defparam temp_buffer_i0_i147.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i146 (.D(temp_buffer[130]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[146]));
    defparam temp_buffer_i0_i146.REGSET = "RESET";
    defparam temp_buffer_i0_i146.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i145 (.D(temp_buffer[129]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[145]));
    defparam temp_buffer_i0_i145.REGSET = "RESET";
    defparam temp_buffer_i0_i145.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i144 (.D(temp_buffer[128]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[144]));
    defparam temp_buffer_i0_i144.REGSET = "RESET";
    defparam temp_buffer_i0_i144.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i143 (.D(temp_buffer[127]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[143]));
    defparam temp_buffer_i0_i143.REGSET = "RESET";
    defparam temp_buffer_i0_i143.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i142 (.D(temp_buffer[126]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[142]));
    defparam temp_buffer_i0_i142.REGSET = "RESET";
    defparam temp_buffer_i0_i142.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i141 (.D(temp_buffer[125]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[141]));
    defparam temp_buffer_i0_i141.REGSET = "RESET";
    defparam temp_buffer_i0_i141.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i140 (.D(temp_buffer[124]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[140]));
    defparam temp_buffer_i0_i140.REGSET = "RESET";
    defparam temp_buffer_i0_i140.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i139 (.D(temp_buffer[123]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[139]));
    defparam temp_buffer_i0_i139.REGSET = "RESET";
    defparam temp_buffer_i0_i139.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i138 (.D(temp_buffer[122]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[138]));
    defparam temp_buffer_i0_i138.REGSET = "RESET";
    defparam temp_buffer_i0_i138.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i137 (.D(temp_buffer[121]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[137]));
    defparam temp_buffer_i0_i137.REGSET = "RESET";
    defparam temp_buffer_i0_i137.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i136 (.D(temp_buffer[120]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[136]));
    defparam temp_buffer_i0_i136.REGSET = "RESET";
    defparam temp_buffer_i0_i136.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i135 (.D(temp_buffer[119]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[135]));
    defparam temp_buffer_i0_i135.REGSET = "RESET";
    defparam temp_buffer_i0_i135.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i134 (.D(temp_buffer[118]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[134]));
    defparam temp_buffer_i0_i134.REGSET = "RESET";
    defparam temp_buffer_i0_i134.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i133 (.D(temp_buffer[117]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[133]));
    defparam temp_buffer_i0_i133.REGSET = "RESET";
    defparam temp_buffer_i0_i133.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i132 (.D(temp_buffer[116]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[132]));
    defparam temp_buffer_i0_i132.REGSET = "RESET";
    defparam temp_buffer_i0_i132.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i131 (.D(temp_buffer[115]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[131]));
    defparam temp_buffer_i0_i131.REGSET = "RESET";
    defparam temp_buffer_i0_i131.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i130 (.D(temp_buffer[114]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[130]));
    defparam temp_buffer_i0_i130.REGSET = "RESET";
    defparam temp_buffer_i0_i130.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i129 (.D(temp_buffer[113]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[129]));
    defparam temp_buffer_i0_i129.REGSET = "RESET";
    defparam temp_buffer_i0_i129.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i128 (.D(temp_buffer[112]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[128]));
    defparam temp_buffer_i0_i128.REGSET = "RESET";
    defparam temp_buffer_i0_i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i127 (.D(temp_buffer[111]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[127]));
    defparam temp_buffer_i0_i127.REGSET = "RESET";
    defparam temp_buffer_i0_i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i126 (.D(temp_buffer[110]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[126]));
    defparam temp_buffer_i0_i126.REGSET = "RESET";
    defparam temp_buffer_i0_i126.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i125 (.D(temp_buffer[109]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[125]));
    defparam temp_buffer_i0_i125.REGSET = "RESET";
    defparam temp_buffer_i0_i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i124 (.D(temp_buffer[108]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[124]));
    defparam temp_buffer_i0_i124.REGSET = "RESET";
    defparam temp_buffer_i0_i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i123 (.D(temp_buffer[107]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[123]));
    defparam temp_buffer_i0_i123.REGSET = "RESET";
    defparam temp_buffer_i0_i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i122 (.D(temp_buffer[106]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[122]));
    defparam temp_buffer_i0_i122.REGSET = "RESET";
    defparam temp_buffer_i0_i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i121 (.D(temp_buffer[105]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[121]));
    defparam temp_buffer_i0_i121.REGSET = "RESET";
    defparam temp_buffer_i0_i121.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i120 (.D(temp_buffer[104]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[120]));
    defparam temp_buffer_i0_i120.REGSET = "RESET";
    defparam temp_buffer_i0_i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i119 (.D(temp_buffer[103]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[119]));
    defparam temp_buffer_i0_i119.REGSET = "RESET";
    defparam temp_buffer_i0_i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i118 (.D(temp_buffer[102]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[118]));
    defparam temp_buffer_i0_i118.REGSET = "RESET";
    defparam temp_buffer_i0_i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i117 (.D(temp_buffer[101]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[117]));
    defparam temp_buffer_i0_i117.REGSET = "RESET";
    defparam temp_buffer_i0_i117.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i116 (.D(temp_buffer[100]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[116]));
    defparam temp_buffer_i0_i116.REGSET = "RESET";
    defparam temp_buffer_i0_i116.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i115 (.D(temp_buffer[99]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[115]));
    defparam temp_buffer_i0_i115.REGSET = "RESET";
    defparam temp_buffer_i0_i115.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i114 (.D(temp_buffer[98]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[114]));
    defparam temp_buffer_i0_i114.REGSET = "RESET";
    defparam temp_buffer_i0_i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i113 (.D(temp_buffer[97]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[113]));
    defparam temp_buffer_i0_i113.REGSET = "RESET";
    defparam temp_buffer_i0_i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i112 (.D(temp_buffer[96]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[112]));
    defparam temp_buffer_i0_i112.REGSET = "RESET";
    defparam temp_buffer_i0_i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i111 (.D(temp_buffer[95]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[111]));
    defparam temp_buffer_i0_i111.REGSET = "RESET";
    defparam temp_buffer_i0_i111.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i110 (.D(temp_buffer[94]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[110]));
    defparam temp_buffer_i0_i110.REGSET = "RESET";
    defparam temp_buffer_i0_i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i109 (.D(temp_buffer[93]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[109]));
    defparam temp_buffer_i0_i109.REGSET = "RESET";
    defparam temp_buffer_i0_i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i108 (.D(temp_buffer[92]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[108]));
    defparam temp_buffer_i0_i108.REGSET = "RESET";
    defparam temp_buffer_i0_i108.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i107 (.D(temp_buffer[91]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[107]));
    defparam temp_buffer_i0_i107.REGSET = "RESET";
    defparam temp_buffer_i0_i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i106 (.D(temp_buffer[90]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[106]));
    defparam temp_buffer_i0_i106.REGSET = "RESET";
    defparam temp_buffer_i0_i106.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i105 (.D(temp_buffer[89]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[105]));
    defparam temp_buffer_i0_i105.REGSET = "RESET";
    defparam temp_buffer_i0_i105.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i104 (.D(temp_buffer[88]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[104]));
    defparam temp_buffer_i0_i104.REGSET = "RESET";
    defparam temp_buffer_i0_i104.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i103 (.D(temp_buffer[87]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[103]));
    defparam temp_buffer_i0_i103.REGSET = "RESET";
    defparam temp_buffer_i0_i103.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i102 (.D(temp_buffer[86]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[102]));
    defparam temp_buffer_i0_i102.REGSET = "RESET";
    defparam temp_buffer_i0_i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i101 (.D(temp_buffer[85]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[101]));
    defparam temp_buffer_i0_i101.REGSET = "RESET";
    defparam temp_buffer_i0_i101.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i100 (.D(temp_buffer[84]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[100]));
    defparam temp_buffer_i0_i100.REGSET = "RESET";
    defparam temp_buffer_i0_i100.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i99 (.D(temp_buffer[83]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[99]));
    defparam temp_buffer_i0_i99.REGSET = "RESET";
    defparam temp_buffer_i0_i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i98 (.D(temp_buffer[82]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[98]));
    defparam temp_buffer_i0_i98.REGSET = "RESET";
    defparam temp_buffer_i0_i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i97 (.D(temp_buffer[81]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[97]));
    defparam temp_buffer_i0_i97.REGSET = "RESET";
    defparam temp_buffer_i0_i97.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i96 (.D(temp_buffer[80]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[96]));
    defparam temp_buffer_i0_i96.REGSET = "RESET";
    defparam temp_buffer_i0_i96.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i95 (.D(temp_buffer[79]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[95]));
    defparam temp_buffer_i0_i95.REGSET = "RESET";
    defparam temp_buffer_i0_i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i94 (.D(temp_buffer[78]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[94]));
    defparam temp_buffer_i0_i94.REGSET = "RESET";
    defparam temp_buffer_i0_i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i93 (.D(temp_buffer[77]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[93]));
    defparam temp_buffer_i0_i93.REGSET = "RESET";
    defparam temp_buffer_i0_i93.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i92 (.D(temp_buffer[76]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[92]));
    defparam temp_buffer_i0_i92.REGSET = "RESET";
    defparam temp_buffer_i0_i92.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i91 (.D(temp_buffer[75]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[91]));
    defparam temp_buffer_i0_i91.REGSET = "RESET";
    defparam temp_buffer_i0_i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i90 (.D(temp_buffer[74]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[90]));
    defparam temp_buffer_i0_i90.REGSET = "RESET";
    defparam temp_buffer_i0_i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i89 (.D(temp_buffer[73]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[89]));
    defparam temp_buffer_i0_i89.REGSET = "RESET";
    defparam temp_buffer_i0_i89.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i88 (.D(temp_buffer[72]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[88]));
    defparam temp_buffer_i0_i88.REGSET = "RESET";
    defparam temp_buffer_i0_i88.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i87 (.D(temp_buffer[71]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[87]));
    defparam temp_buffer_i0_i87.REGSET = "RESET";
    defparam temp_buffer_i0_i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i86 (.D(temp_buffer[70]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[86]));
    defparam temp_buffer_i0_i86.REGSET = "RESET";
    defparam temp_buffer_i0_i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i85 (.D(temp_buffer[69]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[85]));
    defparam temp_buffer_i0_i85.REGSET = "RESET";
    defparam temp_buffer_i0_i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i84 (.D(temp_buffer[68]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[84]));
    defparam temp_buffer_i0_i84.REGSET = "RESET";
    defparam temp_buffer_i0_i84.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i83 (.D(temp_buffer[67]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[83]));
    defparam temp_buffer_i0_i83.REGSET = "RESET";
    defparam temp_buffer_i0_i83.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i82 (.D(temp_buffer[66]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[82]));
    defparam temp_buffer_i0_i82.REGSET = "RESET";
    defparam temp_buffer_i0_i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i81 (.D(temp_buffer[65]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[81]));
    defparam temp_buffer_i0_i81.REGSET = "RESET";
    defparam temp_buffer_i0_i81.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i80 (.D(temp_buffer[64]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[80]));
    defparam temp_buffer_i0_i80.REGSET = "RESET";
    defparam temp_buffer_i0_i80.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i79 (.D(temp_buffer[63]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[79]));
    defparam temp_buffer_i0_i79.REGSET = "RESET";
    defparam temp_buffer_i0_i79.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i78 (.D(temp_buffer[62]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[78]));
    defparam temp_buffer_i0_i78.REGSET = "RESET";
    defparam temp_buffer_i0_i78.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i77 (.D(temp_buffer[61]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[77]));
    defparam temp_buffer_i0_i77.REGSET = "RESET";
    defparam temp_buffer_i0_i77.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i76 (.D(temp_buffer[60]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[76]));
    defparam temp_buffer_i0_i76.REGSET = "RESET";
    defparam temp_buffer_i0_i76.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i75 (.D(temp_buffer[59]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[75]));
    defparam temp_buffer_i0_i75.REGSET = "RESET";
    defparam temp_buffer_i0_i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i74 (.D(temp_buffer[58]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[74]));
    defparam temp_buffer_i0_i74.REGSET = "RESET";
    defparam temp_buffer_i0_i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i73 (.D(temp_buffer[57]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[73]));
    defparam temp_buffer_i0_i73.REGSET = "RESET";
    defparam temp_buffer_i0_i73.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i72 (.D(temp_buffer[56]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[72]));
    defparam temp_buffer_i0_i72.REGSET = "RESET";
    defparam temp_buffer_i0_i72.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i71 (.D(temp_buffer[55]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[71]));
    defparam temp_buffer_i0_i71.REGSET = "RESET";
    defparam temp_buffer_i0_i71.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i70 (.D(temp_buffer[54]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[70]));
    defparam temp_buffer_i0_i70.REGSET = "RESET";
    defparam temp_buffer_i0_i70.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i69 (.D(temp_buffer[53]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[69]));
    defparam temp_buffer_i0_i69.REGSET = "RESET";
    defparam temp_buffer_i0_i69.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i68 (.D(temp_buffer[52]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[68]));
    defparam temp_buffer_i0_i68.REGSET = "RESET";
    defparam temp_buffer_i0_i68.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i67 (.D(temp_buffer[51]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[67]));
    defparam temp_buffer_i0_i67.REGSET = "RESET";
    defparam temp_buffer_i0_i67.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i66 (.D(temp_buffer[50]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[66]));
    defparam temp_buffer_i0_i66.REGSET = "RESET";
    defparam temp_buffer_i0_i66.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i65 (.D(temp_buffer[49]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[65]));
    defparam temp_buffer_i0_i65.REGSET = "RESET";
    defparam temp_buffer_i0_i65.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i64 (.D(temp_buffer[48]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[64]));
    defparam temp_buffer_i0_i64.REGSET = "RESET";
    defparam temp_buffer_i0_i64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i63 (.D(temp_buffer[47]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[63]));
    defparam temp_buffer_i0_i63.REGSET = "RESET";
    defparam temp_buffer_i0_i63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i62 (.D(temp_buffer[46]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[62]));
    defparam temp_buffer_i0_i62.REGSET = "RESET";
    defparam temp_buffer_i0_i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i61 (.D(temp_buffer[45]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[61]));
    defparam temp_buffer_i0_i61.REGSET = "RESET";
    defparam temp_buffer_i0_i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i60 (.D(temp_buffer[44]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[60]));
    defparam temp_buffer_i0_i60.REGSET = "RESET";
    defparam temp_buffer_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i59 (.D(temp_buffer[43]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[59]));
    defparam temp_buffer_i0_i59.REGSET = "RESET";
    defparam temp_buffer_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i58 (.D(temp_buffer[42]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[58]));
    defparam temp_buffer_i0_i58.REGSET = "RESET";
    defparam temp_buffer_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i57 (.D(temp_buffer[41]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[57]));
    defparam temp_buffer_i0_i57.REGSET = "RESET";
    defparam temp_buffer_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i56 (.D(temp_buffer[40]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[56]));
    defparam temp_buffer_i0_i56.REGSET = "RESET";
    defparam temp_buffer_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i55 (.D(temp_buffer[39]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[55]));
    defparam temp_buffer_i0_i55.REGSET = "RESET";
    defparam temp_buffer_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i54 (.D(temp_buffer[38]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[54]));
    defparam temp_buffer_i0_i54.REGSET = "RESET";
    defparam temp_buffer_i0_i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i53 (.D(temp_buffer[37]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[53]));
    defparam temp_buffer_i0_i53.REGSET = "RESET";
    defparam temp_buffer_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i52 (.D(temp_buffer[36]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[52]));
    defparam temp_buffer_i0_i52.REGSET = "RESET";
    defparam temp_buffer_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i51 (.D(temp_buffer[35]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[51]));
    defparam temp_buffer_i0_i51.REGSET = "RESET";
    defparam temp_buffer_i0_i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i50 (.D(temp_buffer[34]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[50]));
    defparam temp_buffer_i0_i50.REGSET = "RESET";
    defparam temp_buffer_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i49 (.D(temp_buffer[33]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[49]));
    defparam temp_buffer_i0_i49.REGSET = "RESET";
    defparam temp_buffer_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i48 (.D(temp_buffer[32]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[48]));
    defparam temp_buffer_i0_i48.REGSET = "RESET";
    defparam temp_buffer_i0_i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i47 (.D(temp_buffer[31]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[47]));
    defparam temp_buffer_i0_i47.REGSET = "RESET";
    defparam temp_buffer_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i46 (.D(temp_buffer[30]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[46]));
    defparam temp_buffer_i0_i46.REGSET = "RESET";
    defparam temp_buffer_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i45 (.D(temp_buffer[29]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[45]));
    defparam temp_buffer_i0_i45.REGSET = "RESET";
    defparam temp_buffer_i0_i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i44 (.D(temp_buffer[28]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[44]));
    defparam temp_buffer_i0_i44.REGSET = "RESET";
    defparam temp_buffer_i0_i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i43 (.D(temp_buffer[27]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[43]));
    defparam temp_buffer_i0_i43.REGSET = "RESET";
    defparam temp_buffer_i0_i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i42 (.D(temp_buffer[26]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[42]));
    defparam temp_buffer_i0_i42.REGSET = "RESET";
    defparam temp_buffer_i0_i42.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i41 (.D(temp_buffer[25]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[41]));
    defparam temp_buffer_i0_i41.REGSET = "RESET";
    defparam temp_buffer_i0_i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i40 (.D(temp_buffer[24]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[40]));
    defparam temp_buffer_i0_i40.REGSET = "RESET";
    defparam temp_buffer_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i39 (.D(temp_buffer[23]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[39]));
    defparam temp_buffer_i0_i39.REGSET = "RESET";
    defparam temp_buffer_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i38 (.D(temp_buffer[22]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[38]));
    defparam temp_buffer_i0_i38.REGSET = "RESET";
    defparam temp_buffer_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i37 (.D(temp_buffer[21]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[37]));
    defparam temp_buffer_i0_i37.REGSET = "RESET";
    defparam temp_buffer_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i36 (.D(temp_buffer[20]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[36]));
    defparam temp_buffer_i0_i36.REGSET = "RESET";
    defparam temp_buffer_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i35 (.D(temp_buffer[19]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[35]));
    defparam temp_buffer_i0_i35.REGSET = "RESET";
    defparam temp_buffer_i0_i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i34 (.D(temp_buffer[18]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[34]));
    defparam temp_buffer_i0_i34.REGSET = "RESET";
    defparam temp_buffer_i0_i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i33 (.D(temp_buffer[17]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[33]));
    defparam temp_buffer_i0_i33.REGSET = "RESET";
    defparam temp_buffer_i0_i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i32 (.D(temp_buffer[16]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[32]));
    defparam temp_buffer_i0_i32.REGSET = "RESET";
    defparam temp_buffer_i0_i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i31 (.D(temp_buffer[15]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[31]));
    defparam temp_buffer_i0_i31.REGSET = "RESET";
    defparam temp_buffer_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i30 (.D(temp_buffer[14]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[30]));
    defparam temp_buffer_i0_i30.REGSET = "RESET";
    defparam temp_buffer_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i29 (.D(temp_buffer[13]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[29]));
    defparam temp_buffer_i0_i29.REGSET = "RESET";
    defparam temp_buffer_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i28 (.D(temp_buffer[12]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[28]));
    defparam temp_buffer_i0_i28.REGSET = "RESET";
    defparam temp_buffer_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i27 (.D(temp_buffer[11]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[27]));
    defparam temp_buffer_i0_i27.REGSET = "RESET";
    defparam temp_buffer_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i26 (.D(temp_buffer[10]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[26]));
    defparam temp_buffer_i0_i26.REGSET = "RESET";
    defparam temp_buffer_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i25 (.D(temp_buffer[9]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[25]));
    defparam temp_buffer_i0_i25.REGSET = "RESET";
    defparam temp_buffer_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i24 (.D(temp_buffer[8]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[24]));
    defparam temp_buffer_i0_i24.REGSET = "RESET";
    defparam temp_buffer_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i23 (.D(temp_buffer[7]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[23]));
    defparam temp_buffer_i0_i23.REGSET = "RESET";
    defparam temp_buffer_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i22 (.D(temp_buffer[6]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[22]));
    defparam temp_buffer_i0_i22.REGSET = "RESET";
    defparam temp_buffer_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i21 (.D(temp_buffer[5]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[21]));
    defparam temp_buffer_i0_i21.REGSET = "RESET";
    defparam temp_buffer_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i20 (.D(temp_buffer[4]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[20]));
    defparam temp_buffer_i0_i20.REGSET = "RESET";
    defparam temp_buffer_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i19 (.D(temp_buffer[3]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[19]));
    defparam temp_buffer_i0_i19.REGSET = "RESET";
    defparam temp_buffer_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i18 (.D(temp_buffer[2]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[18]));
    defparam temp_buffer_i0_i18.REGSET = "RESET";
    defparam temp_buffer_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i17 (.D(temp_buffer[1]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[17]));
    defparam temp_buffer_i0_i17.REGSET = "RESET";
    defparam temp_buffer_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i16 (.D(temp_buffer[0]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[16]));
    defparam temp_buffer_i0_i16.REGSET = "RESET";
    defparam temp_buffer_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i15 (.D(int_FIFO_Q[15]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[15]));
    defparam temp_buffer_i0_i15.REGSET = "RESET";
    defparam temp_buffer_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i14 (.D(int_FIFO_Q[14]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[14]));
    defparam temp_buffer_i0_i14.REGSET = "RESET";
    defparam temp_buffer_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i13 (.D(int_FIFO_Q[13]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[13]));
    defparam temp_buffer_i0_i13.REGSET = "RESET";
    defparam temp_buffer_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i12 (.D(int_FIFO_Q[12]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[12]));
    defparam temp_buffer_i0_i12.REGSET = "RESET";
    defparam temp_buffer_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i11 (.D(int_FIFO_Q[11]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[11]));
    defparam temp_buffer_i0_i11.REGSET = "RESET";
    defparam temp_buffer_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i10 (.D(int_FIFO_Q[10]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[10]));
    defparam temp_buffer_i0_i10.REGSET = "RESET";
    defparam temp_buffer_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i9 (.D(int_FIFO_Q[9]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[9]));
    defparam temp_buffer_i0_i9.REGSET = "RESET";
    defparam temp_buffer_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i8 (.D(int_FIFO_Q[8]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[8]));
    defparam temp_buffer_i0_i8.REGSET = "RESET";
    defparam temp_buffer_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i7 (.D(int_FIFO_Q[7]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[7]));
    defparam temp_buffer_i0_i7.REGSET = "RESET";
    defparam temp_buffer_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i6 (.D(int_FIFO_Q[6]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[6]));
    defparam temp_buffer_i0_i6.REGSET = "RESET";
    defparam temp_buffer_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i5 (.D(int_FIFO_Q[5]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[5]));
    defparam temp_buffer_i0_i5.REGSET = "RESET";
    defparam temp_buffer_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i4 (.D(int_FIFO_Q[4]), 
            .SP(n8715), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[4]));
    defparam temp_buffer_i0_i4.REGSET = "RESET";
    defparam temp_buffer_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i3 (.D(int_FIFO_Q[3]), 
            .SP(n8715), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(temp_buffer[3]));
    defparam temp_buffer_i0_i3.REGSET = "RESET";
    defparam temp_buffer_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i2 (.D(int_FIFO_Q[2]), 
            .SP(n8715), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(temp_buffer[2]));
    defparam temp_buffer_i0_i2.REGSET = "RESET";
    defparam temp_buffer_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i1 (.D(int_FIFO_Q[1]), 
            .SP(n8715), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(temp_buffer[1]));
    defparam temp_buffer_i0_i1.REGSET = "RESET";
    defparam temp_buffer_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i511 (.D(temp_buffer[511]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[511]));
    defparam int_STM32_TX_Byte_i0_i511.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i511.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i510 (.D(temp_buffer[510]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[510]));
    defparam int_STM32_TX_Byte_i0_i510.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i510.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i509 (.D(temp_buffer[509]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[509]));
    defparam int_STM32_TX_Byte_i0_i509.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i509.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i508 (.D(temp_buffer[508]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[508]));
    defparam int_STM32_TX_Byte_i0_i508.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i508.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i507 (.D(temp_buffer[507]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[507]));
    defparam int_STM32_TX_Byte_i0_i507.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i506 (.D(temp_buffer[506]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[506]));
    defparam int_STM32_TX_Byte_i0_i506.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i506.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i505 (.D(temp_buffer[505]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[505]));
    defparam int_STM32_TX_Byte_i0_i505.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i505.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i504 (.D(temp_buffer[504]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[504]));
    defparam int_STM32_TX_Byte_i0_i504.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i503 (.D(temp_buffer[503]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[503]));
    defparam int_STM32_TX_Byte_i0_i503.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i502 (.D(temp_buffer[502]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[502]));
    defparam int_STM32_TX_Byte_i0_i502.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i501 (.D(temp_buffer[501]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[501]));
    defparam int_STM32_TX_Byte_i0_i501.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i500 (.D(temp_buffer[500]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[500]));
    defparam int_STM32_TX_Byte_i0_i500.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i499 (.D(temp_buffer[499]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[499]));
    defparam int_STM32_TX_Byte_i0_i499.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i499.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i498 (.D(temp_buffer[498]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[498]));
    defparam int_STM32_TX_Byte_i0_i498.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i497 (.D(temp_buffer[497]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[497]));
    defparam int_STM32_TX_Byte_i0_i497.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i496 (.D(temp_buffer[496]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[496]));
    defparam int_STM32_TX_Byte_i0_i496.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i495 (.D(temp_buffer[495]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[495]));
    defparam int_STM32_TX_Byte_i0_i495.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i495.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i494 (.D(temp_buffer[494]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[494]));
    defparam int_STM32_TX_Byte_i0_i494.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i494.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i493 (.D(temp_buffer[493]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[493]));
    defparam int_STM32_TX_Byte_i0_i493.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i493.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i492 (.D(temp_buffer[492]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[492]));
    defparam int_STM32_TX_Byte_i0_i492.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i492.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i491 (.D(temp_buffer[491]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[491]));
    defparam int_STM32_TX_Byte_i0_i491.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i490 (.D(temp_buffer[490]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[490]));
    defparam int_STM32_TX_Byte_i0_i490.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i489 (.D(temp_buffer[489]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[489]));
    defparam int_STM32_TX_Byte_i0_i489.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i489.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i488 (.D(temp_buffer[488]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[488]));
    defparam int_STM32_TX_Byte_i0_i488.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i487 (.D(temp_buffer[487]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[487]));
    defparam int_STM32_TX_Byte_i0_i487.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i486 (.D(temp_buffer[486]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[486]));
    defparam int_STM32_TX_Byte_i0_i486.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i486.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i485 (.D(temp_buffer[485]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[485]));
    defparam int_STM32_TX_Byte_i0_i485.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i484 (.D(temp_buffer[484]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[484]));
    defparam int_STM32_TX_Byte_i0_i484.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i483 (.D(temp_buffer[483]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[483]));
    defparam int_STM32_TX_Byte_i0_i483.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i482 (.D(temp_buffer[482]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[482]));
    defparam int_STM32_TX_Byte_i0_i482.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i482.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i481 (.D(temp_buffer[481]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[481]));
    defparam int_STM32_TX_Byte_i0_i481.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i480 (.D(temp_buffer[480]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[480]));
    defparam int_STM32_TX_Byte_i0_i480.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i479 (.D(temp_buffer[479]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[479]));
    defparam int_STM32_TX_Byte_i0_i479.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i478 (.D(temp_buffer[478]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[478]));
    defparam int_STM32_TX_Byte_i0_i478.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i477 (.D(temp_buffer[477]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[477]));
    defparam int_STM32_TX_Byte_i0_i477.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i476 (.D(temp_buffer[476]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[476]));
    defparam int_STM32_TX_Byte_i0_i476.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i476.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i475 (.D(temp_buffer[475]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[475]));
    defparam int_STM32_TX_Byte_i0_i475.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i475.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i474 (.D(temp_buffer[474]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[474]));
    defparam int_STM32_TX_Byte_i0_i474.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i474.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i473 (.D(temp_buffer[473]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[473]));
    defparam int_STM32_TX_Byte_i0_i473.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i472 (.D(temp_buffer[472]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[472]));
    defparam int_STM32_TX_Byte_i0_i472.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i472.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i471 (.D(temp_buffer[471]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[471]));
    defparam int_STM32_TX_Byte_i0_i471.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i470 (.D(temp_buffer[470]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[470]));
    defparam int_STM32_TX_Byte_i0_i470.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i469 (.D(temp_buffer[469]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[469]));
    defparam int_STM32_TX_Byte_i0_i469.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i468 (.D(temp_buffer[468]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[468]));
    defparam int_STM32_TX_Byte_i0_i468.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i468.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i467 (.D(temp_buffer[467]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[467]));
    defparam int_STM32_TX_Byte_i0_i467.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i466 (.D(temp_buffer[466]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[466]));
    defparam int_STM32_TX_Byte_i0_i466.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i465 (.D(temp_buffer[465]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[465]));
    defparam int_STM32_TX_Byte_i0_i465.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i464 (.D(temp_buffer[464]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[464]));
    defparam int_STM32_TX_Byte_i0_i464.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i464.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i463 (.D(temp_buffer[463]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[463]));
    defparam int_STM32_TX_Byte_i0_i463.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i462 (.D(temp_buffer[462]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[462]));
    defparam int_STM32_TX_Byte_i0_i462.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i462.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i461 (.D(temp_buffer[461]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[461]));
    defparam int_STM32_TX_Byte_i0_i461.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i461.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i460 (.D(temp_buffer[460]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[460]));
    defparam int_STM32_TX_Byte_i0_i460.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i459 (.D(temp_buffer[459]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[459]));
    defparam int_STM32_TX_Byte_i0_i459.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i458 (.D(temp_buffer[458]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[458]));
    defparam int_STM32_TX_Byte_i0_i458.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i457 (.D(temp_buffer[457]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[457]));
    defparam int_STM32_TX_Byte_i0_i457.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i456 (.D(temp_buffer[456]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[456]));
    defparam int_STM32_TX_Byte_i0_i456.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i455 (.D(temp_buffer[455]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[455]));
    defparam int_STM32_TX_Byte_i0_i455.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i454 (.D(temp_buffer[454]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[454]));
    defparam int_STM32_TX_Byte_i0_i454.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i454.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i453 (.D(temp_buffer[453]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[453]));
    defparam int_STM32_TX_Byte_i0_i453.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i452 (.D(temp_buffer[452]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[452]));
    defparam int_STM32_TX_Byte_i0_i452.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i451 (.D(temp_buffer[451]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[451]));
    defparam int_STM32_TX_Byte_i0_i451.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i450 (.D(temp_buffer[450]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[450]));
    defparam int_STM32_TX_Byte_i0_i450.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i449 (.D(temp_buffer[449]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[449]));
    defparam int_STM32_TX_Byte_i0_i449.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i449.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i448 (.D(temp_buffer[448]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[448]));
    defparam int_STM32_TX_Byte_i0_i448.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i447 (.D(temp_buffer[447]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[447]));
    defparam int_STM32_TX_Byte_i0_i447.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i446 (.D(temp_buffer[446]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[446]));
    defparam int_STM32_TX_Byte_i0_i446.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i446.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i445 (.D(temp_buffer[445]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[445]));
    defparam int_STM32_TX_Byte_i0_i445.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i444 (.D(temp_buffer[444]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[444]));
    defparam int_STM32_TX_Byte_i0_i444.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i443 (.D(temp_buffer[443]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[443]));
    defparam int_STM32_TX_Byte_i0_i443.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i443.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i442 (.D(temp_buffer[442]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[442]));
    defparam int_STM32_TX_Byte_i0_i442.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i441 (.D(temp_buffer[441]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[441]));
    defparam int_STM32_TX_Byte_i0_i441.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i441.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i440 (.D(temp_buffer[440]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[440]));
    defparam int_STM32_TX_Byte_i0_i440.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i439 (.D(temp_buffer[439]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[439]));
    defparam int_STM32_TX_Byte_i0_i439.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i438 (.D(temp_buffer[438]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[438]));
    defparam int_STM32_TX_Byte_i0_i438.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i437 (.D(temp_buffer[437]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[437]));
    defparam int_STM32_TX_Byte_i0_i437.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i436 (.D(temp_buffer[436]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[436]));
    defparam int_STM32_TX_Byte_i0_i436.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i435 (.D(temp_buffer[435]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[435]));
    defparam int_STM32_TX_Byte_i0_i435.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i435.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i434 (.D(temp_buffer[434]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[434]));
    defparam int_STM32_TX_Byte_i0_i434.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i433 (.D(temp_buffer[433]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[433]));
    defparam int_STM32_TX_Byte_i0_i433.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i433.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i432 (.D(temp_buffer[432]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[432]));
    defparam int_STM32_TX_Byte_i0_i432.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i431 (.D(temp_buffer[431]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[431]));
    defparam int_STM32_TX_Byte_i0_i431.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i431.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i430 (.D(temp_buffer[430]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[430]));
    defparam int_STM32_TX_Byte_i0_i430.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i429 (.D(temp_buffer[429]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[429]));
    defparam int_STM32_TX_Byte_i0_i429.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i429.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i428 (.D(temp_buffer[428]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[428]));
    defparam int_STM32_TX_Byte_i0_i428.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i428.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i427 (.D(temp_buffer[427]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[427]));
    defparam int_STM32_TX_Byte_i0_i427.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i427.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i426 (.D(temp_buffer[426]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[426]));
    defparam int_STM32_TX_Byte_i0_i426.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i425 (.D(temp_buffer[425]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[425]));
    defparam int_STM32_TX_Byte_i0_i425.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i424 (.D(temp_buffer[424]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[424]));
    defparam int_STM32_TX_Byte_i0_i424.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i423 (.D(temp_buffer[423]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[423]));
    defparam int_STM32_TX_Byte_i0_i423.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i423.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i422 (.D(temp_buffer[422]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[422]));
    defparam int_STM32_TX_Byte_i0_i422.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i421 (.D(temp_buffer[421]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[421]));
    defparam int_STM32_TX_Byte_i0_i421.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i420 (.D(temp_buffer[420]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[420]));
    defparam int_STM32_TX_Byte_i0_i420.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i420.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i419 (.D(temp_buffer[419]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[419]));
    defparam int_STM32_TX_Byte_i0_i419.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i419.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i418 (.D(temp_buffer[418]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[418]));
    defparam int_STM32_TX_Byte_i0_i418.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i418.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i417 (.D(temp_buffer[417]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[417]));
    defparam int_STM32_TX_Byte_i0_i417.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i417.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i416 (.D(temp_buffer[416]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[416]));
    defparam int_STM32_TX_Byte_i0_i416.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i415 (.D(temp_buffer[415]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[415]));
    defparam int_STM32_TX_Byte_i0_i415.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i414 (.D(temp_buffer[414]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[414]));
    defparam int_STM32_TX_Byte_i0_i414.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i414.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i413 (.D(temp_buffer[413]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[413]));
    defparam int_STM32_TX_Byte_i0_i413.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i413.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i412 (.D(temp_buffer[412]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[412]));
    defparam int_STM32_TX_Byte_i0_i412.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i412.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i411 (.D(temp_buffer[411]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[411]));
    defparam int_STM32_TX_Byte_i0_i411.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i411.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i410 (.D(temp_buffer[410]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[410]));
    defparam int_STM32_TX_Byte_i0_i410.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i410.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i409 (.D(temp_buffer[409]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[409]));
    defparam int_STM32_TX_Byte_i0_i409.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i408 (.D(temp_buffer[408]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[408]));
    defparam int_STM32_TX_Byte_i0_i408.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i408.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i407 (.D(temp_buffer[407]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[407]));
    defparam int_STM32_TX_Byte_i0_i407.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i406 (.D(temp_buffer[406]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[406]));
    defparam int_STM32_TX_Byte_i0_i406.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i405 (.D(temp_buffer[405]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[405]));
    defparam int_STM32_TX_Byte_i0_i405.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i405.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i404 (.D(temp_buffer[404]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[404]));
    defparam int_STM32_TX_Byte_i0_i404.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i404.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i403 (.D(temp_buffer[403]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[403]));
    defparam int_STM32_TX_Byte_i0_i403.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i402 (.D(temp_buffer[402]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[402]));
    defparam int_STM32_TX_Byte_i0_i402.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i402.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i401 (.D(temp_buffer[401]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[401]));
    defparam int_STM32_TX_Byte_i0_i401.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i400 (.D(temp_buffer[400]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[400]));
    defparam int_STM32_TX_Byte_i0_i400.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i399 (.D(temp_buffer[399]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[399]));
    defparam int_STM32_TX_Byte_i0_i399.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i398 (.D(temp_buffer[398]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[398]));
    defparam int_STM32_TX_Byte_i0_i398.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i397 (.D(temp_buffer[397]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[397]));
    defparam int_STM32_TX_Byte_i0_i397.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i397.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i396 (.D(temp_buffer[396]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[396]));
    defparam int_STM32_TX_Byte_i0_i396.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i395 (.D(temp_buffer[395]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[395]));
    defparam int_STM32_TX_Byte_i0_i395.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i394 (.D(temp_buffer[394]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[394]));
    defparam int_STM32_TX_Byte_i0_i394.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i393 (.D(temp_buffer[393]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[393]));
    defparam int_STM32_TX_Byte_i0_i393.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i393.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i392 (.D(temp_buffer[392]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[392]));
    defparam int_STM32_TX_Byte_i0_i392.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i392.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i391 (.D(temp_buffer[391]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[391]));
    defparam int_STM32_TX_Byte_i0_i391.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i390 (.D(temp_buffer[390]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[390]));
    defparam int_STM32_TX_Byte_i0_i390.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i389 (.D(temp_buffer[389]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[389]));
    defparam int_STM32_TX_Byte_i0_i389.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i388 (.D(temp_buffer[388]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[388]));
    defparam int_STM32_TX_Byte_i0_i388.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i388.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i387 (.D(temp_buffer[387]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[387]));
    defparam int_STM32_TX_Byte_i0_i387.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i386 (.D(temp_buffer[386]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[386]));
    defparam int_STM32_TX_Byte_i0_i386.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i385 (.D(temp_buffer[385]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[385]));
    defparam int_STM32_TX_Byte_i0_i385.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i384 (.D(temp_buffer[384]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[384]));
    defparam int_STM32_TX_Byte_i0_i384.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i383 (.D(temp_buffer[383]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[383]));
    defparam int_STM32_TX_Byte_i0_i383.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i383.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i382 (.D(temp_buffer[382]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[382]));
    defparam int_STM32_TX_Byte_i0_i382.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i382.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i381 (.D(temp_buffer[381]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[381]));
    defparam int_STM32_TX_Byte_i0_i381.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i380 (.D(temp_buffer[380]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[380]));
    defparam int_STM32_TX_Byte_i0_i380.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i380.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i379 (.D(temp_buffer[379]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[379]));
    defparam int_STM32_TX_Byte_i0_i379.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i378 (.D(temp_buffer[378]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[378]));
    defparam int_STM32_TX_Byte_i0_i378.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i377 (.D(temp_buffer[377]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[377]));
    defparam int_STM32_TX_Byte_i0_i377.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i376 (.D(temp_buffer[376]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[376]));
    defparam int_STM32_TX_Byte_i0_i376.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i375 (.D(temp_buffer[375]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[375]));
    defparam int_STM32_TX_Byte_i0_i375.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i375.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i374 (.D(temp_buffer[374]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[374]));
    defparam int_STM32_TX_Byte_i0_i374.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i373 (.D(temp_buffer[373]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[373]));
    defparam int_STM32_TX_Byte_i0_i373.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i373.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i372 (.D(temp_buffer[372]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[372]));
    defparam int_STM32_TX_Byte_i0_i372.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i372.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i371 (.D(temp_buffer[371]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[371]));
    defparam int_STM32_TX_Byte_i0_i371.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i370 (.D(temp_buffer[370]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[370]));
    defparam int_STM32_TX_Byte_i0_i370.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i369 (.D(temp_buffer[369]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[369]));
    defparam int_STM32_TX_Byte_i0_i369.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i368 (.D(temp_buffer[368]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[368]));
    defparam int_STM32_TX_Byte_i0_i368.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i367 (.D(temp_buffer[367]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[367]));
    defparam int_STM32_TX_Byte_i0_i367.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i366 (.D(temp_buffer[366]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[366]));
    defparam int_STM32_TX_Byte_i0_i366.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i366.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i365 (.D(temp_buffer[365]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[365]));
    defparam int_STM32_TX_Byte_i0_i365.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i364 (.D(temp_buffer[364]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[364]));
    defparam int_STM32_TX_Byte_i0_i364.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i364.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i363 (.D(temp_buffer[363]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[363]));
    defparam int_STM32_TX_Byte_i0_i363.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i362 (.D(temp_buffer[362]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[362]));
    defparam int_STM32_TX_Byte_i0_i362.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i361 (.D(temp_buffer[361]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[361]));
    defparam int_STM32_TX_Byte_i0_i361.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i360 (.D(temp_buffer[360]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[360]));
    defparam int_STM32_TX_Byte_i0_i360.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i360.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i359 (.D(temp_buffer[359]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[359]));
    defparam int_STM32_TX_Byte_i0_i359.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i358 (.D(temp_buffer[358]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[358]));
    defparam int_STM32_TX_Byte_i0_i358.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i357 (.D(temp_buffer[357]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[357]));
    defparam int_STM32_TX_Byte_i0_i357.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i356 (.D(temp_buffer[356]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[356]));
    defparam int_STM32_TX_Byte_i0_i356.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i355 (.D(temp_buffer[355]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[355]));
    defparam int_STM32_TX_Byte_i0_i355.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i354 (.D(temp_buffer[354]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[354]));
    defparam int_STM32_TX_Byte_i0_i354.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i354.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i353 (.D(temp_buffer[353]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[353]));
    defparam int_STM32_TX_Byte_i0_i353.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i353.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i352 (.D(temp_buffer[352]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[352]));
    defparam int_STM32_TX_Byte_i0_i352.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i351 (.D(temp_buffer[351]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[351]));
    defparam int_STM32_TX_Byte_i0_i351.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i351.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i350 (.D(temp_buffer[350]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[350]));
    defparam int_STM32_TX_Byte_i0_i350.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i349 (.D(temp_buffer[349]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[349]));
    defparam int_STM32_TX_Byte_i0_i349.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i349.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i348 (.D(temp_buffer[348]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[348]));
    defparam int_STM32_TX_Byte_i0_i348.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i347 (.D(temp_buffer[347]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[347]));
    defparam int_STM32_TX_Byte_i0_i347.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i346 (.D(temp_buffer[346]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[346]));
    defparam int_STM32_TX_Byte_i0_i346.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i345 (.D(temp_buffer[345]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[345]));
    defparam int_STM32_TX_Byte_i0_i345.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i345.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i344 (.D(temp_buffer[344]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[344]));
    defparam int_STM32_TX_Byte_i0_i344.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i343 (.D(temp_buffer[343]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[343]));
    defparam int_STM32_TX_Byte_i0_i343.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i343.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i342 (.D(temp_buffer[342]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[342]));
    defparam int_STM32_TX_Byte_i0_i342.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i342.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i341 (.D(temp_buffer[341]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[341]));
    defparam int_STM32_TX_Byte_i0_i341.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i341.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i340 (.D(temp_buffer[340]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[340]));
    defparam int_STM32_TX_Byte_i0_i340.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i340.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i339 (.D(temp_buffer[339]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[339]));
    defparam int_STM32_TX_Byte_i0_i339.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i338 (.D(temp_buffer[338]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[338]));
    defparam int_STM32_TX_Byte_i0_i338.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i338.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i337 (.D(temp_buffer[337]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[337]));
    defparam int_STM32_TX_Byte_i0_i337.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i337.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i336 (.D(temp_buffer[336]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[336]));
    defparam int_STM32_TX_Byte_i0_i336.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i336.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i335 (.D(temp_buffer[335]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[335]));
    defparam int_STM32_TX_Byte_i0_i335.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i335.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i334 (.D(temp_buffer[334]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[334]));
    defparam int_STM32_TX_Byte_i0_i334.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i334.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i333 (.D(temp_buffer[333]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[333]));
    defparam int_STM32_TX_Byte_i0_i333.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i333.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i332 (.D(temp_buffer[332]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[332]));
    defparam int_STM32_TX_Byte_i0_i332.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i332.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i331 (.D(temp_buffer[331]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[331]));
    defparam int_STM32_TX_Byte_i0_i331.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i331.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i330 (.D(temp_buffer[330]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[330]));
    defparam int_STM32_TX_Byte_i0_i330.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i329 (.D(temp_buffer[329]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[329]));
    defparam int_STM32_TX_Byte_i0_i329.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i328 (.D(temp_buffer[328]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[328]));
    defparam int_STM32_TX_Byte_i0_i328.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i327 (.D(temp_buffer[327]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[327]));
    defparam int_STM32_TX_Byte_i0_i327.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i327.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i326 (.D(temp_buffer[326]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[326]));
    defparam int_STM32_TX_Byte_i0_i326.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i325 (.D(temp_buffer[325]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[325]));
    defparam int_STM32_TX_Byte_i0_i325.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i324 (.D(temp_buffer[324]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[324]));
    defparam int_STM32_TX_Byte_i0_i324.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i323 (.D(temp_buffer[323]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[323]));
    defparam int_STM32_TX_Byte_i0_i323.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i322 (.D(temp_buffer[322]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[322]));
    defparam int_STM32_TX_Byte_i0_i322.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i321 (.D(temp_buffer[321]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[321]));
    defparam int_STM32_TX_Byte_i0_i321.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i320 (.D(temp_buffer[320]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[320]));
    defparam int_STM32_TX_Byte_i0_i320.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i320.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i319 (.D(temp_buffer[319]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[319]));
    defparam int_STM32_TX_Byte_i0_i319.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i319.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i318 (.D(temp_buffer[318]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[318]));
    defparam int_STM32_TX_Byte_i0_i318.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i318.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i317 (.D(temp_buffer[317]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[317]));
    defparam int_STM32_TX_Byte_i0_i317.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i316 (.D(temp_buffer[316]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[316]));
    defparam int_STM32_TX_Byte_i0_i316.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i315 (.D(temp_buffer[315]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[315]));
    defparam int_STM32_TX_Byte_i0_i315.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i314 (.D(temp_buffer[314]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[314]));
    defparam int_STM32_TX_Byte_i0_i314.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i314.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i313 (.D(temp_buffer[313]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[313]));
    defparam int_STM32_TX_Byte_i0_i313.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i312 (.D(temp_buffer[312]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[312]));
    defparam int_STM32_TX_Byte_i0_i312.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i311 (.D(temp_buffer[311]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[311]));
    defparam int_STM32_TX_Byte_i0_i311.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i311.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i310 (.D(temp_buffer[310]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[310]));
    defparam int_STM32_TX_Byte_i0_i310.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i309 (.D(temp_buffer[309]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[309]));
    defparam int_STM32_TX_Byte_i0_i309.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i308 (.D(temp_buffer[308]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[308]));
    defparam int_STM32_TX_Byte_i0_i308.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i308.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i307 (.D(temp_buffer[307]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[307]));
    defparam int_STM32_TX_Byte_i0_i307.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i307.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i306 (.D(temp_buffer[306]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[306]));
    defparam int_STM32_TX_Byte_i0_i306.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i306.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i305 (.D(temp_buffer[305]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[305]));
    defparam int_STM32_TX_Byte_i0_i305.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i304 (.D(temp_buffer[304]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[304]));
    defparam int_STM32_TX_Byte_i0_i304.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i303 (.D(temp_buffer[303]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[303]));
    defparam int_STM32_TX_Byte_i0_i303.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i302 (.D(temp_buffer[302]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[302]));
    defparam int_STM32_TX_Byte_i0_i302.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i302.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i301 (.D(temp_buffer[301]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[301]));
    defparam int_STM32_TX_Byte_i0_i301.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i300 (.D(temp_buffer[300]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[300]));
    defparam int_STM32_TX_Byte_i0_i300.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i299 (.D(temp_buffer[299]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[299]));
    defparam int_STM32_TX_Byte_i0_i299.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i299.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i298 (.D(temp_buffer[298]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[298]));
    defparam int_STM32_TX_Byte_i0_i298.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i298.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i297 (.D(temp_buffer[297]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[297]));
    defparam int_STM32_TX_Byte_i0_i297.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i296 (.D(temp_buffer[296]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[296]));
    defparam int_STM32_TX_Byte_i0_i296.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i296.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i295 (.D(temp_buffer[295]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[295]));
    defparam int_STM32_TX_Byte_i0_i295.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i295.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i294 (.D(temp_buffer[294]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[294]));
    defparam int_STM32_TX_Byte_i0_i294.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i293 (.D(temp_buffer[293]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[293]));
    defparam int_STM32_TX_Byte_i0_i293.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i292 (.D(temp_buffer[292]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[292]));
    defparam int_STM32_TX_Byte_i0_i292.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i292.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i291 (.D(temp_buffer[291]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[291]));
    defparam int_STM32_TX_Byte_i0_i291.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i290 (.D(temp_buffer[290]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[290]));
    defparam int_STM32_TX_Byte_i0_i290.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i290.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i289 (.D(temp_buffer[289]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[289]));
    defparam int_STM32_TX_Byte_i0_i289.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i289.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i288 (.D(temp_buffer[288]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[288]));
    defparam int_STM32_TX_Byte_i0_i288.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i287 (.D(temp_buffer[287]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[287]));
    defparam int_STM32_TX_Byte_i0_i287.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i287.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i286 (.D(temp_buffer[286]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[286]));
    defparam int_STM32_TX_Byte_i0_i286.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i286.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i285 (.D(temp_buffer[285]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[285]));
    defparam int_STM32_TX_Byte_i0_i285.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i285.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i284 (.D(temp_buffer[284]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[284]));
    defparam int_STM32_TX_Byte_i0_i284.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i283 (.D(temp_buffer[283]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[283]));
    defparam int_STM32_TX_Byte_i0_i283.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i282 (.D(temp_buffer[282]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[282]));
    defparam int_STM32_TX_Byte_i0_i282.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i281 (.D(temp_buffer[281]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[281]));
    defparam int_STM32_TX_Byte_i0_i281.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i281.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i280 (.D(temp_buffer[280]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[280]));
    defparam int_STM32_TX_Byte_i0_i280.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i279 (.D(temp_buffer[279]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[279]));
    defparam int_STM32_TX_Byte_i0_i279.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i278 (.D(temp_buffer[278]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[278]));
    defparam int_STM32_TX_Byte_i0_i278.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i277 (.D(temp_buffer[277]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[277]));
    defparam int_STM32_TX_Byte_i0_i277.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i276 (.D(temp_buffer[276]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[276]));
    defparam int_STM32_TX_Byte_i0_i276.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i275 (.D(temp_buffer[275]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[275]));
    defparam int_STM32_TX_Byte_i0_i275.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i274 (.D(temp_buffer[274]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[274]));
    defparam int_STM32_TX_Byte_i0_i274.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i274.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i273 (.D(temp_buffer[273]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[273]));
    defparam int_STM32_TX_Byte_i0_i273.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i272 (.D(temp_buffer[272]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[272]));
    defparam int_STM32_TX_Byte_i0_i272.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i271 (.D(temp_buffer[271]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[271]));
    defparam int_STM32_TX_Byte_i0_i271.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i270 (.D(temp_buffer[270]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[270]));
    defparam int_STM32_TX_Byte_i0_i270.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i269 (.D(temp_buffer[269]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[269]));
    defparam int_STM32_TX_Byte_i0_i269.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i268 (.D(temp_buffer[268]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[268]));
    defparam int_STM32_TX_Byte_i0_i268.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i267 (.D(temp_buffer[267]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[267]));
    defparam int_STM32_TX_Byte_i0_i267.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i266 (.D(temp_buffer[266]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[266]));
    defparam int_STM32_TX_Byte_i0_i266.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i265 (.D(temp_buffer[265]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[265]));
    defparam int_STM32_TX_Byte_i0_i265.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i264 (.D(temp_buffer[264]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[264]));
    defparam int_STM32_TX_Byte_i0_i264.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i263 (.D(temp_buffer[263]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[263]));
    defparam int_STM32_TX_Byte_i0_i263.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i262 (.D(temp_buffer[262]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[262]));
    defparam int_STM32_TX_Byte_i0_i262.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i262.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i261 (.D(temp_buffer[261]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[261]));
    defparam int_STM32_TX_Byte_i0_i261.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i261.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i260 (.D(temp_buffer[260]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[260]));
    defparam int_STM32_TX_Byte_i0_i260.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i259 (.D(temp_buffer[259]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[259]));
    defparam int_STM32_TX_Byte_i0_i259.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i258 (.D(temp_buffer[258]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[258]));
    defparam int_STM32_TX_Byte_i0_i258.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i258.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i257 (.D(temp_buffer[257]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[257]));
    defparam int_STM32_TX_Byte_i0_i257.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i257.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i256 (.D(temp_buffer[256]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[256]));
    defparam int_STM32_TX_Byte_i0_i256.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i255 (.D(temp_buffer[255]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[255]));
    defparam int_STM32_TX_Byte_i0_i255.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i255.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i254 (.D(temp_buffer[254]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[254]));
    defparam int_STM32_TX_Byte_i0_i254.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i254.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i253 (.D(temp_buffer[253]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[253]));
    defparam int_STM32_TX_Byte_i0_i253.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i253.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i252 (.D(temp_buffer[252]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[252]));
    defparam int_STM32_TX_Byte_i0_i252.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i252.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i251 (.D(temp_buffer[251]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[251]));
    defparam int_STM32_TX_Byte_i0_i251.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i251.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i250 (.D(temp_buffer[250]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[250]));
    defparam int_STM32_TX_Byte_i0_i250.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i250.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i249 (.D(temp_buffer[249]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[249]));
    defparam int_STM32_TX_Byte_i0_i249.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i248 (.D(temp_buffer[248]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[248]));
    defparam int_STM32_TX_Byte_i0_i248.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i248.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i247 (.D(temp_buffer[247]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[247]));
    defparam int_STM32_TX_Byte_i0_i247.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i247.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i246 (.D(temp_buffer[246]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[246]));
    defparam int_STM32_TX_Byte_i0_i246.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i246.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i245 (.D(temp_buffer[245]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[245]));
    defparam int_STM32_TX_Byte_i0_i245.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i245.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i244 (.D(temp_buffer[244]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[244]));
    defparam int_STM32_TX_Byte_i0_i244.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i244.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i243 (.D(temp_buffer[243]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[243]));
    defparam int_STM32_TX_Byte_i0_i243.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i242 (.D(temp_buffer[242]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[242]));
    defparam int_STM32_TX_Byte_i0_i242.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i241 (.D(temp_buffer[241]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[241]));
    defparam int_STM32_TX_Byte_i0_i241.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i240 (.D(temp_buffer[240]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[240]));
    defparam int_STM32_TX_Byte_i0_i240.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i239 (.D(temp_buffer[239]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[239]));
    defparam int_STM32_TX_Byte_i0_i239.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i239.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i238 (.D(temp_buffer[238]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[238]));
    defparam int_STM32_TX_Byte_i0_i238.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i237 (.D(temp_buffer[237]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[237]));
    defparam int_STM32_TX_Byte_i0_i237.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i236 (.D(temp_buffer[236]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[236]));
    defparam int_STM32_TX_Byte_i0_i236.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i235 (.D(temp_buffer[235]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[235]));
    defparam int_STM32_TX_Byte_i0_i235.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i234 (.D(temp_buffer[234]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[234]));
    defparam int_STM32_TX_Byte_i0_i234.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i233 (.D(temp_buffer[233]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[233]));
    defparam int_STM32_TX_Byte_i0_i233.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i232 (.D(temp_buffer[232]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[232]));
    defparam int_STM32_TX_Byte_i0_i232.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i231 (.D(temp_buffer[231]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[231]));
    defparam int_STM32_TX_Byte_i0_i231.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i230 (.D(temp_buffer[230]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[230]));
    defparam int_STM32_TX_Byte_i0_i230.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i229 (.D(temp_buffer[229]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[229]));
    defparam int_STM32_TX_Byte_i0_i229.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i228 (.D(temp_buffer[228]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[228]));
    defparam int_STM32_TX_Byte_i0_i228.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i227 (.D(temp_buffer[227]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[227]));
    defparam int_STM32_TX_Byte_i0_i227.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i226 (.D(temp_buffer[226]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[226]));
    defparam int_STM32_TX_Byte_i0_i226.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i226.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i225 (.D(temp_buffer[225]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[225]));
    defparam int_STM32_TX_Byte_i0_i225.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i224 (.D(temp_buffer[224]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[224]));
    defparam int_STM32_TX_Byte_i0_i224.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i223 (.D(temp_buffer[223]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[223]));
    defparam int_STM32_TX_Byte_i0_i223.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i223.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i222 (.D(temp_buffer[222]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[222]));
    defparam int_STM32_TX_Byte_i0_i222.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i221 (.D(temp_buffer[221]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[221]));
    defparam int_STM32_TX_Byte_i0_i221.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i220 (.D(temp_buffer[220]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[220]));
    defparam int_STM32_TX_Byte_i0_i220.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i220.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i219 (.D(temp_buffer[219]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[219]));
    defparam int_STM32_TX_Byte_i0_i219.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i218 (.D(temp_buffer[218]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[218]));
    defparam int_STM32_TX_Byte_i0_i218.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i217 (.D(temp_buffer[217]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[217]));
    defparam int_STM32_TX_Byte_i0_i217.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i216 (.D(temp_buffer[216]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[216]));
    defparam int_STM32_TX_Byte_i0_i216.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i215 (.D(temp_buffer[215]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[215]));
    defparam int_STM32_TX_Byte_i0_i215.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i214 (.D(temp_buffer[214]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[214]));
    defparam int_STM32_TX_Byte_i0_i214.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i213 (.D(temp_buffer[213]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[213]));
    defparam int_STM32_TX_Byte_i0_i213.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i213.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i212 (.D(temp_buffer[212]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[212]));
    defparam int_STM32_TX_Byte_i0_i212.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i211 (.D(temp_buffer[211]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[211]));
    defparam int_STM32_TX_Byte_i0_i211.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i210 (.D(temp_buffer[210]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[210]));
    defparam int_STM32_TX_Byte_i0_i210.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i210.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i209 (.D(temp_buffer[209]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[209]));
    defparam int_STM32_TX_Byte_i0_i209.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i209.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i208 (.D(temp_buffer[208]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[208]));
    defparam int_STM32_TX_Byte_i0_i208.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i208.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i207 (.D(temp_buffer[207]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[207]));
    defparam int_STM32_TX_Byte_i0_i207.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i207.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i206 (.D(temp_buffer[206]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[206]));
    defparam int_STM32_TX_Byte_i0_i206.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i206.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i205 (.D(temp_buffer[205]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[205]));
    defparam int_STM32_TX_Byte_i0_i205.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i205.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i204 (.D(temp_buffer[204]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[204]));
    defparam int_STM32_TX_Byte_i0_i204.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i204.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i203 (.D(temp_buffer[203]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[203]));
    defparam int_STM32_TX_Byte_i0_i203.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i203.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i202 (.D(temp_buffer[202]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[202]));
    defparam int_STM32_TX_Byte_i0_i202.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i202.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i201 (.D(temp_buffer[201]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[201]));
    defparam int_STM32_TX_Byte_i0_i201.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i201.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i200 (.D(temp_buffer[200]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[200]));
    defparam int_STM32_TX_Byte_i0_i200.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i200.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i199 (.D(temp_buffer[199]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[199]));
    defparam int_STM32_TX_Byte_i0_i199.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i198 (.D(temp_buffer[198]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[198]));
    defparam int_STM32_TX_Byte_i0_i198.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i197 (.D(temp_buffer[197]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[197]));
    defparam int_STM32_TX_Byte_i0_i197.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i196 (.D(temp_buffer[196]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[196]));
    defparam int_STM32_TX_Byte_i0_i196.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i196.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i195 (.D(temp_buffer[195]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[195]));
    defparam int_STM32_TX_Byte_i0_i195.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i195.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i194 (.D(temp_buffer[194]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[194]));
    defparam int_STM32_TX_Byte_i0_i194.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i194.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i193 (.D(temp_buffer[193]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[193]));
    defparam int_STM32_TX_Byte_i0_i193.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i193.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i192 (.D(temp_buffer[192]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[192]));
    defparam int_STM32_TX_Byte_i0_i192.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i191 (.D(temp_buffer[191]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[191]));
    defparam int_STM32_TX_Byte_i0_i191.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i191.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i190 (.D(temp_buffer[190]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[190]));
    defparam int_STM32_TX_Byte_i0_i190.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i190.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i189 (.D(temp_buffer[189]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[189]));
    defparam int_STM32_TX_Byte_i0_i189.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i189.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i188 (.D(temp_buffer[188]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[188]));
    defparam int_STM32_TX_Byte_i0_i188.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i188.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i187 (.D(temp_buffer[187]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[187]));
    defparam int_STM32_TX_Byte_i0_i187.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i187.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i186 (.D(temp_buffer[186]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[186]));
    defparam int_STM32_TX_Byte_i0_i186.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i186.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i185 (.D(temp_buffer[185]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[185]));
    defparam int_STM32_TX_Byte_i0_i185.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i185.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i184 (.D(temp_buffer[184]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[184]));
    defparam int_STM32_TX_Byte_i0_i184.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i183 (.D(temp_buffer[183]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[183]));
    defparam int_STM32_TX_Byte_i0_i183.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i183.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i182 (.D(temp_buffer[182]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[182]));
    defparam int_STM32_TX_Byte_i0_i182.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i181 (.D(temp_buffer[181]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[181]));
    defparam int_STM32_TX_Byte_i0_i181.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i181.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i180 (.D(temp_buffer[180]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[180]));
    defparam int_STM32_TX_Byte_i0_i180.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i180.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i179 (.D(temp_buffer[179]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[179]));
    defparam int_STM32_TX_Byte_i0_i179.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i178 (.D(temp_buffer[178]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[178]));
    defparam int_STM32_TX_Byte_i0_i178.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i178.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i177 (.D(temp_buffer[177]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[177]));
    defparam int_STM32_TX_Byte_i0_i177.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i177.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i176 (.D(temp_buffer[176]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[176]));
    defparam int_STM32_TX_Byte_i0_i176.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i175 (.D(temp_buffer[175]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[175]));
    defparam int_STM32_TX_Byte_i0_i175.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i174 (.D(temp_buffer[174]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[174]));
    defparam int_STM32_TX_Byte_i0_i174.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i173 (.D(temp_buffer[173]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[173]));
    defparam int_STM32_TX_Byte_i0_i173.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i172 (.D(temp_buffer[172]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[172]));
    defparam int_STM32_TX_Byte_i0_i172.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i171 (.D(temp_buffer[171]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[171]));
    defparam int_STM32_TX_Byte_i0_i171.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i170 (.D(temp_buffer[170]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[170]));
    defparam int_STM32_TX_Byte_i0_i170.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i170.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i169 (.D(temp_buffer[169]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[169]));
    defparam int_STM32_TX_Byte_i0_i169.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i168 (.D(temp_buffer[168]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[168]));
    defparam int_STM32_TX_Byte_i0_i168.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i168.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i167 (.D(temp_buffer[167]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[167]));
    defparam int_STM32_TX_Byte_i0_i167.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i167.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i166 (.D(temp_buffer[166]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[166]));
    defparam int_STM32_TX_Byte_i0_i166.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i166.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i165 (.D(temp_buffer[165]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[165]));
    defparam int_STM32_TX_Byte_i0_i165.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i165.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i164 (.D(temp_buffer[164]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[164]));
    defparam int_STM32_TX_Byte_i0_i164.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i163 (.D(temp_buffer[163]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[163]));
    defparam int_STM32_TX_Byte_i0_i163.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i163.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i162 (.D(temp_buffer[162]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[162]));
    defparam int_STM32_TX_Byte_i0_i162.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i161 (.D(temp_buffer[161]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[161]));
    defparam int_STM32_TX_Byte_i0_i161.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i161.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i160 (.D(temp_buffer[160]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[160]));
    defparam int_STM32_TX_Byte_i0_i160.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i159 (.D(temp_buffer[159]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[159]));
    defparam int_STM32_TX_Byte_i0_i159.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i158 (.D(temp_buffer[158]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[158]));
    defparam int_STM32_TX_Byte_i0_i158.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_DV_c (.D(n9526), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_DV));
    defparam int_STM32_TX_DV_c.REGSET = "RESET";
    defparam int_STM32_TX_DV_c.SRMODE = "ASYNC";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_969_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[19]), .D0(n14779), .CI0(n14779), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[20]), .D1(n21320), 
            .CI1(n21320), .CO0(n21320), .CO1(n14781), .S0(n133_adj_2231[19]), 
            .S1(n133_adj_2231[20]));
    defparam rhd_index_969_add_4_21.INIT0 = "0xc33c";
    defparam rhd_index_969_add_4_21.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ init_FIFO_Read_c (.D(n9525), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(init_FIFO_Read));
    defparam init_FIFO_Read_c.REGSET = "RESET";
    defparam init_FIFO_Read_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i39 (.D(temp_buffer[39]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[39]));
    defparam int_STM32_TX_Byte_i0_i39.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i112 (.D(temp_buffer[112]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[112]));
    defparam int_STM32_TX_Byte_i0_i112.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i38 (.D(temp_buffer[38]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[38]));
    defparam int_STM32_TX_Byte_i0_i38.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i38.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))", lineinfo="@4(628[9],628[57])" *) LUT4 LessThan_14_i4_4_lut (.A(int_FIFO_COUNT[0]), 
            .B(int_FIFO_COUNT[1]), .C(NUM_DATA[1]), .D(NUM_DATA[0]), .Z(n4_adj_2088));
    defparam LessThan_14_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(628[9],628[57])" *) LUT4 LessThan_14_i6_3_lut (.A(n4_adj_2088), 
            .B(int_FIFO_COUNT[2]), .C(NUM_DATA[2]), .Z(n6_adj_2089));
    defparam LessThan_14_i6_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i111 (.D(temp_buffer[111]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[111]));
    defparam int_STM32_TX_Byte_i0_i111.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i111.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i37 (.D(temp_buffer[37]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[37]));
    defparam int_STM32_TX_Byte_i0_i37.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i110 (.D(temp_buffer[110]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[110]));
    defparam int_STM32_TX_Byte_i0_i110.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i36 (.D(temp_buffer[36]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[36]));
    defparam int_STM32_TX_Byte_i0_i36.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i109 (.D(temp_buffer[109]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[109]));
    defparam int_STM32_TX_Byte_i0_i109.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i35 (.D(temp_buffer[35]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[35]));
    defparam int_STM32_TX_Byte_i0_i35.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i108 (.D(temp_buffer[108]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[108]));
    defparam int_STM32_TX_Byte_i0_i108.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i108.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i34 (.D(temp_buffer[34]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[34]));
    defparam int_STM32_TX_Byte_i0_i34.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i107 (.D(temp_buffer[107]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[107]));
    defparam int_STM32_TX_Byte_i0_i107.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i33 (.D(temp_buffer[33]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[33]));
    defparam int_STM32_TX_Byte_i0_i33.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i106 (.D(temp_buffer[106]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[106]));
    defparam int_STM32_TX_Byte_i0_i106.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i106.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i32 (.D(temp_buffer[32]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[32]));
    defparam int_STM32_TX_Byte_i0_i32.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i32.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(628[9],628[57])" *) LUT4 LessThan_14_i8_3_lut (.A(n6_adj_2089), 
            .B(int_FIFO_COUNT[3]), .C(NUM_DATA[3]), .Z(n8_adj_2090));
    defparam LessThan_14_i8_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i105 (.D(temp_buffer[105]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[105]));
    defparam int_STM32_TX_Byte_i0_i105.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i105.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i31 (.D(temp_buffer[31]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[31]));
    defparam int_STM32_TX_Byte_i0_i31.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i104 (.D(temp_buffer[104]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[104]));
    defparam int_STM32_TX_Byte_i0_i104.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i104.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i30 (.D(temp_buffer[30]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[30]));
    defparam int_STM32_TX_Byte_i0_i30.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i103 (.D(temp_buffer[103]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[103]));
    defparam int_STM32_TX_Byte_i0_i103.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i103.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i29 (.D(temp_buffer[29]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[29]));
    defparam int_STM32_TX_Byte_i0_i29.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i102 (.D(temp_buffer[102]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[102]));
    defparam int_STM32_TX_Byte_i0_i102.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i28 (.D(temp_buffer[28]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[28]));
    defparam int_STM32_TX_Byte_i0_i28.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i101 (.D(temp_buffer[101]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[101]));
    defparam int_STM32_TX_Byte_i0_i101.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i101.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i27 (.D(temp_buffer[27]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[27]));
    defparam int_STM32_TX_Byte_i0_i27.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i100 (.D(temp_buffer[100]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[100]));
    defparam int_STM32_TX_Byte_i0_i100.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i100.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i26 (.D(temp_buffer[26]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[26]));
    defparam int_STM32_TX_Byte_i0_i26.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i99 (.D(temp_buffer[99]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[99]));
    defparam int_STM32_TX_Byte_i0_i99.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i25 (.D(temp_buffer[25]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[25]));
    defparam int_STM32_TX_Byte_i0_i25.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i98 (.D(temp_buffer[98]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[98]));
    defparam int_STM32_TX_Byte_i0_i98.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i24 (.D(temp_buffer[24]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[24]));
    defparam int_STM32_TX_Byte_i0_i24.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i24.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B (C)+!B !(C))))" *) LUT4 i1_3_lut_adj_53 (.A(int_RHD_TX_Ready), 
            .B(\rhd_state[0] ), .C(\rhd_state[1] ), .Z(n16123));
    defparam i1_3_lut_adj_53.INIT = "0x1414";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i97 (.D(temp_buffer[97]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[97]));
    defparam int_STM32_TX_Byte_i0_i97.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i97.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i23 (.D(temp_buffer[23]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[23]));
    defparam int_STM32_TX_Byte_i0_i23.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i96 (.D(temp_buffer[96]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[96]));
    defparam int_STM32_TX_Byte_i0_i96.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i96.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i22 (.D(temp_buffer[22]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[22]));
    defparam int_STM32_TX_Byte_i0_i22.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i95 (.D(temp_buffer[95]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[95]));
    defparam int_STM32_TX_Byte_i0_i95.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i21 (.D(temp_buffer[21]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[21]));
    defparam int_STM32_TX_Byte_i0_i21.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i94 (.D(temp_buffer[94]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[94]));
    defparam int_STM32_TX_Byte_i0_i94.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i20 (.D(temp_buffer[20]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[20]));
    defparam int_STM32_TX_Byte_i0_i20.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i93 (.D(temp_buffer[93]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[93]));
    defparam int_STM32_TX_Byte_i0_i93.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i93.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i19 (.D(temp_buffer[19]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[19]));
    defparam int_STM32_TX_Byte_i0_i19.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i92 (.D(temp_buffer[92]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[92]));
    defparam int_STM32_TX_Byte_i0_i92.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i92.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(628[9],628[57])" *) LUT4 LessThan_14_i10_3_lut (.A(n8_adj_2090), 
            .B(int_FIFO_COUNT[4]), .C(NUM_DATA[4]), .Z(n10));
    defparam LessThan_14_i10_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i18 (.D(temp_buffer[18]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[18]));
    defparam int_STM32_TX_Byte_i0_i18.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i91 (.D(temp_buffer[91]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[91]));
    defparam int_STM32_TX_Byte_i0_i91.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i17 (.D(temp_buffer[17]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[17]));
    defparam int_STM32_TX_Byte_i0_i17.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i90 (.D(temp_buffer[90]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[90]));
    defparam int_STM32_TX_Byte_i0_i90.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i16 (.D(temp_buffer[16]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[16]));
    defparam int_STM32_TX_Byte_i0_i16.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i89 (.D(temp_buffer[89]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[89]));
    defparam int_STM32_TX_Byte_i0_i89.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i89.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i15 (.D(temp_buffer[15]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[15]));
    defparam int_STM32_TX_Byte_i0_i15.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i88 (.D(temp_buffer[88]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[88]));
    defparam int_STM32_TX_Byte_i0_i88.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i88.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i14 (.D(temp_buffer[14]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[14]));
    defparam int_STM32_TX_Byte_i0_i14.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i87 (.D(temp_buffer[87]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[87]));
    defparam int_STM32_TX_Byte_i0_i87.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i13 (.D(temp_buffer[13]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[13]));
    defparam int_STM32_TX_Byte_i0_i13.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i86 (.D(temp_buffer[86]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[86]));
    defparam int_STM32_TX_Byte_i0_i86.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i12 (.D(temp_buffer[12]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[12]));
    defparam int_STM32_TX_Byte_i0_i12.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i85 (.D(temp_buffer[85]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[85]));
    defparam int_STM32_TX_Byte_i0_i85.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i11 (.D(temp_buffer[11]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[11]));
    defparam int_STM32_TX_Byte_i0_i11.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i84 (.D(temp_buffer[84]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[84]));
    defparam int_STM32_TX_Byte_i0_i84.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i84.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i10 (.D(temp_buffer[10]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[10]));
    defparam int_STM32_TX_Byte_i0_i10.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i10.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ stm32_state_i0_i3 (.D(n8578), 
            .SP(n8727), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_state[3]));
    defparam stm32_state_i0_i3.REGSET = "RESET";
    defparam stm32_state_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i83 (.D(temp_buffer[83]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[83]));
    defparam int_STM32_TX_Byte_i0_i83.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i83.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(628[9],628[57])" *) LUT4 LessThan_14_i12_3_lut (.A(n10), 
            .B(int_FIFO_COUNT[5]), .C(NUM_DATA[5]), .Z(n12_adj_2091));
    defparam LessThan_14_i12_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i9 (.D(temp_buffer[9]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[9]));
    defparam int_STM32_TX_Byte_i0_i9.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i82 (.D(temp_buffer[82]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[82]));
    defparam int_STM32_TX_Byte_i0_i82.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i8 (.D(temp_buffer[8]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[8]));
    defparam int_STM32_TX_Byte_i0_i8.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i81 (.D(temp_buffer[81]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[81]));
    defparam int_STM32_TX_Byte_i0_i81.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i81.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i7 (.D(temp_buffer[7]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[7]));
    defparam int_STM32_TX_Byte_i0_i7.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i80 (.D(temp_buffer[80]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[80]));
    defparam int_STM32_TX_Byte_i0_i80.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i80.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i6 (.D(temp_buffer[6]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[6]));
    defparam int_STM32_TX_Byte_i0_i6.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i6.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ stm32_state_i0_i2 (.D(n11303), 
            .SP(n8727), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\stm32_state[2] ));
    defparam stm32_state_i0_i2.REGSET = "RESET";
    defparam stm32_state_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i79 (.D(temp_buffer[79]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[79]));
    defparam int_STM32_TX_Byte_i0_i79.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i79.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i5 (.D(temp_buffer[5]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[5]));
    defparam int_STM32_TX_Byte_i0_i5.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i78 (.D(temp_buffer[78]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[78]));
    defparam int_STM32_TX_Byte_i0_i78.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i78.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i4 (.D(temp_buffer[4]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[4]));
    defparam int_STM32_TX_Byte_i0_i4.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i77 (.D(temp_buffer[77]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[77]));
    defparam int_STM32_TX_Byte_i0_i77.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i77.SRMODE = "ASYNC";
    (* lut_function="(A (B (C (D))+!B (C))+!A (C))" *) LUT4 i1_3_lut_4_lut (.A(rhd_index[3]), 
            .B(rhd_index[2]), .C(rhd_index[1]), .D(rhd_index[0]), .Z(n11297));
    defparam i1_3_lut_4_lut.INIT = "0xf070";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i3 (.D(temp_buffer[3]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[3]));
    defparam int_STM32_TX_Byte_i0_i3.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i76 (.D(temp_buffer[76]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[76]));
    defparam int_STM32_TX_Byte_i0_i76.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i76.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i2 (.D(temp_buffer[2]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[2]));
    defparam int_STM32_TX_Byte_i0_i2.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ stm32_state_i0_i1 (.D(n8469), 
            .SP(n8727), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\stm32_state[1] ));
    defparam stm32_state_i0_i1.REGSET = "RESET";
    defparam stm32_state_i0_i1.SRMODE = "ASYNC";
    (* lut_function="(A (B)+!A !((C (D))+!B))", lineinfo="@4(188[9],188[18])" *) LUT4 i1_4_lut_adj_54 (.A(rhd_index[0]), 
            .B(rhd_index[2]), .C(rhd_index[3]), .D(rhd_index[1]), .Z(n11300));
    defparam i1_4_lut_adj_54.INIT = "0x8ccc";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i75 (.D(temp_buffer[75]), 
            .SP(n5421), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[75]));
    defparam int_STM32_TX_Byte_i0_i75.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1 (.D(temp_buffer[1]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[1]));
    defparam int_STM32_TX_Byte_i0_i1.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i74 (.D(temp_buffer[74]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[74]));
    defparam int_STM32_TX_Byte_i0_i74.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i40 (.D(temp_buffer[40]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[40]));
    defparam int_STM32_TX_Byte_i0_i40.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(698[3],807[10])" *) FD1P3XZ int_RHD_TX_Byte__i2 (.D(n11297), 
            .SP(n5429), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_RHD_TX_Byte[9]));
    defparam int_RHD_TX_Byte__i2.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i2.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5590_2_lut (.A(NUM_DATA[1]), 
            .B(o_reset_c), .Z(NUM_DATA[1]));
    defparam i5590_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(628[9],628[57])" *) LUT4 LessThan_14_i14_3_lut (.A(n12_adj_2091), 
            .B(int_FIFO_COUNT[6]), .C(NUM_DATA[6]), .Z(n14));
    defparam LessThan_14_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5589_2_lut (.A(NUM_DATA[2]), 
            .B(o_reset_c), .Z(NUM_DATA[2]));
    defparam i5589_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)))" *) LUT4 i1_2_lut_3_lut_adj_55 (.A(rhd_index[3]), 
            .B(rhd_index[2]), .C(rhd_index[1]), .Z(n181_adj_2069));
    defparam i1_2_lut_3_lut_adj_55.INIT = "0x8080";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(628[9],628[57])" *) LUT4 LessThan_14_i16_3_lut (.A(n14), 
            .B(int_FIFO_COUNT[7]), .C(NUM_DATA[7]), .Z(n16));
    defparam LessThan_14_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10275_4_lut (.A(NUM_DATA[21]), 
            .B(NUM_DATA[24]), .C(NUM_DATA[23]), .D(NUM_DATA[27]), .Z(n16828));
    defparam i10275_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10285_4_lut (.A(NUM_DATA[15]), 
            .B(NUM_DATA[25]), .C(NUM_DATA[16]), .D(NUM_DATA[29]), .Z(n16838));
    defparam i10285_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5588_2_lut (.A(NUM_DATA[3]), 
            .B(o_reset_c), .Z(NUM_DATA[3]));
    defparam i5588_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10277_4_lut (.A(NUM_DATA[8]), 
            .B(NUM_DATA[12]), .C(NUM_DATA[11]), .D(NUM_DATA[14]), .Z(n16830));
    defparam i10277_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5587_2_lut (.A(NUM_DATA[4]), 
            .B(o_reset_c), .Z(NUM_DATA[4]));
    defparam i5587_2_lut.INIT = "0x2222";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i13_4_lut_adj_56 (.A(n16), 
            .B(NUM_DATA[9]), .C(NUM_DATA[17]), .D(NUM_DATA[13]), .Z(n37));
    defparam i13_4_lut_adj_56.INIT = "0x0002";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10304_4_lut (.A(NUM_DATA[20]), 
            .B(NUM_DATA[26]), .C(NUM_DATA[22]), .D(NUM_DATA[18]), .Z(n16858));
    defparam i10304_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))", lineinfo="@4(585[3],692[11])" *) LUT4 i5586_2_lut (.A(NUM_DATA[5]), 
            .B(o_reset_c), .Z(NUM_DATA[5]));
    defparam i5586_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i22_4_lut_adj_57 (.A(n37), 
            .B(n16830), .C(n16838), .D(n16828), .Z(n46));
    defparam i22_4_lut_adj_57.INIT = "0x0002";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10302_4_lut (.A(NUM_DATA[28]), 
            .B(NUM_DATA[10]), .C(NUM_DATA[30]), .D(NUM_DATA[19]), .Z(n16856));
    defparam i10302_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B)+!A (B+!((D)+!C)))" *) LUT4 i2062_4_lut (.A(n16856), 
            .B(NUM_DATA[31]), .C(n46), .D(n16858), .Z(n1218));
    defparam i2062_4_lut.INIT = "0xccdc";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(620[9],620[63])" *) LUT4 LessThan_11_i6_3_lut (.A(n4_adj_2065), 
            .B(int_FIFO_COUNT[2]), .C(n162[1]), .Z(n6_adj_2092));
    defparam LessThan_11_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(620[9],620[63])" *) LUT4 LessThan_11_i8_3_lut (.A(n6_adj_2092), 
            .B(int_FIFO_COUNT[3]), .C(n162[2]), .Z(n8_adj_2093));
    defparam LessThan_11_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(620[9],620[63])" *) LUT4 LessThan_11_i10_3_lut (.A(n8_adj_2093), 
            .B(int_FIFO_COUNT[4]), .C(n162[3]), .Z(n10_adj_2095));
    defparam LessThan_11_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5585_2_lut (.A(NUM_DATA[6]), 
            .B(o_reset_c), .Z(NUM_DATA[6]));
    defparam i5585_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(620[9],620[63])" *) LUT4 LessThan_11_i12_3_lut (.A(n10_adj_2095), 
            .B(int_FIFO_COUNT[5]), .C(n162[4]), .Z(n12_adj_2097));
    defparam LessThan_11_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(620[9],620[63])" *) LUT4 LessThan_11_i14_3_lut (.A(n12_adj_2097), 
            .B(int_FIFO_COUNT[6]), .C(n162[5]), .Z(n14_adj_2098));
    defparam LessThan_11_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(620[9],620[63])" *) LUT4 LessThan_11_i16_3_lut (.A(n14_adj_2098), 
            .B(int_FIFO_COUNT[7]), .C(n162[6]), .Z(n16_adj_2099));
    defparam LessThan_11_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5584_2_lut (.A(NUM_DATA[7]), 
            .B(o_reset_c), .Z(NUM_DATA[7]));
    defparam i5584_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10250_4_lut (.A(n43_adj_2100), 
            .B(n49), .C(n47_adj_2101), .D(n55), .Z(n16802));
    defparam i10250_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10254_4_lut (.A(n31), .B(n51), 
            .C(n33), .D(n59), .Z(n16806));
    defparam i10254_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5583_2_lut (.A(NUM_DATA[8]), 
            .B(o_reset_c), .Z(NUM_DATA[8]));
    defparam i5583_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10252_4_lut (.A(n17), .B(n25), 
            .C(n23), .D(n29), .Z(n16804));
    defparam i10252_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5582_2_lut (.A(NUM_DATA[9]), 
            .B(o_reset_c), .Z(NUM_DATA[9]));
    defparam i5582_2_lut.INIT = "0x2222";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i13_4_lut_adj_58 (.A(n16_adj_2099), 
            .B(n19), .C(n35), .D(n27_adj_2072), .Z(n37_adj_2102));
    defparam i13_4_lut_adj_58.INIT = "0x0002";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10316_4_lut (.A(n41_adj_2103), 
            .B(n53), .C(n45), .D(n37_adj_2104), .Z(n16870));
    defparam i10316_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i22_4_lut_adj_59 (.A(n37_adj_2102), 
            .B(n16804), .C(n16806), .D(n16802), .Z(n46_adj_2105));
    defparam i22_4_lut_adj_59.INIT = "0x0002";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10314_4_lut (.A(n57), .B(n21), 
            .C(n61), .D(n39_adj_2106), .Z(n16868));
    defparam i10314_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B)+!A (B+!((D)+!C)))" *) LUT4 i2063_4_lut (.A(n16868), 
            .B(n162[30]), .C(n46_adj_2105), .D(n16870), .Z(n1215));
    defparam i2063_4_lut.INIT = "0xccdc";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(619[5],634[12])" *) LUT4 mux_17_i1_3_lut (.A(n1215), 
            .B(n1218), .C(first_packet), .Z(n1223[0]));
    defparam mux_17_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5581_2_lut (.A(NUM_DATA[10]), 
            .B(o_reset_c), .Z(NUM_DATA[10]));
    defparam i5581_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5580_2_lut (.A(NUM_DATA[11]), 
            .B(o_reset_c), .Z(NUM_DATA[11]));
    defparam i5580_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5579_2_lut (.A(NUM_DATA[12]), 
            .B(o_reset_c), .Z(NUM_DATA[12]));
    defparam i5579_2_lut.INIT = "0x2222";
    (* lut_function="(A+!(B))", lineinfo="@4(638[9],638[10])" *) LUT4 i1_2_lut_adj_60 (.A(stm32_state[3]), 
            .B(\stm32_state[1] ), .Z(n8573));
    defparam i1_2_lut_adj_60.INIT = "0xbbbb";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5578_2_lut (.A(NUM_DATA[13]), 
            .B(o_reset_c), .Z(NUM_DATA[13]));
    defparam i5578_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5577_2_lut (.A(NUM_DATA[14]), 
            .B(o_reset_c), .Z(NUM_DATA[14]));
    defparam i5577_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5576_2_lut (.A(NUM_DATA[15]), 
            .B(o_reset_c), .Z(NUM_DATA[15]));
    defparam i5576_2_lut.INIT = "0x2222";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_969_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[17]), .D0(n14777), .CI0(n14777), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[18]), .D1(n21317), 
            .CI1(n21317), .CO0(n21317), .CO1(n14779), .S0(n133_adj_2231[17]), 
            .S1(n133_adj_2231[18]));
    defparam rhd_index_969_add_4_19.INIT0 = "0xc33c";
    defparam rhd_index_969_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_969_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[15]), .D0(n14775), .CI0(n14775), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[16]), .D1(n21314), 
            .CI1(n21314), .CO0(n21314), .CO1(n14777), .S0(n133_adj_2231[15]), 
            .S1(n133_adj_2231[16]));
    defparam rhd_index_969_add_4_17.INIT0 = "0xc33c";
    defparam rhd_index_969_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_969_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[13]), .D0(n14773), .CI0(n14773), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[14]), .D1(n21311), 
            .CI1(n21311), .CO0(n21311), .CO1(n14775), .S0(n133_adj_2231[13]), 
            .S1(n133_adj_2231[14]));
    defparam rhd_index_969_add_4_15.INIT0 = "0xc33c";
    defparam rhd_index_969_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_969_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[11]), .D0(n14771), .CI0(n14771), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[12]), .D1(n21308), 
            .CI1(n21308), .CO0(n21308), .CO1(n14773), .S0(n133_adj_2231[11]), 
            .S1(n133_adj_2231[12]));
    defparam rhd_index_969_add_4_13.INIT0 = "0xc33c";
    defparam rhd_index_969_add_4_13.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5575_2_lut (.A(NUM_DATA[16]), 
            .B(maxfan_replicated_net_952), .Z(NUM_DATA[16]));
    defparam i5575_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5574_2_lut (.A(NUM_DATA[17]), 
            .B(maxfan_replicated_net_952), .Z(NUM_DATA[17]));
    defparam i5574_2_lut.INIT = "0x2222";
    (* lut_function="(A+!(B))", lineinfo="@4(675[9],675[10])" *) LUT4 i1_2_lut_adj_61 (.A(\stm32_state[2] ), 
            .B(\stm32_state[0] ), .Z(n8523));
    defparam i1_2_lut_adj_61.INIT = "0xbbbb";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_969_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[9]), .D0(n14769), .CI0(n14769), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[10]), .D1(n21305), 
            .CI1(n21305), .CO0(n21305), .CO1(n14771), .S0(n133_adj_2231[9]), 
            .S1(n133_adj_2231[10]));
    defparam rhd_index_969_add_4_11.INIT0 = "0xc33c";
    defparam rhd_index_969_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_969_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[7]), .D0(n14767), .CI0(n14767), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[8]), .D1(n21302), 
            .CI1(n21302), .CO0(n21302), .CO1(n14769), .S0(n133_adj_2231[7]), 
            .S1(n133_adj_2231[8]));
    defparam rhd_index_969_add_4_9.INIT0 = "0xc33c";
    defparam rhd_index_969_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_969_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[5]), .D0(n14765), .CI0(n14765), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[6]), .D1(n21299), 
            .CI1(n21299), .CO0(n21299), .CO1(n14767), .S0(n133_adj_2231[5]), 
            .S1(n133_adj_2231[6]));
    defparam rhd_index_969_add_4_7.INIT0 = "0xc33c";
    defparam rhd_index_969_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_969_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[3]), .D0(n14763), .CI0(n14763), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[4]), .D1(n21296), 
            .CI1(n21296), .CO0(n21296), .CO1(n14765), .S0(n133_adj_2231[3]), 
            .S1(n133_adj_2231[4]));
    defparam rhd_index_969_add_4_5.INIT0 = "0xc33c";
    defparam rhd_index_969_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5573_2_lut (.A(NUM_DATA[18]), 
            .B(maxfan_replicated_net_952), .Z(NUM_DATA[18]));
    defparam i5573_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5572_2_lut (.A(NUM_DATA[19]), 
            .B(maxfan_replicated_net_952), .Z(NUM_DATA[19]));
    defparam i5572_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B+(D))+!A (B+((D)+!C))))" *) LUT4 i2_4_lut_adj_62 (.A(n1626[0]), 
            .B(int_STM32_TX_DV), .C(n8505), .D(n8571), .Z(n10_adj_2122));
    defparam i2_4_lut_adj_62.INIT = "0x0032";
    (* lut_function="(A (B+(C (D))))" *) LUT4 i10330_4_lut (.A(n8530), .B(n8518), 
            .C(n8543), .D(n8573), .Z(n16884));
    defparam i10330_4_lut.INIT = "0xa888";
    (* lut_function="(A ((C)+!B)+!A ((C+(D))+!B))" *) LUT4 i3_4_lut_adj_63 (.A(n8534), 
            .B(n16884), .C(n10_adj_2122), .D(n1223[0]), .Z(n16061));
    defparam i3_4_lut_adj_63.INIT = "0xf7f3";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5571_2_lut (.A(NUM_DATA[20]), 
            .B(maxfan_replicated_net_952), .Z(NUM_DATA[20]));
    defparam i5571_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5570_2_lut (.A(NUM_DATA[21]), 
            .B(maxfan_replicated_net_952), .Z(NUM_DATA[21]));
    defparam i5570_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5569_2_lut (.A(NUM_DATA[22]), 
            .B(maxfan_replicated_net_952), .Z(NUM_DATA[22]));
    defparam i5569_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5568_2_lut (.A(NUM_DATA[23]), 
            .B(maxfan_replicated_net_952), .Z(NUM_DATA[23]));
    defparam i5568_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5567_2_lut (.A(NUM_DATA[24]), 
            .B(maxfan_replicated_net_952), .Z(NUM_DATA[24]));
    defparam i5567_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5566_2_lut (.A(NUM_DATA[25]), 
            .B(maxfan_replicated_net_952), .Z(NUM_DATA[25]));
    defparam i5566_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i5565_2_lut (.A(NUM_DATA[26]), 
            .B(maxfan_replicated_net_952), .Z(NUM_DATA[26]));
    defparam i5565_2_lut.INIT = "0x2222";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_969_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[1]), .D0(n14761), .CI0(n14761), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[2]), .D1(n21293), 
            .CI1(n21293), .CO0(n21293), .CO1(n14763), .S0(n133_adj_2231[1]), 
            .S1(n133_adj_2231[2]));
    defparam rhd_index_969_add_4_3.INIT0 = "0xc33c";
    defparam rhd_index_969_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_969_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(rhd_index[0]), .D1(n21137), .CI1(n21137), .CO0(n21137), 
            .CO1(n14761), .S1(n133_adj_2231[0]));
    defparam rhd_index_969_add_4_1.INIT0 = "0xc33c";
    defparam rhd_index_969_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@4(775[36],775[57])" *) FA2 data_array_send_count_970_971_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(data_array_send_count[3]), .D0(n14758), 
            .CI0(n14758), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
            .D1(n21290), .CI1(n21290), .CO0(n21290), .S0(n21_2[3]));
    defparam data_array_send_count_970_971_add_4_5.INIT0 = "0xc33c";
    defparam data_array_send_count_970_971_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@4(775[36],775[57])" *) FA2 data_array_send_count_970_971_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(data_array_send_count[1]), .D0(n14756), 
            .CI0(n14756), .A1(GND_net), .B1(GND_net), .C1(data_array_send_count[2]), 
            .D1(n21287), .CI1(n21287), .CO0(n21287), .CO1(n14758), .S0(n21_2[1]), 
            .S1(n21_2[2]));
    defparam data_array_send_count_970_971_add_4_3.INIT0 = "0xc33c";
    defparam data_array_send_count_970_971_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@4(775[36],775[57])" *) FA2 data_array_send_count_970_971_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n11138), .C1(data_array_send_count[0]), 
            .D1(n21134), .CI1(n21134), .CO0(n21134), .CO1(n14756), .S1(n21_2[0]));
    defparam data_array_send_count_970_971_add_4_1.INIT0 = "0xc33c";
    defparam data_array_send_count_970_971_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_973_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[31]), .D0(n14753), .CI0(n14753), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n21284), .CI1(n21284), 
            .CO0(n21284), .S0(n133[31]));
    defparam full_cycle_count_973_add_4_33.INIT0 = "0xc33c";
    defparam full_cycle_count_973_add_4_33.INIT1 = "0xc33c";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_973_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[29]), .D0(n14751), .CI0(n14751), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[30]), .D1(n21281), 
            .CI1(n21281), .CO0(n21281), .CO1(n14753), .S0(n133[29]), 
            .S1(n133[30]));
    defparam full_cycle_count_973_add_4_31.INIT0 = "0xc33c";
    defparam full_cycle_count_973_add_4_31.INIT1 = "0xc33c";
    (* lut_function="(!(A (B+((D)+!C))+!A (B (C+!(D))+!B !(D))))", lineinfo="@4(670[9],670[10])" *) LUT4 i1_3_lut_4_lut_4_lut (.A(\stm32_state[2] ), 
            .B(\stm32_state[0] ), .C(\stm32_state[1] ), .D(stm32_state[3]), 
            .Z(n8578));
    defparam i1_3_lut_4_lut_4_lut.INIT = "0x1520";
    (* lut_function="(A (B (C+(D))+!B (C+!(D))))" *) LUT4 i1_2_lut_4_lut_adj_64 (.A(n8532), 
            .B(\stm32_state[1] ), .C(\stm32_state[2] ), .D(\stm32_state[0] ), 
            .Z(n16215));
    defparam i1_2_lut_4_lut_adj_64.INIT = "0xa8a2";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_973_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[27]), .D0(n14749), .CI0(n14749), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[28]), .D1(n21278), 
            .CI1(n21278), .CO0(n21278), .CO1(n14751), .S0(n133[27]), 
            .S1(n133[28]));
    defparam full_cycle_count_973_add_4_29.INIT0 = "0xc33c";
    defparam full_cycle_count_973_add_4_29.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5733_2_lut (.A(n133_adj_2233[31]), 
            .B(n1228), .Z(n167_adj_2234[31]));
    defparam i5733_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5732_2_lut (.A(n133_adj_2233[30]), 
            .B(n1228), .Z(n167_adj_2234[30]));
    defparam i5732_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5731_2_lut (.A(n133_adj_2233[29]), 
            .B(n1228), .Z(n167_adj_2234[29]));
    defparam i5731_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+(B)))" *) LUT4 i11286_2_lut (.A(int_RHD_TX_DV), 
            .B(n14052), .Z(n35_adj_2131));
    defparam i11286_2_lut.INIT = "0x1111";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5730_2_lut (.A(n133_adj_2233[28]), 
            .B(n1228), .Z(n167_adj_2234[28]));
    defparam i5730_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5729_2_lut (.A(n133_adj_2233[27]), 
            .B(n1228), .Z(n167_adj_2234[27]));
    defparam i5729_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5728_2_lut (.A(n133_adj_2233[26]), 
            .B(n1228), .Z(n167_adj_2234[26]));
    defparam i5728_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5727_2_lut (.A(n133_adj_2233[25]), 
            .B(n1228), .Z(n167_adj_2234[25]));
    defparam i5727_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5726_2_lut (.A(n133_adj_2233[24]), 
            .B(n1228), .Z(n167_adj_2234[24]));
    defparam i5726_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5725_2_lut (.A(n133_adj_2233[23]), 
            .B(n1228), .Z(n167_adj_2234[23]));
    defparam i5725_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B)))", lineinfo="@4(698[3],807[10])" *) LUT4 i1_2_lut_adj_65 (.A(int_RHD_TX_DV), 
            .B(n14052), .Z(n7657));
    defparam i1_2_lut_adj_65.INIT = "0x4444";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5724_2_lut (.A(n133_adj_2233[22]), 
            .B(n1228), .Z(n167_adj_2234[22]));
    defparam i5724_2_lut.INIT = "0x8888";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_973_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[25]), .D0(n14747), .CI0(n14747), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[26]), .D1(n21275), 
            .CI1(n21275), .CO0(n21275), .CO1(n14749), .S0(n133[25]), 
            .S1(n133[26]));
    defparam full_cycle_count_973_add_4_27.INIT0 = "0xc33c";
    defparam full_cycle_count_973_add_4_27.INIT1 = "0xc33c";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_973_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[23]), .D0(n14745), .CI0(n14745), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[24]), .D1(n21272), 
            .CI1(n21272), .CO0(n21272), .CO1(n14747), .S0(n133[23]), 
            .S1(n133[24]));
    defparam full_cycle_count_973_add_4_25.INIT0 = "0xc33c";
    defparam full_cycle_count_973_add_4_25.INIT1 = "0xc33c";
    (* lut_function="(!(A+(B)))" *) LUT4 i11289_2_lut (.A(int_STM32_TX_DV), 
            .B(n14237), .Z(n9));
    defparam i11289_2_lut.INIT = "0x1111";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5723_2_lut (.A(n133_adj_2233[21]), 
            .B(n1228), .Z(n167_adj_2234[21]));
    defparam i5723_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5722_2_lut (.A(n133_adj_2233[20]), 
            .B(n1228), .Z(n167_adj_2234[20]));
    defparam i5722_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5721_2_lut (.A(n133_adj_2233[19]), 
            .B(n1228), .Z(n167_adj_2234[19]));
    defparam i5721_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i1_2_lut_3_lut_adj_66 (.A(n8532), 
            .B(o_Controller_Mode_c_1), .C(o_Controller_Mode_c_0), .Z(n5423));
    defparam i1_2_lut_3_lut_adj_66.INIT = "0x0404";
    (* lut_function="((B+(C+!(D)))+!A)" *) LUT4 i2_3_lut_4_lut (.A(\stm32_state[2] ), 
            .B(\stm32_state[1] ), .C(stm32_state[3]), .D(\stm32_state[0] ), 
            .Z(n8532));
    defparam i2_3_lut_4_lut.INIT = "0xfdff";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5720_2_lut (.A(n133_adj_2233[18]), 
            .B(n1228), .Z(n167_adj_2234[18]));
    defparam i5720_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5719_2_lut (.A(n133_adj_2233[17]), 
            .B(n1228), .Z(n167_adj_2234[17]));
    defparam i5719_2_lut.INIT = "0x8888";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_973_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[21]), .D0(n14743), .CI0(n14743), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[22]), .D1(n21269), 
            .CI1(n21269), .CO0(n21269), .CO1(n14745), .S0(n133[21]), 
            .S1(n133[22]));
    defparam full_cycle_count_973_add_4_23.INIT0 = "0xc33c";
    defparam full_cycle_count_973_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_973_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[19]), .D0(n14741), .CI0(n14741), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[20]), .D1(n21266), 
            .CI1(n21266), .CO0(n21266), .CO1(n14743), .S0(n133[19]), 
            .S1(n133[20]));
    defparam full_cycle_count_973_add_4_21.INIT0 = "0xc33c";
    defparam full_cycle_count_973_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_973_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[17]), .D0(n14739), .CI0(n14739), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[18]), .D1(n21263), 
            .CI1(n21263), .CO0(n21263), .CO1(n14741), .S0(n133[17]), 
            .S1(n133[18]));
    defparam full_cycle_count_973_add_4_19.INIT0 = "0xc33c";
    defparam full_cycle_count_973_add_4_19.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5718_2_lut (.A(n133_adj_2233[16]), 
            .B(n1228), .Z(n167_adj_2234[16]));
    defparam i5718_2_lut.INIT = "0x8888";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_973_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[15]), .D0(n14737), .CI0(n14737), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[16]), .D1(n21260), 
            .CI1(n21260), .CO0(n21260), .CO1(n14739), .S0(n133[15]), 
            .S1(n133[16]));
    defparam full_cycle_count_973_add_4_17.INIT0 = "0xc33c";
    defparam full_cycle_count_973_add_4_17.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5717_2_lut (.A(n133_adj_2233[15]), 
            .B(n1228), .Z(n167_adj_2234[15]));
    defparam i5717_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5716_2_lut (.A(n133_adj_2233[14]), 
            .B(n1228), .Z(n167_adj_2234[14]));
    defparam i5716_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5715_2_lut (.A(n133_adj_2233[13]), 
            .B(n1228), .Z(n167_adj_2234[13]));
    defparam i5715_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5714_2_lut (.A(n133_adj_2233[12]), 
            .B(n1228), .Z(n167_adj_2234[12]));
    defparam i5714_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5713_2_lut (.A(n133_adj_2233[11]), 
            .B(n1228), .Z(n167_adj_2234[11]));
    defparam i5713_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5712_2_lut (.A(n133_adj_2233[10]), 
            .B(n1228), .Z(n167_adj_2234[10]));
    defparam i5712_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5711_2_lut (.A(n133_adj_2233[9]), 
            .B(n1228), .Z(n167_adj_2234[9]));
    defparam i5711_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5710_2_lut (.A(n133_adj_2233[8]), 
            .B(n1228), .Z(n167_adj_2234[8]));
    defparam i5710_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5709_2_lut (.A(n133_adj_2233[7]), 
            .B(n1228), .Z(n167_adj_2234[7]));
    defparam i5709_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5708_2_lut (.A(n133_adj_2233[6]), 
            .B(n1228), .Z(n167_adj_2234[6]));
    defparam i5708_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5707_2_lut (.A(n133_adj_2233[5]), 
            .B(n1228), .Z(n167_adj_2234[5]));
    defparam i5707_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5706_2_lut (.A(n133_adj_2233[4]), 
            .B(n1228), .Z(n167_adj_2234[4]));
    defparam i5706_2_lut.INIT = "0x8888";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_973_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[13]), .D0(n14735), .CI0(n14735), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[14]), .D1(n21257), 
            .CI1(n21257), .CO0(n21257), .CO1(n14737), .S0(n133[13]), 
            .S1(n133[14]));
    defparam full_cycle_count_973_add_4_15.INIT0 = "0xc33c";
    defparam full_cycle_count_973_add_4_15.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5705_2_lut (.A(n133_adj_2233[3]), 
            .B(n1228), .Z(n167_adj_2234[3]));
    defparam i5705_2_lut.INIT = "0x8888";
    (* lut_function="(A (D)+!A (B (D)+!B (C)))" *) LUT4 i21_3_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(i_RHD2216_SPI_MISO_c), .D(n8), 
            .Z(i_STM32_SPI4_MISO_c));
    defparam i21_3_lut_4_lut.INIT = "0xfe10";
    (* lut_function="(A+(B))", lineinfo="@4(617[3],690[13])" *) LUT4 i912_2_lut (.A(\stm32_state[1] ), 
            .B(stm32_state[3]), .Z(n5336));
    defparam i912_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+((D)+!C)))" *) LUT4 i5785_3_lut_4_lut (.A(n8530), 
            .B(\stm32_state[2] ), .C(\stm32_state[0] ), .D(n8573), .Z(n11301));
    defparam i5785_3_lut_4_lut.INIT = "0xaa8a";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@4(618[9],618[10])" *) LUT4 i1_2_lut_4_lut_adj_67 (.A(\stm32_state[2] ), 
            .B(\stm32_state[0] ), .C(\stm32_state[1] ), .D(stm32_state[3]), 
            .Z(n8534));
    defparam i1_2_lut_4_lut_adj_67.INIT = "0xfffe";
    (* lut_function="(A (D)+!A (B (D)+!B !(C)))" *) LUT4 i2244_3_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(init_FIFO_Read), .D(n5066[0]), 
            .Z(n7375));
    defparam i2244_3_lut_4_lut.INIT = "0xef01";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5704_2_lut (.A(n133_adj_2233[2]), 
            .B(n1228), .Z(n167_adj_2234[2]));
    defparam i5704_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i5703_2_lut (.A(n133_adj_2233[1]), 
            .B(n1228), .Z(n167_adj_2234[1]));
    defparam i5703_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5702_2_lut (.A(n133_adj_2231[31]), 
            .B(n6997), .Z(n167_adj_2232[31]));
    defparam i5702_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i14_4_lut_adj_68 (.A(stm32_counter[5]), 
            .B(stm32_counter[27]), .C(stm32_counter[20]), .D(stm32_counter[12]), 
            .Z(n40_adj_2191));
    defparam i14_4_lut_adj_68.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i18_4_lut_adj_69 (.A(stm32_counter[15]), 
            .B(stm32_counter[21]), .C(stm32_counter[17]), .D(stm32_counter[6]), 
            .Z(n44));
    defparam i18_4_lut_adj_69.INIT = "0xfffe";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5701_2_lut (.A(n133_adj_2231[30]), 
            .B(n6997), .Z(n167_adj_2232[30]));
    defparam i5701_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i16_4_lut_adj_70 (.A(stm32_counter[23]), 
            .B(stm32_counter[8]), .C(stm32_counter[25]), .D(stm32_counter[10]), 
            .Z(n42_adj_2194));
    defparam i16_4_lut_adj_70.INIT = "0xfffe";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5700_2_lut (.A(n133_adj_2231[29]), 
            .B(n6997), .Z(n167_adj_2232[29]));
    defparam i5700_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5699_2_lut (.A(n133_adj_2231[28]), 
            .B(n6997), .Z(n167_adj_2232[28]));
    defparam i5699_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i17_4_lut_adj_71 (.A(stm32_counter[14]), 
            .B(stm32_counter[7]), .C(stm32_counter[28]), .D(stm32_counter[9]), 
            .Z(n43_adj_2199));
    defparam i17_4_lut_adj_71.INIT = "0xfffe";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5698_2_lut (.A(n133_adj_2231[27]), 
            .B(n6997), .Z(n167_adj_2232[27]));
    defparam i5698_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i15_4_lut_adj_72 (.A(stm32_counter[16]), 
            .B(stm32_counter[11]), .C(stm32_counter[18]), .D(stm32_counter[19]), 
            .Z(n41_adj_2202));
    defparam i15_4_lut_adj_72.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i20_3_lut (.A(stm32_counter[29]), 
            .B(n40_adj_2191), .C(stm32_counter[22]), .Z(n46_adj_2203));
    defparam i20_3_lut.INIT = "0xfefe";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_968_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[31]), .D0(n14824), .CI0(n14824), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n21386), .CI1(n21386), 
            .CO0(n21386), .S0(n133_adj_2233[31]));
    defparam stm32_counter_968_add_4_33.INIT0 = "0xc33c";
    defparam stm32_counter_968_add_4_33.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5697_2_lut (.A(n133_adj_2231[26]), 
            .B(n6997), .Z(n167_adj_2232[26]));
    defparam i5697_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i24_4_lut (.A(n41_adj_2202), 
            .B(n43_adj_2199), .C(n42_adj_2194), .D(n44), .Z(n50));
    defparam i24_4_lut.INIT = "0xfffe";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_968_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[29]), .D0(n14822), .CI0(n14822), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[30]), .D1(n21383), 
            .CI1(n21383), .CO0(n21383), .CO1(n14824), .S0(n133_adj_2233[29]), 
            .S1(n133_adj_2233[30]));
    defparam stm32_counter_968_add_4_31.INIT0 = "0xc33c";
    defparam stm32_counter_968_add_4_31.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i19_4_lut (.A(stm32_counter[24]), 
            .B(stm32_counter[30]), .C(stm32_counter[26]), .D(stm32_counter[13]), 
            .Z(n45_adj_2206));
    defparam i19_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5696_2_lut (.A(n133_adj_2231[25]), 
            .B(n6997), .Z(n167_adj_2232[25]));
    defparam i5696_2_lut.INIT = "0x8888";
    (* lut_function="(A (B)+!A (B+!(C+(D))))" *) LUT4 i1147_4_lut (.A(n45_adj_2206), 
            .B(stm32_counter[31]), .C(n50), .D(n46_adj_2203), .Z(n1228));
    defparam i1147_4_lut.INIT = "0xcccd";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5695_2_lut (.A(n133_adj_2231[24]), 
            .B(n6997), .Z(n167_adj_2232[24]));
    defparam i5695_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5694_2_lut (.A(n133_adj_2231[23]), 
            .B(n6997), .Z(n167_adj_2232[23]));
    defparam i5694_2_lut.INIT = "0x8888";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_968_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[27]), .D0(n14820), .CI0(n14820), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[28]), .D1(n21380), 
            .CI1(n21380), .CO0(n21380), .CO1(n14822), .S0(n133_adj_2233[27]), 
            .S1(n133_adj_2233[28]));
    defparam stm32_counter_968_add_4_29.INIT0 = "0xc33c";
    defparam stm32_counter_968_add_4_29.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5498_2_lut (.A(n1228), .B(n5423), 
            .Z(n8715));
    defparam i5498_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5693_2_lut (.A(n133_adj_2231[22]), 
            .B(n6997), .Z(n167_adj_2232[22]));
    defparam i5693_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@4(647[9],647[35])" *) LUT4 i11296_4_lut (.A(stm32_counter[0]), 
            .B(stm32_counter[2]), .C(stm32_counter[1]), .D(stm32_counter[3]), 
            .Z(n15909));
    defparam i11296_4_lut.INIT = "0x0001";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_968_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[25]), .D0(n14818), .CI0(n14818), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[26]), .D1(n21377), 
            .CI1(n21377), .CO0(n21377), .CO1(n14820), .S0(n133_adj_2233[25]), 
            .S1(n133_adj_2233[26]));
    defparam stm32_counter_968_add_4_27.INIT0 = "0xc33c";
    defparam stm32_counter_968_add_4_27.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5692_2_lut (.A(n133_adj_2231[21]), 
            .B(n6997), .Z(n167_adj_2232[21]));
    defparam i5692_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5691_2_lut (.A(n133_adj_2231[20]), 
            .B(n6997), .Z(n167_adj_2232[20]));
    defparam i5691_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5690_2_lut (.A(n133_adj_2231[19]), 
            .B(n6997), .Z(n167_adj_2232[19]));
    defparam i5690_2_lut.INIT = "0x8888";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_968_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[23]), .D0(n14816), .CI0(n14816), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[24]), .D1(n21374), 
            .CI1(n21374), .CO0(n21374), .CO1(n14818), .S0(n133_adj_2233[23]), 
            .S1(n133_adj_2233[24]));
    defparam stm32_counter_968_add_4_25.INIT0 = "0xc33c";
    defparam stm32_counter_968_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_968_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[21]), .D0(n14814), .CI0(n14814), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[22]), .D1(n21371), 
            .CI1(n21371), .CO0(n21371), .CO1(n14816), .S0(n133_adj_2233[21]), 
            .S1(n133_adj_2233[22]));
    defparam stm32_counter_968_add_4_23.INIT0 = "0xc33c";
    defparam stm32_counter_968_add_4_23.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5689_2_lut (.A(n133_adj_2231[18]), 
            .B(n6997), .Z(n167_adj_2232[18]));
    defparam i5689_2_lut.INIT = "0x8888";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_968_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[19]), .D0(n14812), .CI0(n14812), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[20]), .D1(n21368), 
            .CI1(n21368), .CO0(n21368), .CO1(n14814), .S0(n133_adj_2233[19]), 
            .S1(n133_adj_2233[20]));
    defparam stm32_counter_968_add_4_21.INIT0 = "0xc33c";
    defparam stm32_counter_968_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_968_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[17]), .D0(n14810), .CI0(n14810), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[18]), .D1(n21365), 
            .CI1(n21365), .CO0(n21365), .CO1(n14812), .S0(n133_adj_2233[17]), 
            .S1(n133_adj_2233[18]));
    defparam stm32_counter_968_add_4_19.INIT0 = "0xc33c";
    defparam stm32_counter_968_add_4_19.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5688_2_lut (.A(n133_adj_2231[17]), 
            .B(n6997), .Z(n167_adj_2232[17]));
    defparam i5688_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5687_2_lut (.A(n133_adj_2231[16]), 
            .B(n6997), .Z(n167_adj_2232[16]));
    defparam i5687_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5686_2_lut (.A(n133_adj_2231[15]), 
            .B(n6997), .Z(n167_adj_2232[15]));
    defparam i5686_2_lut.INIT = "0x8888";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_968_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[15]), .D0(n14808), .CI0(n14808), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[16]), .D1(n21362), 
            .CI1(n21362), .CO0(n21362), .CO1(n14810), .S0(n133_adj_2233[15]), 
            .S1(n133_adj_2233[16]));
    defparam stm32_counter_968_add_4_17.INIT0 = "0xc33c";
    defparam stm32_counter_968_add_4_17.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B (C (D)))))", lineinfo="@4(766[22],766[31])" *) LUT4 i1_2_lut_4_lut_adj_73 (.A(rhd_index[0]), 
            .B(rhd_index[3]), .C(rhd_index[2]), .D(rhd_index[1]), .Z(n15));
    defparam i1_2_lut_4_lut_adj_73.INIT = "0x4000";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_968_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[13]), .D0(n14806), .CI0(n14806), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[14]), .D1(n21359), 
            .CI1(n21359), .CO0(n21359), .CO1(n14808), .S0(n133_adj_2233[13]), 
            .S1(n133_adj_2233[14]));
    defparam stm32_counter_968_add_4_15.INIT0 = "0xc33c";
    defparam stm32_counter_968_add_4_15.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5685_2_lut (.A(n133_adj_2231[14]), 
            .B(n6997), .Z(n167_adj_2232[14]));
    defparam i5685_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(698[3],807[10])" *) FD1P3XZ int_RHD_TX_Byte__i3 (.D(n11300), 
            .SP(n5429), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_RHD_TX_Byte[10]));
    defparam int_RHD_TX_Byte__i3.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(698[3],807[10])" *) FD1P3XZ int_RHD_TX_Byte__i4 (.D(rhd_index[3]), 
            .SP(n5429), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD_TX_Byte[11]));
    defparam int_RHD_TX_Byte__i4.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(698[3],807[10])" *) FD1P3XZ int_RHD_TX_Byte__i6 (.D(n15), 
            .SP(n5429), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD_TX_Byte[15]));
    defparam int_RHD_TX_Byte__i6.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i6.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(698[3],807[10])" *) FD1P3XZ rhd_state_i0_i1 (.D(n16123), 
            .SP(n8513), .CK(pll_clk_int), .SR(o_reset_c), .Q(\rhd_state[1] ));
    defparam rhd_state_i0_i1.REGSET = "RESET";
    defparam rhd_state_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(698[3],807[10])" *) FD1P3XZ rgd_info_sig_green (.D(n7405), 
            .SP(n8742), .CK(pll_clk_int), .SR(o_reset_c), .Q(RGB0_OUT_c));
    defparam rgd_info_sig_green.REGSET = "SET";
    defparam rgd_info_sig_green.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i1 (.D(n167[1]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[1]));
    defparam full_cycle_count_973__i1.REGSET = "RESET";
    defparam full_cycle_count_973__i1.SRMODE = "ASYNC";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_968_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[11]), .D0(n14804), .CI0(n14804), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[12]), .D1(n21356), 
            .CI1(n21356), .CO0(n21356), .CO1(n14806), .S0(n133_adj_2233[11]), 
            .S1(n133_adj_2233[12]));
    defparam stm32_counter_968_add_4_13.INIT0 = "0xc33c";
    defparam stm32_counter_968_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_968_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[9]), .D0(n14802), .CI0(n14802), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[10]), .D1(n21353), 
            .CI1(n21353), .CO0(n21353), .CO1(n14804), .S0(n133_adj_2233[9]), 
            .S1(n133_adj_2233[10]));
    defparam stm32_counter_968_add_4_11.INIT0 = "0xc33c";
    defparam stm32_counter_968_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A ((C+!(D))+!B)+!A (((D)+!C)+!B))" *) LUT4 i1_3_lut_4_lut_4_lut_adj_74 (.A(stm32_state[3]), 
            .B(\stm32_state[1] ), .C(\stm32_state[2] ), .D(\stm32_state[0] ), 
            .Z(n16218));
    defparam i1_3_lut_4_lut_4_lut_adj_74.INIT = "0xf7bf";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5684_2_lut (.A(n133_adj_2231[13]), 
            .B(n6997), .Z(n167_adj_2232[13]));
    defparam i5684_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5683_2_lut (.A(n133_adj_2231[12]), 
            .B(n6997), .Z(n167_adj_2232[12]));
    defparam i5683_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5682_2_lut (.A(n133_adj_2231[11]), 
            .B(n6997), .Z(n167_adj_2232[11]));
    defparam i5682_2_lut.INIT = "0x8888";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i2 (.D(n167[2]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[2]));
    defparam full_cycle_count_973__i2.REGSET = "RESET";
    defparam full_cycle_count_973__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i3 (.D(n167[3]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[3]));
    defparam full_cycle_count_973__i3.REGSET = "RESET";
    defparam full_cycle_count_973__i3.SRMODE = "ASYNC";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_968_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[7]), .D0(n14800), .CI0(n14800), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[8]), .D1(n21350), 
            .CI1(n21350), .CO0(n21350), .CO1(n14802), .S0(n133_adj_2233[7]), 
            .S1(n133_adj_2233[8]));
    defparam stm32_counter_968_add_4_9.INIT0 = "0xc33c";
    defparam stm32_counter_968_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_968_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[5]), .D0(n14798), .CI0(n14798), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[6]), .D1(n21347), 
            .CI1(n21347), .CO0(n21347), .CO1(n14800), .S0(n133_adj_2233[5]), 
            .S1(n133_adj_2233[6]));
    defparam stm32_counter_968_add_4_7.INIT0 = "0xc33c";
    defparam stm32_counter_968_add_4_7.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5681_2_lut (.A(n133_adj_2231[10]), 
            .B(n6997), .Z(n167_adj_2232[10]));
    defparam i5681_2_lut.INIT = "0x8888";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_968_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[3]), .D0(n14796), .CI0(n14796), 
            .A1(GND_net), .B1(GND_net), .C1(n28_adj_2224), .D1(n21344), 
            .CI1(n21344), .CO0(n21344), .CO1(n14798), .S0(n133_adj_2233[3]), 
            .S1(n133_adj_2233[4]));
    defparam stm32_counter_968_add_4_5.INIT0 = "0xc33c";
    defparam stm32_counter_968_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(((C+(D))+!B)+!A)" *) LUT4 i1_2_lut_3_lut_4_lut (.A(stm32_state[3]), 
            .B(\stm32_state[1] ), .C(\stm32_state[2] ), .D(\stm32_state[0] ), 
            .Z(n8571));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xfff7";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_968_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[1]), .D0(n14794), .CI0(n14794), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[2]), .D1(n21341), 
            .CI1(n21341), .CO0(n21341), .CO1(n14796), .S0(n133_adj_2233[1]), 
            .S1(n133_adj_2233[2]));
    defparam stm32_counter_968_add_4_3.INIT0 = "0xc33c";
    defparam stm32_counter_968_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5680_2_lut (.A(n133_adj_2231[9]), 
            .B(n6997), .Z(n167_adj_2232[9]));
    defparam i5680_2_lut.INIT = "0x8888";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i4 (.D(n167[4]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[4]));
    defparam full_cycle_count_973__i4.REGSET = "RESET";
    defparam full_cycle_count_973__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i5 (.D(n167[5]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[5]));
    defparam full_cycle_count_973__i5.REGSET = "RESET";
    defparam full_cycle_count_973__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i6 (.D(n167[6]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[6]));
    defparam full_cycle_count_973__i6.REGSET = "RESET";
    defparam full_cycle_count_973__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i7 (.D(n167[7]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[7]));
    defparam full_cycle_count_973__i7.REGSET = "RESET";
    defparam full_cycle_count_973__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i8 (.D(n167[8]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[8]));
    defparam full_cycle_count_973__i8.REGSET = "RESET";
    defparam full_cycle_count_973__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i9 (.D(n167[9]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[9]));
    defparam full_cycle_count_973__i9.REGSET = "RESET";
    defparam full_cycle_count_973__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i10 (.D(n167[10]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[10]));
    defparam full_cycle_count_973__i10.REGSET = "RESET";
    defparam full_cycle_count_973__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i11 (.D(n167[11]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[11]));
    defparam full_cycle_count_973__i11.REGSET = "RESET";
    defparam full_cycle_count_973__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i12 (.D(n167[12]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[12]));
    defparam full_cycle_count_973__i12.REGSET = "RESET";
    defparam full_cycle_count_973__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i13 (.D(n167[13]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[13]));
    defparam full_cycle_count_973__i13.REGSET = "RESET";
    defparam full_cycle_count_973__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i14 (.D(n167[14]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[14]));
    defparam full_cycle_count_973__i14.REGSET = "RESET";
    defparam full_cycle_count_973__i14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i15 (.D(n167[15]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[15]));
    defparam full_cycle_count_973__i15.REGSET = "RESET";
    defparam full_cycle_count_973__i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i16 (.D(n167[16]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[16]));
    defparam full_cycle_count_973__i16.REGSET = "RESET";
    defparam full_cycle_count_973__i16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i17 (.D(n167[17]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[17]));
    defparam full_cycle_count_973__i17.REGSET = "RESET";
    defparam full_cycle_count_973__i17.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i18 (.D(n167[18]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[18]));
    defparam full_cycle_count_973__i18.REGSET = "RESET";
    defparam full_cycle_count_973__i18.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i19 (.D(n167[19]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[19]));
    defparam full_cycle_count_973__i19.REGSET = "RESET";
    defparam full_cycle_count_973__i19.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i20 (.D(n167[20]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[20]));
    defparam full_cycle_count_973__i20.REGSET = "RESET";
    defparam full_cycle_count_973__i20.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i21 (.D(n167[21]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[21]));
    defparam full_cycle_count_973__i21.REGSET = "RESET";
    defparam full_cycle_count_973__i21.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i22 (.D(n167[22]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[22]));
    defparam full_cycle_count_973__i22.REGSET = "RESET";
    defparam full_cycle_count_973__i22.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i23 (.D(n167[23]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[23]));
    defparam full_cycle_count_973__i23.REGSET = "RESET";
    defparam full_cycle_count_973__i23.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i24 (.D(n167[24]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[24]));
    defparam full_cycle_count_973__i24.REGSET = "RESET";
    defparam full_cycle_count_973__i24.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i25 (.D(n167[25]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[25]));
    defparam full_cycle_count_973__i25.REGSET = "RESET";
    defparam full_cycle_count_973__i25.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i26 (.D(n167[26]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[26]));
    defparam full_cycle_count_973__i26.REGSET = "RESET";
    defparam full_cycle_count_973__i26.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i27 (.D(n167[27]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[27]));
    defparam full_cycle_count_973__i27.REGSET = "RESET";
    defparam full_cycle_count_973__i27.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i28 (.D(n167[28]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[28]));
    defparam full_cycle_count_973__i28.REGSET = "RESET";
    defparam full_cycle_count_973__i28.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i29 (.D(n167[29]), 
            .SP(n3), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_cycle_count[29]));
    defparam full_cycle_count_973__i29.REGSET = "RESET";
    defparam full_cycle_count_973__i29.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i30 (.D(n167[30]), 
            .SP(n3), .CK(pll_clk_int), .SR(o_reset_c), .Q(full_cycle_count[30]));
    defparam full_cycle_count_973__i30.REGSET = "RESET";
    defparam full_cycle_count_973__i30.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_973__i31 (.D(n167[31]), 
            .SP(n3), .CK(pll_clk_int), .SR(o_reset_c), .Q(full_cycle_count[31]));
    defparam full_cycle_count_973__i31.REGSET = "RESET";
    defparam full_cycle_count_973__i31.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(775[36],775[57])" *) FD1P3XZ data_array_send_count_970_971__i2 (.D(n21_2[1]), 
            .SP(n5425), .CK(pll_clk_int), .SR(o_reset_c), .Q(data_array_send_count[1]));
    defparam data_array_send_count_970_971__i2.REGSET = "RESET";
    defparam data_array_send_count_970_971__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(775[36],775[57])" *) FD1P3XZ data_array_send_count_970_971__i3 (.D(n21_2[2]), 
            .SP(n5425), .CK(pll_clk_int), .SR(o_reset_c), .Q(data_array_send_count[2]));
    defparam data_array_send_count_970_971__i3.REGSET = "RESET";
    defparam data_array_send_count_970_971__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(775[36],775[57])" *) FD1P3XZ data_array_send_count_970_971__i4 (.D(n21_2[3]), 
            .SP(n5425), .CK(pll_clk_int), .SR(o_reset_c), .Q(data_array_send_count[3]));
    defparam data_array_send_count_970_971__i4.REGSET = "RESET";
    defparam data_array_send_count_970_971__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i1 (.D(n167_adj_2232[1]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[1]));
    defparam rhd_index_969__i1.REGSET = "RESET";
    defparam rhd_index_969__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i2 (.D(n167_adj_2232[2]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[2]));
    defparam rhd_index_969__i2.REGSET = "RESET";
    defparam rhd_index_969__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i3 (.D(n167_adj_2232[3]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[3]));
    defparam rhd_index_969__i3.REGSET = "RESET";
    defparam rhd_index_969__i3.SRMODE = "ASYNC";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_964_add_5_5 (.A0(GND_net), 
            .B0(NUM_DATA[4]), .C0(GND_net), .D0(n14643), .CI0(n14643), 
            .A1(GND_net), .B1(NUM_DATA[5]), .C1(GND_net), .D1(n20975), 
            .CI1(n20975), .CO0(n20975), .CO1(n14645), .S0(n162[3]), 
            .S1(n162[4]));
    defparam add_964_add_5_5.INIT0 = "0xc33c";
    defparam add_964_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5679_2_lut (.A(n133_adj_2231[8]), 
            .B(n6997), .Z(n167_adj_2232[8]));
    defparam i5679_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5678_2_lut (.A(n133_adj_2231[7]), 
            .B(n6997), .Z(n167_adj_2232[7]));
    defparam i5678_2_lut.INIT = "0x8888";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_968_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(stm32_counter[0]), .D1(n21140), .CI1(n21140), .CO0(n21140), 
            .CO1(n14794), .S1(n133_adj_2233[0]));
    defparam stm32_counter_968_add_4_1.INIT0 = "0xc33c";
    defparam stm32_counter_968_add_4_1.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i4 (.D(n167_adj_2232[4]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[4]));
    defparam rhd_index_969__i4.REGSET = "RESET";
    defparam rhd_index_969__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i5 (.D(n167_adj_2232[5]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[5]));
    defparam rhd_index_969__i5.REGSET = "RESET";
    defparam rhd_index_969__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i6 (.D(n167_adj_2232[6]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rhd_index[6]));
    defparam rhd_index_969__i6.REGSET = "RESET";
    defparam rhd_index_969__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i7 (.D(n167_adj_2232[7]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rhd_index[7]));
    defparam rhd_index_969__i7.REGSET = "RESET";
    defparam rhd_index_969__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i8 (.D(n167_adj_2232[8]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rhd_index[8]));
    defparam rhd_index_969__i8.REGSET = "RESET";
    defparam rhd_index_969__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i9 (.D(n167_adj_2232[9]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rhd_index[9]));
    defparam rhd_index_969__i9.REGSET = "RESET";
    defparam rhd_index_969__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i10 (.D(n167_adj_2232[10]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rhd_index[10]));
    defparam rhd_index_969__i10.REGSET = "RESET";
    defparam rhd_index_969__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i11 (.D(n167_adj_2232[11]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rhd_index[11]));
    defparam rhd_index_969__i11.REGSET = "RESET";
    defparam rhd_index_969__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i12 (.D(n167_adj_2232[12]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rhd_index[12]));
    defparam rhd_index_969__i12.REGSET = "RESET";
    defparam rhd_index_969__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i13 (.D(n167_adj_2232[13]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rhd_index[13]));
    defparam rhd_index_969__i13.REGSET = "RESET";
    defparam rhd_index_969__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i14 (.D(n167_adj_2232[14]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[14]));
    defparam rhd_index_969__i14.REGSET = "RESET";
    defparam rhd_index_969__i14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i15 (.D(n167_adj_2232[15]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rhd_index[15]));
    defparam rhd_index_969__i15.REGSET = "RESET";
    defparam rhd_index_969__i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i16 (.D(n167_adj_2232[16]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[16]));
    defparam rhd_index_969__i16.REGSET = "RESET";
    defparam rhd_index_969__i16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i17 (.D(n167_adj_2232[17]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rhd_index[17]));
    defparam rhd_index_969__i17.REGSET = "RESET";
    defparam rhd_index_969__i17.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i18 (.D(n167_adj_2232[18]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[18]));
    defparam rhd_index_969__i18.REGSET = "RESET";
    defparam rhd_index_969__i18.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i19 (.D(n167_adj_2232[19]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[19]));
    defparam rhd_index_969__i19.REGSET = "RESET";
    defparam rhd_index_969__i19.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i20 (.D(n167_adj_2232[20]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rhd_index[20]));
    defparam rhd_index_969__i20.REGSET = "RESET";
    defparam rhd_index_969__i20.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i21 (.D(n167_adj_2232[21]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rhd_index[21]));
    defparam rhd_index_969__i21.REGSET = "RESET";
    defparam rhd_index_969__i21.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i22 (.D(n167_adj_2232[22]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rhd_index[22]));
    defparam rhd_index_969__i22.REGSET = "RESET";
    defparam rhd_index_969__i22.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i23 (.D(n167_adj_2232[23]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rhd_index[23]));
    defparam rhd_index_969__i23.REGSET = "RESET";
    defparam rhd_index_969__i23.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i24 (.D(n167_adj_2232[24]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rhd_index[24]));
    defparam rhd_index_969__i24.REGSET = "RESET";
    defparam rhd_index_969__i24.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i25 (.D(n167_adj_2232[25]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rhd_index[25]));
    defparam rhd_index_969__i25.REGSET = "RESET";
    defparam rhd_index_969__i25.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i26 (.D(n167_adj_2232[26]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rhd_index[26]));
    defparam rhd_index_969__i26.REGSET = "RESET";
    defparam rhd_index_969__i26.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i27 (.D(n167_adj_2232[27]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rhd_index[27]));
    defparam rhd_index_969__i27.REGSET = "RESET";
    defparam rhd_index_969__i27.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i28 (.D(n167_adj_2232[28]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rhd_index[28]));
    defparam rhd_index_969__i28.REGSET = "RESET";
    defparam rhd_index_969__i28.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i29 (.D(n167_adj_2232[29]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rhd_index[29]));
    defparam rhd_index_969__i29.REGSET = "RESET";
    defparam rhd_index_969__i29.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i30 (.D(n167_adj_2232[30]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rhd_index[30]));
    defparam rhd_index_969__i30.REGSET = "RESET";
    defparam rhd_index_969__i30.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_969__i31 (.D(n167_adj_2232[31]), 
            .SP(n2_adj_2085), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rhd_index[31]));
    defparam rhd_index_969__i31.REGSET = "RESET";
    defparam rhd_index_969__i31.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i1 (.D(n167_adj_2234[1]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[1]));
    defparam stm32_counter_968__i1.REGSET = "RESET";
    defparam stm32_counter_968__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i2 (.D(n167_adj_2234[2]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[2]));
    defparam stm32_counter_968__i2.REGSET = "RESET";
    defparam stm32_counter_968__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i3 (.D(n167_adj_2234[3]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[3]));
    defparam stm32_counter_968__i3.REGSET = "RESET";
    defparam stm32_counter_968__i3.SRMODE = "ASYNC";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_969_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[31]), .D0(n14791), .CI0(n14791), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n21338), .CI1(n21338), 
            .CO0(n21338), .S0(n133_adj_2231[31]));
    defparam rhd_index_969_add_4_33.INIT0 = "0xc33c";
    defparam rhd_index_969_add_4_33.INIT1 = "0xc33c";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_964_add_5_31 (.A0(GND_net), 
            .B0(NUM_DATA[30]), .C0(GND_net), .D0(n14669), .CI0(n14669), 
            .A1(GND_net), .B1(NUM_DATA[31]), .C1(GND_net), .D1(n21092), 
            .CI1(n21092), .CO0(n21092), .S0(n61), .S1(n162[30]));
    defparam add_964_add_5_31.INIT0 = "0xc33c";
    defparam add_964_add_5_31.INIT1 = "0xc33c";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_969_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[29]), .D0(n14789), .CI0(n14789), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[30]), .D1(n21335), 
            .CI1(n21335), .CO0(n21335), .CO1(n14791), .S0(n133_adj_2231[29]), 
            .S1(n133_adj_2231[30]));
    defparam rhd_index_969_add_4_31.INIT0 = "0xc33c";
    defparam rhd_index_969_add_4_31.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5677_2_lut (.A(n133_adj_2231[6]), 
            .B(n6997), .Z(n167_adj_2232[6]));
    defparam i5677_2_lut.INIT = "0x8888";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_964_add_5_29 (.A0(GND_net), 
            .B0(NUM_DATA[28]), .C0(GND_net), .D0(n14667), .CI0(n14667), 
            .A1(GND_net), .B1(NUM_DATA[29]), .C1(GND_net), .D1(n21083), 
            .CI1(n21083), .CO0(n21083), .CO1(n14669), .S0(n57), .S1(n59));
    defparam add_964_add_5_29.INIT0 = "0xc33c";
    defparam add_964_add_5_29.INIT1 = "0xc33c";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_969_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[27]), .D0(n14787), .CI0(n14787), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[28]), .D1(n21332), 
            .CI1(n21332), .CO0(n21332), .CO1(n14789), .S0(n133_adj_2231[27]), 
            .S1(n133_adj_2231[28]));
    defparam rhd_index_969_add_4_29.INIT0 = "0xc33c";
    defparam rhd_index_969_add_4_29.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i4 (.D(n167_adj_2234[4]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(n28_adj_2224));
    defparam stm32_counter_968__i4.REGSET = "RESET";
    defparam stm32_counter_968__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i5 (.D(n167_adj_2234[5]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[5]));
    defparam stm32_counter_968__i5.REGSET = "RESET";
    defparam stm32_counter_968__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i6 (.D(n167_adj_2234[6]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[6]));
    defparam stm32_counter_968__i6.REGSET = "RESET";
    defparam stm32_counter_968__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i7 (.D(n167_adj_2234[7]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[7]));
    defparam stm32_counter_968__i7.REGSET = "RESET";
    defparam stm32_counter_968__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i8 (.D(n167_adj_2234[8]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[8]));
    defparam stm32_counter_968__i8.REGSET = "RESET";
    defparam stm32_counter_968__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i9 (.D(n167_adj_2234[9]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[9]));
    defparam stm32_counter_968__i9.REGSET = "RESET";
    defparam stm32_counter_968__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i10 (.D(n167_adj_2234[10]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[10]));
    defparam stm32_counter_968__i10.REGSET = "RESET";
    defparam stm32_counter_968__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i11 (.D(n167_adj_2234[11]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[11]));
    defparam stm32_counter_968__i11.REGSET = "RESET";
    defparam stm32_counter_968__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i12 (.D(n167_adj_2234[12]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[12]));
    defparam stm32_counter_968__i12.REGSET = "RESET";
    defparam stm32_counter_968__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i13 (.D(n167_adj_2234[13]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[13]));
    defparam stm32_counter_968__i13.REGSET = "RESET";
    defparam stm32_counter_968__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i14 (.D(n167_adj_2234[14]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[14]));
    defparam stm32_counter_968__i14.REGSET = "RESET";
    defparam stm32_counter_968__i14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i15 (.D(n167_adj_2234[15]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[15]));
    defparam stm32_counter_968__i15.REGSET = "RESET";
    defparam stm32_counter_968__i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i16 (.D(n167_adj_2234[16]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[16]));
    defparam stm32_counter_968__i16.REGSET = "RESET";
    defparam stm32_counter_968__i16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i17 (.D(n167_adj_2234[17]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[17]));
    defparam stm32_counter_968__i17.REGSET = "RESET";
    defparam stm32_counter_968__i17.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i18 (.D(n167_adj_2234[18]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[18]));
    defparam stm32_counter_968__i18.REGSET = "RESET";
    defparam stm32_counter_968__i18.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i19 (.D(n167_adj_2234[19]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[19]));
    defparam stm32_counter_968__i19.REGSET = "RESET";
    defparam stm32_counter_968__i19.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i20 (.D(n167_adj_2234[20]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[20]));
    defparam stm32_counter_968__i20.REGSET = "RESET";
    defparam stm32_counter_968__i20.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i21 (.D(n167_adj_2234[21]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[21]));
    defparam stm32_counter_968__i21.REGSET = "RESET";
    defparam stm32_counter_968__i21.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i22 (.D(n167_adj_2234[22]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[22]));
    defparam stm32_counter_968__i22.REGSET = "RESET";
    defparam stm32_counter_968__i22.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i23 (.D(n167_adj_2234[23]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[23]));
    defparam stm32_counter_968__i23.REGSET = "RESET";
    defparam stm32_counter_968__i23.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i24 (.D(n167_adj_2234[24]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[24]));
    defparam stm32_counter_968__i24.REGSET = "RESET";
    defparam stm32_counter_968__i24.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i25 (.D(n167_adj_2234[25]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[25]));
    defparam stm32_counter_968__i25.REGSET = "RESET";
    defparam stm32_counter_968__i25.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i26 (.D(n167_adj_2234[26]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[26]));
    defparam stm32_counter_968__i26.REGSET = "RESET";
    defparam stm32_counter_968__i26.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i27 (.D(n167_adj_2234[27]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[27]));
    defparam stm32_counter_968__i27.REGSET = "RESET";
    defparam stm32_counter_968__i27.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i28 (.D(n167_adj_2234[28]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[28]));
    defparam stm32_counter_968__i28.REGSET = "RESET";
    defparam stm32_counter_968__i28.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i29 (.D(n167_adj_2234[29]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[29]));
    defparam stm32_counter_968__i29.REGSET = "RESET";
    defparam stm32_counter_968__i29.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i30 (.D(n167_adj_2234[30]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[30]));
    defparam stm32_counter_968__i30.REGSET = "RESET";
    defparam stm32_counter_968__i30.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_968__i31 (.D(n167_adj_2234[31]), 
            .SP(n5423), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(stm32_counter[31]));
    defparam stm32_counter_968__i31.REGSET = "RESET";
    defparam stm32_counter_968__i31.SRMODE = "ASYNC";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_964_add_5_27 (.A0(GND_net), 
            .B0(NUM_DATA[26]), .C0(GND_net), .D0(n14665), .CI0(n14665), 
            .A1(GND_net), .B1(NUM_DATA[27]), .C1(GND_net), .D1(n21074), 
            .CI1(n21074), .CO0(n21074), .CO1(n14667), .S0(n53), .S1(n55));
    defparam add_964_add_5_27.INIT0 = "0xc33c";
    defparam add_964_add_5_27.INIT1 = "0xc33c";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_969_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[25]), .D0(n14785), .CI0(n14785), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[26]), .D1(n21329), 
            .CI1(n21329), .CO0(n21329), .CO1(n14787), .S0(n133_adj_2231[25]), 
            .S1(n133_adj_2231[26]));
    defparam rhd_index_969_add_4_27.INIT0 = "0xc33c";
    defparam rhd_index_969_add_4_27.INIT1 = "0xc33c";
    (* lut_function="(A+!(B+(C)))", lineinfo="@4(585[3],692[11])" *) LUT4 i5487_2_lut_3_lut (.A(init_FIFO_Read), 
            .B(o_Controller_Mode_c_0), .C(o_Controller_Mode_c_1), .Z(n9525));
    defparam i5487_2_lut_3_lut.INIT = "0xabab";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_964_add_5_25 (.A0(GND_net), 
            .B0(NUM_DATA[24]), .C0(GND_net), .D0(n14663), .CI0(n14663), 
            .A1(GND_net), .B1(NUM_DATA[25]), .C1(GND_net), .D1(n21065), 
            .CI1(n21065), .CO0(n21065), .CO1(n14665), .S0(n49), .S1(n51));
    defparam add_964_add_5_25.INIT0 = "0xc33c";
    defparam add_964_add_5_25.INIT1 = "0xc33c";
    (* lut_function="(!(A (B+!(C (D)))+!A (B+!(C+!(D)))))", lineinfo="@4(617[3],690[13])" *) LUT4 mux_725_i1_4_lut_4_lut (.A(\stm32_state[1] ), 
            .B(stm32_state[3]), .C(n17654), .D(n5_adj_2063), .Z(n5066[0]));
    defparam mux_725_i1_4_lut_4_lut.INIT = "0x3011";
    (* lut_function="(!(A+(B ((D)+!C))))" *) LUT4 i1_4_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(n12), .D(n4), .Z(n16053));
    defparam i1_4_lut_4_lut.INIT = "0x1151";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i1_3_lut_4_lut_adj_75 (.A(\rhd_state[0] ), 
            .B(o_Controller_Mode_c_1), .C(o_Controller_Mode_c_0), .D(\rhd_state[1] ), 
            .Z(n5429));
    defparam i1_3_lut_4_lut_adj_75.INIT = "0x0004";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut_adj_76 (.A(\stm32_state[1] ), 
            .B(stm32_state[3]), .Z(n8543));
    defparam i1_2_lut_adj_76.INIT = "0xbbbb";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_964_add_5_23 (.A0(GND_net), 
            .B0(NUM_DATA[22]), .C0(GND_net), .D0(n14661), .CI0(n14661), 
            .A1(GND_net), .B1(NUM_DATA[23]), .C1(GND_net), .D1(n21056), 
            .CI1(n21056), .CO0(n21056), .CO1(n14663), .S0(n45), .S1(n47_adj_2101));
    defparam add_964_add_5_23.INIT0 = "0xc33c";
    defparam add_964_add_5_23.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@4(680[9],680[11])" *) LUT4 i1_2_lut_adj_77 (.A(\stm32_state[2] ), 
            .B(\stm32_state[0] ), .Z(n8518));
    defparam i1_2_lut_adj_77.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))", lineinfo="@4(698[3],807[10])" *) LUT4 i1_2_lut_adj_78 (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .Z(n8513));
    defparam i1_2_lut_adj_78.INIT = "0x2222";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_964_add_5_21 (.A0(GND_net), 
            .B0(NUM_DATA[20]), .C0(GND_net), .D0(n14659), .CI0(n14659), 
            .A1(GND_net), .B1(NUM_DATA[21]), .C1(GND_net), .D1(n21047), 
            .CI1(n21047), .CO0(n21047), .CO1(n14661), .S0(n41_adj_2103), 
            .S1(n43_adj_2100));
    defparam add_964_add_5_21.INIT0 = "0xc33c";
    defparam add_964_add_5_21.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C+(D)))))" *) LUT4 i11303_2_lut_4_lut (.A(n8532), 
            .B(n8530), .C(n8523), .D(n8573), .Z(n11303));
    defparam i11303_2_lut_4_lut.INIT = "0x777f";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5676_2_lut (.A(n133_adj_2231[5]), 
            .B(n6997), .Z(n167_adj_2232[5]));
    defparam i5676_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i5675_2_lut (.A(n133_adj_2231[4]), 
            .B(n6997), .Z(n167_adj_2232[4]));
    defparam i5675_2_lut.INIT = "0x8888";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_964_add_5_19 (.A0(GND_net), 
            .B0(NUM_DATA[18]), .C0(GND_net), .D0(n14657), .CI0(n14657), 
            .A1(GND_net), .B1(NUM_DATA[19]), .C1(GND_net), .D1(n21038), 
            .CI1(n21038), .CO0(n21038), .CO1(n14659), .S0(n37_adj_2104), 
            .S1(n39_adj_2106));
    defparam add_964_add_5_19.INIT0 = "0xc33c";
    defparam add_964_add_5_19.INIT1 = "0xc33c";
    (* lineinfo="@4(556[27],556[52])" *) \SPI_Master_CS(clks_per_half_bit=2,num_of_bits_per_packet=512,cs_inactive_clks=64) SPI_Master_CS_STM32_1 (pll_clk_int, 
            maxfan_replicated_net_952, int_STM32_TX_DV, n1626[0], int_STM32_SPI_CS_n, 
            GND_net, VCC_net, o_reset_c, n14237, n8505, {int_STM32_TX_Byte}, 
            n9, int_STM32_SPI_MOSI, int_STM32_SPI_Clk);
    (* lineinfo="@4(523[27],523[58])" *) \Controller_RHD_FIFO(clks_per_half_bit=2,cs_inactive_clks=64) Controller_RHD_FIFO_1 (pll_clk_int, 
            maxfan_replicated_net_952, n2, o_reset_c, o_Controller_Mode_c_1, 
            o_Controller_Mode_c_0, int_RHD_TX_DV, int_RHD2132_SPI_CS_n, 
            int_RHD_TX_Ready, GND_net, VCC_net, \rhd_state[1] , \rhd_state[0] , 
            n89, n9844, n2_adj_2085, int_RHD2132_SPI_MISO, n35_adj_2131, 
            int_RHD2132_SPI_Clk, n9496, n14054, int_RHD2132_SPI_MOSI, 
            n7657, r_SPI_Clk_Count[0], int_RHD_TX_Byte[8], n9522, n9520, 
            n37_2[3], n37_2[4], n14052, n37_2[1], n37_2[2], n37_2[0], 
            n9518, n9516, int_RHD_TX_Byte[9], int_RHD_TX_Byte[10], int_RHD_TX_Byte[11], 
            int_RHD_TX_Byte[15], int_FIFO_RE, int_FIFO_Q[1], {int_FIFO_COUNT}, 
            int_FIFO_Q[2], int_FIFO_Q[3], int_FIFO_Q[4], int_FIFO_Q[5], 
            int_FIFO_Q[6], int_FIFO_Q[7], int_FIFO_Q[8], int_FIFO_Q[9], 
            int_FIFO_Q[10], int_FIFO_Q[11], int_FIFO_Q[12], int_FIFO_Q[13], 
            int_FIFO_Q[14], int_FIFO_Q[15]);
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i156 (.D(temp_buffer[156]), 
            .SP(n5421), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_TX_Byte[156]));
    defparam int_STM32_TX_Byte_i0_i156.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i156.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master_CS(clks_per_half_bit=2,num_of_bits_per_packet=512,cs_inactive_clks=64) 
//

module \SPI_Master_CS(clks_per_half_bit=2,num_of_bits_per_packet=512,cs_inactive_clks=64) (input pll_clk_int, 
            input maxfan_replicated_net_952, input int_STM32_TX_DV, output n1630, 
            output int_STM32_SPI_CS_n, input GND_net, input VCC_net, input o_reset_c, 
            output n14237, output n8505, input [511:0]int_STM32_TX_Byte, 
            input n9, output int_STM32_SPI_MOSI, output int_STM32_SPI_Clk);
    
    (* is_clock=1, lineinfo="@8(155[9],155[20])" *) wire pll_clk_int;
    wire [6:0]r_CS_Inactive_Count_6__N_1252;
    
    wire n8763;
    (* lineinfo="@7(81[10],81[29])" *) wire [6:0]r_CS_Inactive_Count;
    
    wire int_STM32_TX_Ready_N_2015, n1563, w_Master_Ready, n1919, n1547;
    wire [3:0]n1626;
    
    wire n8754, n12, n13, n8504, n7641, n7645, n1691, n16758;
    wire [7:0]n47;
    
    wire n14719, n21236;
    (* lineinfo="@7(82[10],82[20])" *) wire [9:0]r_TX_Count;
    wire [9:0]n45;
    
    wire n14717, n21233, n14715, n21230, n14713, n21227;
    wire [9:0]n57;
    
    wire n21128, n7408, n7643, n14702, n21152, n14700, n21149, 
        n14698, n21146, n20939, n16852, n13_adj_2055, n1934, n16, 
        n17;
    (* lineinfo="@6(43[10],43[25])" *) wire [1:0]r_SPI_Clk_Count;
    
    wire n15864;
    wire [1:0]r_SPI_Clk_Count_1__N_1269;
    
    wire VCC_net_2;
    
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i1 (.D(n7645), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(n1630));
    defparam r_SM_CS_FSM_i1.REGSET = "SET";
    defparam r_SM_CS_FSM_i1.SRMODE = "ASYNC";
    (* lut_function="(!(A))", lineinfo="@7(208[5],208[19])" *) LUT4 i37_1_lut (.A(int_STM32_TX_DV), 
            .Z(int_STM32_TX_Ready_N_2015));
    defparam i37_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))", lineinfo="@7(164[11],174[18])" *) LUT4 i471_2_lut (.A(n1563), 
            .B(w_Master_Ready), .Z(n1919));
    defparam i471_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@7(147[5],186[12])" *) LUT4 i11305_4_lut (.A(n1547), 
            .B(n1626[2]), .C(n1919), .D(n1626[1]), .Z(n8754));
    defparam i11305_4_lut.INIT = "0x3022";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5_4_lut (.A(r_CS_Inactive_Count[0]), 
            .B(r_CS_Inactive_Count[5]), .C(r_CS_Inactive_Count[4]), .D(r_CS_Inactive_Count[3]), 
            .Z(n12));
    defparam i5_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i11300_4_lut (.A(r_CS_Inactive_Count[2]), 
            .B(n12), .C(r_CS_Inactive_Count[6]), .D(r_CS_Inactive_Count[1]), 
            .Z(n13));
    defparam i11300_4_lut.INIT = "0x0001";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i2505_4_lut (.A(n1626[2]), 
            .B(n1563), .C(n13), .D(n8504), .Z(n7641));
    defparam i2505_4_lut.INIT = "0x3b0a";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=556, LSE_RLINE=556, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_n (.D(n1691), 
            .SP(n16758), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_SPI_CS_n));
    defparam r_CS_n.REGSET = "SET";
    defparam r_CS_n.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_975__i0 (.D(n57[0]), 
            .SP(n8754), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Count[0]));
    defparam r_TX_Count_975__i0.REGSET = "RESET";
    defparam r_TX_Count_975__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i5556_2_lut (.A(n47[2]), 
            .B(n1626[2]), .Z(r_CS_Inactive_Count_6__N_1252[1]));
    defparam i5556_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i5555_2_lut (.A(n47[3]), 
            .B(n1626[2]), .Z(r_CS_Inactive_Count_6__N_1252[2]));
    defparam i5555_2_lut.INIT = "0x8888";
    (* lut_function="(A (B)+!A (B+(C)))", lineinfo="@7(154[7],185[16])" *) LUT4 i5473_3_lut (.A(int_STM32_TX_DV), 
            .B(n1626[1]), .C(int_STM32_SPI_CS_n), .Z(n1691));
    defparam i5473_3_lut.INIT = "0xdcdc";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i5552_2_lut (.A(n47[4]), 
            .B(n1626[2]), .Z(r_CS_Inactive_Count_6__N_1252[3]));
    defparam i5552_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i5615_2_lut (.A(n47[5]), 
            .B(n1626[2]), .Z(r_CS_Inactive_Count_6__N_1252[4]));
    defparam i5615_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i5614_2_lut (.A(n47[6]), 
            .B(n1626[2]), .Z(r_CS_Inactive_Count_6__N_1252[5]));
    defparam i5614_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B))", lineinfo="@7(154[7],185[16])" *) LUT4 i5613_2_lut (.A(n47[7]), 
            .B(n1626[2]), .Z(r_CS_Inactive_Count_6__N_1252[6]));
    defparam i5613_2_lut.INIT = "0xbbbb";
    (* lineinfo="@7(167[31],167[41])" *) FA2 r_TX_Count_975_add_4_10 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[8]), .D0(n14719), .CI0(n14719), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[9]), .D1(n21236), 
            .CI1(n21236), .CO0(n21236), .S0(n45[8]), .S1(n45[9]));
    defparam r_TX_Count_975_add_4_10.INIT0 = "0xc33c";
    defparam r_TX_Count_975_add_4_10.INIT1 = "0xc33c";
    (* lineinfo="@7(167[31],167[41])" *) FA2 r_TX_Count_975_add_4_8 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[6]), .D0(n14717), .CI0(n14717), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[7]), .D1(n21233), 
            .CI1(n21233), .CO0(n21233), .CO1(n14719), .S0(n45[6]), .S1(n45[7]));
    defparam r_TX_Count_975_add_4_8.INIT0 = "0xc33c";
    defparam r_TX_Count_975_add_4_8.INIT1 = "0xc33c";
    (* lineinfo="@7(167[31],167[41])" *) FA2 r_TX_Count_975_add_4_6 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[4]), .D0(n14715), .CI0(n14715), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[5]), .D1(n21230), 
            .CI1(n21230), .CO0(n21230), .CO1(n14717), .S0(n45[4]), .S1(n45[5]));
    defparam r_TX_Count_975_add_4_6.INIT0 = "0xc33c";
    defparam r_TX_Count_975_add_4_6.INIT1 = "0xc33c";
    (* lineinfo="@7(167[31],167[41])" *) FA2 r_TX_Count_975_add_4_4 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[2]), .D0(n14713), .CI0(n14713), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[3]), .D1(n21227), 
            .CI1(n21227), .CO0(n21227), .CO1(n14715), .S0(n45[2]), .S1(n45[3]));
    defparam r_TX_Count_975_add_4_4.INIT0 = "0xc33c";
    defparam r_TX_Count_975_add_4_4.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=556, LSE_RLINE=556, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i6 (.D(r_CS_Inactive_Count_6__N_1252[6]), 
            .SP(n8763), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_CS_Inactive_Count[6]));
    defparam r_CS_Inactive_Count_i6.REGSET = "SET";
    defparam r_CS_Inactive_Count_i6.SRMODE = "ASYNC";
    (* lineinfo="@7(167[31],167[41])" *) FA2 r_TX_Count_975_add_4_2 (.A0(GND_net), 
            .B0(int_STM32_TX_Ready_N_2015), .C0(r_TX_Count[0]), .D0(VCC_net), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[1]), .D1(n21128), 
            .CI1(n21128), .CO0(n21128), .CO1(n14713), .S0(n45[0]), .S1(n45[1]));
    defparam r_TX_Count_975_add_4_2.INIT0 = "0xc33c";
    defparam r_TX_Count_975_add_4_2.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=556, LSE_RLINE=556, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i5 (.D(r_CS_Inactive_Count_6__N_1252[5]), 
            .SP(n8763), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_CS_Inactive_Count[5]));
    defparam r_CS_Inactive_Count_i5.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=556, LSE_RLINE=556, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i4 (.D(r_CS_Inactive_Count_6__N_1252[4]), 
            .SP(n8763), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_CS_Inactive_Count[4]));
    defparam r_CS_Inactive_Count_i4.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=556, LSE_RLINE=556, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i3 (.D(r_CS_Inactive_Count_6__N_1252[3]), 
            .SP(n8763), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_CS_Inactive_Count[3]));
    defparam r_CS_Inactive_Count_i3.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=556, LSE_RLINE=556, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i2 (.D(r_CS_Inactive_Count_6__N_1252[2]), 
            .SP(n8763), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_CS_Inactive_Count[2]));
    defparam r_CS_Inactive_Count_i2.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=556, LSE_RLINE=556, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i1 (.D(r_CS_Inactive_Count_6__N_1252[1]), 
            .SP(n8763), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_CS_Inactive_Count[1]));
    defparam r_CS_Inactive_Count_i1.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i1.SRMODE = "ASYNC";
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i3 (.D(n7641), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(n1626[2]));
    defparam r_SM_CS_FSM_i3.REGSET = "RESET";
    defparam r_SM_CS_FSM_i3.SRMODE = "ASYNC";
    (* lut_function="(A (B+(C (D)))+!A (C (D)))", lineinfo="@7(154[7],185[16])" *) LUT4 i2507_3_lut_4_lut (.A(n1626[1]), 
            .B(n7408), .C(n1630), .D(n1547), .Z(n7643));
    defparam i2507_3_lut_4_lut.INIT = "0xf888";
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i2 (.D(n7643), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(n1626[1]));
    defparam r_SM_CS_FSM_i2.REGSET = "RESET";
    defparam r_SM_CS_FSM_i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_975__i1 (.D(n57[1]), 
            .SP(n8754), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Count[1]));
    defparam r_TX_Count_975__i1.REGSET = "RESET";
    defparam r_TX_Count_975__i1.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@7(208[48],208[110])" *) LUT4 i1_2_lut (.A(n1626[1]), 
            .B(w_Master_Ready), .Z(n8504));
    defparam i1_2_lut.INIT = "0x8888";
    (* lineinfo="@7(178[36],178[55])" *) FA2 add_1553_8 (.A0(GND_net), .B0(r_CS_Inactive_Count[6]), 
            .C0(VCC_net), .D0(n14702), .CI0(n14702), .A1(GND_net), .B1(GND_net), 
            .C1(GND_net), .D1(n21152), .CI1(n21152), .CO0(n21152), .S0(n47[7]));
    defparam add_1553_8.INIT0 = "0xc33c";
    defparam add_1553_8.INIT1 = "0xc33c";
    (* lineinfo="@7(178[36],178[55])" *) FA2 add_1553_6 (.A0(GND_net), .B0(r_CS_Inactive_Count[4]), 
            .C0(VCC_net), .D0(n14700), .CI0(n14700), .A1(GND_net), .B1(r_CS_Inactive_Count[5]), 
            .C1(VCC_net), .D1(n21149), .CI1(n21149), .CO0(n21149), .CO1(n14702), 
            .S0(n47[5]), .S1(n47[6]));
    defparam add_1553_6.INIT0 = "0xc33c";
    defparam add_1553_6.INIT1 = "0xc33c";
    (* lineinfo="@7(178[36],178[55])" *) FA2 add_1553_4 (.A0(GND_net), .B0(r_CS_Inactive_Count[2]), 
            .C0(VCC_net), .D0(n14698), .CI0(n14698), .A1(GND_net), .B1(r_CS_Inactive_Count[3]), 
            .C1(VCC_net), .D1(n21146), .CI1(n21146), .CO0(n21146), .CO1(n14700), 
            .S0(n47[3]), .S1(n47[4]));
    defparam add_1553_4.INIT0 = "0xc33c";
    defparam add_1553_4.INIT1 = "0xc33c";
    (* lineinfo="@7(178[36],178[55])" *) FA2 add_1553_2 (.A0(GND_net), .B0(r_CS_Inactive_Count[0]), 
            .C0(n13), .D0(VCC_net), .A1(GND_net), .B1(r_CS_Inactive_Count[1]), 
            .C1(VCC_net), .D1(n20939), .CI1(n20939), .CO0(n20939), .CO1(n14698), 
            .S0(n47[1]), .S1(n47[2]));
    defparam add_1553_2.INIT0 = "0xc33c";
    defparam add_1553_2.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@7(156[14],156[44])" *) LUT4 i5_2_lut (.A(int_STM32_SPI_CS_n), 
            .B(int_STM32_TX_DV), .Z(n1547));
    defparam i5_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10299_4_lut (.A(r_CS_Inactive_Count[2]), 
            .B(r_CS_Inactive_Count[5]), .C(r_CS_Inactive_Count[1]), .D(r_CS_Inactive_Count[4]), 
            .Z(n16852));
    defparam i10299_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i5_4_lut_adj_30 (.A(n1626[2]), 
            .B(r_CS_Inactive_Count[6]), .C(r_CS_Inactive_Count[0]), .D(r_CS_Inactive_Count[3]), 
            .Z(n13_adj_2055));
    defparam i5_4_lut_adj_30.INIT = "0x0002";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A ((D)+!B)))", lineinfo="@7(154[7],185[16])" *) LUT4 i2509_4_lut (.A(n1630), 
            .B(n13_adj_2055), .C(n1547), .D(n16852), .Z(n7645));
    defparam i2509_4_lut.INIT = "0x0ace";
    (* lut_function="(!((B)+!A))", lineinfo="@7(208[5],208[19])" *) LUT4 i1_2_lut_adj_31 (.A(n14237), 
            .B(int_STM32_TX_DV), .Z(n1934));
    defparam i1_2_lut_adj_31.INIT = "0x2222";
    (* lut_function="(A (B+!(C+!(D)))+!A (B))" *) LUT4 i1_3_lut_4_lut (.A(n1626[1]), 
            .B(n1626[2]), .C(n1563), .D(w_Master_Ready), .Z(n8763));
    defparam i1_3_lut_4_lut.INIT = "0xcecc";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(r_TX_Count[7]), 
            .B(r_TX_Count[3]), .C(r_TX_Count[4]), .D(r_TX_Count[6]), .Z(n16));
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(r_TX_Count[0]), 
            .B(r_TX_Count[8]), .C(r_TX_Count[9]), .D(r_TX_Count[2]), .Z(n17));
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i9_4_lut (.A(n17), .B(r_TX_Count[5]), 
            .C(n16), .D(r_TX_Count[1]), .Z(n1563));
    defparam i9_4_lut.INIT = "0xfffe";
    (* lut_function="(A+!(B))", lineinfo="@7(164[11],174[18])" *) LUT4 i2277_2_lut (.A(n1563), 
            .B(w_Master_Ready), .Z(n7408));
    defparam i2277_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B (C)))", lineinfo="@7(208[48],208[110])" *) LUT4 i1_2_lut_3_lut (.A(n1563), 
            .B(n1626[1]), .C(w_Master_Ready), .Z(n8505));
    defparam i1_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i5472_2_lut (.A(n47[1]), 
            .B(n1626[2]), .Z(r_CS_Inactive_Count_6__N_1252[0]));
    defparam i5472_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i5548_2_lut_3_lut_4_lut (.A(n1626[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[0]), .Z(n57[0]));
    defparam i5548_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i5632_2_lut_3_lut_4_lut (.A(n1626[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[1]), .Z(n57[1]));
    defparam i5632_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i5633_2_lut_3_lut_4_lut (.A(n1626[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[2]), .Z(n57[2]));
    defparam i5633_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i5634_2_lut_3_lut_4_lut (.A(n1626[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[3]), .Z(n57[3]));
    defparam i5634_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i5635_2_lut_3_lut_4_lut (.A(n1626[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[4]), .Z(n57[4]));
    defparam i5635_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i5636_2_lut_3_lut_4_lut (.A(n1626[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[5]), .Z(n57[5]));
    defparam i5636_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i5637_2_lut_3_lut_4_lut (.A(n1626[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[6]), .Z(n57[6]));
    defparam i5637_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i5638_2_lut_3_lut_4_lut (.A(n1626[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[7]), .Z(n57[7]));
    defparam i5638_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i5639_2_lut_3_lut_4_lut (.A(n1626[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[8]), .Z(n57[8]));
    defparam i5639_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i5640_2_lut_3_lut_4_lut (.A(n1626[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[9]), .Z(n57[9]));
    defparam i5640_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B+((D)+!C))+!A (D)))", lineinfo="@7(154[7],185[16])" *) LUT4 i11308_2_lut_3_lut_4_lut (.A(n1626[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n1626[2]), .Z(n16758));
    defparam i11308_2_lut_3_lut_4_lut.INIT = "0x0075";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_975__i2 (.D(n57[2]), 
            .SP(n8754), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Count[2]));
    defparam r_TX_Count_975__i2.REGSET = "RESET";
    defparam r_TX_Count_975__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_975__i3 (.D(n57[3]), 
            .SP(n8754), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Count[3]));
    defparam r_TX_Count_975__i3.REGSET = "RESET";
    defparam r_TX_Count_975__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_975__i4 (.D(n57[4]), 
            .SP(n8754), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Count[4]));
    defparam r_TX_Count_975__i4.REGSET = "RESET";
    defparam r_TX_Count_975__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_975__i5 (.D(n57[5]), 
            .SP(n8754), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Count[5]));
    defparam r_TX_Count_975__i5.REGSET = "RESET";
    defparam r_TX_Count_975__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_975__i6 (.D(n57[6]), 
            .SP(n8754), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Count[6]));
    defparam r_TX_Count_975__i6.REGSET = "RESET";
    defparam r_TX_Count_975__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_975__i7 (.D(n57[7]), 
            .SP(n8754), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Count[7]));
    defparam r_TX_Count_975__i7.REGSET = "RESET";
    defparam r_TX_Count_975__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_975__i8 (.D(n57[8]), 
            .SP(n8754), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Count[8]));
    defparam r_TX_Count_975__i8.REGSET = "RESET";
    defparam r_TX_Count_975__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_975__i9 (.D(n57[9]), 
            .SP(n8754), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Count[9]));
    defparam r_TX_Count_975__i9.REGSET = "RESET";
    defparam r_TX_Count_975__i9.SRMODE = "ASYNC";
    (* lut_function="(!((B+!(C (D)))+!A))", lineinfo="@7(208[5],208[19])" *) LUT4 i2_2_lut_3_lut_4_lut (.A(n14237), 
            .B(int_STM32_TX_DV), .C(r_SPI_Clk_Count[0]), .D(r_SPI_Clk_Count[1]), 
            .Z(n15864));
    defparam i2_2_lut_3_lut_4_lut.INIT = "0x2000";
    (* lut_function="(A (B (D)+!B !(C (D)+!C !(D)))+!A (D))", lineinfo="@7(208[5],208[19])" *) LUT4 i8801_2_lut_3_lut_4_lut (.A(n14237), 
            .B(int_STM32_TX_DV), .C(r_SPI_Clk_Count[0]), .D(r_SPI_Clk_Count[1]), 
            .Z(r_SPI_Clk_Count_1__N_1269[1]));
    defparam i8801_2_lut_3_lut_4_lut.INIT = "0xdf20";
    (* lineinfo="@7(120[18],120[40])" *) \SPI_Master(num_of_bits_per_packet=512) SPI_Master_1 (pll_clk_int, 
            o_reset_c, {int_STM32_TX_Byte}, int_STM32_TX_DV, maxfan_replicated_net_952, 
            n15864, n9, w_Master_Ready, int_STM32_SPI_MOSI, VCC_net, 
            int_STM32_SPI_Clk, n1934, {r_SPI_Clk_Count}, GND_net, n14237, 
            r_SPI_Clk_Count_1__N_1269[1]);
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=556, LSE_RLINE=556, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i0 (.D(r_CS_Inactive_Count_6__N_1252[0]), 
            .SP(n8763), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_CS_Inactive_Count[0]));
    defparam r_CS_Inactive_Count_i0.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master(num_of_bits_per_packet=512) 
//

module \SPI_Master(num_of_bits_per_packet=512) (input pll_clk_int, input o_reset_c, 
            input [511:0]int_STM32_TX_Byte, input int_STM32_TX_DV, input maxfan_replicated_net_952, 
            input n15864, input n9, output w_Master_Ready, output int_STM32_SPI_MOSI, 
            input VCC_net, output int_STM32_SPI_Clk, input n1934, output [1:0]r_SPI_Clk_Count, 
            input GND_net, output n14237, input \r_SPI_Clk_Count_1__N_1269[1] );
    
    (* is_clock=1, lineinfo="@8(155[9],155[20])" *) wire pll_clk_int;
    
    wire n18903;
    (* lineinfo="@6(49[10],49[19])" *) wire [511:0]r_TX_Byte;
    (* lineinfo="@6(52[10],52[24])" *) wire [8:0]r_TX_Bit_Count;
    
    wire n18906, n9508, n14239;
    (* lineinfo="@6(45[10],45[25])" *) wire [10:0]r_SPI_Clk_Edges;
    
    wire n502, n17511, r_TX_DV, n18789, n18843, n9510, n9506, 
        n18897, n18792, n18846, n18900, n18837, n18891, n18840, 
        n18894, r_Trailing_Edge;
    wire [10:0]n62;
    wire [10:0]r_SPI_Clk_Edges_10__N_1271;
    
    wire n9489, n9504, n9502, n9500, n18831, n17646, n18885, n9498, 
        n18888;
    wire [8:0]r_TX_Bit_Count_8__N_1794;
    
    wire n16236, n1210, n8735, r_SPI_Clk, n10326, n19785, n17396, 
        n19779, n14635, n21173, n14637;
    wire [8:0]n52;
    
    wire n17397, n19773, n19776, n19098, n19482, n19767, n19578, 
        n18990, n17403, n14631, n21167, n14633, n20954, n18879, 
        n19761, n17651, n19755, n17406, n19260, n19326, n19749, 
        n19350, n19236, n17409, n19743, n17412, n19737, n17415, 
        n19731, n17418, n19725, n17421, n19719, n17424, n19713;
    wire [1:0]r_SPI_Clk_Count_1__N_1269;
    
    wire n17427, n19707, n17430, n14618, n20948, n14620, n14616, 
        n20945, n18828, n19701, n18822, n17433, n19695, n17436, 
        n19689, n17439, n19683, n17442, n19677, n17445, n19671, 
        n17448, n8797, n19665, n17451, n19659, n17454, n19653, 
        n17457, n19647, n17460, n19641, n17463, n18876, n19635, 
        n18870, n17466, n19629, n17469, n19623, n17472, n18912, 
        n19617, n18882, n17475, n19611, n17478, n19605, n17481, 
        n19599, n17484, n19593, n17487, n19587, n17490, n19581, 
        n17493, n19575, n19569, n18858, n17499, n19563, n17502, 
        n18924, n19557, n18918, n17505, n19551, n17508, n19545, 
        n17514, n19539, n17517, n19533, n17520, n18966, n19527, 
        n18960, n17523, n19521, n17526, n19038, n19515, n19026, 
        n17529, n19509, n17532, n19503, n17535, n19497, n17538, 
        n19020, n19491, n19014, n17541, n19485, n17544, n19479, 
        n17401, n19194, n17547, n19473, n17553, n19467, n17556, 
        n19461, n17559, n19455, n17562, n19116, n19449, n19086, 
        n17565, n19443, n17568, n18996, n19437, n16, n19380, n19200, 
        n19440, n17, n19110, n19431, n19074, n17574, n19425, n17577, 
        n19413, n20, n17580, n14614, n20936, n19, n19407, n17652, 
        n19401, n17583, n19395, n17586, n19056, n19389, n18948, 
        n19392, n19383, n17592, n19104, n19377, n19050, n19140, 
        n17572, n19182, n17590, n19371, n17598, n19164, n19365, 
        n19266, n19320, n17626, n19158, n17601, n19224, n19356, 
        n17608, n19359, n17604, n18864, n19353, n19296, n19278, 
        n19347, n19341, n17613, n14, n19335, n17616, n15, n19329, 
        n17619, n15869, n19323, n19230, n19080, n19317, n19044, 
        n19311, n17645, n19305, n18825, n17642, n19299, n17628, 
        n19248, n19293, n19242, n19287, n17634, n19281, n17633, 
        n19218, n19275, n19188, n19269, n17627, n19008, n19263, 
        n18930, n19257, n14612, n20933, n19251, n17618, n19245, 
        n19239, n19233, n19227, n18873, n19212, n19221, n19128, 
        n18819, n19215, n19134, n19209, n19122, n19203, n17597, 
        n19197, n18804, n19191, n19185, n18810, n19179, n19146, 
        n19173, n17585, n19167, n17643, n19161, n18867, n19155, 
        n19149, n17576, n19032, n19143, n19002, n18813, n18798, 
        n19137, n19092, n19131, n19068, n19125, n19062, n18816, 
        n19119, n19113, n19107, n19101, n19095, n21176, n19089, 
        n18861, n19083, n18984, n19077, n18978, n19071, n19065, 
        n19059, n18807, n18972, n19053, n18954, n19047, n18942, 
        n19041, n18936, n19035, n19029, n19023, n18855, n19017, 
        n19011, n19005, n18801, n18999, n18, n18993, n16_adj_2053, 
        n20_adj_2054, n18987, n18981, n18975, n9514, n9512, n18969, 
        n18963, n18957, n18951, n18945, n20951, n21170, n18939, 
        n18933, n18852, n18927, n18849, n18795, n18921, n18915, 
        n20930, n18909, VCC_net_2;
    
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18903_bdd_4_lut (.A(n18903), 
            .B(r_TX_Byte[121]), .C(r_TX_Byte[120]), .D(r_TX_Bit_Count[1]), 
            .Z(n18906));
    defparam n18903_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i0 (.D(int_STM32_TX_Byte[0]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[0]));
    defparam r_TX_Byte_i0_i0.REGSET = "RESET";
    defparam r_TX_Byte_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_DV_c (.D(int_STM32_TX_DV), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_DV));
    defparam r_TX_DV_c.REGSET = "RESET";
    defparam r_TX_DV_c.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i502_3_lut (.A(r_TX_Byte[508]), 
            .B(r_TX_Byte[509]), .C(r_TX_Bit_Count[0]), .Z(n502));
    defparam Mux_50_i502_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10789_3_lut (.A(n502), 
            .B(r_TX_Byte[510]), .C(r_TX_Bit_Count[1]), .Z(n17511));
    defparam i10789_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i3 (.D(n9510), 
            .SP(n14239), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[3]));
    defparam r_SPI_Clk_Edges_i3.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i3.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_2  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[26]), .C(r_TX_Byte[27]), .D(r_TX_Bit_Count[1]), 
            .Z(n18789));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_9  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[386]), .C(r_TX_Byte[387]), .D(r_TX_Bit_Count[1]), 
            .Z(n18843));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_9 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i5 (.D(n9506), 
            .SP(n14239), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_SPI_Clk_Edges[5]));
    defparam r_SPI_Clk_Edges_i5.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_Trailing_Edge_c (.D(n15864), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_Trailing_Edge));
    defparam r_Trailing_Edge_c.REGSET = "RESET";
    defparam r_Trailing_Edge_c.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_17  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[74]), .C(r_TX_Byte[75]), .D(r_TX_Bit_Count[1]), 
            .Z(n18897));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_17 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18789_bdd_4_lut (.A(n18789), 
            .B(r_TX_Byte[25]), .C(r_TX_Byte[24]), .D(r_TX_Bit_Count[1]), 
            .Z(n18792));
    defparam n18789_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18843_bdd_4_lut (.A(n18843), 
            .B(r_TX_Byte[385]), .C(r_TX_Byte[384]), .D(r_TX_Bit_Count[1]), 
            .Z(n18846));
    defparam n18843_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18897_bdd_4_lut (.A(n18897), 
            .B(r_TX_Byte[73]), .C(r_TX_Byte[72]), .D(r_TX_Bit_Count[1]), 
            .Z(n18900));
    defparam n18897_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_8  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[202]), .C(r_TX_Byte[203]), .D(r_TX_Bit_Count[1]), 
            .Z(n18837));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_16  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[426]), .C(r_TX_Byte[427]), .D(r_TX_Bit_Count[1]), 
            .Z(n18891));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_16 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18837_bdd_4_lut (.A(n18837), 
            .B(r_TX_Byte[201]), .C(r_TX_Byte[200]), .D(r_TX_Bit_Count[1]), 
            .Z(n18840));
    defparam n18837_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18891_bdd_4_lut (.A(n18891), 
            .B(r_TX_Byte[425]), .C(r_TX_Byte[424]), .D(r_TX_Bit_Count[1]), 
            .Z(n18894));
    defparam n18891_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ o_TX_Ready (.D(n9), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(w_Master_Ready));
    defparam o_TX_Ready.REGSET = "RESET";
    defparam o_TX_Ready.SRMODE = "ASYNC";
    (* lut_function="(A+(B))", lineinfo="@6(84[7],105[14])" *) LUT4 i5539_2_lut (.A(n62[10]), 
            .B(int_STM32_TX_DV), .Z(r_SPI_Clk_Edges_10__N_1271[10]));
    defparam i5539_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i5434_2_lut (.A(n62[0]), 
            .B(int_STM32_TX_DV), .Z(n9489));
    defparam i5434_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i6 (.D(n9504), 
            .SP(n14239), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_SPI_Clk_Edges[6]));
    defparam r_SPI_Clk_Edges_i6.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i7 (.D(n9502), 
            .SP(n14239), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_SPI_Clk_Edges[7]));
    defparam r_SPI_Clk_Edges_i7.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i8 (.D(n9500), 
            .SP(n14239), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_SPI_Clk_Edges[8]));
    defparam r_SPI_Clk_Edges_i8.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i9 (.D(n9498), 
            .SP(n14239), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_SPI_Clk_Edges[9]));
    defparam r_SPI_Clk_Edges_i9.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i9.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_7  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[46]), .C(r_TX_Byte[47]), .D(r_TX_Bit_Count[1]), 
            .Z(n18831));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18831_bdd_4_lut (.A(n18831), 
            .B(r_TX_Byte[45]), .C(r_TX_Byte[44]), .D(r_TX_Bit_Count[1]), 
            .Z(n17646));
    defparam n18831_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_15  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[418]), .C(r_TX_Byte[419]), .D(r_TX_Bit_Count[1]), 
            .Z(n18885));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_15 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i0 (.D(r_TX_Bit_Count_8__N_1794[0]), 
            .SP(n16236), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Bit_Count[0]));
    defparam r_TX_Bit_Count_i0.REGSET = "SET";
    defparam r_TX_Bit_Count_i0.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18885_bdd_4_lut (.A(n18885), 
            .B(r_TX_Byte[417]), .C(r_TX_Byte[416]), .D(r_TX_Bit_Count[1]), 
            .Z(n18888));
    defparam n18885_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ o_SPI_MOSI (.D(n1210), 
            .SP(n8735), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_SPI_MOSI));
    defparam o_SPI_MOSI.REGSET = "RESET";
    defparam o_SPI_MOSI.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(184[5],188[12])" *) FD1P3XZ o_SPI_Clk (.D(r_SPI_Clk), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_STM32_SPI_Clk));
    defparam o_SPI_Clk.REGSET = "RESET";
    defparam o_SPI_Clk.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_c (.D(n10326), 
            .SP(n1934), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_SPI_Clk));
    defparam r_SPI_Clk_c.REGSET = "RESET";
    defparam r_SPI_Clk_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i0 (.D(n9489), 
            .SP(n14239), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_SPI_Clk_Edges[0]));
    defparam r_SPI_Clk_Edges_i0.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i0.SRMODE = "ASYNC";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@6(43[10],43[25])" *) LUT4 i7_2_lut (.A(r_SPI_Clk), 
            .B(r_SPI_Clk_Count[0]), .Z(n10326));
    defparam i7_2_lut.INIT = "0x6666";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[10]), .C(r_TX_Byte[11]), .D(r_TX_Bit_Count[1]), 
            .Z(n19785));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i10 (.D(r_SPI_Clk_Edges_10__N_1271[10]), 
            .SP(n14239), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_SPI_Clk_Edges[10]));
    defparam r_SPI_Clk_Edges_i10.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i10.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19785_bdd_4_lut (.A(n19785), 
            .B(r_TX_Byte[9]), .C(r_TX_Byte[8]), .D(r_TX_Bit_Count[1]), 
            .Z(n17396));
    defparam n19785_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_125  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[14]), .C(r_TX_Byte[15]), .D(r_TX_Bit_Count[1]), 
            .Z(n19779));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_125 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i511 (.D(int_STM32_TX_Byte[511]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[511]));
    defparam r_TX_Byte_i0_i511.REGSET = "RESET";
    defparam r_TX_Byte_i0_i511.SRMODE = "ASYNC";
    FA2 sub_1124_add_2_add_5_7 (.A0(GND_net), .B0(r_TX_Bit_Count[5]), .C0(VCC_net), 
        .D0(n14635), .CI0(n14635), .A1(GND_net), .B1(r_TX_Bit_Count[6]), 
        .C1(VCC_net), .D1(n21173), .CI1(n21173), .CO0(n21173), .CO1(n14637), 
        .S0(n52[5]), .S1(n52[6]));
    defparam sub_1124_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19779_bdd_4_lut (.A(n19779), 
            .B(r_TX_Byte[13]), .C(r_TX_Byte[12]), .D(r_TX_Bit_Count[1]), 
            .Z(n17397));
    defparam n19779_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_124  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[30]), .C(r_TX_Byte[31]), .D(r_TX_Bit_Count[1]), 
            .Z(n19773));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_124 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19773_bdd_4_lut (.A(n19773), 
            .B(r_TX_Byte[29]), .C(r_TX_Byte[28]), .D(r_TX_Bit_Count[1]), 
            .Z(n19776));
    defparam n19773_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut  (.A(r_TX_Bit_Count[2]), 
            .B(n19098), .C(n19482), .D(r_TX_Bit_Count[3]), .Z(n19767));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19767_bdd_4_lut (.A(n19767), 
            .B(n19578), .C(n18990), .D(r_TX_Bit_Count[3]), .Z(n17403));
    defparam n19767_bdd_4_lut.INIT = "0xaad8";
    FA2 sub_1124_add_2_add_5_3 (.A0(GND_net), .B0(r_TX_Bit_Count[1]), .C0(VCC_net), 
        .D0(n14631), .CI0(n14631), .A1(GND_net), .B1(r_TX_Bit_Count[2]), 
        .C1(VCC_net), .D1(n21167), .CI1(n21167), .CO0(n21167), .CO1(n14633), 
        .S0(n52[1]), .S1(n52[2]));
    defparam sub_1124_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_3.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i510 (.D(int_STM32_TX_Byte[510]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[510]));
    defparam r_TX_Byte_i0_i510.REGSET = "RESET";
    defparam r_TX_Byte_i0_i510.SRMODE = "ASYNC";
    FA2 sub_1124_add_2_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(r_TX_Bit_Count[0]), .C1(VCC_net), .D1(n20954), 
        .CI1(n20954), .CO0(n20954), .CO1(n14631), .S1(n52[0]));
    defparam sub_1124_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_14  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[210]), .C(r_TX_Byte[211]), .D(r_TX_Bit_Count[1]), 
            .Z(n18879));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_14 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_123  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[2]), .C(r_TX_Byte[3]), .D(r_TX_Bit_Count[1]), 
            .Z(n19761));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_123 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19761_bdd_4_lut (.A(n19761), 
            .B(r_TX_Byte[1]), .C(r_TX_Byte[0]), .D(r_TX_Bit_Count[1]), 
            .Z(n17651));
    defparam n19761_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i509 (.D(int_STM32_TX_Byte[509]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[509]));
    defparam r_TX_Byte_i0_i509.REGSET = "RESET";
    defparam r_TX_Byte_i0_i509.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i508 (.D(int_STM32_TX_Byte[508]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[508]));
    defparam r_TX_Byte_i0_i508.REGSET = "RESET";
    defparam r_TX_Byte_i0_i508.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i507 (.D(int_STM32_TX_Byte[507]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[507]));
    defparam r_TX_Byte_i0_i507.REGSET = "RESET";
    defparam r_TX_Byte_i0_i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i506 (.D(int_STM32_TX_Byte[506]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[506]));
    defparam r_TX_Byte_i0_i506.REGSET = "RESET";
    defparam r_TX_Byte_i0_i506.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i505 (.D(int_STM32_TX_Byte[505]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[505]));
    defparam r_TX_Byte_i0_i505.REGSET = "RESET";
    defparam r_TX_Byte_i0_i505.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i504 (.D(int_STM32_TX_Byte[504]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[504]));
    defparam r_TX_Byte_i0_i504.REGSET = "RESET";
    defparam r_TX_Byte_i0_i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i503 (.D(int_STM32_TX_Byte[503]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[503]));
    defparam r_TX_Byte_i0_i503.REGSET = "RESET";
    defparam r_TX_Byte_i0_i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i502 (.D(int_STM32_TX_Byte[502]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[502]));
    defparam r_TX_Byte_i0_i502.REGSET = "RESET";
    defparam r_TX_Byte_i0_i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i501 (.D(int_STM32_TX_Byte[501]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[501]));
    defparam r_TX_Byte_i0_i501.REGSET = "RESET";
    defparam r_TX_Byte_i0_i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i500 (.D(int_STM32_TX_Byte[500]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[500]));
    defparam r_TX_Byte_i0_i500.REGSET = "RESET";
    defparam r_TX_Byte_i0_i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i499 (.D(int_STM32_TX_Byte[499]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[499]));
    defparam r_TX_Byte_i0_i499.REGSET = "RESET";
    defparam r_TX_Byte_i0_i499.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_122  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[70]), .C(r_TX_Byte[71]), .D(r_TX_Bit_Count[1]), 
            .Z(n19755));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_122 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i498 (.D(int_STM32_TX_Byte[498]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[498]));
    defparam r_TX_Byte_i0_i498.REGSET = "RESET";
    defparam r_TX_Byte_i0_i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i497 (.D(int_STM32_TX_Byte[497]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[497]));
    defparam r_TX_Byte_i0_i497.REGSET = "RESET";
    defparam r_TX_Byte_i0_i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i496 (.D(int_STM32_TX_Byte[496]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[496]));
    defparam r_TX_Byte_i0_i496.REGSET = "RESET";
    defparam r_TX_Byte_i0_i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i495 (.D(int_STM32_TX_Byte[495]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[495]));
    defparam r_TX_Byte_i0_i495.REGSET = "RESET";
    defparam r_TX_Byte_i0_i495.SRMODE = "ASYNC";
    (* lut_function="(!(A (C)+!A ((C)+!B)))" *) LUT4 i1_2_lut_3_lut (.A(r_TX_DV), 
            .B(r_Trailing_Edge), .C(w_Master_Ready), .Z(n8735));
    defparam i1_2_lut_3_lut.INIT = "0x0e0e";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i494 (.D(int_STM32_TX_Byte[494]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[494]));
    defparam r_TX_Byte_i0_i494.REGSET = "RESET";
    defparam r_TX_Byte_i0_i494.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i493 (.D(int_STM32_TX_Byte[493]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[493]));
    defparam r_TX_Byte_i0_i493.REGSET = "RESET";
    defparam r_TX_Byte_i0_i493.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i492 (.D(int_STM32_TX_Byte[492]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[492]));
    defparam r_TX_Byte_i0_i492.REGSET = "RESET";
    defparam r_TX_Byte_i0_i492.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19755_bdd_4_lut (.A(n19755), 
            .B(r_TX_Byte[69]), .C(r_TX_Byte[68]), .D(r_TX_Bit_Count[1]), 
            .Z(n17406));
    defparam n19755_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i491 (.D(int_STM32_TX_Byte[491]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[491]));
    defparam r_TX_Byte_i0_i491.REGSET = "RESET";
    defparam r_TX_Byte_i0_i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i490 (.D(int_STM32_TX_Byte[490]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[490]));
    defparam r_TX_Byte_i0_i490.REGSET = "RESET";
    defparam r_TX_Byte_i0_i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i489 (.D(int_STM32_TX_Byte[489]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[489]));
    defparam r_TX_Byte_i0_i489.REGSET = "RESET";
    defparam r_TX_Byte_i0_i489.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i488 (.D(int_STM32_TX_Byte[488]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[488]));
    defparam r_TX_Byte_i0_i488.REGSET = "RESET";
    defparam r_TX_Byte_i0_i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i487 (.D(int_STM32_TX_Byte[487]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[487]));
    defparam r_TX_Byte_i0_i487.REGSET = "RESET";
    defparam r_TX_Byte_i0_i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i486 (.D(int_STM32_TX_Byte[486]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[486]));
    defparam r_TX_Byte_i0_i486.REGSET = "RESET";
    defparam r_TX_Byte_i0_i486.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i485 (.D(int_STM32_TX_Byte[485]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[485]));
    defparam r_TX_Byte_i0_i485.REGSET = "RESET";
    defparam r_TX_Byte_i0_i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i484 (.D(int_STM32_TX_Byte[484]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[484]));
    defparam r_TX_Byte_i0_i484.REGSET = "RESET";
    defparam r_TX_Byte_i0_i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i483 (.D(int_STM32_TX_Byte[483]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[483]));
    defparam r_TX_Byte_i0_i483.REGSET = "RESET";
    defparam r_TX_Byte_i0_i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i482 (.D(int_STM32_TX_Byte[482]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[482]));
    defparam r_TX_Byte_i0_i482.REGSET = "RESET";
    defparam r_TX_Byte_i0_i482.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i481 (.D(int_STM32_TX_Byte[481]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[481]));
    defparam r_TX_Byte_i0_i481.REGSET = "RESET";
    defparam r_TX_Byte_i0_i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i480 (.D(int_STM32_TX_Byte[480]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[480]));
    defparam r_TX_Byte_i0_i480.REGSET = "RESET";
    defparam r_TX_Byte_i0_i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i479 (.D(int_STM32_TX_Byte[479]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[479]));
    defparam r_TX_Byte_i0_i479.REGSET = "RESET";
    defparam r_TX_Byte_i0_i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i478 (.D(int_STM32_TX_Byte[478]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[478]));
    defparam r_TX_Byte_i0_i478.REGSET = "RESET";
    defparam r_TX_Byte_i0_i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i477 (.D(int_STM32_TX_Byte[477]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[477]));
    defparam r_TX_Byte_i0_i477.REGSET = "RESET";
    defparam r_TX_Byte_i0_i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i476 (.D(int_STM32_TX_Byte[476]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[476]));
    defparam r_TX_Byte_i0_i476.REGSET = "RESET";
    defparam r_TX_Byte_i0_i476.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i475 (.D(int_STM32_TX_Byte[475]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[475]));
    defparam r_TX_Byte_i0_i475.REGSET = "RESET";
    defparam r_TX_Byte_i0_i475.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i474 (.D(int_STM32_TX_Byte[474]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[474]));
    defparam r_TX_Byte_i0_i474.REGSET = "RESET";
    defparam r_TX_Byte_i0_i474.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i473 (.D(int_STM32_TX_Byte[473]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[473]));
    defparam r_TX_Byte_i0_i473.REGSET = "RESET";
    defparam r_TX_Byte_i0_i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i472 (.D(int_STM32_TX_Byte[472]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[472]));
    defparam r_TX_Byte_i0_i472.REGSET = "RESET";
    defparam r_TX_Byte_i0_i472.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i471 (.D(int_STM32_TX_Byte[471]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[471]));
    defparam r_TX_Byte_i0_i471.REGSET = "RESET";
    defparam r_TX_Byte_i0_i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i470 (.D(int_STM32_TX_Byte[470]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[470]));
    defparam r_TX_Byte_i0_i470.REGSET = "RESET";
    defparam r_TX_Byte_i0_i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i469 (.D(int_STM32_TX_Byte[469]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[469]));
    defparam r_TX_Byte_i0_i469.REGSET = "RESET";
    defparam r_TX_Byte_i0_i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i468 (.D(int_STM32_TX_Byte[468]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[468]));
    defparam r_TX_Byte_i0_i468.REGSET = "RESET";
    defparam r_TX_Byte_i0_i468.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i467 (.D(int_STM32_TX_Byte[467]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[467]));
    defparam r_TX_Byte_i0_i467.REGSET = "RESET";
    defparam r_TX_Byte_i0_i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i466 (.D(int_STM32_TX_Byte[466]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[466]));
    defparam r_TX_Byte_i0_i466.REGSET = "RESET";
    defparam r_TX_Byte_i0_i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i465 (.D(int_STM32_TX_Byte[465]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[465]));
    defparam r_TX_Byte_i0_i465.REGSET = "RESET";
    defparam r_TX_Byte_i0_i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i464 (.D(int_STM32_TX_Byte[464]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[464]));
    defparam r_TX_Byte_i0_i464.REGSET = "RESET";
    defparam r_TX_Byte_i0_i464.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i463 (.D(int_STM32_TX_Byte[463]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[463]));
    defparam r_TX_Byte_i0_i463.REGSET = "RESET";
    defparam r_TX_Byte_i0_i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i462 (.D(int_STM32_TX_Byte[462]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[462]));
    defparam r_TX_Byte_i0_i462.REGSET = "RESET";
    defparam r_TX_Byte_i0_i462.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i461 (.D(int_STM32_TX_Byte[461]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[461]));
    defparam r_TX_Byte_i0_i461.REGSET = "RESET";
    defparam r_TX_Byte_i0_i461.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i460 (.D(int_STM32_TX_Byte[460]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[460]));
    defparam r_TX_Byte_i0_i460.REGSET = "RESET";
    defparam r_TX_Byte_i0_i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i459 (.D(int_STM32_TX_Byte[459]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[459]));
    defparam r_TX_Byte_i0_i459.REGSET = "RESET";
    defparam r_TX_Byte_i0_i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i458 (.D(int_STM32_TX_Byte[458]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[458]));
    defparam r_TX_Byte_i0_i458.REGSET = "RESET";
    defparam r_TX_Byte_i0_i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i457 (.D(int_STM32_TX_Byte[457]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[457]));
    defparam r_TX_Byte_i0_i457.REGSET = "RESET";
    defparam r_TX_Byte_i0_i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i456 (.D(int_STM32_TX_Byte[456]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[456]));
    defparam r_TX_Byte_i0_i456.REGSET = "RESET";
    defparam r_TX_Byte_i0_i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i455 (.D(int_STM32_TX_Byte[455]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[455]));
    defparam r_TX_Byte_i0_i455.REGSET = "RESET";
    defparam r_TX_Byte_i0_i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i454 (.D(int_STM32_TX_Byte[454]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[454]));
    defparam r_TX_Byte_i0_i454.REGSET = "RESET";
    defparam r_TX_Byte_i0_i454.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i453 (.D(int_STM32_TX_Byte[453]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[453]));
    defparam r_TX_Byte_i0_i453.REGSET = "RESET";
    defparam r_TX_Byte_i0_i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i452 (.D(int_STM32_TX_Byte[452]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[452]));
    defparam r_TX_Byte_i0_i452.REGSET = "RESET";
    defparam r_TX_Byte_i0_i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i451 (.D(int_STM32_TX_Byte[451]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[451]));
    defparam r_TX_Byte_i0_i451.REGSET = "RESET";
    defparam r_TX_Byte_i0_i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i450 (.D(int_STM32_TX_Byte[450]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[450]));
    defparam r_TX_Byte_i0_i450.REGSET = "RESET";
    defparam r_TX_Byte_i0_i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i449 (.D(int_STM32_TX_Byte[449]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[449]));
    defparam r_TX_Byte_i0_i449.REGSET = "RESET";
    defparam r_TX_Byte_i0_i449.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i448 (.D(int_STM32_TX_Byte[448]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[448]));
    defparam r_TX_Byte_i0_i448.REGSET = "RESET";
    defparam r_TX_Byte_i0_i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i447 (.D(int_STM32_TX_Byte[447]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[447]));
    defparam r_TX_Byte_i0_i447.REGSET = "RESET";
    defparam r_TX_Byte_i0_i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i446 (.D(int_STM32_TX_Byte[446]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[446]));
    defparam r_TX_Byte_i0_i446.REGSET = "RESET";
    defparam r_TX_Byte_i0_i446.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i445 (.D(int_STM32_TX_Byte[445]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[445]));
    defparam r_TX_Byte_i0_i445.REGSET = "RESET";
    defparam r_TX_Byte_i0_i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i444 (.D(int_STM32_TX_Byte[444]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[444]));
    defparam r_TX_Byte_i0_i444.REGSET = "RESET";
    defparam r_TX_Byte_i0_i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i443 (.D(int_STM32_TX_Byte[443]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[443]));
    defparam r_TX_Byte_i0_i443.REGSET = "RESET";
    defparam r_TX_Byte_i0_i443.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i442 (.D(int_STM32_TX_Byte[442]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[442]));
    defparam r_TX_Byte_i0_i442.REGSET = "RESET";
    defparam r_TX_Byte_i0_i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i441 (.D(int_STM32_TX_Byte[441]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[441]));
    defparam r_TX_Byte_i0_i441.REGSET = "RESET";
    defparam r_TX_Byte_i0_i441.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i440 (.D(int_STM32_TX_Byte[440]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[440]));
    defparam r_TX_Byte_i0_i440.REGSET = "RESET";
    defparam r_TX_Byte_i0_i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i439 (.D(int_STM32_TX_Byte[439]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[439]));
    defparam r_TX_Byte_i0_i439.REGSET = "RESET";
    defparam r_TX_Byte_i0_i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i438 (.D(int_STM32_TX_Byte[438]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[438]));
    defparam r_TX_Byte_i0_i438.REGSET = "RESET";
    defparam r_TX_Byte_i0_i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i437 (.D(int_STM32_TX_Byte[437]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[437]));
    defparam r_TX_Byte_i0_i437.REGSET = "RESET";
    defparam r_TX_Byte_i0_i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i436 (.D(int_STM32_TX_Byte[436]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[436]));
    defparam r_TX_Byte_i0_i436.REGSET = "RESET";
    defparam r_TX_Byte_i0_i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i435 (.D(int_STM32_TX_Byte[435]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[435]));
    defparam r_TX_Byte_i0_i435.REGSET = "RESET";
    defparam r_TX_Byte_i0_i435.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i434 (.D(int_STM32_TX_Byte[434]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[434]));
    defparam r_TX_Byte_i0_i434.REGSET = "RESET";
    defparam r_TX_Byte_i0_i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i433 (.D(int_STM32_TX_Byte[433]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[433]));
    defparam r_TX_Byte_i0_i433.REGSET = "RESET";
    defparam r_TX_Byte_i0_i433.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i432 (.D(int_STM32_TX_Byte[432]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[432]));
    defparam r_TX_Byte_i0_i432.REGSET = "RESET";
    defparam r_TX_Byte_i0_i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i431 (.D(int_STM32_TX_Byte[431]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[431]));
    defparam r_TX_Byte_i0_i431.REGSET = "RESET";
    defparam r_TX_Byte_i0_i431.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i430 (.D(int_STM32_TX_Byte[430]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[430]));
    defparam r_TX_Byte_i0_i430.REGSET = "RESET";
    defparam r_TX_Byte_i0_i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i429 (.D(int_STM32_TX_Byte[429]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[429]));
    defparam r_TX_Byte_i0_i429.REGSET = "RESET";
    defparam r_TX_Byte_i0_i429.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i428 (.D(int_STM32_TX_Byte[428]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[428]));
    defparam r_TX_Byte_i0_i428.REGSET = "RESET";
    defparam r_TX_Byte_i0_i428.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_31  (.A(r_TX_Bit_Count[2]), 
            .B(n19260), .C(n19326), .D(r_TX_Bit_Count[3]), .Z(n19749));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_31 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i427 (.D(int_STM32_TX_Byte[427]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[427]));
    defparam r_TX_Byte_i0_i427.REGSET = "RESET";
    defparam r_TX_Byte_i0_i427.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i426 (.D(int_STM32_TX_Byte[426]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[426]));
    defparam r_TX_Byte_i0_i426.REGSET = "RESET";
    defparam r_TX_Byte_i0_i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i425 (.D(int_STM32_TX_Byte[425]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[425]));
    defparam r_TX_Byte_i0_i425.REGSET = "RESET";
    defparam r_TX_Byte_i0_i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i424 (.D(int_STM32_TX_Byte[424]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[424]));
    defparam r_TX_Byte_i0_i424.REGSET = "RESET";
    defparam r_TX_Byte_i0_i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i423 (.D(int_STM32_TX_Byte[423]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[423]));
    defparam r_TX_Byte_i0_i423.REGSET = "RESET";
    defparam r_TX_Byte_i0_i423.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i422 (.D(int_STM32_TX_Byte[422]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[422]));
    defparam r_TX_Byte_i0_i422.REGSET = "RESET";
    defparam r_TX_Byte_i0_i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i421 (.D(int_STM32_TX_Byte[421]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[421]));
    defparam r_TX_Byte_i0_i421.REGSET = "RESET";
    defparam r_TX_Byte_i0_i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i420 (.D(int_STM32_TX_Byte[420]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[420]));
    defparam r_TX_Byte_i0_i420.REGSET = "RESET";
    defparam r_TX_Byte_i0_i420.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i419 (.D(int_STM32_TX_Byte[419]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[419]));
    defparam r_TX_Byte_i0_i419.REGSET = "RESET";
    defparam r_TX_Byte_i0_i419.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i418 (.D(int_STM32_TX_Byte[418]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[418]));
    defparam r_TX_Byte_i0_i418.REGSET = "RESET";
    defparam r_TX_Byte_i0_i418.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i417 (.D(int_STM32_TX_Byte[417]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[417]));
    defparam r_TX_Byte_i0_i417.REGSET = "RESET";
    defparam r_TX_Byte_i0_i417.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i416 (.D(int_STM32_TX_Byte[416]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[416]));
    defparam r_TX_Byte_i0_i416.REGSET = "RESET";
    defparam r_TX_Byte_i0_i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i415 (.D(int_STM32_TX_Byte[415]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[415]));
    defparam r_TX_Byte_i0_i415.REGSET = "RESET";
    defparam r_TX_Byte_i0_i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i414 (.D(int_STM32_TX_Byte[414]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[414]));
    defparam r_TX_Byte_i0_i414.REGSET = "RESET";
    defparam r_TX_Byte_i0_i414.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i413 (.D(int_STM32_TX_Byte[413]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[413]));
    defparam r_TX_Byte_i0_i413.REGSET = "RESET";
    defparam r_TX_Byte_i0_i413.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i412 (.D(int_STM32_TX_Byte[412]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[412]));
    defparam r_TX_Byte_i0_i412.REGSET = "RESET";
    defparam r_TX_Byte_i0_i412.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i411 (.D(int_STM32_TX_Byte[411]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[411]));
    defparam r_TX_Byte_i0_i411.REGSET = "RESET";
    defparam r_TX_Byte_i0_i411.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i410 (.D(int_STM32_TX_Byte[410]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[410]));
    defparam r_TX_Byte_i0_i410.REGSET = "RESET";
    defparam r_TX_Byte_i0_i410.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i409 (.D(int_STM32_TX_Byte[409]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[409]));
    defparam r_TX_Byte_i0_i409.REGSET = "RESET";
    defparam r_TX_Byte_i0_i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i408 (.D(int_STM32_TX_Byte[408]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[408]));
    defparam r_TX_Byte_i0_i408.REGSET = "RESET";
    defparam r_TX_Byte_i0_i408.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i407 (.D(int_STM32_TX_Byte[407]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[407]));
    defparam r_TX_Byte_i0_i407.REGSET = "RESET";
    defparam r_TX_Byte_i0_i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i406 (.D(int_STM32_TX_Byte[406]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[406]));
    defparam r_TX_Byte_i0_i406.REGSET = "RESET";
    defparam r_TX_Byte_i0_i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i405 (.D(int_STM32_TX_Byte[405]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[405]));
    defparam r_TX_Byte_i0_i405.REGSET = "RESET";
    defparam r_TX_Byte_i0_i405.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i404 (.D(int_STM32_TX_Byte[404]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[404]));
    defparam r_TX_Byte_i0_i404.REGSET = "RESET";
    defparam r_TX_Byte_i0_i404.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i403 (.D(int_STM32_TX_Byte[403]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[403]));
    defparam r_TX_Byte_i0_i403.REGSET = "RESET";
    defparam r_TX_Byte_i0_i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i402 (.D(int_STM32_TX_Byte[402]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[402]));
    defparam r_TX_Byte_i0_i402.REGSET = "RESET";
    defparam r_TX_Byte_i0_i402.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i401 (.D(int_STM32_TX_Byte[401]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[401]));
    defparam r_TX_Byte_i0_i401.REGSET = "RESET";
    defparam r_TX_Byte_i0_i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i400 (.D(int_STM32_TX_Byte[400]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[400]));
    defparam r_TX_Byte_i0_i400.REGSET = "RESET";
    defparam r_TX_Byte_i0_i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i399 (.D(int_STM32_TX_Byte[399]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[399]));
    defparam r_TX_Byte_i0_i399.REGSET = "RESET";
    defparam r_TX_Byte_i0_i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i398 (.D(int_STM32_TX_Byte[398]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[398]));
    defparam r_TX_Byte_i0_i398.REGSET = "RESET";
    defparam r_TX_Byte_i0_i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i397 (.D(int_STM32_TX_Byte[397]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[397]));
    defparam r_TX_Byte_i0_i397.REGSET = "RESET";
    defparam r_TX_Byte_i0_i397.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19749_bdd_4_lut (.A(n19749), 
            .B(n19350), .C(n19236), .D(r_TX_Bit_Count[3]), .Z(n17409));
    defparam n19749_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_28 (.A(r_TX_DV), 
            .B(r_Trailing_Edge), .C(w_Master_Ready), .Z(n16236));
    defparam i1_2_lut_3_lut_adj_28.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_121  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[198]), .C(r_TX_Byte[199]), .D(r_TX_Bit_Count[1]), 
            .Z(n19743));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_121 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19743_bdd_4_lut (.A(n19743), 
            .B(r_TX_Byte[197]), .C(r_TX_Byte[196]), .D(r_TX_Bit_Count[1]), 
            .Z(n17412));
    defparam n19743_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_120  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[374]), .C(r_TX_Byte[375]), .D(r_TX_Bit_Count[1]), 
            .Z(n19737));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_120 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19737_bdd_4_lut (.A(n19737), 
            .B(r_TX_Byte[373]), .C(r_TX_Byte[372]), .D(r_TX_Bit_Count[1]), 
            .Z(n17415));
    defparam n19737_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_119  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[382]), .C(r_TX_Byte[383]), .D(r_TX_Bit_Count[1]), 
            .Z(n19731));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_119 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19731_bdd_4_lut (.A(n19731), 
            .B(r_TX_Byte[381]), .C(r_TX_Byte[380]), .D(r_TX_Bit_Count[1]), 
            .Z(n17418));
    defparam n19731_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_118  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[206]), .C(r_TX_Byte[207]), .D(r_TX_Bit_Count[1]), 
            .Z(n19725));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_118 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i396 (.D(int_STM32_TX_Byte[396]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[396]));
    defparam r_TX_Byte_i0_i396.REGSET = "RESET";
    defparam r_TX_Byte_i0_i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i395 (.D(int_STM32_TX_Byte[395]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[395]));
    defparam r_TX_Byte_i0_i395.REGSET = "RESET";
    defparam r_TX_Byte_i0_i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i394 (.D(int_STM32_TX_Byte[394]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[394]));
    defparam r_TX_Byte_i0_i394.REGSET = "RESET";
    defparam r_TX_Byte_i0_i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i393 (.D(int_STM32_TX_Byte[393]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[393]));
    defparam r_TX_Byte_i0_i393.REGSET = "RESET";
    defparam r_TX_Byte_i0_i393.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i392 (.D(int_STM32_TX_Byte[392]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[392]));
    defparam r_TX_Byte_i0_i392.REGSET = "RESET";
    defparam r_TX_Byte_i0_i392.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i391 (.D(int_STM32_TX_Byte[391]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[391]));
    defparam r_TX_Byte_i0_i391.REGSET = "RESET";
    defparam r_TX_Byte_i0_i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i390 (.D(int_STM32_TX_Byte[390]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[390]));
    defparam r_TX_Byte_i0_i390.REGSET = "RESET";
    defparam r_TX_Byte_i0_i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i389 (.D(int_STM32_TX_Byte[389]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[389]));
    defparam r_TX_Byte_i0_i389.REGSET = "RESET";
    defparam r_TX_Byte_i0_i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i388 (.D(int_STM32_TX_Byte[388]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[388]));
    defparam r_TX_Byte_i0_i388.REGSET = "RESET";
    defparam r_TX_Byte_i0_i388.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i387 (.D(int_STM32_TX_Byte[387]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[387]));
    defparam r_TX_Byte_i0_i387.REGSET = "RESET";
    defparam r_TX_Byte_i0_i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i386 (.D(int_STM32_TX_Byte[386]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[386]));
    defparam r_TX_Byte_i0_i386.REGSET = "RESET";
    defparam r_TX_Byte_i0_i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i385 (.D(int_STM32_TX_Byte[385]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[385]));
    defparam r_TX_Byte_i0_i385.REGSET = "RESET";
    defparam r_TX_Byte_i0_i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i384 (.D(int_STM32_TX_Byte[384]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[384]));
    defparam r_TX_Byte_i0_i384.REGSET = "RESET";
    defparam r_TX_Byte_i0_i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i383 (.D(int_STM32_TX_Byte[383]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[383]));
    defparam r_TX_Byte_i0_i383.REGSET = "RESET";
    defparam r_TX_Byte_i0_i383.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i382 (.D(int_STM32_TX_Byte[382]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[382]));
    defparam r_TX_Byte_i0_i382.REGSET = "RESET";
    defparam r_TX_Byte_i0_i382.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i381 (.D(int_STM32_TX_Byte[381]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[381]));
    defparam r_TX_Byte_i0_i381.REGSET = "RESET";
    defparam r_TX_Byte_i0_i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i380 (.D(int_STM32_TX_Byte[380]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[380]));
    defparam r_TX_Byte_i0_i380.REGSET = "RESET";
    defparam r_TX_Byte_i0_i380.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i379 (.D(int_STM32_TX_Byte[379]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[379]));
    defparam r_TX_Byte_i0_i379.REGSET = "RESET";
    defparam r_TX_Byte_i0_i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i378 (.D(int_STM32_TX_Byte[378]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[378]));
    defparam r_TX_Byte_i0_i378.REGSET = "RESET";
    defparam r_TX_Byte_i0_i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i377 (.D(int_STM32_TX_Byte[377]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[377]));
    defparam r_TX_Byte_i0_i377.REGSET = "RESET";
    defparam r_TX_Byte_i0_i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i376 (.D(int_STM32_TX_Byte[376]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[376]));
    defparam r_TX_Byte_i0_i376.REGSET = "RESET";
    defparam r_TX_Byte_i0_i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i375 (.D(int_STM32_TX_Byte[375]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[375]));
    defparam r_TX_Byte_i0_i375.REGSET = "RESET";
    defparam r_TX_Byte_i0_i375.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i374 (.D(int_STM32_TX_Byte[374]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[374]));
    defparam r_TX_Byte_i0_i374.REGSET = "RESET";
    defparam r_TX_Byte_i0_i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i373 (.D(int_STM32_TX_Byte[373]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[373]));
    defparam r_TX_Byte_i0_i373.REGSET = "RESET";
    defparam r_TX_Byte_i0_i373.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i372 (.D(int_STM32_TX_Byte[372]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[372]));
    defparam r_TX_Byte_i0_i372.REGSET = "RESET";
    defparam r_TX_Byte_i0_i372.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i371 (.D(int_STM32_TX_Byte[371]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[371]));
    defparam r_TX_Byte_i0_i371.REGSET = "RESET";
    defparam r_TX_Byte_i0_i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i370 (.D(int_STM32_TX_Byte[370]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[370]));
    defparam r_TX_Byte_i0_i370.REGSET = "RESET";
    defparam r_TX_Byte_i0_i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i369 (.D(int_STM32_TX_Byte[369]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[369]));
    defparam r_TX_Byte_i0_i369.REGSET = "RESET";
    defparam r_TX_Byte_i0_i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i368 (.D(int_STM32_TX_Byte[368]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[368]));
    defparam r_TX_Byte_i0_i368.REGSET = "RESET";
    defparam r_TX_Byte_i0_i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i367 (.D(int_STM32_TX_Byte[367]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[367]));
    defparam r_TX_Byte_i0_i367.REGSET = "RESET";
    defparam r_TX_Byte_i0_i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i366 (.D(int_STM32_TX_Byte[366]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[366]));
    defparam r_TX_Byte_i0_i366.REGSET = "RESET";
    defparam r_TX_Byte_i0_i366.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i365 (.D(int_STM32_TX_Byte[365]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[365]));
    defparam r_TX_Byte_i0_i365.REGSET = "RESET";
    defparam r_TX_Byte_i0_i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i364 (.D(int_STM32_TX_Byte[364]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[364]));
    defparam r_TX_Byte_i0_i364.REGSET = "RESET";
    defparam r_TX_Byte_i0_i364.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i363 (.D(int_STM32_TX_Byte[363]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[363]));
    defparam r_TX_Byte_i0_i363.REGSET = "RESET";
    defparam r_TX_Byte_i0_i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i362 (.D(int_STM32_TX_Byte[362]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[362]));
    defparam r_TX_Byte_i0_i362.REGSET = "RESET";
    defparam r_TX_Byte_i0_i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i361 (.D(int_STM32_TX_Byte[361]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[361]));
    defparam r_TX_Byte_i0_i361.REGSET = "RESET";
    defparam r_TX_Byte_i0_i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i360 (.D(int_STM32_TX_Byte[360]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[360]));
    defparam r_TX_Byte_i0_i360.REGSET = "RESET";
    defparam r_TX_Byte_i0_i360.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i359 (.D(int_STM32_TX_Byte[359]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[359]));
    defparam r_TX_Byte_i0_i359.REGSET = "RESET";
    defparam r_TX_Byte_i0_i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i358 (.D(int_STM32_TX_Byte[358]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[358]));
    defparam r_TX_Byte_i0_i358.REGSET = "RESET";
    defparam r_TX_Byte_i0_i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i357 (.D(int_STM32_TX_Byte[357]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[357]));
    defparam r_TX_Byte_i0_i357.REGSET = "RESET";
    defparam r_TX_Byte_i0_i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i356 (.D(int_STM32_TX_Byte[356]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[356]));
    defparam r_TX_Byte_i0_i356.REGSET = "RESET";
    defparam r_TX_Byte_i0_i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i355 (.D(int_STM32_TX_Byte[355]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[355]));
    defparam r_TX_Byte_i0_i355.REGSET = "RESET";
    defparam r_TX_Byte_i0_i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i354 (.D(int_STM32_TX_Byte[354]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[354]));
    defparam r_TX_Byte_i0_i354.REGSET = "RESET";
    defparam r_TX_Byte_i0_i354.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i353 (.D(int_STM32_TX_Byte[353]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[353]));
    defparam r_TX_Byte_i0_i353.REGSET = "RESET";
    defparam r_TX_Byte_i0_i353.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i352 (.D(int_STM32_TX_Byte[352]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[352]));
    defparam r_TX_Byte_i0_i352.REGSET = "RESET";
    defparam r_TX_Byte_i0_i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i351 (.D(int_STM32_TX_Byte[351]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[351]));
    defparam r_TX_Byte_i0_i351.REGSET = "RESET";
    defparam r_TX_Byte_i0_i351.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i350 (.D(int_STM32_TX_Byte[350]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[350]));
    defparam r_TX_Byte_i0_i350.REGSET = "RESET";
    defparam r_TX_Byte_i0_i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i349 (.D(int_STM32_TX_Byte[349]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[349]));
    defparam r_TX_Byte_i0_i349.REGSET = "RESET";
    defparam r_TX_Byte_i0_i349.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i348 (.D(int_STM32_TX_Byte[348]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[348]));
    defparam r_TX_Byte_i0_i348.REGSET = "RESET";
    defparam r_TX_Byte_i0_i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i347 (.D(int_STM32_TX_Byte[347]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[347]));
    defparam r_TX_Byte_i0_i347.REGSET = "RESET";
    defparam r_TX_Byte_i0_i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i346 (.D(int_STM32_TX_Byte[346]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[346]));
    defparam r_TX_Byte_i0_i346.REGSET = "RESET";
    defparam r_TX_Byte_i0_i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i345 (.D(int_STM32_TX_Byte[345]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[345]));
    defparam r_TX_Byte_i0_i345.REGSET = "RESET";
    defparam r_TX_Byte_i0_i345.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i344 (.D(int_STM32_TX_Byte[344]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[344]));
    defparam r_TX_Byte_i0_i344.REGSET = "RESET";
    defparam r_TX_Byte_i0_i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i343 (.D(int_STM32_TX_Byte[343]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[343]));
    defparam r_TX_Byte_i0_i343.REGSET = "RESET";
    defparam r_TX_Byte_i0_i343.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i342 (.D(int_STM32_TX_Byte[342]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[342]));
    defparam r_TX_Byte_i0_i342.REGSET = "RESET";
    defparam r_TX_Byte_i0_i342.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i341 (.D(int_STM32_TX_Byte[341]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[341]));
    defparam r_TX_Byte_i0_i341.REGSET = "RESET";
    defparam r_TX_Byte_i0_i341.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i340 (.D(int_STM32_TX_Byte[340]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[340]));
    defparam r_TX_Byte_i0_i340.REGSET = "RESET";
    defparam r_TX_Byte_i0_i340.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19725_bdd_4_lut (.A(n19725), 
            .B(r_TX_Byte[205]), .C(r_TX_Byte[204]), .D(r_TX_Bit_Count[1]), 
            .Z(n17421));
    defparam n19725_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_117  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[390]), .C(r_TX_Byte[391]), .D(r_TX_Bit_Count[1]), 
            .Z(n19719));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_117 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i339 (.D(int_STM32_TX_Byte[339]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[339]));
    defparam r_TX_Byte_i0_i339.REGSET = "RESET";
    defparam r_TX_Byte_i0_i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i338 (.D(int_STM32_TX_Byte[338]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[338]));
    defparam r_TX_Byte_i0_i338.REGSET = "RESET";
    defparam r_TX_Byte_i0_i338.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i337 (.D(int_STM32_TX_Byte[337]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[337]));
    defparam r_TX_Byte_i0_i337.REGSET = "RESET";
    defparam r_TX_Byte_i0_i337.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i336 (.D(int_STM32_TX_Byte[336]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[336]));
    defparam r_TX_Byte_i0_i336.REGSET = "RESET";
    defparam r_TX_Byte_i0_i336.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i335 (.D(int_STM32_TX_Byte[335]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[335]));
    defparam r_TX_Byte_i0_i335.REGSET = "RESET";
    defparam r_TX_Byte_i0_i335.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i334 (.D(int_STM32_TX_Byte[334]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[334]));
    defparam r_TX_Byte_i0_i334.REGSET = "RESET";
    defparam r_TX_Byte_i0_i334.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i333 (.D(int_STM32_TX_Byte[333]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[333]));
    defparam r_TX_Byte_i0_i333.REGSET = "RESET";
    defparam r_TX_Byte_i0_i333.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i332 (.D(int_STM32_TX_Byte[332]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[332]));
    defparam r_TX_Byte_i0_i332.REGSET = "RESET";
    defparam r_TX_Byte_i0_i332.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i331 (.D(int_STM32_TX_Byte[331]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[331]));
    defparam r_TX_Byte_i0_i331.REGSET = "RESET";
    defparam r_TX_Byte_i0_i331.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i330 (.D(int_STM32_TX_Byte[330]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[330]));
    defparam r_TX_Byte_i0_i330.REGSET = "RESET";
    defparam r_TX_Byte_i0_i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i329 (.D(int_STM32_TX_Byte[329]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[329]));
    defparam r_TX_Byte_i0_i329.REGSET = "RESET";
    defparam r_TX_Byte_i0_i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i328 (.D(int_STM32_TX_Byte[328]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[328]));
    defparam r_TX_Byte_i0_i328.REGSET = "RESET";
    defparam r_TX_Byte_i0_i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i327 (.D(int_STM32_TX_Byte[327]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[327]));
    defparam r_TX_Byte_i0_i327.REGSET = "RESET";
    defparam r_TX_Byte_i0_i327.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i326 (.D(int_STM32_TX_Byte[326]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[326]));
    defparam r_TX_Byte_i0_i326.REGSET = "RESET";
    defparam r_TX_Byte_i0_i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i325 (.D(int_STM32_TX_Byte[325]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[325]));
    defparam r_TX_Byte_i0_i325.REGSET = "RESET";
    defparam r_TX_Byte_i0_i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i324 (.D(int_STM32_TX_Byte[324]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[324]));
    defparam r_TX_Byte_i0_i324.REGSET = "RESET";
    defparam r_TX_Byte_i0_i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i323 (.D(int_STM32_TX_Byte[323]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[323]));
    defparam r_TX_Byte_i0_i323.REGSET = "RESET";
    defparam r_TX_Byte_i0_i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i322 (.D(int_STM32_TX_Byte[322]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[322]));
    defparam r_TX_Byte_i0_i322.REGSET = "RESET";
    defparam r_TX_Byte_i0_i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i321 (.D(int_STM32_TX_Byte[321]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[321]));
    defparam r_TX_Byte_i0_i321.REGSET = "RESET";
    defparam r_TX_Byte_i0_i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i320 (.D(int_STM32_TX_Byte[320]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[320]));
    defparam r_TX_Byte_i0_i320.REGSET = "RESET";
    defparam r_TX_Byte_i0_i320.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i319 (.D(int_STM32_TX_Byte[319]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[319]));
    defparam r_TX_Byte_i0_i319.REGSET = "RESET";
    defparam r_TX_Byte_i0_i319.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19719_bdd_4_lut (.A(n19719), 
            .B(r_TX_Byte[389]), .C(r_TX_Byte[388]), .D(r_TX_Bit_Count[1]), 
            .Z(n17424));
    defparam n19719_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i318 (.D(int_STM32_TX_Byte[318]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[318]));
    defparam r_TX_Byte_i0_i318.REGSET = "RESET";
    defparam r_TX_Byte_i0_i318.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i317 (.D(int_STM32_TX_Byte[317]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[317]));
    defparam r_TX_Byte_i0_i317.REGSET = "RESET";
    defparam r_TX_Byte_i0_i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i316 (.D(int_STM32_TX_Byte[316]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[316]));
    defparam r_TX_Byte_i0_i316.REGSET = "RESET";
    defparam r_TX_Byte_i0_i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i315 (.D(int_STM32_TX_Byte[315]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[315]));
    defparam r_TX_Byte_i0_i315.REGSET = "RESET";
    defparam r_TX_Byte_i0_i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i314 (.D(int_STM32_TX_Byte[314]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[314]));
    defparam r_TX_Byte_i0_i314.REGSET = "RESET";
    defparam r_TX_Byte_i0_i314.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i313 (.D(int_STM32_TX_Byte[313]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[313]));
    defparam r_TX_Byte_i0_i313.REGSET = "RESET";
    defparam r_TX_Byte_i0_i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i312 (.D(int_STM32_TX_Byte[312]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[312]));
    defparam r_TX_Byte_i0_i312.REGSET = "RESET";
    defparam r_TX_Byte_i0_i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i311 (.D(int_STM32_TX_Byte[311]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[311]));
    defparam r_TX_Byte_i0_i311.REGSET = "RESET";
    defparam r_TX_Byte_i0_i311.SRMODE = "ASYNC";
    (* lineinfo="@6(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_976__i0 (.D(r_SPI_Clk_Count_1__N_1269[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_SPI_Clk_Count[0]));
    defparam r_SPI_Clk_Count_976__i0.REGSET = "RESET";
    defparam r_SPI_Clk_Count_976__i0.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_116  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[398]), .C(r_TX_Byte[399]), .D(r_TX_Bit_Count[1]), 
            .Z(n19713));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_116 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i310 (.D(int_STM32_TX_Byte[310]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[310]));
    defparam r_TX_Byte_i0_i310.REGSET = "RESET";
    defparam r_TX_Byte_i0_i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i309 (.D(int_STM32_TX_Byte[309]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[309]));
    defparam r_TX_Byte_i0_i309.REGSET = "RESET";
    defparam r_TX_Byte_i0_i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i308 (.D(int_STM32_TX_Byte[308]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[308]));
    defparam r_TX_Byte_i0_i308.REGSET = "RESET";
    defparam r_TX_Byte_i0_i308.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i307 (.D(int_STM32_TX_Byte[307]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[307]));
    defparam r_TX_Byte_i0_i307.REGSET = "RESET";
    defparam r_TX_Byte_i0_i307.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i306 (.D(int_STM32_TX_Byte[306]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[306]));
    defparam r_TX_Byte_i0_i306.REGSET = "RESET";
    defparam r_TX_Byte_i0_i306.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i305 (.D(int_STM32_TX_Byte[305]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[305]));
    defparam r_TX_Byte_i0_i305.REGSET = "RESET";
    defparam r_TX_Byte_i0_i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i304 (.D(int_STM32_TX_Byte[304]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[304]));
    defparam r_TX_Byte_i0_i304.REGSET = "RESET";
    defparam r_TX_Byte_i0_i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i303 (.D(int_STM32_TX_Byte[303]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[303]));
    defparam r_TX_Byte_i0_i303.REGSET = "RESET";
    defparam r_TX_Byte_i0_i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i302 (.D(int_STM32_TX_Byte[302]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[302]));
    defparam r_TX_Byte_i0_i302.REGSET = "RESET";
    defparam r_TX_Byte_i0_i302.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i301 (.D(int_STM32_TX_Byte[301]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[301]));
    defparam r_TX_Byte_i0_i301.REGSET = "RESET";
    defparam r_TX_Byte_i0_i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i300 (.D(int_STM32_TX_Byte[300]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[300]));
    defparam r_TX_Byte_i0_i300.REGSET = "RESET";
    defparam r_TX_Byte_i0_i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i299 (.D(int_STM32_TX_Byte[299]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[299]));
    defparam r_TX_Byte_i0_i299.REGSET = "RESET";
    defparam r_TX_Byte_i0_i299.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i298 (.D(int_STM32_TX_Byte[298]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[298]));
    defparam r_TX_Byte_i0_i298.REGSET = "RESET";
    defparam r_TX_Byte_i0_i298.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19713_bdd_4_lut (.A(n19713), 
            .B(r_TX_Byte[397]), .C(r_TX_Byte[396]), .D(r_TX_Bit_Count[1]), 
            .Z(n17427));
    defparam n19713_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i297 (.D(int_STM32_TX_Byte[297]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[297]));
    defparam r_TX_Byte_i0_i297.REGSET = "RESET";
    defparam r_TX_Byte_i0_i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i296 (.D(int_STM32_TX_Byte[296]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[296]));
    defparam r_TX_Byte_i0_i296.REGSET = "RESET";
    defparam r_TX_Byte_i0_i296.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i295 (.D(int_STM32_TX_Byte[295]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[295]));
    defparam r_TX_Byte_i0_i295.REGSET = "RESET";
    defparam r_TX_Byte_i0_i295.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i294 (.D(int_STM32_TX_Byte[294]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[294]));
    defparam r_TX_Byte_i0_i294.REGSET = "RESET";
    defparam r_TX_Byte_i0_i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i293 (.D(int_STM32_TX_Byte[293]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[293]));
    defparam r_TX_Byte_i0_i293.REGSET = "RESET";
    defparam r_TX_Byte_i0_i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i292 (.D(int_STM32_TX_Byte[292]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[292]));
    defparam r_TX_Byte_i0_i292.REGSET = "RESET";
    defparam r_TX_Byte_i0_i292.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i291 (.D(int_STM32_TX_Byte[291]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[291]));
    defparam r_TX_Byte_i0_i291.REGSET = "RESET";
    defparam r_TX_Byte_i0_i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i290 (.D(int_STM32_TX_Byte[290]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[290]));
    defparam r_TX_Byte_i0_i290.REGSET = "RESET";
    defparam r_TX_Byte_i0_i290.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i289 (.D(int_STM32_TX_Byte[289]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[289]));
    defparam r_TX_Byte_i0_i289.REGSET = "RESET";
    defparam r_TX_Byte_i0_i289.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_115  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[118]), .C(r_TX_Byte[119]), .D(r_TX_Bit_Count[1]), 
            .Z(n19707));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_115 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i288 (.D(int_STM32_TX_Byte[288]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[288]));
    defparam r_TX_Byte_i0_i288.REGSET = "RESET";
    defparam r_TX_Byte_i0_i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i287 (.D(int_STM32_TX_Byte[287]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[287]));
    defparam r_TX_Byte_i0_i287.REGSET = "RESET";
    defparam r_TX_Byte_i0_i287.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i286 (.D(int_STM32_TX_Byte[286]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[286]));
    defparam r_TX_Byte_i0_i286.REGSET = "RESET";
    defparam r_TX_Byte_i0_i286.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i285 (.D(int_STM32_TX_Byte[285]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[285]));
    defparam r_TX_Byte_i0_i285.REGSET = "RESET";
    defparam r_TX_Byte_i0_i285.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19707_bdd_4_lut (.A(n19707), 
            .B(r_TX_Byte[117]), .C(r_TX_Byte[116]), .D(r_TX_Bit_Count[1]), 
            .Z(n17430));
    defparam n19707_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1123_add_2_add_5_9 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[7]), .C0(VCC_net), .D0(n14618), .CI0(n14618), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[8]), .C1(VCC_net), .D1(n20948), 
            .CI1(n20948), .CO0(n20948), .CO1(n14620), .S0(n62[7]), .S1(n62[8]));
    defparam sub_1123_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_1123_add_2_add_5_9.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i284 (.D(int_STM32_TX_Byte[284]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[284]));
    defparam r_TX_Byte_i0_i284.REGSET = "RESET";
    defparam r_TX_Byte_i0_i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i283 (.D(int_STM32_TX_Byte[283]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[283]));
    defparam r_TX_Byte_i0_i283.REGSET = "RESET";
    defparam r_TX_Byte_i0_i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i282 (.D(int_STM32_TX_Byte[282]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[282]));
    defparam r_TX_Byte_i0_i282.REGSET = "RESET";
    defparam r_TX_Byte_i0_i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i281 (.D(int_STM32_TX_Byte[281]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[281]));
    defparam r_TX_Byte_i0_i281.REGSET = "RESET";
    defparam r_TX_Byte_i0_i281.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i280 (.D(int_STM32_TX_Byte[280]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[280]));
    defparam r_TX_Byte_i0_i280.REGSET = "RESET";
    defparam r_TX_Byte_i0_i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i279 (.D(int_STM32_TX_Byte[279]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[279]));
    defparam r_TX_Byte_i0_i279.REGSET = "RESET";
    defparam r_TX_Byte_i0_i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i278 (.D(int_STM32_TX_Byte[278]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[278]));
    defparam r_TX_Byte_i0_i278.REGSET = "RESET";
    defparam r_TX_Byte_i0_i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i277 (.D(int_STM32_TX_Byte[277]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[277]));
    defparam r_TX_Byte_i0_i277.REGSET = "RESET";
    defparam r_TX_Byte_i0_i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i276 (.D(int_STM32_TX_Byte[276]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[276]));
    defparam r_TX_Byte_i0_i276.REGSET = "RESET";
    defparam r_TX_Byte_i0_i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i275 (.D(int_STM32_TX_Byte[275]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[275]));
    defparam r_TX_Byte_i0_i275.REGSET = "RESET";
    defparam r_TX_Byte_i0_i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i274 (.D(int_STM32_TX_Byte[274]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[274]));
    defparam r_TX_Byte_i0_i274.REGSET = "RESET";
    defparam r_TX_Byte_i0_i274.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i273 (.D(int_STM32_TX_Byte[273]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[273]));
    defparam r_TX_Byte_i0_i273.REGSET = "RESET";
    defparam r_TX_Byte_i0_i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i272 (.D(int_STM32_TX_Byte[272]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[272]));
    defparam r_TX_Byte_i0_i272.REGSET = "RESET";
    defparam r_TX_Byte_i0_i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i271 (.D(int_STM32_TX_Byte[271]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[271]));
    defparam r_TX_Byte_i0_i271.REGSET = "RESET";
    defparam r_TX_Byte_i0_i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i270 (.D(int_STM32_TX_Byte[270]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[270]));
    defparam r_TX_Byte_i0_i270.REGSET = "RESET";
    defparam r_TX_Byte_i0_i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i269 (.D(int_STM32_TX_Byte[269]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[269]));
    defparam r_TX_Byte_i0_i269.REGSET = "RESET";
    defparam r_TX_Byte_i0_i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i268 (.D(int_STM32_TX_Byte[268]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[268]));
    defparam r_TX_Byte_i0_i268.REGSET = "RESET";
    defparam r_TX_Byte_i0_i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i267 (.D(int_STM32_TX_Byte[267]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[267]));
    defparam r_TX_Byte_i0_i267.REGSET = "RESET";
    defparam r_TX_Byte_i0_i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i266 (.D(int_STM32_TX_Byte[266]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[266]));
    defparam r_TX_Byte_i0_i266.REGSET = "RESET";
    defparam r_TX_Byte_i0_i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i265 (.D(int_STM32_TX_Byte[265]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[265]));
    defparam r_TX_Byte_i0_i265.REGSET = "RESET";
    defparam r_TX_Byte_i0_i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i264 (.D(int_STM32_TX_Byte[264]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[264]));
    defparam r_TX_Byte_i0_i264.REGSET = "RESET";
    defparam r_TX_Byte_i0_i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i263 (.D(int_STM32_TX_Byte[263]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[263]));
    defparam r_TX_Byte_i0_i263.REGSET = "RESET";
    defparam r_TX_Byte_i0_i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i262 (.D(int_STM32_TX_Byte[262]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[262]));
    defparam r_TX_Byte_i0_i262.REGSET = "RESET";
    defparam r_TX_Byte_i0_i262.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i261 (.D(int_STM32_TX_Byte[261]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[261]));
    defparam r_TX_Byte_i0_i261.REGSET = "RESET";
    defparam r_TX_Byte_i0_i261.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i260 (.D(int_STM32_TX_Byte[260]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[260]));
    defparam r_TX_Byte_i0_i260.REGSET = "RESET";
    defparam r_TX_Byte_i0_i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i259 (.D(int_STM32_TX_Byte[259]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[259]));
    defparam r_TX_Byte_i0_i259.REGSET = "RESET";
    defparam r_TX_Byte_i0_i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i258 (.D(int_STM32_TX_Byte[258]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[258]));
    defparam r_TX_Byte_i0_i258.REGSET = "RESET";
    defparam r_TX_Byte_i0_i258.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i257 (.D(int_STM32_TX_Byte[257]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[257]));
    defparam r_TX_Byte_i0_i257.REGSET = "RESET";
    defparam r_TX_Byte_i0_i257.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i256 (.D(int_STM32_TX_Byte[256]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[256]));
    defparam r_TX_Byte_i0_i256.REGSET = "RESET";
    defparam r_TX_Byte_i0_i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i255 (.D(int_STM32_TX_Byte[255]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[255]));
    defparam r_TX_Byte_i0_i255.REGSET = "RESET";
    defparam r_TX_Byte_i0_i255.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i254 (.D(int_STM32_TX_Byte[254]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[254]));
    defparam r_TX_Byte_i0_i254.REGSET = "RESET";
    defparam r_TX_Byte_i0_i254.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i253 (.D(int_STM32_TX_Byte[253]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[253]));
    defparam r_TX_Byte_i0_i253.REGSET = "RESET";
    defparam r_TX_Byte_i0_i253.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i252 (.D(int_STM32_TX_Byte[252]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[252]));
    defparam r_TX_Byte_i0_i252.REGSET = "RESET";
    defparam r_TX_Byte_i0_i252.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i251 (.D(int_STM32_TX_Byte[251]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[251]));
    defparam r_TX_Byte_i0_i251.REGSET = "RESET";
    defparam r_TX_Byte_i0_i251.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i250 (.D(int_STM32_TX_Byte[250]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[250]));
    defparam r_TX_Byte_i0_i250.REGSET = "RESET";
    defparam r_TX_Byte_i0_i250.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i249 (.D(int_STM32_TX_Byte[249]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[249]));
    defparam r_TX_Byte_i0_i249.REGSET = "RESET";
    defparam r_TX_Byte_i0_i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i248 (.D(int_STM32_TX_Byte[248]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[248]));
    defparam r_TX_Byte_i0_i248.REGSET = "RESET";
    defparam r_TX_Byte_i0_i248.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i247 (.D(int_STM32_TX_Byte[247]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[247]));
    defparam r_TX_Byte_i0_i247.REGSET = "RESET";
    defparam r_TX_Byte_i0_i247.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i246 (.D(int_STM32_TX_Byte[246]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[246]));
    defparam r_TX_Byte_i0_i246.REGSET = "RESET";
    defparam r_TX_Byte_i0_i246.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i245 (.D(int_STM32_TX_Byte[245]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[245]));
    defparam r_TX_Byte_i0_i245.REGSET = "RESET";
    defparam r_TX_Byte_i0_i245.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i244 (.D(int_STM32_TX_Byte[244]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[244]));
    defparam r_TX_Byte_i0_i244.REGSET = "RESET";
    defparam r_TX_Byte_i0_i244.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i243 (.D(int_STM32_TX_Byte[243]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[243]));
    defparam r_TX_Byte_i0_i243.REGSET = "RESET";
    defparam r_TX_Byte_i0_i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i242 (.D(int_STM32_TX_Byte[242]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[242]));
    defparam r_TX_Byte_i0_i242.REGSET = "RESET";
    defparam r_TX_Byte_i0_i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i241 (.D(int_STM32_TX_Byte[241]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[241]));
    defparam r_TX_Byte_i0_i241.REGSET = "RESET";
    defparam r_TX_Byte_i0_i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i240 (.D(int_STM32_TX_Byte[240]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[240]));
    defparam r_TX_Byte_i0_i240.REGSET = "RESET";
    defparam r_TX_Byte_i0_i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i239 (.D(int_STM32_TX_Byte[239]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[239]));
    defparam r_TX_Byte_i0_i239.REGSET = "RESET";
    defparam r_TX_Byte_i0_i239.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i238 (.D(int_STM32_TX_Byte[238]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[238]));
    defparam r_TX_Byte_i0_i238.REGSET = "RESET";
    defparam r_TX_Byte_i0_i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i237 (.D(int_STM32_TX_Byte[237]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[237]));
    defparam r_TX_Byte_i0_i237.REGSET = "RESET";
    defparam r_TX_Byte_i0_i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i236 (.D(int_STM32_TX_Byte[236]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[236]));
    defparam r_TX_Byte_i0_i236.REGSET = "RESET";
    defparam r_TX_Byte_i0_i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i235 (.D(int_STM32_TX_Byte[235]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[235]));
    defparam r_TX_Byte_i0_i235.REGSET = "RESET";
    defparam r_TX_Byte_i0_i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i234 (.D(int_STM32_TX_Byte[234]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[234]));
    defparam r_TX_Byte_i0_i234.REGSET = "RESET";
    defparam r_TX_Byte_i0_i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i233 (.D(int_STM32_TX_Byte[233]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[233]));
    defparam r_TX_Byte_i0_i233.REGSET = "RESET";
    defparam r_TX_Byte_i0_i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i232 (.D(int_STM32_TX_Byte[232]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[232]));
    defparam r_TX_Byte_i0_i232.REGSET = "RESET";
    defparam r_TX_Byte_i0_i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i231 (.D(int_STM32_TX_Byte[231]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[231]));
    defparam r_TX_Byte_i0_i231.REGSET = "RESET";
    defparam r_TX_Byte_i0_i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i230 (.D(int_STM32_TX_Byte[230]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[230]));
    defparam r_TX_Byte_i0_i230.REGSET = "RESET";
    defparam r_TX_Byte_i0_i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i229 (.D(int_STM32_TX_Byte[229]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[229]));
    defparam r_TX_Byte_i0_i229.REGSET = "RESET";
    defparam r_TX_Byte_i0_i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i228 (.D(int_STM32_TX_Byte[228]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[228]));
    defparam r_TX_Byte_i0_i228.REGSET = "RESET";
    defparam r_TX_Byte_i0_i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i227 (.D(int_STM32_TX_Byte[227]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[227]));
    defparam r_TX_Byte_i0_i227.REGSET = "RESET";
    defparam r_TX_Byte_i0_i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i226 (.D(int_STM32_TX_Byte[226]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[226]));
    defparam r_TX_Byte_i0_i226.REGSET = "RESET";
    defparam r_TX_Byte_i0_i226.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i225 (.D(int_STM32_TX_Byte[225]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[225]));
    defparam r_TX_Byte_i0_i225.REGSET = "RESET";
    defparam r_TX_Byte_i0_i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i224 (.D(int_STM32_TX_Byte[224]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[224]));
    defparam r_TX_Byte_i0_i224.REGSET = "RESET";
    defparam r_TX_Byte_i0_i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i223 (.D(int_STM32_TX_Byte[223]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[223]));
    defparam r_TX_Byte_i0_i223.REGSET = "RESET";
    defparam r_TX_Byte_i0_i223.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i222 (.D(int_STM32_TX_Byte[222]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[222]));
    defparam r_TX_Byte_i0_i222.REGSET = "RESET";
    defparam r_TX_Byte_i0_i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i221 (.D(int_STM32_TX_Byte[221]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[221]));
    defparam r_TX_Byte_i0_i221.REGSET = "RESET";
    defparam r_TX_Byte_i0_i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i220 (.D(int_STM32_TX_Byte[220]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[220]));
    defparam r_TX_Byte_i0_i220.REGSET = "RESET";
    defparam r_TX_Byte_i0_i220.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i219 (.D(int_STM32_TX_Byte[219]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[219]));
    defparam r_TX_Byte_i0_i219.REGSET = "RESET";
    defparam r_TX_Byte_i0_i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i218 (.D(int_STM32_TX_Byte[218]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[218]));
    defparam r_TX_Byte_i0_i218.REGSET = "RESET";
    defparam r_TX_Byte_i0_i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i217 (.D(int_STM32_TX_Byte[217]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[217]));
    defparam r_TX_Byte_i0_i217.REGSET = "RESET";
    defparam r_TX_Byte_i0_i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i216 (.D(int_STM32_TX_Byte[216]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[216]));
    defparam r_TX_Byte_i0_i216.REGSET = "RESET";
    defparam r_TX_Byte_i0_i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i215 (.D(int_STM32_TX_Byte[215]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[215]));
    defparam r_TX_Byte_i0_i215.REGSET = "RESET";
    defparam r_TX_Byte_i0_i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i214 (.D(int_STM32_TX_Byte[214]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[214]));
    defparam r_TX_Byte_i0_i214.REGSET = "RESET";
    defparam r_TX_Byte_i0_i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i213 (.D(int_STM32_TX_Byte[213]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[213]));
    defparam r_TX_Byte_i0_i213.REGSET = "RESET";
    defparam r_TX_Byte_i0_i213.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i212 (.D(int_STM32_TX_Byte[212]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[212]));
    defparam r_TX_Byte_i0_i212.REGSET = "RESET";
    defparam r_TX_Byte_i0_i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i211 (.D(int_STM32_TX_Byte[211]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[211]));
    defparam r_TX_Byte_i0_i211.REGSET = "RESET";
    defparam r_TX_Byte_i0_i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i210 (.D(int_STM32_TX_Byte[210]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[210]));
    defparam r_TX_Byte_i0_i210.REGSET = "RESET";
    defparam r_TX_Byte_i0_i210.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i209 (.D(int_STM32_TX_Byte[209]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[209]));
    defparam r_TX_Byte_i0_i209.REGSET = "RESET";
    defparam r_TX_Byte_i0_i209.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i208 (.D(int_STM32_TX_Byte[208]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[208]));
    defparam r_TX_Byte_i0_i208.REGSET = "RESET";
    defparam r_TX_Byte_i0_i208.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i207 (.D(int_STM32_TX_Byte[207]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[207]));
    defparam r_TX_Byte_i0_i207.REGSET = "RESET";
    defparam r_TX_Byte_i0_i207.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i206 (.D(int_STM32_TX_Byte[206]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[206]));
    defparam r_TX_Byte_i0_i206.REGSET = "RESET";
    defparam r_TX_Byte_i0_i206.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i205 (.D(int_STM32_TX_Byte[205]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[205]));
    defparam r_TX_Byte_i0_i205.REGSET = "RESET";
    defparam r_TX_Byte_i0_i205.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i204 (.D(int_STM32_TX_Byte[204]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[204]));
    defparam r_TX_Byte_i0_i204.REGSET = "RESET";
    defparam r_TX_Byte_i0_i204.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i203 (.D(int_STM32_TX_Byte[203]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[203]));
    defparam r_TX_Byte_i0_i203.REGSET = "RESET";
    defparam r_TX_Byte_i0_i203.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i202 (.D(int_STM32_TX_Byte[202]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[202]));
    defparam r_TX_Byte_i0_i202.REGSET = "RESET";
    defparam r_TX_Byte_i0_i202.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i201 (.D(int_STM32_TX_Byte[201]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[201]));
    defparam r_TX_Byte_i0_i201.REGSET = "RESET";
    defparam r_TX_Byte_i0_i201.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i200 (.D(int_STM32_TX_Byte[200]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[200]));
    defparam r_TX_Byte_i0_i200.REGSET = "RESET";
    defparam r_TX_Byte_i0_i200.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i199 (.D(int_STM32_TX_Byte[199]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[199]));
    defparam r_TX_Byte_i0_i199.REGSET = "RESET";
    defparam r_TX_Byte_i0_i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i198 (.D(int_STM32_TX_Byte[198]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[198]));
    defparam r_TX_Byte_i0_i198.REGSET = "RESET";
    defparam r_TX_Byte_i0_i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i197 (.D(int_STM32_TX_Byte[197]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[197]));
    defparam r_TX_Byte_i0_i197.REGSET = "RESET";
    defparam r_TX_Byte_i0_i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i196 (.D(int_STM32_TX_Byte[196]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[196]));
    defparam r_TX_Byte_i0_i196.REGSET = "RESET";
    defparam r_TX_Byte_i0_i196.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i195 (.D(int_STM32_TX_Byte[195]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[195]));
    defparam r_TX_Byte_i0_i195.REGSET = "RESET";
    defparam r_TX_Byte_i0_i195.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i194 (.D(int_STM32_TX_Byte[194]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[194]));
    defparam r_TX_Byte_i0_i194.REGSET = "RESET";
    defparam r_TX_Byte_i0_i194.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i193 (.D(int_STM32_TX_Byte[193]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[193]));
    defparam r_TX_Byte_i0_i193.REGSET = "RESET";
    defparam r_TX_Byte_i0_i193.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i192 (.D(int_STM32_TX_Byte[192]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[192]));
    defparam r_TX_Byte_i0_i192.REGSET = "RESET";
    defparam r_TX_Byte_i0_i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i191 (.D(int_STM32_TX_Byte[191]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[191]));
    defparam r_TX_Byte_i0_i191.REGSET = "RESET";
    defparam r_TX_Byte_i0_i191.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i190 (.D(int_STM32_TX_Byte[190]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[190]));
    defparam r_TX_Byte_i0_i190.REGSET = "RESET";
    defparam r_TX_Byte_i0_i190.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i189 (.D(int_STM32_TX_Byte[189]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[189]));
    defparam r_TX_Byte_i0_i189.REGSET = "RESET";
    defparam r_TX_Byte_i0_i189.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i188 (.D(int_STM32_TX_Byte[188]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[188]));
    defparam r_TX_Byte_i0_i188.REGSET = "RESET";
    defparam r_TX_Byte_i0_i188.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i187 (.D(int_STM32_TX_Byte[187]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[187]));
    defparam r_TX_Byte_i0_i187.REGSET = "RESET";
    defparam r_TX_Byte_i0_i187.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i186 (.D(int_STM32_TX_Byte[186]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[186]));
    defparam r_TX_Byte_i0_i186.REGSET = "RESET";
    defparam r_TX_Byte_i0_i186.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i185 (.D(int_STM32_TX_Byte[185]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[185]));
    defparam r_TX_Byte_i0_i185.REGSET = "RESET";
    defparam r_TX_Byte_i0_i185.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i184 (.D(int_STM32_TX_Byte[184]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[184]));
    defparam r_TX_Byte_i0_i184.REGSET = "RESET";
    defparam r_TX_Byte_i0_i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i183 (.D(int_STM32_TX_Byte[183]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[183]));
    defparam r_TX_Byte_i0_i183.REGSET = "RESET";
    defparam r_TX_Byte_i0_i183.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i182 (.D(int_STM32_TX_Byte[182]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[182]));
    defparam r_TX_Byte_i0_i182.REGSET = "RESET";
    defparam r_TX_Byte_i0_i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i181 (.D(int_STM32_TX_Byte[181]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[181]));
    defparam r_TX_Byte_i0_i181.REGSET = "RESET";
    defparam r_TX_Byte_i0_i181.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i180 (.D(int_STM32_TX_Byte[180]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[180]));
    defparam r_TX_Byte_i0_i180.REGSET = "RESET";
    defparam r_TX_Byte_i0_i180.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i179 (.D(int_STM32_TX_Byte[179]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[179]));
    defparam r_TX_Byte_i0_i179.REGSET = "RESET";
    defparam r_TX_Byte_i0_i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i178 (.D(int_STM32_TX_Byte[178]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[178]));
    defparam r_TX_Byte_i0_i178.REGSET = "RESET";
    defparam r_TX_Byte_i0_i178.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i177 (.D(int_STM32_TX_Byte[177]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[177]));
    defparam r_TX_Byte_i0_i177.REGSET = "RESET";
    defparam r_TX_Byte_i0_i177.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i176 (.D(int_STM32_TX_Byte[176]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[176]));
    defparam r_TX_Byte_i0_i176.REGSET = "RESET";
    defparam r_TX_Byte_i0_i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i175 (.D(int_STM32_TX_Byte[175]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[175]));
    defparam r_TX_Byte_i0_i175.REGSET = "RESET";
    defparam r_TX_Byte_i0_i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i174 (.D(int_STM32_TX_Byte[174]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[174]));
    defparam r_TX_Byte_i0_i174.REGSET = "RESET";
    defparam r_TX_Byte_i0_i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i173 (.D(int_STM32_TX_Byte[173]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[173]));
    defparam r_TX_Byte_i0_i173.REGSET = "RESET";
    defparam r_TX_Byte_i0_i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i172 (.D(int_STM32_TX_Byte[172]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[172]));
    defparam r_TX_Byte_i0_i172.REGSET = "RESET";
    defparam r_TX_Byte_i0_i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i171 (.D(int_STM32_TX_Byte[171]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[171]));
    defparam r_TX_Byte_i0_i171.REGSET = "RESET";
    defparam r_TX_Byte_i0_i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i170 (.D(int_STM32_TX_Byte[170]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[170]));
    defparam r_TX_Byte_i0_i170.REGSET = "RESET";
    defparam r_TX_Byte_i0_i170.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i169 (.D(int_STM32_TX_Byte[169]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[169]));
    defparam r_TX_Byte_i0_i169.REGSET = "RESET";
    defparam r_TX_Byte_i0_i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i168 (.D(int_STM32_TX_Byte[168]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[168]));
    defparam r_TX_Byte_i0_i168.REGSET = "RESET";
    defparam r_TX_Byte_i0_i168.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i167 (.D(int_STM32_TX_Byte[167]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[167]));
    defparam r_TX_Byte_i0_i167.REGSET = "RESET";
    defparam r_TX_Byte_i0_i167.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i166 (.D(int_STM32_TX_Byte[166]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[166]));
    defparam r_TX_Byte_i0_i166.REGSET = "RESET";
    defparam r_TX_Byte_i0_i166.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i165 (.D(int_STM32_TX_Byte[165]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[165]));
    defparam r_TX_Byte_i0_i165.REGSET = "RESET";
    defparam r_TX_Byte_i0_i165.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i164 (.D(int_STM32_TX_Byte[164]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[164]));
    defparam r_TX_Byte_i0_i164.REGSET = "RESET";
    defparam r_TX_Byte_i0_i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i163 (.D(int_STM32_TX_Byte[163]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[163]));
    defparam r_TX_Byte_i0_i163.REGSET = "RESET";
    defparam r_TX_Byte_i0_i163.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i162 (.D(int_STM32_TX_Byte[162]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[162]));
    defparam r_TX_Byte_i0_i162.REGSET = "RESET";
    defparam r_TX_Byte_i0_i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i161 (.D(int_STM32_TX_Byte[161]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[161]));
    defparam r_TX_Byte_i0_i161.REGSET = "RESET";
    defparam r_TX_Byte_i0_i161.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i160 (.D(int_STM32_TX_Byte[160]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[160]));
    defparam r_TX_Byte_i0_i160.REGSET = "RESET";
    defparam r_TX_Byte_i0_i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i159 (.D(int_STM32_TX_Byte[159]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[159]));
    defparam r_TX_Byte_i0_i159.REGSET = "RESET";
    defparam r_TX_Byte_i0_i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i158 (.D(int_STM32_TX_Byte[158]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[158]));
    defparam r_TX_Byte_i0_i158.REGSET = "RESET";
    defparam r_TX_Byte_i0_i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i157 (.D(int_STM32_TX_Byte[157]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[157]));
    defparam r_TX_Byte_i0_i157.REGSET = "RESET";
    defparam r_TX_Byte_i0_i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i156 (.D(int_STM32_TX_Byte[156]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[156]));
    defparam r_TX_Byte_i0_i156.REGSET = "RESET";
    defparam r_TX_Byte_i0_i156.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i155 (.D(int_STM32_TX_Byte[155]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[155]));
    defparam r_TX_Byte_i0_i155.REGSET = "RESET";
    defparam r_TX_Byte_i0_i155.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i154 (.D(int_STM32_TX_Byte[154]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[154]));
    defparam r_TX_Byte_i0_i154.REGSET = "RESET";
    defparam r_TX_Byte_i0_i154.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i153 (.D(int_STM32_TX_Byte[153]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[153]));
    defparam r_TX_Byte_i0_i153.REGSET = "RESET";
    defparam r_TX_Byte_i0_i153.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i152 (.D(int_STM32_TX_Byte[152]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[152]));
    defparam r_TX_Byte_i0_i152.REGSET = "RESET";
    defparam r_TX_Byte_i0_i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i151 (.D(int_STM32_TX_Byte[151]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[151]));
    defparam r_TX_Byte_i0_i151.REGSET = "RESET";
    defparam r_TX_Byte_i0_i151.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i150 (.D(int_STM32_TX_Byte[150]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[150]));
    defparam r_TX_Byte_i0_i150.REGSET = "RESET";
    defparam r_TX_Byte_i0_i150.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i149 (.D(int_STM32_TX_Byte[149]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[149]));
    defparam r_TX_Byte_i0_i149.REGSET = "RESET";
    defparam r_TX_Byte_i0_i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i148 (.D(int_STM32_TX_Byte[148]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[148]));
    defparam r_TX_Byte_i0_i148.REGSET = "RESET";
    defparam r_TX_Byte_i0_i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i147 (.D(int_STM32_TX_Byte[147]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[147]));
    defparam r_TX_Byte_i0_i147.REGSET = "RESET";
    defparam r_TX_Byte_i0_i147.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i146 (.D(int_STM32_TX_Byte[146]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[146]));
    defparam r_TX_Byte_i0_i146.REGSET = "RESET";
    defparam r_TX_Byte_i0_i146.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i145 (.D(int_STM32_TX_Byte[145]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[145]));
    defparam r_TX_Byte_i0_i145.REGSET = "RESET";
    defparam r_TX_Byte_i0_i145.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i144 (.D(int_STM32_TX_Byte[144]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[144]));
    defparam r_TX_Byte_i0_i144.REGSET = "RESET";
    defparam r_TX_Byte_i0_i144.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i143 (.D(int_STM32_TX_Byte[143]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[143]));
    defparam r_TX_Byte_i0_i143.REGSET = "RESET";
    defparam r_TX_Byte_i0_i143.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i142 (.D(int_STM32_TX_Byte[142]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[142]));
    defparam r_TX_Byte_i0_i142.REGSET = "RESET";
    defparam r_TX_Byte_i0_i142.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i141 (.D(int_STM32_TX_Byte[141]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[141]));
    defparam r_TX_Byte_i0_i141.REGSET = "RESET";
    defparam r_TX_Byte_i0_i141.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i140 (.D(int_STM32_TX_Byte[140]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[140]));
    defparam r_TX_Byte_i0_i140.REGSET = "RESET";
    defparam r_TX_Byte_i0_i140.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i139 (.D(int_STM32_TX_Byte[139]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[139]));
    defparam r_TX_Byte_i0_i139.REGSET = "RESET";
    defparam r_TX_Byte_i0_i139.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i138 (.D(int_STM32_TX_Byte[138]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[138]));
    defparam r_TX_Byte_i0_i138.REGSET = "RESET";
    defparam r_TX_Byte_i0_i138.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i137 (.D(int_STM32_TX_Byte[137]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[137]));
    defparam r_TX_Byte_i0_i137.REGSET = "RESET";
    defparam r_TX_Byte_i0_i137.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i136 (.D(int_STM32_TX_Byte[136]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[136]));
    defparam r_TX_Byte_i0_i136.REGSET = "RESET";
    defparam r_TX_Byte_i0_i136.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i135 (.D(int_STM32_TX_Byte[135]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[135]));
    defparam r_TX_Byte_i0_i135.REGSET = "RESET";
    defparam r_TX_Byte_i0_i135.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i134 (.D(int_STM32_TX_Byte[134]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[134]));
    defparam r_TX_Byte_i0_i134.REGSET = "RESET";
    defparam r_TX_Byte_i0_i134.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i133 (.D(int_STM32_TX_Byte[133]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[133]));
    defparam r_TX_Byte_i0_i133.REGSET = "RESET";
    defparam r_TX_Byte_i0_i133.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i132 (.D(int_STM32_TX_Byte[132]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[132]));
    defparam r_TX_Byte_i0_i132.REGSET = "RESET";
    defparam r_TX_Byte_i0_i132.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i131 (.D(int_STM32_TX_Byte[131]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[131]));
    defparam r_TX_Byte_i0_i131.REGSET = "RESET";
    defparam r_TX_Byte_i0_i131.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i130 (.D(int_STM32_TX_Byte[130]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[130]));
    defparam r_TX_Byte_i0_i130.REGSET = "RESET";
    defparam r_TX_Byte_i0_i130.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i129 (.D(int_STM32_TX_Byte[129]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[129]));
    defparam r_TX_Byte_i0_i129.REGSET = "RESET";
    defparam r_TX_Byte_i0_i129.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i128 (.D(int_STM32_TX_Byte[128]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[128]));
    defparam r_TX_Byte_i0_i128.REGSET = "RESET";
    defparam r_TX_Byte_i0_i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i127 (.D(int_STM32_TX_Byte[127]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[127]));
    defparam r_TX_Byte_i0_i127.REGSET = "RESET";
    defparam r_TX_Byte_i0_i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i126 (.D(int_STM32_TX_Byte[126]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[126]));
    defparam r_TX_Byte_i0_i126.REGSET = "RESET";
    defparam r_TX_Byte_i0_i126.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i125 (.D(int_STM32_TX_Byte[125]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[125]));
    defparam r_TX_Byte_i0_i125.REGSET = "RESET";
    defparam r_TX_Byte_i0_i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i124 (.D(int_STM32_TX_Byte[124]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[124]));
    defparam r_TX_Byte_i0_i124.REGSET = "RESET";
    defparam r_TX_Byte_i0_i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i123 (.D(int_STM32_TX_Byte[123]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[123]));
    defparam r_TX_Byte_i0_i123.REGSET = "RESET";
    defparam r_TX_Byte_i0_i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i122 (.D(int_STM32_TX_Byte[122]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[122]));
    defparam r_TX_Byte_i0_i122.REGSET = "RESET";
    defparam r_TX_Byte_i0_i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i121 (.D(int_STM32_TX_Byte[121]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[121]));
    defparam r_TX_Byte_i0_i121.REGSET = "RESET";
    defparam r_TX_Byte_i0_i121.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i120 (.D(int_STM32_TX_Byte[120]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[120]));
    defparam r_TX_Byte_i0_i120.REGSET = "RESET";
    defparam r_TX_Byte_i0_i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i119 (.D(int_STM32_TX_Byte[119]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[119]));
    defparam r_TX_Byte_i0_i119.REGSET = "RESET";
    defparam r_TX_Byte_i0_i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i118 (.D(int_STM32_TX_Byte[118]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[118]));
    defparam r_TX_Byte_i0_i118.REGSET = "RESET";
    defparam r_TX_Byte_i0_i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i117 (.D(int_STM32_TX_Byte[117]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[117]));
    defparam r_TX_Byte_i0_i117.REGSET = "RESET";
    defparam r_TX_Byte_i0_i117.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i116 (.D(int_STM32_TX_Byte[116]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[116]));
    defparam r_TX_Byte_i0_i116.REGSET = "RESET";
    defparam r_TX_Byte_i0_i116.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i115 (.D(int_STM32_TX_Byte[115]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[115]));
    defparam r_TX_Byte_i0_i115.REGSET = "RESET";
    defparam r_TX_Byte_i0_i115.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i114 (.D(int_STM32_TX_Byte[114]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[114]));
    defparam r_TX_Byte_i0_i114.REGSET = "RESET";
    defparam r_TX_Byte_i0_i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i113 (.D(int_STM32_TX_Byte[113]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[113]));
    defparam r_TX_Byte_i0_i113.REGSET = "RESET";
    defparam r_TX_Byte_i0_i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i112 (.D(int_STM32_TX_Byte[112]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[112]));
    defparam r_TX_Byte_i0_i112.REGSET = "RESET";
    defparam r_TX_Byte_i0_i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i111 (.D(int_STM32_TX_Byte[111]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[111]));
    defparam r_TX_Byte_i0_i111.REGSET = "RESET";
    defparam r_TX_Byte_i0_i111.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i110 (.D(int_STM32_TX_Byte[110]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[110]));
    defparam r_TX_Byte_i0_i110.REGSET = "RESET";
    defparam r_TX_Byte_i0_i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i109 (.D(int_STM32_TX_Byte[109]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[109]));
    defparam r_TX_Byte_i0_i109.REGSET = "RESET";
    defparam r_TX_Byte_i0_i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i108 (.D(int_STM32_TX_Byte[108]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[108]));
    defparam r_TX_Byte_i0_i108.REGSET = "RESET";
    defparam r_TX_Byte_i0_i108.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i107 (.D(int_STM32_TX_Byte[107]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[107]));
    defparam r_TX_Byte_i0_i107.REGSET = "RESET";
    defparam r_TX_Byte_i0_i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i106 (.D(int_STM32_TX_Byte[106]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[106]));
    defparam r_TX_Byte_i0_i106.REGSET = "RESET";
    defparam r_TX_Byte_i0_i106.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i105 (.D(int_STM32_TX_Byte[105]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[105]));
    defparam r_TX_Byte_i0_i105.REGSET = "RESET";
    defparam r_TX_Byte_i0_i105.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i104 (.D(int_STM32_TX_Byte[104]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[104]));
    defparam r_TX_Byte_i0_i104.REGSET = "RESET";
    defparam r_TX_Byte_i0_i104.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i103 (.D(int_STM32_TX_Byte[103]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[103]));
    defparam r_TX_Byte_i0_i103.REGSET = "RESET";
    defparam r_TX_Byte_i0_i103.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i102 (.D(int_STM32_TX_Byte[102]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[102]));
    defparam r_TX_Byte_i0_i102.REGSET = "RESET";
    defparam r_TX_Byte_i0_i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i101 (.D(int_STM32_TX_Byte[101]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[101]));
    defparam r_TX_Byte_i0_i101.REGSET = "RESET";
    defparam r_TX_Byte_i0_i101.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i100 (.D(int_STM32_TX_Byte[100]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[100]));
    defparam r_TX_Byte_i0_i100.REGSET = "RESET";
    defparam r_TX_Byte_i0_i100.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i99 (.D(int_STM32_TX_Byte[99]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[99]));
    defparam r_TX_Byte_i0_i99.REGSET = "RESET";
    defparam r_TX_Byte_i0_i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i98 (.D(int_STM32_TX_Byte[98]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[98]));
    defparam r_TX_Byte_i0_i98.REGSET = "RESET";
    defparam r_TX_Byte_i0_i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i97 (.D(int_STM32_TX_Byte[97]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[97]));
    defparam r_TX_Byte_i0_i97.REGSET = "RESET";
    defparam r_TX_Byte_i0_i97.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i96 (.D(int_STM32_TX_Byte[96]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[96]));
    defparam r_TX_Byte_i0_i96.REGSET = "RESET";
    defparam r_TX_Byte_i0_i96.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i95 (.D(int_STM32_TX_Byte[95]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[95]));
    defparam r_TX_Byte_i0_i95.REGSET = "RESET";
    defparam r_TX_Byte_i0_i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i94 (.D(int_STM32_TX_Byte[94]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[94]));
    defparam r_TX_Byte_i0_i94.REGSET = "RESET";
    defparam r_TX_Byte_i0_i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i93 (.D(int_STM32_TX_Byte[93]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[93]));
    defparam r_TX_Byte_i0_i93.REGSET = "RESET";
    defparam r_TX_Byte_i0_i93.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i92 (.D(int_STM32_TX_Byte[92]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[92]));
    defparam r_TX_Byte_i0_i92.REGSET = "RESET";
    defparam r_TX_Byte_i0_i92.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i91 (.D(int_STM32_TX_Byte[91]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[91]));
    defparam r_TX_Byte_i0_i91.REGSET = "RESET";
    defparam r_TX_Byte_i0_i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i90 (.D(int_STM32_TX_Byte[90]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[90]));
    defparam r_TX_Byte_i0_i90.REGSET = "RESET";
    defparam r_TX_Byte_i0_i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i89 (.D(int_STM32_TX_Byte[89]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[89]));
    defparam r_TX_Byte_i0_i89.REGSET = "RESET";
    defparam r_TX_Byte_i0_i89.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i88 (.D(int_STM32_TX_Byte[88]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[88]));
    defparam r_TX_Byte_i0_i88.REGSET = "RESET";
    defparam r_TX_Byte_i0_i88.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i87 (.D(int_STM32_TX_Byte[87]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[87]));
    defparam r_TX_Byte_i0_i87.REGSET = "RESET";
    defparam r_TX_Byte_i0_i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i86 (.D(int_STM32_TX_Byte[86]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[86]));
    defparam r_TX_Byte_i0_i86.REGSET = "RESET";
    defparam r_TX_Byte_i0_i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i85 (.D(int_STM32_TX_Byte[85]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[85]));
    defparam r_TX_Byte_i0_i85.REGSET = "RESET";
    defparam r_TX_Byte_i0_i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i84 (.D(int_STM32_TX_Byte[84]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[84]));
    defparam r_TX_Byte_i0_i84.REGSET = "RESET";
    defparam r_TX_Byte_i0_i84.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i83 (.D(int_STM32_TX_Byte[83]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[83]));
    defparam r_TX_Byte_i0_i83.REGSET = "RESET";
    defparam r_TX_Byte_i0_i83.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i82 (.D(int_STM32_TX_Byte[82]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[82]));
    defparam r_TX_Byte_i0_i82.REGSET = "RESET";
    defparam r_TX_Byte_i0_i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i81 (.D(int_STM32_TX_Byte[81]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[81]));
    defparam r_TX_Byte_i0_i81.REGSET = "RESET";
    defparam r_TX_Byte_i0_i81.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i80 (.D(int_STM32_TX_Byte[80]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[80]));
    defparam r_TX_Byte_i0_i80.REGSET = "RESET";
    defparam r_TX_Byte_i0_i80.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i79 (.D(int_STM32_TX_Byte[79]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[79]));
    defparam r_TX_Byte_i0_i79.REGSET = "RESET";
    defparam r_TX_Byte_i0_i79.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i78 (.D(int_STM32_TX_Byte[78]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[78]));
    defparam r_TX_Byte_i0_i78.REGSET = "RESET";
    defparam r_TX_Byte_i0_i78.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i77 (.D(int_STM32_TX_Byte[77]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[77]));
    defparam r_TX_Byte_i0_i77.REGSET = "RESET";
    defparam r_TX_Byte_i0_i77.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i76 (.D(int_STM32_TX_Byte[76]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[76]));
    defparam r_TX_Byte_i0_i76.REGSET = "RESET";
    defparam r_TX_Byte_i0_i76.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i75 (.D(int_STM32_TX_Byte[75]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[75]));
    defparam r_TX_Byte_i0_i75.REGSET = "RESET";
    defparam r_TX_Byte_i0_i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i74 (.D(int_STM32_TX_Byte[74]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[74]));
    defparam r_TX_Byte_i0_i74.REGSET = "RESET";
    defparam r_TX_Byte_i0_i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i73 (.D(int_STM32_TX_Byte[73]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[73]));
    defparam r_TX_Byte_i0_i73.REGSET = "RESET";
    defparam r_TX_Byte_i0_i73.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i72 (.D(int_STM32_TX_Byte[72]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[72]));
    defparam r_TX_Byte_i0_i72.REGSET = "RESET";
    defparam r_TX_Byte_i0_i72.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i71 (.D(int_STM32_TX_Byte[71]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[71]));
    defparam r_TX_Byte_i0_i71.REGSET = "RESET";
    defparam r_TX_Byte_i0_i71.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i70 (.D(int_STM32_TX_Byte[70]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[70]));
    defparam r_TX_Byte_i0_i70.REGSET = "RESET";
    defparam r_TX_Byte_i0_i70.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i69 (.D(int_STM32_TX_Byte[69]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[69]));
    defparam r_TX_Byte_i0_i69.REGSET = "RESET";
    defparam r_TX_Byte_i0_i69.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i68 (.D(int_STM32_TX_Byte[68]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[68]));
    defparam r_TX_Byte_i0_i68.REGSET = "RESET";
    defparam r_TX_Byte_i0_i68.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i67 (.D(int_STM32_TX_Byte[67]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[67]));
    defparam r_TX_Byte_i0_i67.REGSET = "RESET";
    defparam r_TX_Byte_i0_i67.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i66 (.D(int_STM32_TX_Byte[66]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[66]));
    defparam r_TX_Byte_i0_i66.REGSET = "RESET";
    defparam r_TX_Byte_i0_i66.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i65 (.D(int_STM32_TX_Byte[65]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[65]));
    defparam r_TX_Byte_i0_i65.REGSET = "RESET";
    defparam r_TX_Byte_i0_i65.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i64 (.D(int_STM32_TX_Byte[64]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[64]));
    defparam r_TX_Byte_i0_i64.REGSET = "RESET";
    defparam r_TX_Byte_i0_i64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i63 (.D(int_STM32_TX_Byte[63]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[63]));
    defparam r_TX_Byte_i0_i63.REGSET = "RESET";
    defparam r_TX_Byte_i0_i63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i62 (.D(int_STM32_TX_Byte[62]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[62]));
    defparam r_TX_Byte_i0_i62.REGSET = "RESET";
    defparam r_TX_Byte_i0_i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i61 (.D(int_STM32_TX_Byte[61]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[61]));
    defparam r_TX_Byte_i0_i61.REGSET = "RESET";
    defparam r_TX_Byte_i0_i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i60 (.D(int_STM32_TX_Byte[60]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[60]));
    defparam r_TX_Byte_i0_i60.REGSET = "RESET";
    defparam r_TX_Byte_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i59 (.D(int_STM32_TX_Byte[59]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[59]));
    defparam r_TX_Byte_i0_i59.REGSET = "RESET";
    defparam r_TX_Byte_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i58 (.D(int_STM32_TX_Byte[58]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[58]));
    defparam r_TX_Byte_i0_i58.REGSET = "RESET";
    defparam r_TX_Byte_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i57 (.D(int_STM32_TX_Byte[57]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[57]));
    defparam r_TX_Byte_i0_i57.REGSET = "RESET";
    defparam r_TX_Byte_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i56 (.D(int_STM32_TX_Byte[56]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[56]));
    defparam r_TX_Byte_i0_i56.REGSET = "RESET";
    defparam r_TX_Byte_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i55 (.D(int_STM32_TX_Byte[55]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[55]));
    defparam r_TX_Byte_i0_i55.REGSET = "RESET";
    defparam r_TX_Byte_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i54 (.D(int_STM32_TX_Byte[54]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[54]));
    defparam r_TX_Byte_i0_i54.REGSET = "RESET";
    defparam r_TX_Byte_i0_i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i53 (.D(int_STM32_TX_Byte[53]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[53]));
    defparam r_TX_Byte_i0_i53.REGSET = "RESET";
    defparam r_TX_Byte_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i52 (.D(int_STM32_TX_Byte[52]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[52]));
    defparam r_TX_Byte_i0_i52.REGSET = "RESET";
    defparam r_TX_Byte_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i51 (.D(int_STM32_TX_Byte[51]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[51]));
    defparam r_TX_Byte_i0_i51.REGSET = "RESET";
    defparam r_TX_Byte_i0_i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i50 (.D(int_STM32_TX_Byte[50]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[50]));
    defparam r_TX_Byte_i0_i50.REGSET = "RESET";
    defparam r_TX_Byte_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i49 (.D(int_STM32_TX_Byte[49]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[49]));
    defparam r_TX_Byte_i0_i49.REGSET = "RESET";
    defparam r_TX_Byte_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i48 (.D(int_STM32_TX_Byte[48]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[48]));
    defparam r_TX_Byte_i0_i48.REGSET = "RESET";
    defparam r_TX_Byte_i0_i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i47 (.D(int_STM32_TX_Byte[47]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[47]));
    defparam r_TX_Byte_i0_i47.REGSET = "RESET";
    defparam r_TX_Byte_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i46 (.D(int_STM32_TX_Byte[46]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[46]));
    defparam r_TX_Byte_i0_i46.REGSET = "RESET";
    defparam r_TX_Byte_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i45 (.D(int_STM32_TX_Byte[45]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[45]));
    defparam r_TX_Byte_i0_i45.REGSET = "RESET";
    defparam r_TX_Byte_i0_i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i44 (.D(int_STM32_TX_Byte[44]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[44]));
    defparam r_TX_Byte_i0_i44.REGSET = "RESET";
    defparam r_TX_Byte_i0_i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i43 (.D(int_STM32_TX_Byte[43]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[43]));
    defparam r_TX_Byte_i0_i43.REGSET = "RESET";
    defparam r_TX_Byte_i0_i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i42 (.D(int_STM32_TX_Byte[42]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[42]));
    defparam r_TX_Byte_i0_i42.REGSET = "RESET";
    defparam r_TX_Byte_i0_i42.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i41 (.D(int_STM32_TX_Byte[41]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[41]));
    defparam r_TX_Byte_i0_i41.REGSET = "RESET";
    defparam r_TX_Byte_i0_i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i40 (.D(int_STM32_TX_Byte[40]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[40]));
    defparam r_TX_Byte_i0_i40.REGSET = "RESET";
    defparam r_TX_Byte_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i39 (.D(int_STM32_TX_Byte[39]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[39]));
    defparam r_TX_Byte_i0_i39.REGSET = "RESET";
    defparam r_TX_Byte_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i38 (.D(int_STM32_TX_Byte[38]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[38]));
    defparam r_TX_Byte_i0_i38.REGSET = "RESET";
    defparam r_TX_Byte_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i37 (.D(int_STM32_TX_Byte[37]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[37]));
    defparam r_TX_Byte_i0_i37.REGSET = "RESET";
    defparam r_TX_Byte_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i36 (.D(int_STM32_TX_Byte[36]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[36]));
    defparam r_TX_Byte_i0_i36.REGSET = "RESET";
    defparam r_TX_Byte_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i35 (.D(int_STM32_TX_Byte[35]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[35]));
    defparam r_TX_Byte_i0_i35.REGSET = "RESET";
    defparam r_TX_Byte_i0_i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i34 (.D(int_STM32_TX_Byte[34]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[34]));
    defparam r_TX_Byte_i0_i34.REGSET = "RESET";
    defparam r_TX_Byte_i0_i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i33 (.D(int_STM32_TX_Byte[33]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[33]));
    defparam r_TX_Byte_i0_i33.REGSET = "RESET";
    defparam r_TX_Byte_i0_i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i32 (.D(int_STM32_TX_Byte[32]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[32]));
    defparam r_TX_Byte_i0_i32.REGSET = "RESET";
    defparam r_TX_Byte_i0_i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i31 (.D(int_STM32_TX_Byte[31]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[31]));
    defparam r_TX_Byte_i0_i31.REGSET = "RESET";
    defparam r_TX_Byte_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i30 (.D(int_STM32_TX_Byte[30]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[30]));
    defparam r_TX_Byte_i0_i30.REGSET = "RESET";
    defparam r_TX_Byte_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i29 (.D(int_STM32_TX_Byte[29]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[29]));
    defparam r_TX_Byte_i0_i29.REGSET = "RESET";
    defparam r_TX_Byte_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i28 (.D(int_STM32_TX_Byte[28]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[28]));
    defparam r_TX_Byte_i0_i28.REGSET = "RESET";
    defparam r_TX_Byte_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i27 (.D(int_STM32_TX_Byte[27]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[27]));
    defparam r_TX_Byte_i0_i27.REGSET = "RESET";
    defparam r_TX_Byte_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i26 (.D(int_STM32_TX_Byte[26]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[26]));
    defparam r_TX_Byte_i0_i26.REGSET = "RESET";
    defparam r_TX_Byte_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i25 (.D(int_STM32_TX_Byte[25]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[25]));
    defparam r_TX_Byte_i0_i25.REGSET = "RESET";
    defparam r_TX_Byte_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i24 (.D(int_STM32_TX_Byte[24]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[24]));
    defparam r_TX_Byte_i0_i24.REGSET = "RESET";
    defparam r_TX_Byte_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i23 (.D(int_STM32_TX_Byte[23]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[23]));
    defparam r_TX_Byte_i0_i23.REGSET = "RESET";
    defparam r_TX_Byte_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i22 (.D(int_STM32_TX_Byte[22]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[22]));
    defparam r_TX_Byte_i0_i22.REGSET = "RESET";
    defparam r_TX_Byte_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i21 (.D(int_STM32_TX_Byte[21]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[21]));
    defparam r_TX_Byte_i0_i21.REGSET = "RESET";
    defparam r_TX_Byte_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i20 (.D(int_STM32_TX_Byte[20]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[20]));
    defparam r_TX_Byte_i0_i20.REGSET = "RESET";
    defparam r_TX_Byte_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i19 (.D(int_STM32_TX_Byte[19]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[19]));
    defparam r_TX_Byte_i0_i19.REGSET = "RESET";
    defparam r_TX_Byte_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i18 (.D(int_STM32_TX_Byte[18]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[18]));
    defparam r_TX_Byte_i0_i18.REGSET = "RESET";
    defparam r_TX_Byte_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i17 (.D(int_STM32_TX_Byte[17]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[17]));
    defparam r_TX_Byte_i0_i17.REGSET = "RESET";
    defparam r_TX_Byte_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i16 (.D(int_STM32_TX_Byte[16]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[16]));
    defparam r_TX_Byte_i0_i16.REGSET = "RESET";
    defparam r_TX_Byte_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i15 (.D(int_STM32_TX_Byte[15]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[15]));
    defparam r_TX_Byte_i0_i15.REGSET = "RESET";
    defparam r_TX_Byte_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i14 (.D(int_STM32_TX_Byte[14]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[14]));
    defparam r_TX_Byte_i0_i14.REGSET = "RESET";
    defparam r_TX_Byte_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i13 (.D(int_STM32_TX_Byte[13]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[13]));
    defparam r_TX_Byte_i0_i13.REGSET = "RESET";
    defparam r_TX_Byte_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i12 (.D(int_STM32_TX_Byte[12]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[12]));
    defparam r_TX_Byte_i0_i12.REGSET = "RESET";
    defparam r_TX_Byte_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i11 (.D(int_STM32_TX_Byte[11]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[11]));
    defparam r_TX_Byte_i0_i11.REGSET = "RESET";
    defparam r_TX_Byte_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i10 (.D(int_STM32_TX_Byte[10]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[10]));
    defparam r_TX_Byte_i0_i10.REGSET = "RESET";
    defparam r_TX_Byte_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i9 (.D(int_STM32_TX_Byte[9]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[9]));
    defparam r_TX_Byte_i0_i9.REGSET = "RESET";
    defparam r_TX_Byte_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i8 (.D(int_STM32_TX_Byte[8]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[8]));
    defparam r_TX_Byte_i0_i8.REGSET = "RESET";
    defparam r_TX_Byte_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i7 (.D(int_STM32_TX_Byte[7]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[7]));
    defparam r_TX_Byte_i0_i7.REGSET = "RESET";
    defparam r_TX_Byte_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i6 (.D(int_STM32_TX_Byte[6]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[6]));
    defparam r_TX_Byte_i0_i6.REGSET = "RESET";
    defparam r_TX_Byte_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i5 (.D(int_STM32_TX_Byte[5]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[5]));
    defparam r_TX_Byte_i0_i5.REGSET = "RESET";
    defparam r_TX_Byte_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i4 (.D(int_STM32_TX_Byte[4]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[4]));
    defparam r_TX_Byte_i0_i4.REGSET = "RESET";
    defparam r_TX_Byte_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i3 (.D(int_STM32_TX_Byte[3]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[3]));
    defparam r_TX_Byte_i0_i3.REGSET = "RESET";
    defparam r_TX_Byte_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i2 (.D(int_STM32_TX_Byte[2]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[2]));
    defparam r_TX_Byte_i0_i2.REGSET = "RESET";
    defparam r_TX_Byte_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1 (.D(int_STM32_TX_Byte[1]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[1]));
    defparam r_TX_Byte_i0_i1.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i8 (.D(r_TX_Bit_Count_8__N_1794[8]), 
            .SP(n8797), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Bit_Count[8]));
    defparam r_TX_Bit_Count_i8.REGSET = "SET";
    defparam r_TX_Bit_Count_i8.SRMODE = "ASYNC";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1123_add_2_add_5_7 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[5]), .C0(VCC_net), .D0(n14616), .CI0(n14616), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[6]), .C1(VCC_net), .D1(n20945), 
            .CI1(n20945), .CO0(n20945), .CO1(n14618), .S0(n62[5]), .S1(n62[6]));
    defparam sub_1123_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_1123_add_2_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_30  (.A(r_TX_Bit_Count[2]), 
            .B(n18828), .C(n17418), .D(r_TX_Bit_Count[3]), .Z(n19701));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_30 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19701_bdd_4_lut (.A(n19701), 
            .B(n17415), .C(n18822), .D(r_TX_Bit_Count[3]), .Z(n17433));
    defparam n19701_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_114  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[406]), .C(r_TX_Byte[407]), .D(r_TX_Bit_Count[1]), 
            .Z(n19695));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_114 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19695_bdd_4_lut (.A(n19695), 
            .B(r_TX_Byte[405]), .C(r_TX_Byte[404]), .D(r_TX_Bit_Count[1]), 
            .Z(n17436));
    defparam n19695_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_113  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[414]), .C(r_TX_Byte[415]), .D(r_TX_Bit_Count[1]), 
            .Z(n19689));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_113 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19689_bdd_4_lut (.A(n19689), 
            .B(r_TX_Byte[413]), .C(r_TX_Byte[412]), .D(r_TX_Bit_Count[1]), 
            .Z(n17439));
    defparam n19689_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_112  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[214]), .C(r_TX_Byte[215]), .D(r_TX_Bit_Count[1]), 
            .Z(n19683));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_112 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19683_bdd_4_lut (.A(n19683), 
            .B(r_TX_Byte[213]), .C(r_TX_Byte[212]), .D(r_TX_Bit_Count[1]), 
            .Z(n17442));
    defparam n19683_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_111  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[422]), .C(r_TX_Byte[423]), .D(r_TX_Bit_Count[1]), 
            .Z(n19677));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_111 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19677_bdd_4_lut (.A(n19677), 
            .B(r_TX_Byte[421]), .C(r_TX_Byte[420]), .D(r_TX_Bit_Count[1]), 
            .Z(n17445));
    defparam n19677_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_110  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[430]), .C(r_TX_Byte[431]), .D(r_TX_Bit_Count[1]), 
            .Z(n19671));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_110 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19671_bdd_4_lut (.A(n19671), 
            .B(r_TX_Byte[429]), .C(r_TX_Byte[428]), .D(r_TX_Bit_Count[1]), 
            .Z(n17448));
    defparam n19671_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i7 (.D(r_TX_Bit_Count_8__N_1794[7]), 
            .SP(n8797), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Bit_Count[7]));
    defparam r_TX_Bit_Count_i7.REGSET = "SET";
    defparam r_TX_Bit_Count_i7.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_109  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[78]), .C(r_TX_Byte[79]), .D(r_TX_Bit_Count[1]), 
            .Z(n19665));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_109 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i6 (.D(r_TX_Bit_Count_8__N_1794[6]), 
            .SP(n8797), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Bit_Count[6]));
    defparam r_TX_Bit_Count_i6.REGSET = "SET";
    defparam r_TX_Bit_Count_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i5 (.D(r_TX_Bit_Count_8__N_1794[5]), 
            .SP(n8797), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Bit_Count[5]));
    defparam r_TX_Bit_Count_i5.REGSET = "SET";
    defparam r_TX_Bit_Count_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i4 (.D(r_TX_Bit_Count_8__N_1794[4]), 
            .SP(n8797), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Bit_Count[4]));
    defparam r_TX_Bit_Count_i4.REGSET = "SET";
    defparam r_TX_Bit_Count_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i3 (.D(r_TX_Bit_Count_8__N_1794[3]), 
            .SP(n8797), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Bit_Count[3]));
    defparam r_TX_Bit_Count_i3.REGSET = "SET";
    defparam r_TX_Bit_Count_i3.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19665_bdd_4_lut (.A(n19665), 
            .B(r_TX_Byte[77]), .C(r_TX_Byte[76]), .D(r_TX_Bit_Count[1]), 
            .Z(n17451));
    defparam n19665_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i2 (.D(r_TX_Bit_Count_8__N_1794[2]), 
            .SP(n8797), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Bit_Count[2]));
    defparam r_TX_Bit_Count_i2.REGSET = "SET";
    defparam r_TX_Bit_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i1 (.D(r_TX_Bit_Count_8__N_1794[1]), 
            .SP(n8797), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Bit_Count[1]));
    defparam r_TX_Bit_Count_i1.REGSET = "SET";
    defparam r_TX_Bit_Count_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i1 (.D(n9514), 
            .SP(n14239), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_SPI_Clk_Edges[1]));
    defparam r_SPI_Clk_Edges_i1.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i1.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_108  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[126]), .C(r_TX_Byte[127]), .D(r_TX_Bit_Count[1]), 
            .Z(n19659));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_108 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19659_bdd_4_lut (.A(n19659), 
            .B(r_TX_Byte[125]), .C(r_TX_Byte[124]), .D(r_TX_Bit_Count[1]), 
            .Z(n17454));
    defparam n19659_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_107  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[222]), .C(r_TX_Byte[223]), .D(r_TX_Bit_Count[1]), 
            .Z(n19653));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_107 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19653_bdd_4_lut (.A(n19653), 
            .B(r_TX_Byte[221]), .C(r_TX_Byte[220]), .D(r_TX_Bit_Count[1]), 
            .Z(n17457));
    defparam n19653_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_106  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[438]), .C(r_TX_Byte[439]), .D(r_TX_Bit_Count[1]), 
            .Z(n19647));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_106 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19647_bdd_4_lut (.A(n19647), 
            .B(r_TX_Byte[437]), .C(r_TX_Byte[436]), .D(r_TX_Bit_Count[1]), 
            .Z(n17460));
    defparam n19647_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i5597_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[1]), .Z(r_TX_Bit_Count_8__N_1794[1]));
    defparam i5597_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_105  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[446]), .C(r_TX_Byte[447]), .D(r_TX_Bit_Count[1]), 
            .Z(n19641));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_105 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19641_bdd_4_lut (.A(n19641), 
            .B(r_TX_Byte[445]), .C(r_TX_Byte[444]), .D(r_TX_Bit_Count[1]), 
            .Z(n17463));
    defparam n19641_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_29  (.A(r_TX_Bit_Count[2]), 
            .B(n18876), .C(n17439), .D(r_TX_Bit_Count[3]), .Z(n19635));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_29 .INIT = "0xe4aa";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i5511_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[2]), .Z(r_TX_Bit_Count_8__N_1794[2]));
    defparam i5511_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19635_bdd_4_lut (.A(n19635), 
            .B(n17436), .C(n18870), .D(r_TX_Bit_Count[3]), .Z(n17466));
    defparam n19635_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i5510_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[3]), .Z(r_TX_Bit_Count_8__N_1794[3]));
    defparam i5510_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_104  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[454]), .C(r_TX_Byte[455]), .D(r_TX_Bit_Count[1]), 
            .Z(n19629));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_104 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19629_bdd_4_lut (.A(n19629), 
            .B(r_TX_Byte[453]), .C(r_TX_Byte[452]), .D(r_TX_Bit_Count[1]), 
            .Z(n17469));
    defparam n19629_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_103  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[462]), .C(r_TX_Byte[463]), .D(r_TX_Bit_Count[1]), 
            .Z(n19623));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_103 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19623_bdd_4_lut (.A(n19623), 
            .B(r_TX_Byte[461]), .C(r_TX_Byte[460]), .D(r_TX_Bit_Count[1]), 
            .Z(n17472));
    defparam n19623_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_28  (.A(r_TX_Bit_Count[2]), 
            .B(n18912), .C(n17457), .D(r_TX_Bit_Count[3]), .Z(n19617));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_28 .INIT = "0xe4aa";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i5497_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[4]), .Z(r_TX_Bit_Count_8__N_1794[4]));
    defparam i5497_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19617_bdd_4_lut (.A(n19617), 
            .B(n17442), .C(n18882), .D(r_TX_Bit_Count[3]), .Z(n17475));
    defparam n19617_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_102  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[230]), .C(r_TX_Byte[231]), .D(r_TX_Bit_Count[1]), 
            .Z(n19611));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_102 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19611_bdd_4_lut (.A(n19611), 
            .B(r_TX_Byte[229]), .C(r_TX_Byte[228]), .D(r_TX_Bit_Count[1]), 
            .Z(n17478));
    defparam n19611_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i5496_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[5]), .Z(r_TX_Bit_Count_8__N_1794[5]));
    defparam i5496_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_101  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[470]), .C(r_TX_Byte[471]), .D(r_TX_Bit_Count[1]), 
            .Z(n19605));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_101 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19605_bdd_4_lut (.A(n19605), 
            .B(r_TX_Byte[469]), .C(r_TX_Byte[468]), .D(r_TX_Bit_Count[1]), 
            .Z(n17481));
    defparam n19605_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_100  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[478]), .C(r_TX_Byte[479]), .D(r_TX_Bit_Count[1]), 
            .Z(n19599));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_100 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19599_bdd_4_lut (.A(n19599), 
            .B(r_TX_Byte[477]), .C(r_TX_Byte[476]), .D(r_TX_Bit_Count[1]), 
            .Z(n17484));
    defparam n19599_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_99  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[238]), .C(r_TX_Byte[239]), .D(r_TX_Bit_Count[1]), 
            .Z(n19593));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_99 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19593_bdd_4_lut (.A(n19593), 
            .B(r_TX_Byte[237]), .C(r_TX_Byte[236]), .D(r_TX_Bit_Count[1]), 
            .Z(n17487));
    defparam n19593_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_98  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[486]), .C(r_TX_Byte[487]), .D(r_TX_Bit_Count[1]), 
            .Z(n19587));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_98 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19587_bdd_4_lut (.A(n19587), 
            .B(r_TX_Byte[485]), .C(r_TX_Byte[484]), .D(r_TX_Bit_Count[1]), 
            .Z(n17490));
    defparam n19587_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_97  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[494]), .C(r_TX_Byte[495]), .D(r_TX_Bit_Count[1]), 
            .Z(n19581));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_97 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19581_bdd_4_lut (.A(n19581), 
            .B(r_TX_Byte[493]), .C(r_TX_Byte[492]), .D(r_TX_Bit_Count[1]), 
            .Z(n17493));
    defparam n19581_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_96  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[54]), .C(r_TX_Byte[55]), .D(r_TX_Bit_Count[1]), 
            .Z(n19575));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_96 .INIT = "0xe4aa";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i5494_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[7]), .Z(r_TX_Bit_Count_8__N_1794[7]));
    defparam i5494_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19575_bdd_4_lut (.A(n19575), 
            .B(r_TX_Byte[53]), .C(r_TX_Byte[52]), .D(r_TX_Bit_Count[1]), 
            .Z(n19578));
    defparam n19575_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_27  (.A(r_TX_Bit_Count[2]), 
            .B(n18906), .C(n17454), .D(r_TX_Bit_Count[3]), .Z(n19569));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_27 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19569_bdd_4_lut (.A(n19569), 
            .B(n17430), .C(n18858), .D(r_TX_Bit_Count[3]), .Z(n17499));
    defparam n19569_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_95  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[134]), .C(r_TX_Byte[135]), .D(r_TX_Bit_Count[1]), 
            .Z(n19563));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_95 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19563_bdd_4_lut (.A(n19563), 
            .B(r_TX_Byte[133]), .C(r_TX_Byte[132]), .D(r_TX_Bit_Count[1]), 
            .Z(n17502));
    defparam n19563_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_26  (.A(r_TX_Bit_Count[2]), 
            .B(n18924), .C(n17463), .D(r_TX_Bit_Count[3]), .Z(n19557));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_26 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19557_bdd_4_lut (.A(n19557), 
            .B(n17460), .C(n18918), .D(r_TX_Bit_Count[3]), .Z(n17505));
    defparam n19557_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_94  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[502]), .C(r_TX_Byte[503]), .D(r_TX_Bit_Count[1]), 
            .Z(n19551));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_94 .INIT = "0xe4aa";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i5495_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[6]), .Z(r_TX_Bit_Count_8__N_1794[6]));
    defparam i5495_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19551_bdd_4_lut (.A(n19551), 
            .B(r_TX_Byte[501]), .C(r_TX_Byte[500]), .D(r_TX_Bit_Count[1]), 
            .Z(n17508));
    defparam n19551_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i1_2_lut_3_lut_adj_29 (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(r_Trailing_Edge), .Z(n8797));
    defparam i1_2_lut_3_lut_adj_29.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_93  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[246]), .C(r_TX_Byte[247]), .D(r_TX_Bit_Count[1]), 
            .Z(n19545));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_93 .INIT = "0xe4aa";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i5491_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[8]), .Z(r_TX_Bit_Count_8__N_1794[8]));
    defparam i5491_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19545_bdd_4_lut (.A(n19545), 
            .B(r_TX_Byte[245]), .C(r_TX_Byte[244]), .D(r_TX_Bit_Count[1]), 
            .Z(n17514));
    defparam n19545_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_92  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[142]), .C(r_TX_Byte[143]), .D(r_TX_Bit_Count[1]), 
            .Z(n19539));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_92 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19539_bdd_4_lut (.A(n19539), 
            .B(r_TX_Byte[141]), .C(r_TX_Byte[140]), .D(r_TX_Bit_Count[1]), 
            .Z(n17517));
    defparam n19539_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_91  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[254]), .C(r_TX_Byte[255]), .D(r_TX_Bit_Count[1]), 
            .Z(n19533));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_91 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19533_bdd_4_lut (.A(n19533), 
            .B(r_TX_Byte[253]), .C(r_TX_Byte[252]), .D(r_TX_Bit_Count[1]), 
            .Z(n17520));
    defparam n19533_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_25  (.A(r_TX_Bit_Count[2]), 
            .B(n18966), .C(n17484), .D(r_TX_Bit_Count[3]), .Z(n19527));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_25 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19527_bdd_4_lut (.A(n19527), 
            .B(n17481), .C(n18960), .D(r_TX_Bit_Count[3]), .Z(n17523));
    defparam n19527_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_90  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[86]), .C(r_TX_Byte[87]), .D(r_TX_Bit_Count[1]), 
            .Z(n19521));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_90 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19521_bdd_4_lut (.A(n19521), 
            .B(r_TX_Byte[85]), .C(r_TX_Byte[84]), .D(r_TX_Bit_Count[1]), 
            .Z(n17526));
    defparam n19521_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_24  (.A(r_TX_Bit_Count[2]), 
            .B(n19038), .C(n17520), .D(r_TX_Bit_Count[3]), .Z(n19515));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_24 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19515_bdd_4_lut (.A(n19515), 
            .B(n17514), .C(n19026), .D(r_TX_Bit_Count[3]), .Z(n17529));
    defparam n19515_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_89  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[262]), .C(r_TX_Byte[263]), .D(r_TX_Bit_Count[1]), 
            .Z(n19509));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_89 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19509_bdd_4_lut (.A(n19509), 
            .B(r_TX_Byte[261]), .C(r_TX_Byte[260]), .D(r_TX_Bit_Count[1]), 
            .Z(n17532));
    defparam n19509_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_88  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[270]), .C(r_TX_Byte[271]), .D(r_TX_Bit_Count[1]), 
            .Z(n19503));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_88 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19503_bdd_4_lut (.A(n19503), 
            .B(r_TX_Byte[269]), .C(r_TX_Byte[268]), .D(r_TX_Bit_Count[1]), 
            .Z(n17535));
    defparam n19503_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_87  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[150]), .C(r_TX_Byte[151]), .D(r_TX_Bit_Count[1]), 
            .Z(n19497));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_87 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19497_bdd_4_lut (.A(n19497), 
            .B(r_TX_Byte[149]), .C(r_TX_Byte[148]), .D(r_TX_Bit_Count[1]), 
            .Z(n17538));
    defparam n19497_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_23  (.A(r_TX_Bit_Count[2]), 
            .B(n19020), .C(n17511), .D(r_TX_Bit_Count[3]), .Z(n19491));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_23 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19491_bdd_4_lut (.A(n19491), 
            .B(n17508), .C(n19014), .D(r_TX_Bit_Count[3]), .Z(n17541));
    defparam n19491_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_86  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[278]), .C(r_TX_Byte[279]), .D(r_TX_Bit_Count[1]), 
            .Z(n19485));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_86 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19485_bdd_4_lut (.A(n19485), 
            .B(r_TX_Byte[277]), .C(r_TX_Byte[276]), .D(r_TX_Bit_Count[1]), 
            .Z(n17544));
    defparam n19485_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_85  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[62]), .C(r_TX_Byte[63]), .D(r_TX_Bit_Count[1]), 
            .Z(n19479));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_85 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19479_bdd_4_lut (.A(n19479), 
            .B(r_TX_Byte[61]), .C(r_TX_Byte[60]), .D(r_TX_Bit_Count[1]), 
            .Z(n19482));
    defparam n19479_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10679_3_lut (.A(n18792), 
            .B(n19776), .C(r_TX_Bit_Count[2]), .Z(n17401));
    defparam i10679_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10825_3_lut (.A(n19194), 
            .B(n17401), .C(r_TX_Bit_Count[3]), .Z(n17547));
    defparam i10825_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_84  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[94]), .C(r_TX_Byte[95]), .D(r_TX_Bit_Count[1]), 
            .Z(n19473));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_84 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19473_bdd_4_lut (.A(n19473), 
            .B(r_TX_Byte[93]), .C(r_TX_Byte[92]), .D(r_TX_Bit_Count[1]), 
            .Z(n17553));
    defparam n19473_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_83  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[158]), .C(r_TX_Byte[159]), .D(r_TX_Bit_Count[1]), 
            .Z(n19467));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_83 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19467_bdd_4_lut (.A(n19467), 
            .B(r_TX_Byte[157]), .C(r_TX_Byte[156]), .D(r_TX_Bit_Count[1]), 
            .Z(n17556));
    defparam n19467_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_82  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[286]), .C(r_TX_Byte[287]), .D(r_TX_Bit_Count[1]), 
            .Z(n19461));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_82 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19461_bdd_4_lut (.A(n19461), 
            .B(r_TX_Byte[285]), .C(r_TX_Byte[284]), .D(r_TX_Bit_Count[1]), 
            .Z(n17559));
    defparam n19461_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_81  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[294]), .C(r_TX_Byte[295]), .D(r_TX_Bit_Count[1]), 
            .Z(n19455));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_81 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19455_bdd_4_lut (.A(n19455), 
            .B(r_TX_Byte[293]), .C(r_TX_Byte[292]), .D(r_TX_Bit_Count[1]), 
            .Z(n17562));
    defparam n19455_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_22  (.A(r_TX_Bit_Count[2]), 
            .B(n19116), .C(n17559), .D(r_TX_Bit_Count[3]), .Z(n19449));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_22 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19449_bdd_4_lut (.A(n19449), 
            .B(n17544), .C(n19086), .D(r_TX_Bit_Count[3]), .Z(n17565));
    defparam n19449_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_80  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[302]), .C(r_TX_Byte[303]), .D(r_TX_Bit_Count[1]), 
            .Z(n19443));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_80 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19443_bdd_4_lut (.A(n19443), 
            .B(r_TX_Byte[301]), .C(r_TX_Byte[300]), .D(r_TX_Bit_Count[1]), 
            .Z(n17568));
    defparam n19443_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut  (.A(r_TX_Bit_Count[4]), 
            .B(n18996), .C(n17499), .D(r_TX_Bit_Count[5]), .Z(n19437));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i16_3_lut (.A(r_TX_Byte[16]), 
            .B(r_TX_Byte[17]), .C(r_TX_Bit_Count[0]), .Z(n16));
    defparam Mux_50_i16_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19437_bdd_4_lut (.A(n19437), 
            .B(n19380), .C(n19200), .D(r_TX_Bit_Count[5]), .Z(n19440));
    defparam n19437_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i17_3_lut (.A(r_TX_Byte[18]), 
            .B(r_TX_Byte[19]), .C(r_TX_Bit_Count[0]), .Z(n17));
    defparam Mux_50_i17_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_21  (.A(r_TX_Bit_Count[2]), 
            .B(n19110), .C(n17556), .D(r_TX_Bit_Count[3]), .Z(n19431));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_21 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19431_bdd_4_lut (.A(n19431), 
            .B(n17538), .C(n19074), .D(r_TX_Bit_Count[3]), .Z(n17574));
    defparam n19431_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_79  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[166]), .C(r_TX_Byte[167]), .D(r_TX_Bit_Count[1]), 
            .Z(n19425));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_79 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19425_bdd_4_lut (.A(n19425), 
            .B(r_TX_Byte[165]), .C(r_TX_Byte[164]), .D(r_TX_Bit_Count[1]), 
            .Z(n17577));
    defparam n19425_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_78  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[310]), .C(r_TX_Byte[311]), .D(r_TX_Bit_Count[1]), 
            .Z(n19413));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_78 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i20_3_lut (.A(r_TX_Byte[22]), 
            .B(r_TX_Byte[23]), .C(r_TX_Bit_Count[0]), .Z(n20));
    defparam Mux_50_i20_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19413_bdd_4_lut (.A(n19413), 
            .B(r_TX_Byte[309]), .C(r_TX_Byte[308]), .D(r_TX_Bit_Count[1]), 
            .Z(n17580));
    defparam n19413_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1123_add_2_add_5_5 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[3]), .C0(VCC_net), .D0(n14614), .CI0(n14614), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[4]), .C1(VCC_net), .D1(n20936), 
            .CI1(n20936), .CO0(n20936), .CO1(n14616), .S0(n62[3]), .S1(n62[4]));
    defparam sub_1123_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_1123_add_2_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i19_3_lut (.A(r_TX_Byte[20]), 
            .B(r_TX_Byte[21]), .C(r_TX_Bit_Count[0]), .Z(n19));
    defparam Mux_50_i19_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_77  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[6]), .C(r_TX_Byte[7]), .D(r_TX_Bit_Count[1]), 
            .Z(n19407));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_77 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19407_bdd_4_lut (.A(n19407), 
            .B(r_TX_Byte[5]), .C(r_TX_Byte[4]), .D(r_TX_Bit_Count[1]), 
            .Z(n17652));
    defparam n19407_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_76  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[318]), .C(r_TX_Byte[319]), .D(r_TX_Bit_Count[1]), 
            .Z(n19401));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_76 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19401_bdd_4_lut (.A(n19401), 
            .B(r_TX_Byte[317]), .C(r_TX_Byte[316]), .D(r_TX_Bit_Count[1]), 
            .Z(n17583));
    defparam n19401_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_75  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[174]), .C(r_TX_Byte[175]), .D(r_TX_Bit_Count[1]), 
            .Z(n19395));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_75 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19395_bdd_4_lut (.A(n19395), 
            .B(r_TX_Byte[173]), .C(r_TX_Byte[172]), .D(r_TX_Bit_Count[1]), 
            .Z(n17586));
    defparam n19395_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_8  (.A(r_TX_Bit_Count[4]), 
            .B(n19056), .C(n17529), .D(r_TX_Bit_Count[5]), .Z(n19389));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19389_bdd_4_lut (.A(n19389), 
            .B(n17475), .C(n18948), .D(r_TX_Bit_Count[5]), .Z(n19392));
    defparam n19389_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_74  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[326]), .C(r_TX_Byte[327]), .D(r_TX_Bit_Count[1]), 
            .Z(n19383));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_74 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19383_bdd_4_lut (.A(n19383), 
            .B(r_TX_Byte[325]), .C(r_TX_Byte[324]), .D(r_TX_Bit_Count[1]), 
            .Z(n17592));
    defparam n19383_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_20  (.A(r_TX_Bit_Count[2]), 
            .B(n19104), .C(n17553), .D(r_TX_Bit_Count[3]), .Z(n19377));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_20 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19377_bdd_4_lut (.A(n19377), 
            .B(n17526), .C(n19050), .D(r_TX_Bit_Count[3]), .Z(n19380));
    defparam n19377_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10850_3_lut (.A(n19140), 
            .B(n19440), .C(r_TX_Bit_Count[6]), .Z(n17572));
    defparam i10850_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10868_3_lut (.A(n19182), 
            .B(n19392), .C(r_TX_Bit_Count[6]), .Z(n17590));
    defparam i10868_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_73  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[102]), .C(r_TX_Byte[103]), .D(r_TX_Bit_Count[1]), 
            .Z(n19371));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_73 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19371_bdd_4_lut (.A(n19371), 
            .B(r_TX_Byte[101]), .C(r_TX_Byte[100]), .D(r_TX_Bit_Count[1]), 
            .Z(n17598));
    defparam n19371_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_19  (.A(r_TX_Bit_Count[2]), 
            .B(n19164), .C(n17583), .D(r_TX_Bit_Count[3]), .Z(n19365));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_19 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10904_3_lut (.A(n19266), 
            .B(n19320), .C(r_TX_Bit_Count[6]), .Z(n17626));
    defparam i10904_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19365_bdd_4_lut (.A(n19365), 
            .B(n17580), .C(n19158), .D(r_TX_Bit_Count[3]), .Z(n17601));
    defparam n19365_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10886_3_lut (.A(n19224), 
            .B(n19356), .C(r_TX_Bit_Count[6]), .Z(n17608));
    defparam i10886_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_72  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[334]), .C(r_TX_Byte[335]), .D(r_TX_Bit_Count[1]), 
            .Z(n19359));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_72 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19359_bdd_4_lut (.A(n19359), 
            .B(r_TX_Byte[333]), .C(r_TX_Byte[332]), .D(r_TX_Bit_Count[1]), 
            .Z(n17604));
    defparam n19359_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_7  (.A(r_TX_Bit_Count[4]), 
            .B(n18864), .C(n17433), .D(r_TX_Bit_Count[5]), .Z(n19353));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19353_bdd_4_lut (.A(n19353), 
            .B(n19296), .C(n19278), .D(r_TX_Bit_Count[5]), .Z(n19356));
    defparam n19353_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_71  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[182]), .C(r_TX_Byte[183]), .D(r_TX_Bit_Count[1]), 
            .Z(n19347));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_71 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19347_bdd_4_lut (.A(n19347), 
            .B(r_TX_Byte[181]), .C(r_TX_Byte[180]), .D(r_TX_Bit_Count[1]), 
            .Z(n19350));
    defparam n19347_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_70  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[342]), .C(r_TX_Byte[343]), .D(r_TX_Bit_Count[1]), 
            .Z(n19341));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_70 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19341_bdd_4_lut (.A(n19341), 
            .B(r_TX_Byte[341]), .C(r_TX_Byte[340]), .D(r_TX_Bit_Count[1]), 
            .Z(n17613));
    defparam n19341_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B (C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i5_3_lut (.A(r_TX_Bit_Count[1]), 
            .B(r_TX_Bit_Count[0]), .C(r_TX_Bit_Count[8]), .Z(n14));
    defparam i5_3_lut.INIT = "0x8080";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_69  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[350]), .C(r_TX_Byte[351]), .D(r_TX_Bit_Count[1]), 
            .Z(n19335));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_69 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19335_bdd_4_lut (.A(n19335), 
            .B(r_TX_Byte[349]), .C(r_TX_Byte[348]), .D(r_TX_Bit_Count[1]), 
            .Z(n17616));
    defparam n19335_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i6_4_lut (.A(r_TX_Bit_Count[7]), 
            .B(r_TX_Bit_Count[5]), .C(r_TX_Bit_Count[6]), .D(r_TX_Bit_Count[4]), 
            .Z(n15));
    defparam i6_4_lut.INIT = "0x8000";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_68  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[110]), .C(r_TX_Byte[111]), .D(r_TX_Bit_Count[1]), 
            .Z(n19329));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_68 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19329_bdd_4_lut (.A(n19329), 
            .B(r_TX_Byte[109]), .C(r_TX_Byte[108]), .D(r_TX_Bit_Count[1]), 
            .Z(n17619));
    defparam n19329_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i8_4_lut (.A(n15), 
            .B(r_TX_Bit_Count[3]), .C(n14), .D(r_TX_Bit_Count[2]), .Z(n15869));
    defparam i8_4_lut.INIT = "0x8000";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_67  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[190]), .C(r_TX_Byte[191]), .D(r_TX_Bit_Count[1]), 
            .Z(n19323));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_67 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19323_bdd_4_lut (.A(n19323), 
            .B(r_TX_Byte[189]), .C(r_TX_Byte[188]), .D(r_TX_Bit_Count[1]), 
            .Z(n19326));
    defparam n19323_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i56_4_lut (.A(n19230), 
            .B(r_TX_Byte[511]), .C(n15869), .D(r_TX_DV), .Z(n1210));
    defparam i56_4_lut.INIT = "0xccca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_6  (.A(r_TX_Bit_Count[4]), 
            .B(n19080), .C(n17541), .D(r_TX_Bit_Count[5]), .Z(n19317));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19317_bdd_4_lut (.A(n19317), 
            .B(n17523), .C(n19044), .D(r_TX_Bit_Count[5]), .Z(n19320));
    defparam n19317_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_66  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[42]), .C(r_TX_Byte[43]), .D(r_TX_Bit_Count[1]), 
            .Z(n19311));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_66 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19311_bdd_4_lut (.A(n19311), 
            .B(r_TX_Byte[41]), .C(r_TX_Byte[40]), .D(r_TX_Bit_Count[1]), 
            .Z(n17645));
    defparam n19311_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_65  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[34]), .C(r_TX_Byte[35]), .D(r_TX_Bit_Count[1]), 
            .Z(n19305));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_65 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_6  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[378]), .C(r_TX_Byte[379]), .D(r_TX_Bit_Count[1]), 
            .Z(n18825));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19305_bdd_4_lut (.A(n19305), 
            .B(r_TX_Byte[33]), .C(r_TX_Byte[32]), .D(r_TX_Bit_Count[1]), 
            .Z(n17642));
    defparam n19305_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_64  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[358]), .C(r_TX_Byte[359]), .D(r_TX_Bit_Count[1]), 
            .Z(n19299));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_64 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18879_bdd_4_lut (.A(n18879), 
            .B(r_TX_Byte[209]), .C(r_TX_Byte[208]), .D(r_TX_Bit_Count[1]), 
            .Z(n18882));
    defparam n18879_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19299_bdd_4_lut (.A(n19299), 
            .B(r_TX_Byte[357]), .C(r_TX_Byte[356]), .D(r_TX_Bit_Count[1]), 
            .Z(n17628));
    defparam n19299_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_18  (.A(r_TX_Bit_Count[2]), 
            .B(n19248), .C(n17616), .D(r_TX_Bit_Count[3]), .Z(n19293));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_18 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19293_bdd_4_lut (.A(n19293), 
            .B(n17613), .C(n19242), .D(r_TX_Bit_Count[3]), .Z(n19296));
    defparam n19293_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_63  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[366]), .C(r_TX_Byte[367]), .D(r_TX_Bit_Count[1]), 
            .Z(n19287));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_63 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19287_bdd_4_lut (.A(n19287), 
            .B(r_TX_Byte[365]), .C(r_TX_Byte[364]), .D(r_TX_Bit_Count[1]), 
            .Z(n17634));
    defparam n19287_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_62  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[362]), .C(r_TX_Byte[363]), .D(r_TX_Bit_Count[1]), 
            .Z(n19281));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_62 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19281_bdd_4_lut (.A(n19281), 
            .B(r_TX_Byte[361]), .C(r_TX_Byte[360]), .D(r_TX_Bit_Count[1]), 
            .Z(n17633));
    defparam n19281_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18825_bdd_4_lut (.A(n18825), 
            .B(r_TX_Byte[377]), .C(r_TX_Byte[376]), .D(r_TX_Bit_Count[1]), 
            .Z(n18828));
    defparam n18825_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_17  (.A(r_TX_Bit_Count[2]), 
            .B(n19218), .C(n17604), .D(r_TX_Bit_Count[3]), .Z(n19275));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_17 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19275_bdd_4_lut (.A(n19275), 
            .B(n17592), .C(n19188), .D(r_TX_Bit_Count[3]), .Z(n19278));
    defparam n19275_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_61  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[354]), .C(r_TX_Byte[355]), .D(r_TX_Bit_Count[1]), 
            .Z(n19269));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_61 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19269_bdd_4_lut (.A(n19269), 
            .B(r_TX_Byte[353]), .C(r_TX_Byte[352]), .D(r_TX_Bit_Count[1]), 
            .Z(n17627));
    defparam n19269_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_5  (.A(r_TX_Bit_Count[4]), 
            .B(n19008), .C(n17505), .D(r_TX_Bit_Count[5]), .Z(n19263));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19263_bdd_4_lut (.A(n19263), 
            .B(n17466), .C(n18930), .D(r_TX_Bit_Count[5]), .Z(n19266));
    defparam n19263_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_60  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[186]), .C(r_TX_Byte[187]), .D(r_TX_Bit_Count[1]), 
            .Z(n19257));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_60 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19257_bdd_4_lut (.A(n19257), 
            .B(r_TX_Byte[185]), .C(r_TX_Byte[184]), .D(r_TX_Bit_Count[1]), 
            .Z(n19260));
    defparam n19257_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1123_add_2_add_5_3 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[1]), .C0(VCC_net), .D0(n14612), .CI0(n14612), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[2]), .C1(VCC_net), .D1(n20933), 
            .CI1(n20933), .CO0(n20933), .CO1(n14614), .S0(n62[1]), .S1(n62[2]));
    defparam sub_1123_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_1123_add_2_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B))", lineinfo="@6(135[7],145[14])" *) LUT4 i5443_3_lut (.A(n52[0]), 
            .B(w_Master_Ready), .C(r_TX_DV), .Z(r_TX_Bit_Count_8__N_1794[0]));
    defparam i5443_3_lut.INIT = "0xcece";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_59  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[106]), .C(r_TX_Byte[107]), .D(r_TX_Bit_Count[1]), 
            .Z(n19251));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_59 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19251_bdd_4_lut (.A(n19251), 
            .B(r_TX_Byte[105]), .C(r_TX_Byte[104]), .D(r_TX_Bit_Count[1]), 
            .Z(n17618));
    defparam n19251_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_58  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[346]), .C(r_TX_Byte[347]), .D(r_TX_Bit_Count[1]), 
            .Z(n19245));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_58 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19245_bdd_4_lut (.A(n19245), 
            .B(r_TX_Byte[345]), .C(r_TX_Byte[344]), .D(r_TX_Bit_Count[1]), 
            .Z(n19248));
    defparam n19245_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i5530_2_lut (.A(n62[9]), 
            .B(int_STM32_TX_DV), .Z(n9498));
    defparam i5530_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_57  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[338]), .C(r_TX_Byte[339]), .D(r_TX_Bit_Count[1]), 
            .Z(n19239));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_57 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19239_bdd_4_lut (.A(n19239), 
            .B(r_TX_Byte[337]), .C(r_TX_Byte[336]), .D(r_TX_Bit_Count[1]), 
            .Z(n19242));
    defparam n19239_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_56  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[178]), .C(r_TX_Byte[179]), .D(r_TX_Bit_Count[1]), 
            .Z(n19233));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_56 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19233_bdd_4_lut (.A(n19233), 
            .B(r_TX_Byte[177]), .C(r_TX_Byte[176]), .D(r_TX_Bit_Count[1]), 
            .Z(n19236));
    defparam n19233_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[7]_bdd_4_lut  (.A(r_TX_Bit_Count[7]), 
            .B(n17608), .C(n17626), .D(r_TX_Bit_Count[8]), .Z(n19227));
    defparam \r_TX_Bit_Count[7]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_13  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[410]), .C(r_TX_Byte[411]), .D(r_TX_Bit_Count[1]), 
            .Z(n18873));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_13 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19227_bdd_4_lut (.A(n19227), 
            .B(n17590), .C(n17572), .D(r_TX_Bit_Count[8]), .Z(n19230));
    defparam n19227_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_4  (.A(r_TX_Bit_Count[4]), 
            .B(n19212), .C(n17601), .D(r_TX_Bit_Count[5]), .Z(n19221));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19221_bdd_4_lut (.A(n19221), 
            .B(n17565), .C(n19128), .D(r_TX_Bit_Count[5]), .Z(n19224));
    defparam n19221_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_5  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[370]), .C(r_TX_Byte[371]), .D(r_TX_Bit_Count[1]), 
            .Z(n18819));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18873_bdd_4_lut (.A(n18873), 
            .B(r_TX_Byte[409]), .C(r_TX_Byte[408]), .D(r_TX_Bit_Count[1]), 
            .Z(n18876));
    defparam n18873_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_55  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[330]), .C(r_TX_Byte[331]), .D(r_TX_Bit_Count[1]), 
            .Z(n19215));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_55 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19215_bdd_4_lut (.A(n19215), 
            .B(r_TX_Byte[329]), .C(r_TX_Byte[328]), .D(r_TX_Bit_Count[1]), 
            .Z(n19218));
    defparam n19215_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_16  (.A(r_TX_Bit_Count[2]), 
            .B(n19134), .C(n17568), .D(r_TX_Bit_Count[3]), .Z(n19209));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_16 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19209_bdd_4_lut (.A(n19209), 
            .B(n17562), .C(n19122), .D(r_TX_Bit_Count[3]), .Z(n19212));
    defparam n19209_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_54  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[98]), .C(r_TX_Byte[99]), .D(r_TX_Bit_Count[1]), 
            .Z(n19203));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_54 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19203_bdd_4_lut (.A(n19203), 
            .B(r_TX_Byte[97]), .C(r_TX_Byte[96]), .D(r_TX_Bit_Count[1]), 
            .Z(n17597));
    defparam n19203_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18819_bdd_4_lut (.A(n18819), 
            .B(r_TX_Byte[369]), .C(r_TX_Byte[368]), .D(r_TX_Bit_Count[1]), 
            .Z(n18822));
    defparam n18819_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_15  (.A(r_TX_Bit_Count[2]), 
            .B(n18900), .C(n17451), .D(r_TX_Bit_Count[3]), .Z(n19197));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_15 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19197_bdd_4_lut (.A(n19197), 
            .B(n17406), .C(n18804), .D(r_TX_Bit_Count[3]), .Z(n19200));
    defparam n19197_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i5531_2_lut (.A(n62[8]), 
            .B(int_STM32_TX_DV), .Z(n9500));
    defparam i5531_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut  (.A(r_TX_Bit_Count[1]), 
            .B(n19), .C(n20), .D(r_TX_Bit_Count[2]), .Z(n19191));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19191_bdd_4_lut (.A(n19191), 
            .B(n17), .C(n16), .D(r_TX_Bit_Count[2]), .Z(n19194));
    defparam n19191_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i5532_2_lut (.A(n62[7]), 
            .B(int_STM32_TX_DV), .Z(n9502));
    defparam i5532_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_53  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[322]), .C(r_TX_Byte[323]), .D(r_TX_Bit_Count[1]), 
            .Z(n19185));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_53 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19185_bdd_4_lut (.A(n19185), 
            .B(r_TX_Byte[321]), .C(r_TX_Byte[320]), .D(r_TX_Bit_Count[1]), 
            .Z(n19188));
    defparam n19185_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i5533_2_lut (.A(n62[6]), 
            .B(int_STM32_TX_DV), .Z(n9504));
    defparam i5533_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_3  (.A(r_TX_Bit_Count[4]), 
            .B(n18810), .C(n17409), .D(r_TX_Bit_Count[5]), .Z(n19179));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19179_bdd_4_lut (.A(n19179), 
            .B(n17574), .C(n19146), .D(r_TX_Bit_Count[5]), .Z(n19182));
    defparam n19179_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_52  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[170]), .C(r_TX_Byte[171]), .D(r_TX_Bit_Count[1]), 
            .Z(n19173));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_52 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19173_bdd_4_lut (.A(n19173), 
            .B(r_TX_Byte[169]), .C(r_TX_Byte[168]), .D(r_TX_Bit_Count[1]), 
            .Z(n17585));
    defparam n19173_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_51  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[38]), .C(r_TX_Byte[39]), .D(r_TX_Bit_Count[1]), 
            .Z(n19167));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_51 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19167_bdd_4_lut (.A(n19167), 
            .B(r_TX_Byte[37]), .C(r_TX_Byte[36]), .D(r_TX_Bit_Count[1]), 
            .Z(n17643));
    defparam n19167_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_50  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[314]), .C(r_TX_Byte[315]), .D(r_TX_Bit_Count[1]), 
            .Z(n19161));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_50 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_12  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[402]), .C(r_TX_Byte[403]), .D(r_TX_Bit_Count[1]), 
            .Z(n18867));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_12 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19161_bdd_4_lut (.A(n19161), 
            .B(r_TX_Byte[313]), .C(r_TX_Byte[312]), .D(r_TX_Bit_Count[1]), 
            .Z(n19164));
    defparam n19161_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_49  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[306]), .C(r_TX_Byte[307]), .D(r_TX_Bit_Count[1]), 
            .Z(n19155));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_49 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19155_bdd_4_lut (.A(n19155), 
            .B(r_TX_Byte[305]), .C(r_TX_Byte[304]), .D(r_TX_Bit_Count[1]), 
            .Z(n19158));
    defparam n19155_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_48  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[162]), .C(r_TX_Byte[163]), .D(r_TX_Bit_Count[1]), 
            .Z(n19149));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_48 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19149_bdd_4_lut (.A(n19149), 
            .B(r_TX_Byte[161]), .C(r_TX_Byte[160]), .D(r_TX_Bit_Count[1]), 
            .Z(n17576));
    defparam n19149_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_14  (.A(r_TX_Bit_Count[2]), 
            .B(n19032), .C(n17517), .D(r_TX_Bit_Count[3]), .Z(n19143));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_14 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19143_bdd_4_lut (.A(n19143), 
            .B(n17502), .C(n19002), .D(r_TX_Bit_Count[3]), .Z(n19146));
    defparam n19143_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_4  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[194]), .C(r_TX_Byte[195]), .D(r_TX_Bit_Count[1]), 
            .Z(n18813));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_2  (.A(r_TX_Bit_Count[4]), 
            .B(n18798), .C(n17403), .D(r_TX_Bit_Count[5]), .Z(n19137));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19137_bdd_4_lut (.A(n19137), 
            .B(n17547), .C(n19092), .D(r_TX_Bit_Count[5]), .Z(n19140));
    defparam n19137_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_47  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[298]), .C(r_TX_Byte[299]), .D(r_TX_Bit_Count[1]), 
            .Z(n19131));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_47 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18867_bdd_4_lut (.A(n18867), 
            .B(r_TX_Byte[401]), .C(r_TX_Byte[400]), .D(r_TX_Bit_Count[1]), 
            .Z(n18870));
    defparam n18867_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19131_bdd_4_lut (.A(n19131), 
            .B(r_TX_Byte[297]), .C(r_TX_Byte[296]), .D(r_TX_Bit_Count[1]), 
            .Z(n19134));
    defparam n19131_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_13  (.A(r_TX_Bit_Count[2]), 
            .B(n19068), .C(n17535), .D(r_TX_Bit_Count[3]), .Z(n19125));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_13 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19125_bdd_4_lut (.A(n19125), 
            .B(n17532), .C(n19062), .D(r_TX_Bit_Count[3]), .Z(n19128));
    defparam n19125_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18813_bdd_4_lut (.A(n18813), 
            .B(r_TX_Byte[193]), .C(r_TX_Byte[192]), .D(r_TX_Bit_Count[1]), 
            .Z(n18816));
    defparam n18813_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_46  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[290]), .C(r_TX_Byte[291]), .D(r_TX_Bit_Count[1]), 
            .Z(n19119));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_46 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19119_bdd_4_lut (.A(n19119), 
            .B(r_TX_Byte[289]), .C(r_TX_Byte[288]), .D(r_TX_Bit_Count[1]), 
            .Z(n19122));
    defparam n19119_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_45  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[282]), .C(r_TX_Byte[283]), .D(r_TX_Bit_Count[1]), 
            .Z(n19113));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_45 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19113_bdd_4_lut (.A(n19113), 
            .B(r_TX_Byte[281]), .C(r_TX_Byte[280]), .D(r_TX_Bit_Count[1]), 
            .Z(n19116));
    defparam n19113_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_44  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[154]), .C(r_TX_Byte[155]), .D(r_TX_Bit_Count[1]), 
            .Z(n19107));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_44 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19107_bdd_4_lut (.A(n19107), 
            .B(r_TX_Byte[153]), .C(r_TX_Byte[152]), .D(r_TX_Bit_Count[1]), 
            .Z(n19110));
    defparam n19107_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i5534_2_lut (.A(n62[5]), 
            .B(int_STM32_TX_DV), .Z(n9506));
    defparam i5534_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_43  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[90]), .C(r_TX_Byte[91]), .D(r_TX_Bit_Count[1]), 
            .Z(n19101));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_43 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19101_bdd_4_lut (.A(n19101), 
            .B(r_TX_Byte[89]), .C(r_TX_Byte[88]), .D(r_TX_Bit_Count[1]), 
            .Z(n19104));
    defparam n19101_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i5536_2_lut (.A(n62[3]), 
            .B(int_STM32_TX_DV), .Z(n9510));
    defparam i5536_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_42  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[58]), .C(r_TX_Byte[59]), .D(r_TX_Bit_Count[1]), 
            .Z(n19095));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_42 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19095_bdd_4_lut (.A(n19095), 
            .B(r_TX_Byte[57]), .C(r_TX_Byte[56]), .D(r_TX_Bit_Count[1]), 
            .Z(n19098));
    defparam n19095_bdd_4_lut.INIT = "0xaad8";
    FA2 sub_1124_add_2_add_5_9 (.A0(GND_net), .B0(r_TX_Bit_Count[7]), .C0(VCC_net), 
        .D0(n14637), .CI0(n14637), .A1(GND_net), .B1(r_TX_Bit_Count[8]), 
        .C1(VCC_net), .D1(n21176), .CI1(n21176), .CO0(n21176), .S0(n52[7]), 
        .S1(n52[8]));
    defparam sub_1124_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_12  (.A(r_TX_Bit_Count[2]), 
            .B(n17396), .C(n17397), .D(r_TX_Bit_Count[3]), .Z(n19089));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_12 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19089_bdd_4_lut (.A(n19089), 
            .B(n17652), .C(n17651), .D(r_TX_Bit_Count[3]), .Z(n19092));
    defparam n19089_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_4  (.A(r_TX_Bit_Count[2]), 
            .B(n17633), .C(n17634), .D(r_TX_Bit_Count[3]), .Z(n18861));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_41  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[274]), .C(r_TX_Byte[275]), .D(r_TX_Bit_Count[1]), 
            .Z(n19083));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_41 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19083_bdd_4_lut (.A(n19083), 
            .B(r_TX_Byte[273]), .C(r_TX_Byte[272]), .D(r_TX_Bit_Count[1]), 
            .Z(n19086));
    defparam n19083_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_11  (.A(r_TX_Bit_Count[2]), 
            .B(n18984), .C(n17493), .D(r_TX_Bit_Count[3]), .Z(n19077));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_11 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19077_bdd_4_lut (.A(n19077), 
            .B(n17490), .C(n18978), .D(r_TX_Bit_Count[3]), .Z(n19080));
    defparam n19077_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_40  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[146]), .C(r_TX_Byte[147]), .D(r_TX_Bit_Count[1]), 
            .Z(n19071));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_40 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19071_bdd_4_lut (.A(n19071), 
            .B(r_TX_Byte[145]), .C(r_TX_Byte[144]), .D(r_TX_Bit_Count[1]), 
            .Z(n19074));
    defparam n19071_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_39  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[266]), .C(r_TX_Byte[267]), .D(r_TX_Bit_Count[1]), 
            .Z(n19065));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_39 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19065_bdd_4_lut (.A(n19065), 
            .B(r_TX_Byte[265]), .C(r_TX_Byte[264]), .D(r_TX_Bit_Count[1]), 
            .Z(n19068));
    defparam n19065_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_38  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[258]), .C(r_TX_Byte[259]), .D(r_TX_Bit_Count[1]), 
            .Z(n19059));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_38 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19059_bdd_4_lut (.A(n19059), 
            .B(r_TX_Byte[257]), .C(r_TX_Byte[256]), .D(r_TX_Bit_Count[1]), 
            .Z(n19062));
    defparam n19059_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_3  (.A(r_TX_Bit_Count[2]), 
            .B(n17585), .C(n17586), .D(r_TX_Bit_Count[3]), .Z(n18807));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_10  (.A(r_TX_Bit_Count[2]), 
            .B(n18972), .C(n17487), .D(r_TX_Bit_Count[3]), .Z(n19053));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_10 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19053_bdd_4_lut (.A(n19053), 
            .B(n17478), .C(n18954), .D(r_TX_Bit_Count[3]), .Z(n19056));
    defparam n19053_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18861_bdd_4_lut (.A(n18861), 
            .B(n17628), .C(n17627), .D(r_TX_Bit_Count[3]), .Z(n18864));
    defparam n18861_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_37  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[82]), .C(r_TX_Byte[83]), .D(r_TX_Bit_Count[1]), 
            .Z(n19047));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_37 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19047_bdd_4_lut (.A(n19047), 
            .B(r_TX_Byte[81]), .C(r_TX_Byte[80]), .D(r_TX_Bit_Count[1]), 
            .Z(n19050));
    defparam n19047_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18807_bdd_4_lut (.A(n18807), 
            .B(n17577), .C(n17576), .D(r_TX_Bit_Count[3]), .Z(n18810));
    defparam n18807_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_9  (.A(r_TX_Bit_Count[2]), 
            .B(n18942), .C(n17472), .D(r_TX_Bit_Count[3]), .Z(n19041));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_9 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19041_bdd_4_lut (.A(n19041), 
            .B(n17469), .C(n18936), .D(r_TX_Bit_Count[3]), .Z(n19044));
    defparam n19041_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_36  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[250]), .C(r_TX_Byte[251]), .D(r_TX_Bit_Count[1]), 
            .Z(n19035));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_36 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19035_bdd_4_lut (.A(n19035), 
            .B(r_TX_Byte[249]), .C(r_TX_Byte[248]), .D(r_TX_Bit_Count[1]), 
            .Z(n19038));
    defparam n19035_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_35  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[138]), .C(r_TX_Byte[139]), .D(r_TX_Bit_Count[1]), 
            .Z(n19029));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_35 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19029_bdd_4_lut (.A(n19029), 
            .B(r_TX_Byte[137]), .C(r_TX_Byte[136]), .D(r_TX_Bit_Count[1]), 
            .Z(n19032));
    defparam n19029_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_34  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[242]), .C(r_TX_Byte[243]), .D(r_TX_Bit_Count[1]), 
            .Z(n19023));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_34 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19023_bdd_4_lut (.A(n19023), 
            .B(r_TX_Byte[241]), .C(r_TX_Byte[240]), .D(r_TX_Bit_Count[1]), 
            .Z(n19026));
    defparam n19023_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_11  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[114]), .C(r_TX_Byte[115]), .D(r_TX_Bit_Count[1]), 
            .Z(n18855));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_11 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_33  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[506]), .C(r_TX_Byte[507]), .D(r_TX_Bit_Count[1]), 
            .Z(n19017));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_33 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19017_bdd_4_lut (.A(n19017), 
            .B(r_TX_Byte[505]), .C(r_TX_Byte[504]), .D(r_TX_Bit_Count[1]), 
            .Z(n19020));
    defparam n19017_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_32  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[498]), .C(r_TX_Byte[499]), .D(r_TX_Bit_Count[1]), 
            .Z(n19011));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_32 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19011_bdd_4_lut (.A(n19011), 
            .B(r_TX_Byte[497]), .C(r_TX_Byte[496]), .D(r_TX_Bit_Count[1]), 
            .Z(n19014));
    defparam n19011_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_8  (.A(r_TX_Bit_Count[2]), 
            .B(n18894), .C(n17448), .D(r_TX_Bit_Count[3]), .Z(n19005));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_3  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[66]), .C(r_TX_Byte[67]), .D(r_TX_Bit_Count[1]), 
            .Z(n18801));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19005_bdd_4_lut (.A(n19005), 
            .B(n17445), .C(n18888), .D(r_TX_Bit_Count[3]), .Z(n19008));
    defparam n19005_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_31  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[130]), .C(r_TX_Byte[131]), .D(r_TX_Bit_Count[1]), 
            .Z(n18999));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_31 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18999_bdd_4_lut (.A(n18999), 
            .B(r_TX_Byte[129]), .C(r_TX_Byte[128]), .D(r_TX_Bit_Count[1]), 
            .Z(n19002));
    defparam n18999_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@6(71[5],106[12])" *) LUT4 i7_4_lut (.A(r_SPI_Clk_Edges[3]), 
            .B(r_SPI_Clk_Edges[1]), .C(r_SPI_Clk_Edges[0]), .D(r_SPI_Clk_Edges[8]), 
            .Z(n18));
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_7  (.A(r_TX_Bit_Count[2]), 
            .B(n17618), .C(n17619), .D(r_TX_Bit_Count[3]), .Z(n18993));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A+(B))", lineinfo="@6(71[5],106[12])" *) LUT4 i5_2_lut (.A(r_SPI_Clk_Edges[6]), 
            .B(r_SPI_Clk_Edges[4]), .Z(n16_adj_2053));
    defparam i5_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18993_bdd_4_lut (.A(n18993), 
            .B(n17598), .C(n17597), .D(r_TX_Bit_Count[3]), .Z(n18996));
    defparam n18993_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18855_bdd_4_lut (.A(n18855), 
            .B(r_TX_Byte[113]), .C(r_TX_Byte[112]), .D(r_TX_Bit_Count[1]), 
            .Z(n18858));
    defparam n18855_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@6(71[5],106[12])" *) LUT4 i9_4_lut (.A(r_SPI_Clk_Edges[5]), 
            .B(n18), .C(r_SPI_Clk_Edges[10]), .D(r_SPI_Clk_Edges[9]), 
            .Z(n20_adj_2054));
    defparam i9_4_lut.INIT = "0xfffe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_30  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[50]), .C(r_TX_Byte[51]), .D(r_TX_Bit_Count[1]), 
            .Z(n18987));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_30 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18987_bdd_4_lut (.A(n18987), 
            .B(r_TX_Byte[49]), .C(r_TX_Byte[48]), .D(r_TX_Bit_Count[1]), 
            .Z(n18990));
    defparam n18987_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@6(71[5],106[12])" *) LUT4 i10_4_lut (.A(r_SPI_Clk_Edges[2]), 
            .B(n20_adj_2054), .C(n16_adj_2053), .D(r_SPI_Clk_Edges[7]), 
            .Z(n14237));
    defparam i10_4_lut.INIT = "0xfffe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_29  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[490]), .C(r_TX_Byte[491]), .D(r_TX_Bit_Count[1]), 
            .Z(n18981));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_29 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18981_bdd_4_lut (.A(n18981), 
            .B(r_TX_Byte[489]), .C(r_TX_Byte[488]), .D(r_TX_Bit_Count[1]), 
            .Z(n18984));
    defparam n18981_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(C))+!A (B))" *) LUT4 i1_3_lut (.A(r_SPI_Clk_Count[0]), 
            .B(int_STM32_TX_DV), .C(n14237), .Z(n14239));
    defparam i1_3_lut.INIT = "0xecec";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_28  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[482]), .C(r_TX_Byte[483]), .D(r_TX_Bit_Count[1]), 
            .Z(n18975));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_28 .INIT = "0xe4aa";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i5535_2_lut (.A(n62[4]), 
            .B(int_STM32_TX_DV), .Z(n9508));
    defparam i5535_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18975_bdd_4_lut (.A(n18975), 
            .B(r_TX_Byte[481]), .C(r_TX_Byte[480]), .D(r_TX_Bit_Count[1]), 
            .Z(n18978));
    defparam n18975_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i2 (.D(n9512), 
            .SP(n14239), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_SPI_Clk_Edges[2]));
    defparam r_SPI_Clk_Edges_i2.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i2.SRMODE = "ASYNC";
    (* lineinfo="@6(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_976__i1 (.D(\r_SPI_Clk_Count_1__N_1269[1] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_SPI_Clk_Count[1]));
    defparam r_SPI_Clk_Count_976__i1.REGSET = "RESET";
    defparam r_SPI_Clk_Count_976__i1.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_27  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[234]), .C(r_TX_Byte[235]), .D(r_TX_Bit_Count[1]), 
            .Z(n18969));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_27 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18801_bdd_4_lut (.A(n18801), 
            .B(r_TX_Byte[65]), .C(r_TX_Byte[64]), .D(r_TX_Bit_Count[1]), 
            .Z(n18804));
    defparam n18801_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18969_bdd_4_lut (.A(n18969), 
            .B(r_TX_Byte[233]), .C(r_TX_Byte[232]), .D(r_TX_Bit_Count[1]), 
            .Z(n18972));
    defparam n18969_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_26  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[474]), .C(r_TX_Byte[475]), .D(r_TX_Bit_Count[1]), 
            .Z(n18963));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_26 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18963_bdd_4_lut (.A(n18963), 
            .B(r_TX_Byte[473]), .C(r_TX_Byte[472]), .D(r_TX_Bit_Count[1]), 
            .Z(n18966));
    defparam n18963_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_25  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[466]), .C(r_TX_Byte[467]), .D(r_TX_Bit_Count[1]), 
            .Z(n18957));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_25 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18957_bdd_4_lut (.A(n18957), 
            .B(r_TX_Byte[465]), .C(r_TX_Byte[464]), .D(r_TX_Bit_Count[1]), 
            .Z(n18960));
    defparam n18957_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i5538_2_lut_2_lut (.A(n62[1]), 
            .B(int_STM32_TX_DV), .Z(n9514));
    defparam i5538_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i5537_2_lut_2_lut (.A(n62[2]), 
            .B(int_STM32_TX_DV), .Z(n9512));
    defparam i5537_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_24  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[226]), .C(r_TX_Byte[227]), .D(r_TX_Bit_Count[1]), 
            .Z(n18951));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_24 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18951_bdd_4_lut (.A(n18951), 
            .B(r_TX_Byte[225]), .C(r_TX_Byte[224]), .D(r_TX_Bit_Count[1]), 
            .Z(n18954));
    defparam n18951_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_6  (.A(r_TX_Bit_Count[2]), 
            .B(n18840), .C(n17421), .D(r_TX_Bit_Count[3]), .Z(n18945));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1123_add_2_add_5_11 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[9]), .C0(VCC_net), .D0(n14620), .CI0(n14620), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[10]), .C1(VCC_net), .D1(n20951), 
            .CI1(n20951), .CO0(n20951), .S0(n62[9]), .S1(n62[10]));
    defparam sub_1123_add_2_add_5_11.INIT0 = "0xc33c";
    defparam sub_1123_add_2_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18945_bdd_4_lut (.A(n18945), 
            .B(n17412), .C(n18816), .D(r_TX_Bit_Count[3]), .Z(n18948));
    defparam n18945_bdd_4_lut.INIT = "0xaad8";
    FA2 sub_1124_add_2_add_5_5 (.A0(GND_net), .B0(r_TX_Bit_Count[3]), .C0(VCC_net), 
        .D0(n14633), .CI0(n14633), .A1(GND_net), .B1(r_TX_Bit_Count[4]), 
        .C1(VCC_net), .D1(n21170), .CI1(n21170), .CO0(n21170), .CO1(n14635), 
        .S0(n52[3]), .S1(n52[4]));
    defparam sub_1124_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_23  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[458]), .C(r_TX_Byte[459]), .D(r_TX_Bit_Count[1]), 
            .Z(n18939));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_23 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18939_bdd_4_lut (.A(n18939), 
            .B(r_TX_Byte[457]), .C(r_TX_Byte[456]), .D(r_TX_Bit_Count[1]), 
            .Z(n18942));
    defparam n18939_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_22  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[450]), .C(r_TX_Byte[451]), .D(r_TX_Bit_Count[1]), 
            .Z(n18933));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_22 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18933_bdd_4_lut (.A(n18933), 
            .B(r_TX_Byte[449]), .C(r_TX_Byte[448]), .D(r_TX_Bit_Count[1]), 
            .Z(n18936));
    defparam n18933_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_5  (.A(r_TX_Bit_Count[2]), 
            .B(n18852), .C(n17427), .D(r_TX_Bit_Count[3]), .Z(n18927));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18927_bdd_4_lut (.A(n18927), 
            .B(n17424), .C(n18846), .D(r_TX_Bit_Count[3]), .Z(n18930));
    defparam n18927_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_10  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[394]), .C(r_TX_Byte[395]), .D(r_TX_Bit_Count[1]), 
            .Z(n18849));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_10 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_2  (.A(r_TX_Bit_Count[2]), 
            .B(n17645), .C(n17646), .D(r_TX_Bit_Count[3]), .Z(n18795));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18849_bdd_4_lut (.A(n18849), 
            .B(r_TX_Byte[393]), .C(r_TX_Byte[392]), .D(r_TX_Bit_Count[1]), 
            .Z(n18852));
    defparam n18849_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_21  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[442]), .C(r_TX_Byte[443]), .D(r_TX_Bit_Count[1]), 
            .Z(n18921));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_21 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18921_bdd_4_lut (.A(n18921), 
            .B(r_TX_Byte[441]), .C(r_TX_Byte[440]), .D(r_TX_Bit_Count[1]), 
            .Z(n18924));
    defparam n18921_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B (C)+!B !(C))+!A (C))", lineinfo="@6(98[30],98[45])" *) LUT4 i8793_2_lut_3_lut (.A(n14237), 
            .B(int_STM32_TX_DV), .C(r_SPI_Clk_Count[0]), .Z(r_SPI_Clk_Count_1__N_1269[0]));
    defparam i8793_2_lut_3_lut.INIT = "0xd2d2";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_20  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[434]), .C(r_TX_Byte[435]), .D(r_TX_Bit_Count[1]), 
            .Z(n18915));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_20 .INIT = "0xe4aa";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1123_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(r_SPI_Clk_Edges[0]), 
            .C1(VCC_net), .D1(n20930), .CI1(n20930), .CO0(n20930), .CO1(n14612), 
            .S1(n62[0]));
    defparam sub_1123_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_1123_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18915_bdd_4_lut (.A(n18915), 
            .B(r_TX_Byte[433]), .C(r_TX_Byte[432]), .D(r_TX_Bit_Count[1]), 
            .Z(n18918));
    defparam n18915_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18795_bdd_4_lut (.A(n18795), 
            .B(n17643), .C(n17642), .D(r_TX_Bit_Count[3]), .Z(n18798));
    defparam n18795_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_19  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[218]), .C(r_TX_Byte[219]), .D(r_TX_Bit_Count[1]), 
            .Z(n18909));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_19 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18909_bdd_4_lut (.A(n18909), 
            .B(r_TX_Byte[217]), .C(r_TX_Byte[216]), .D(r_TX_Bit_Count[1]), 
            .Z(n18912));
    defparam n18909_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_18  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[122]), .C(r_TX_Byte[123]), .D(r_TX_Bit_Count[1]), 
            .Z(n18903));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_18 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i4 (.D(n9508), 
            .SP(n14239), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[4]));
    defparam r_SPI_Clk_Edges_i4.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i4.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \Controller_RHD_FIFO(clks_per_half_bit=2,cs_inactive_clks=64) 
//

module \Controller_RHD_FIFO(clks_per_half_bit=2,cs_inactive_clks=64) (input pll_clk_int, 
            input maxfan_replicated_net_952, input n2, input o_reset_c, 
            input o_Controller_Mode_c_1, input o_Controller_Mode_c_0, input int_RHD_TX_DV, 
            output int_RHD2132_SPI_CS_n, output int_RHD_TX_Ready, input GND_net, 
            input VCC_net, input \rhd_state[1] , input \rhd_state[0] , 
            output n89, input n9844, output n2_adj_3, input int_RHD2132_SPI_MISO, 
            input n35, output int_RHD2132_SPI_Clk, input n9496, input n14054, 
            output int_RHD2132_SPI_MOSI, input n7657, output \r_SPI_Clk_Count[0] , 
            input \int_RHD_TX_Byte[8] , input n9522, input n9520, output n33, 
            output n32, output n14052, output n35_adj_4, output n34, 
            output n36, input n9518, input n9516, input \int_RHD_TX_Byte[9] , 
            input \int_RHD_TX_Byte[10] , input \int_RHD_TX_Byte[11] , input \int_RHD_TX_Byte[15] , 
            input int_FIFO_RE, output \int_FIFO_Q[1] , output [7:0]int_FIFO_COUNT, 
            output \int_FIFO_Q[2] , output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , 
            output \int_FIFO_Q[5] , output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , 
            output \int_FIFO_Q[8] , output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , 
            output \int_FIFO_Q[11] , output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , 
            output \int_FIFO_Q[14] , output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@8(155[9],155[20])" *) wire pll_clk_int;
    (* lineinfo="@4(71[5],71[26])" *) wire [15:0]o_RHD_RX_Byte_Falling;
    
    wire n1926;
    (* lineinfo="@4(47[5],47[16])" *) wire [31:0]o_FIFO_Data;
    
    wire n9491, o_FIFO_WE, o_RHD_RX_DV;
    
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_WE (.D(n9491), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_FIFO_WE));
    defparam int_FIFO_WE.REGSET = "RESET";
    defparam int_FIFO_WE.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i2 (.D(o_RHD_RX_Byte_Falling[1]), 
            .SP(n1926), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_Data[1]));
    defparam int_FIFO_DATA__i2.REGSET = "SET";
    defparam int_FIFO_DATA__i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i3 (.D(o_RHD_RX_Byte_Falling[2]), 
            .SP(n1926), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_FIFO_Data[2]));
    defparam int_FIFO_DATA__i3.REGSET = "SET";
    defparam int_FIFO_DATA__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i4 (.D(o_RHD_RX_Byte_Falling[3]), 
            .SP(n1926), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_FIFO_Data[3]));
    defparam int_FIFO_DATA__i4.REGSET = "SET";
    defparam int_FIFO_DATA__i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i5 (.D(o_RHD_RX_Byte_Falling[4]), 
            .SP(n1926), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_FIFO_Data[4]));
    defparam int_FIFO_DATA__i5.REGSET = "SET";
    defparam int_FIFO_DATA__i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i6 (.D(o_RHD_RX_Byte_Falling[5]), 
            .SP(n1926), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_FIFO_Data[5]));
    defparam int_FIFO_DATA__i6.REGSET = "SET";
    defparam int_FIFO_DATA__i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i7 (.D(o_RHD_RX_Byte_Falling[6]), 
            .SP(n1926), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_FIFO_Data[6]));
    defparam int_FIFO_DATA__i7.REGSET = "SET";
    defparam int_FIFO_DATA__i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i8 (.D(o_RHD_RX_Byte_Falling[7]), 
            .SP(n1926), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_FIFO_Data[7]));
    defparam int_FIFO_DATA__i8.REGSET = "SET";
    defparam int_FIFO_DATA__i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i9 (.D(o_RHD_RX_Byte_Falling[8]), 
            .SP(n1926), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_FIFO_Data[8]));
    defparam int_FIFO_DATA__i9.REGSET = "SET";
    defparam int_FIFO_DATA__i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i10 (.D(o_RHD_RX_Byte_Falling[9]), 
            .SP(n1926), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_FIFO_Data[9]));
    defparam int_FIFO_DATA__i10.REGSET = "SET";
    defparam int_FIFO_DATA__i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i11 (.D(o_RHD_RX_Byte_Falling[10]), 
            .SP(n1926), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_FIFO_Data[10]));
    defparam int_FIFO_DATA__i11.REGSET = "SET";
    defparam int_FIFO_DATA__i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i12 (.D(o_RHD_RX_Byte_Falling[11]), 
            .SP(n1926), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_FIFO_Data[11]));
    defparam int_FIFO_DATA__i12.REGSET = "SET";
    defparam int_FIFO_DATA__i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i13 (.D(o_RHD_RX_Byte_Falling[12]), 
            .SP(n1926), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_FIFO_Data[12]));
    defparam int_FIFO_DATA__i13.REGSET = "SET";
    defparam int_FIFO_DATA__i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i14 (.D(o_RHD_RX_Byte_Falling[13]), 
            .SP(n1926), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_FIFO_Data[13]));
    defparam int_FIFO_DATA__i14.REGSET = "SET";
    defparam int_FIFO_DATA__i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i15 (.D(o_RHD_RX_Byte_Falling[14]), 
            .SP(n1926), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_FIFO_Data[14]));
    defparam int_FIFO_DATA__i15.REGSET = "SET";
    defparam int_FIFO_DATA__i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i16 (.D(o_RHD_RX_Byte_Falling[15]), 
            .SP(n1926), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_FIFO_Data[15]));
    defparam int_FIFO_DATA__i16.REGSET = "SET";
    defparam int_FIFO_DATA__i16.SRMODE = "ASYNC";
    (* lut_function="(!(((C)+!B)+!A))", lineinfo="@3(178[3],227[10])" *) LUT4 i1_2_lut_3_lut (.A(o_RHD_RX_DV), 
            .B(o_Controller_Mode_c_1), .C(o_Controller_Mode_c_0), .Z(n1926));
    defparam i1_2_lut_3_lut.INIT = "0x0808";
    (* lut_function="(A (B+(C)))", lineinfo="@3(171[5],231[9])" *) LUT4 i5438_2_lut_3_lut (.A(o_RHD_RX_DV), 
            .B(o_Controller_Mode_c_0), .C(o_Controller_Mode_c_1), .Z(n9491));
    defparam i5438_2_lut_3_lut.INIT = "0xa8a8";
    (* lineinfo="@3(130[21],130[34])" *) \SPI_Master_CS(clks_per_half_bit=2,num_of_bits_per_packet=16,cs_inactive_clks=64) SPI_Master_CS_1 (int_RHD_TX_DV, 
            pll_clk_int, maxfan_replicated_net_952, int_RHD2132_SPI_CS_n, 
            int_RHD_TX_Ready, o_reset_c, GND_net, VCC_net, \rhd_state[1] , 
            \rhd_state[0] , n89, o_Controller_Mode_c_1, o_Controller_Mode_c_0, 
            n9844, n2_adj_3, {o_RHD_RX_Byte_Falling}, int_RHD2132_SPI_MISO, 
            o_RHD_RX_DV, n35, int_RHD2132_SPI_Clk, n9496, n14054, 
            int_RHD2132_SPI_MOSI, n7657, \r_SPI_Clk_Count[0] , \int_RHD_TX_Byte[8] , 
            n9522, n9520, n33, n32, n14052, n35_adj_4, n34, n36, 
            n9518, n9516, \int_RHD_TX_Byte[9] , \int_RHD_TX_Byte[10] , 
            \int_RHD_TX_Byte[11] , \int_RHD_TX_Byte[15] );
    (* lineinfo="@3(153[12],153[32])" *) FIFO_MEM FIFO_1 (int_FIFO_RE, o_FIFO_WE, 
            pll_clk_int, maxfan_replicated_net_952, \int_FIFO_Q[1] , {int_FIFO_COUNT}, 
            o_reset_c, o_FIFO_Data[0], o_FIFO_Data[1], o_FIFO_Data[2], 
            o_FIFO_Data[3], o_FIFO_Data[4], o_FIFO_Data[5], o_FIFO_Data[6], 
            o_FIFO_Data[7], o_FIFO_Data[8], o_FIFO_Data[9], o_FIFO_Data[10], 
            o_FIFO_Data[11], o_FIFO_Data[12], o_FIFO_Data[13], o_FIFO_Data[14], 
            o_FIFO_Data[15], VCC_net, GND_net, \int_FIFO_Q[2] , \int_FIFO_Q[3] , 
            \int_FIFO_Q[4] , \int_FIFO_Q[5] , \int_FIFO_Q[6] , \int_FIFO_Q[7] , 
            \int_FIFO_Q[8] , \int_FIFO_Q[9] , \int_FIFO_Q[10] , \int_FIFO_Q[11] , 
            \int_FIFO_Q[12] , \int_FIFO_Q[13] , \int_FIFO_Q[14] , \int_FIFO_Q[15] );
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i1 (.D(o_RHD_RX_Byte_Falling[0]), 
            .SP(n1926), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_FIFO_Data[0]));
    defparam int_FIFO_DATA__i1.REGSET = "SET";
    defparam int_FIFO_DATA__i1.SRMODE = "ASYNC";
    
endmodule

//
// Verilog Description of module \SPI_Master_CS(clks_per_half_bit=2,num_of_bits_per_packet=16,cs_inactive_clks=64) 
//

module \SPI_Master_CS(clks_per_half_bit=2,num_of_bits_per_packet=16,cs_inactive_clks=64) (input int_RHD_TX_DV, 
            input pll_clk_int, input maxfan_replicated_net_952, output int_RHD2132_SPI_CS_n, 
            output int_RHD_TX_Ready, input o_reset_c, input GND_net, input VCC_net, 
            input \rhd_state[1] , input \rhd_state[0] , output n89, input o_Controller_Mode_c_1, 
            input o_Controller_Mode_c_0, input n9844, output n2, output [15:0]o_RHD_RX_Byte_Falling, 
            input int_RHD2132_SPI_MISO, output o_RHD_RX_DV, input n35, 
            output int_RHD2132_SPI_Clk, input n9496, input n14054, output int_RHD2132_SPI_MOSI, 
            input n7657, output \r_SPI_Clk_Count[0] , input \int_RHD_TX_Byte[8] , 
            input n9522, input n9520, output n33, output n32, output n14052, 
            output n35_adj_2, output n34, output n36, input n9518, input n9516, 
            input \int_RHD_TX_Byte[9] , input \int_RHD_TX_Byte[10] , input \int_RHD_TX_Byte[11] , 
            input \int_RHD_TX_Byte[15] );
    
    (* is_clock=1, lineinfo="@8(155[9],155[20])" *) wire pll_clk_int;
    wire [3:0]n1746;
    
    wire n10248, n42, n8753;
    (* lineinfo="@7(82[10],82[20])" *) wire [4:0]r_TX_Count;
    wire [4:0]n32_2;
    wire [7:0]n47;
    wire [6:0]r_CS_Inactive_Count_6__N_1803;
    
    wire n7639, n8777;
    (* lineinfo="@7(81[10],81[29])" *) wire [6:0]r_CS_Inactive_Count;
    
    wire n43_adj_2043, w_Master_Ready, n5, n7637, n1806, n8733, 
        n12, n13, n10245, n7635, n14578, n2_c, n6, n14695, n21164, 
        n14693, n21161, n16888, n16890, n14691, n21158, n20957, 
        VCC_net_2;
    
    (* lut_function="(!(A (B+!(C))+!A (B+!(C+(D)))))" *) LUT4 i1_4_lut (.A(n1746[1]), 
            .B(n1746[2]), .C(n10248), .D(n42), .Z(n8753));
    defparam i1_4_lut.INIT = "0x3130";
    (* lut_function="(!((B (C)+!B !(C))+!A))" *) LUT4 i1_3_lut (.A(n10248), 
            .B(int_RHD_TX_DV), .C(r_TX_Count[0]), .Z(n32_2[0]));
    defparam i1_3_lut.INIT = "0x2828";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i5596_2_lut (.A(n47[2]), 
            .B(n1746[2]), .Z(r_CS_Inactive_Count_6__N_1803[1]));
    defparam i5596_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i5595_2_lut (.A(n47[3]), 
            .B(n1746[2]), .Z(r_CS_Inactive_Count_6__N_1803[2]));
    defparam i5595_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i5594_2_lut (.A(n47[4]), 
            .B(n1746[2]), .Z(r_CS_Inactive_Count_6__N_1803[3]));
    defparam i5594_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i5593_2_lut (.A(n47[5]), 
            .B(n1746[2]), .Z(r_CS_Inactive_Count_6__N_1803[4]));
    defparam i5593_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i5592_2_lut (.A(n47[6]), 
            .B(n1746[2]), .Z(r_CS_Inactive_Count_6__N_1803[5]));
    defparam i5592_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i0 (.D(r_CS_Inactive_Count_6__N_1803[0]), 
            .SP(n8777), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_CS_Inactive_Count[0]));
    defparam r_CS_Inactive_Count_i0.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i0.SRMODE = "ASYNC";
    (* lut_function="(A+!(B))", lineinfo="@7(154[7],185[16])" *) LUT4 i5591_2_lut (.A(n47[7]), 
            .B(n1746[2]), .Z(r_CS_Inactive_Count_6__N_1803[6]));
    defparam i5591_2_lut.INIT = "0xbbbb";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_n (.D(n1806), 
            .SP(n8733), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_RHD2132_SPI_CS_n));
    defparam r_CS_n.REGSET = "SET";
    defparam r_CS_n.SRMODE = "ASYNC";
    (* lut_function="(A+(B (C (D))+!B (C)))", lineinfo="@4(151[9],151[22])" *) LUT4 i1_4_lut_adj_18 (.A(n43_adj_2043), 
            .B(w_Master_Ready), .C(n1746[1]), .D(n5), .Z(n7637));
    defparam i1_4_lut_adj_18.INIT = "0xfaba";
    (* lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_978__i0 (.D(n32_2[0]), 
            .SP(n8753), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Count[0]));
    defparam r_TX_Count_978__i0.REGSET = "RESET";
    defparam r_TX_Count_978__i0.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5_4_lut (.A(r_CS_Inactive_Count[0]), 
            .B(r_CS_Inactive_Count[5]), .C(r_CS_Inactive_Count[4]), .D(r_CS_Inactive_Count[3]), 
            .Z(n12));
    defparam i5_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+!(B+(C))))", lineinfo="@7(208[5],208[112])" *) LUT4 int_RHD_TX_Ready_I_0_3_lut (.A(int_RHD_TX_DV), 
            .B(n10248), .C(n1746[0]), .Z(int_RHD_TX_Ready));
    defparam int_RHD_TX_Ready_I_0_3_lut.INIT = "0x5454";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i11293_4_lut (.A(r_CS_Inactive_Count[2]), 
            .B(n12), .C(r_CS_Inactive_Count[6]), .D(r_CS_Inactive_Count[1]), 
            .Z(n13));
    defparam i11293_4_lut.INIT = "0x0001";
    (* lut_function="(A (B+!(C))+!A (B))" *) LUT4 i1_3_lut_adj_19 (.A(n1746[2]), 
            .B(n10245), .C(n13), .Z(n7635));
    defparam i1_3_lut_adj_19.INIT = "0xcece";
    (* lut_function="(A (B (C+(D))+!B !(C+(D))))" *) LUT4 i1_4_lut_adj_20 (.A(n10248), 
            .B(r_TX_Count[4]), .C(r_TX_Count[3]), .D(n14578), .Z(n32_2[4]));
    defparam i1_4_lut_adj_20.INIT = "0x8882";
    (* lut_function="(!(A (B+(C (D)))+!A (B+(C))))" *) LUT4 i1_4_lut_adj_21 (.A(w_Master_Ready), 
            .B(n1746[2]), .C(n1746[1]), .D(n5), .Z(n8733));
    defparam i1_4_lut_adj_21.INIT = "0x0323";
    (* lut_function="(A (B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_22 (.A(n10248), 
            .B(r_TX_Count[3]), .C(n14578), .Z(n32_2[3]));
    defparam i1_3_lut_adj_22.INIT = "0x8282";
    (* lut_function="(A (B)+!A (B+(C)))", lineinfo="@4(151[9],151[22])" *) LUT4 i1_3_lut_adj_23 (.A(int_RHD_TX_DV), 
            .B(n1746[1]), .C(int_RHD2132_SPI_CS_n), .Z(n1806));
    defparam i1_3_lut_adj_23.INIT = "0xdcdc";
    (* lut_function="((B)+!A)", lineinfo="@7(167[31],167[41])" *) LUT4 i8759_2_lut (.A(int_RHD_TX_DV), 
            .B(r_TX_Count[0]), .Z(n2_c));
    defparam i8759_2_lut.INIT = "0xdddd";
    (* lut_function="(A (C (D))+!A (B (C (D))+!B !(C+!(D))))", lineinfo="@7(167[31],167[41])" *) LUT4 i1_3_lut_4_lut (.A(r_TX_Count[1]), 
            .B(n2_c), .C(r_TX_Count[2]), .D(n10248), .Z(n32_2[2]));
    defparam i1_3_lut_4_lut.INIT = "0xe100";
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i3 (.D(n7635), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(n1746[2]));
    defparam r_SM_CS_FSM_i3.REGSET = "RESET";
    defparam r_SM_CS_FSM_i3.SRMODE = "ASYNC";
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i2 (.D(n7637), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(n1746[1]));
    defparam r_SM_CS_FSM_i2.REGSET = "RESET";
    defparam r_SM_CS_FSM_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i6 (.D(r_CS_Inactive_Count_6__N_1803[6]), 
            .SP(n8777), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_CS_Inactive_Count[6]));
    defparam r_CS_Inactive_Count_i6.REGSET = "SET";
    defparam r_CS_Inactive_Count_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i5 (.D(r_CS_Inactive_Count_6__N_1803[5]), 
            .SP(n8777), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_CS_Inactive_Count[5]));
    defparam r_CS_Inactive_Count_i5.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i4 (.D(r_CS_Inactive_Count_6__N_1803[4]), 
            .SP(n8777), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_CS_Inactive_Count[4]));
    defparam r_CS_Inactive_Count_i4.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i3 (.D(r_CS_Inactive_Count_6__N_1803[3]), 
            .SP(n8777), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_CS_Inactive_Count[3]));
    defparam r_CS_Inactive_Count_i3.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i2 (.D(r_CS_Inactive_Count_6__N_1803[2]), 
            .SP(n8777), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_CS_Inactive_Count[2]));
    defparam r_CS_Inactive_Count_i2.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i1 (.D(r_CS_Inactive_Count_6__N_1803[1]), 
            .SP(n8777), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_CS_Inactive_Count[1]));
    defparam r_CS_Inactive_Count_i1.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i1.SRMODE = "ASYNC";
    (* lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_978__i1 (.D(n32_2[1]), 
            .SP(n8753), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Count[1]));
    defparam r_TX_Count_978__i1.REGSET = "RESET";
    defparam r_TX_Count_978__i1.SRMODE = "ASYNC";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(r_TX_Count[3]), .B(r_TX_Count[2]), 
            .Z(n6));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(r_TX_Count[1]), 
            .B(r_TX_Count[4]), .C(r_TX_Count[0]), .D(n6), .Z(n5));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i5471_2_lut (.A(n47[1]), 
            .B(n1746[2]), .Z(r_CS_Inactive_Count_6__N_1803[0]));
    defparam i5471_2_lut.INIT = "0x8888";
    (* lineinfo="@7(178[36],178[55])" *) FA2 add_1554_8 (.A0(GND_net), .B0(r_CS_Inactive_Count[6]), 
            .C0(VCC_net), .D0(n14695), .CI0(n14695), .A1(GND_net), .B1(GND_net), 
            .C1(GND_net), .D1(n21164), .CI1(n21164), .CO0(n21164), .S0(n47[7]));
    defparam add_1554_8.INIT0 = "0xc33c";
    defparam add_1554_8.INIT1 = "0xc33c";
    (* lineinfo="@7(178[36],178[55])" *) FA2 add_1554_6 (.A0(GND_net), .B0(r_CS_Inactive_Count[4]), 
            .C0(VCC_net), .D0(n14693), .CI0(n14693), .A1(GND_net), .B1(r_CS_Inactive_Count[5]), 
            .C1(VCC_net), .D1(n21161), .CI1(n21161), .CO0(n21161), .CO1(n14695), 
            .S0(n47[5]), .S1(n47[6]));
    defparam add_1554_6.INIT0 = "0xc33c";
    defparam add_1554_6.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(151[9],151[22])" *) LUT4 i1_2_lut_adj_24 (.A(int_RHD_TX_DV), 
            .B(int_RHD2132_SPI_CS_n), .Z(n42));
    defparam i1_2_lut_adj_24.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10334_4_lut (.A(r_CS_Inactive_Count[3]), 
            .B(r_CS_Inactive_Count[1]), .C(r_CS_Inactive_Count[2]), .D(r_CS_Inactive_Count[5]), 
            .Z(n16888));
    defparam i10334_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10336_4_lut (.A(r_CS_Inactive_Count[4]), 
            .B(n16888), .C(r_CS_Inactive_Count[0]), .D(r_CS_Inactive_Count[6]), 
            .Z(n16890));
    defparam i10336_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A ((D)+!B)+!A !(B (C+!(D))+!B (C))))", lineinfo="@7(154[7],185[16])" *) LUT4 i2503_4_lut (.A(n42), 
            .B(n1746[2]), .C(n1746[0]), .D(n16890), .Z(n7639));
    defparam i2503_4_lut.INIT = "0x50dc";
    (* lineinfo="@7(178[36],178[55])" *) FA2 add_1554_4 (.A0(GND_net), .B0(r_CS_Inactive_Count[2]), 
            .C0(VCC_net), .D0(n14691), .CI0(n14691), .A1(GND_net), .B1(r_CS_Inactive_Count[3]), 
            .C1(VCC_net), .D1(n21158), .CI1(n21158), .CO0(n21158), .CO1(n14693), 
            .S0(n47[3]), .S1(n47[4]));
    defparam add_1554_4.INIT0 = "0xc33c";
    defparam add_1554_4.INIT1 = "0xc33c";
    (* lineinfo="@7(178[36],178[55])" *) FA2 add_1554_2 (.A0(GND_net), .B0(r_CS_Inactive_Count[0]), 
            .C0(n13), .D0(VCC_net), .A1(GND_net), .B1(r_CS_Inactive_Count[1]), 
            .C1(VCC_net), .D1(n20957), .CI1(n20957), .CO0(n20957), .CO1(n14691), 
            .S0(n47[1]), .S1(n47[2]));
    defparam add_1554_2.INIT0 = "0xc33c";
    defparam add_1554_2.INIT1 = "0xc33c";
    (* lut_function="(A (B ((D)+!C)+!B (D))+!A (D))" *) LUT4 i1_2_lut_4_lut (.A(n1746[1]), 
            .B(w_Master_Ready), .C(n5), .D(n1746[2]), .Z(n8777));
    defparam i1_2_lut_4_lut.INIT = "0xff08";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@7(167[31],167[41])" *) LUT4 i8774_2_lut_3_lut_4_lut (.A(r_TX_Count[1]), 
            .B(int_RHD_TX_DV), .C(r_TX_Count[0]), .D(r_TX_Count[2]), .Z(n14578));
    defparam i8774_2_lut_3_lut_4_lut.INIT = "0xfffb";
    (* lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_978__i2 (.D(n32_2[2]), 
            .SP(n8753), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Count[2]));
    defparam r_TX_Count_978__i2.REGSET = "RESET";
    defparam r_TX_Count_978__i2.SRMODE = "ASYNC";
    (* lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_978__i3 (.D(n32_2[3]), 
            .SP(n8753), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Count[3]));
    defparam r_TX_Count_978__i3.REGSET = "RESET";
    defparam r_TX_Count_978__i3.SRMODE = "ASYNC";
    (* lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_978__i4 (.D(n32_2[4]), 
            .SP(n8753), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Count[4]));
    defparam r_TX_Count_978__i4.REGSET = "RESET";
    defparam r_TX_Count_978__i4.SRMODE = "ASYNC";
    (* lut_function="(A (B ((D)+!C)+!B !((D)+!C)))" *) LUT4 i1_3_lut_4_lut_adj_25 (.A(n10248), 
            .B(r_TX_Count[1]), .C(int_RHD_TX_DV), .D(r_TX_Count[0]), .Z(n32_2[1]));
    defparam i1_3_lut_4_lut_adj_25.INIT = "0x8828";
    (* lut_function="(A (B (C)))", lineinfo="@4(151[9],151[22])" *) LUT4 i1_2_lut_3_lut (.A(n1746[0]), 
            .B(int_RHD_TX_DV), .C(int_RHD2132_SPI_CS_n), .Z(n43_adj_2043));
    defparam i1_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(((C)+!B)+!A))", lineinfo="@7(208[5],208[112])" *) LUT4 i1_2_lut_3_lut_adj_26 (.A(int_RHD_TX_Ready), 
            .B(\rhd_state[1] ), .C(\rhd_state[0] ), .Z(n89));
    defparam i1_2_lut_3_lut_adj_26.INIT = "0x0808";
    (* lut_function="(!((B+!(C (D)))+!A))", lineinfo="@7(208[5],208[112])" *) LUT4 i1_2_lut_4_lut_adj_27 (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .C(int_RHD_TX_Ready), .D(n9844), 
            .Z(n2));
    defparam i1_2_lut_4_lut_adj_27.INIT = "0x2000";
    (* lineinfo="@7(120[18],120[40])" *) SPI_Master SPI_Master_1 ({o_RHD_RX_Byte_Falling}, 
            pll_clk_int, maxfan_replicated_net_952, int_RHD_TX_DV, int_RHD2132_SPI_MISO, 
            o_reset_c, o_RHD_RX_DV, n35, w_Master_Ready, int_RHD2132_SPI_Clk, 
            n9496, n14054, int_RHD2132_SPI_MOSI, n7657, Open_0, \r_SPI_Clk_Count[0] , 
            \int_RHD_TX_Byte[8] , n1746[1], n5, n10248, n10245, n9522, 
            n9520, GND_net, VCC_net, n33, n32, n14052, n35_adj_2, 
            n34, n36, n9518, n9516, \int_RHD_TX_Byte[9] , \int_RHD_TX_Byte[10] , 
            \int_RHD_TX_Byte[11] , \int_RHD_TX_Byte[15] );
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i1 (.D(n7639), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(n1746[0]));
    defparam r_SM_CS_FSM_i1.REGSET = "SET";
    defparam r_SM_CS_FSM_i1.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module SPI_Master
//

module SPI_Master (output [15:0]o_RHD_RX_Byte_Falling, input pll_clk_int, 
            input maxfan_replicated_net_952, input int_RHD_TX_DV, input int_RHD2132_SPI_MISO, 
            input o_reset_c, output o_RHD_RX_DV, input n35, output w_Master_Ready, 
            output int_RHD2132_SPI_Clk, input n9496, input n14054, output int_RHD2132_SPI_MOSI, 
            input n7657, output \r_SPI_Clk_Count[1] , output \r_SPI_Clk_Count[0] , 
            input \int_RHD_TX_Byte[8] , input n1749, input n5, output n10248, 
            output n10245, input n9522, input n9520, input GND_net, 
            input VCC_net, output n33, output n32, output n14052, output n35_adj_1, 
            output n34, output n36, input n9518, input n9516, input \int_RHD_TX_Byte[9] , 
            input \int_RHD_TX_Byte[10] , input \int_RHD_TX_Byte[11] , input \int_RHD_TX_Byte[15] );
    
    (* is_clock=1, lineinfo="@8(155[9],155[20])" *) wire pll_clk_int;
    
    wire n9539;
    wire [5:0]n37;
    wire [5:0]r_SPI_Clk_Edges_5__N_1817;
    (* lineinfo="@6(52[10],52[24])" *) wire [3:0]r_TX_Bit_Count;
    
    wire n7774, n7786;
    wire [3:0]r_TX_Bit_Count_3__N_1834;
    
    wire n10997, n8547, n9528, n5_c, n8552, n9529, n5_adj_2035, 
        n9530;
    (* lineinfo="@6(51[10],51[24])" *) wire [4:0]r_RX_Bit_Count;
    
    wire n8535, n9531, n6, n9532, n8555, n9533, n9534, n9535, 
        n7650, n6_adj_2036, n9536, n38, r_Leading_Edge, r_Trailing_Edge_N_2026, 
        r_Trailing_Edge, o_RHD_RX_DV_N_2009, n9538, r_TX_DV, n6_adj_2037, 
        n9524, n9537, n7833, n7649, r_SPI_Clk, n6_adj_2038, n7829;
    (* lineinfo="@6(45[10],45[25])" *) wire [5:0]r_SPI_Clk_Edges;
    
    wire n163, n8729, n7827, n14088;
    (* lineinfo="@6(49[10],49[19])" *) wire [15:0]r_TX_Byte;
    wire [1:0]r_SPI_Clk_Count_1__N_1815;
    
    wire n9210, n19422, n17656, n8767, n7831, n8775, n19419, n14628, 
        n21182, n8561, n14626, n21179, n9540, n8564, n9541, n9542, 
        n1989, n5_adj_2040, n15890, n10, n14624, n21155, n21122;
    (* lineinfo="@6(43[10],43[25])" *) wire [1:0]r_SPI_Clk_Count;
    
    wire VCC_net_2;
    
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_Leading_Edge_c (.D(n38), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_Leading_Edge));
    defparam r_Leading_Edge_c.REGSET = "RESET";
    defparam r_Leading_Edge_c.SRMODE = "ASYNC";
    (* lut_function="(A+(B))", lineinfo="@6(84[7],105[14])" *) LUT4 i5616_2_lut (.A(n37[5]), 
            .B(int_RHD_TX_DV), .Z(r_SPI_Clk_Edges_5__N_1817[5]));
    defparam i5616_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+(C+(D)))+!A (B+!(C+(D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i5479_4_lut (.A(r_TX_Bit_Count[3]), 
            .B(n7774), .C(r_TX_Bit_Count[2]), .D(n7786), .Z(r_TX_Bit_Count_3__N_1834[3]));
    defparam i5479_4_lut.INIT = "0xeeed";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i4086_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[15]), .C(n10997), .D(n8547), .Z(n9528));
    defparam i4086_4_lut.INIT = "0xccac";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i4087_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[14]), .C(n5_c), .D(n8552), .Z(n9529));
    defparam i4087_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i4088_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[13]), .C(n5_adj_2035), .D(n8552), 
            .Z(n9530));
    defparam i4088_4_lut.INIT = "0xccca";
    (* lut_function="(A (B))" *) LUT4 i5482_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n10997));
    defparam i5482_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i4089_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[12]), .C(n10997), .D(n8535), .Z(n9531));
    defparam i4089_4_lut.INIT = "0xccac";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i4090_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[11]), .C(n6), .D(n8547), .Z(n9532));
    defparam i4090_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i4091_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[10]), .C(n5_c), .D(n8555), .Z(n9533));
    defparam i4091_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i4092_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[9]), .C(n5_adj_2035), .D(n8555), 
            .Z(n9534));
    defparam i4092_4_lut.INIT = "0xccca";
    (* lut_function="(A+!(B))", lineinfo="@6(164[24],164[62])" *) LUT4 equal_278_i6_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n6));
    defparam equal_278_i6_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i4093_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[8]), .C(n6), .D(n8535), .Z(n9535));
    defparam i4093_4_lut.INIT = "0xccca";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i2_3_lut (.A(r_RX_Bit_Count[2]), 
            .B(n7650), .C(r_RX_Bit_Count[1]), .Z(n8547));
    defparam i2_3_lut.INIT = "0xdfdf";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i4094_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[7]), .C(n6_adj_2036), .D(n8547), 
            .Z(n9536));
    defparam i4094_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_Trailing_Edge_c (.D(r_Trailing_Edge_N_2026), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_Trailing_Edge));
    defparam r_Trailing_Edge_c.REGSET = "RESET";
    defparam r_Trailing_Edge_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_DV (.D(o_RHD_RX_DV_N_2009), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_RHD_RX_DV));
    defparam o_RX_DV.REGSET = "RESET";
    defparam o_RX_DV.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ o_TX_Ready (.D(n35), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(w_Master_Ready));
    defparam o_TX_Ready.REGSET = "RESET";
    defparam o_TX_Ready.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i5 (.D(n9538), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_RHD_RX_Byte_Falling[5]));
    defparam o_RX_Byte_Falling_i0_i5.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i6 (.D(n9537), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_RHD_RX_Byte_Falling[6]));
    defparam o_RX_Byte_Falling_i0_i6.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i6.SRMODE = "ASYNC";
    (* lut_function="(A+(B))", lineinfo="@6(135[7],145[14])" *) LUT4 i2637_2_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .Z(n7774));
    defparam i2637_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i4082_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[0]), .C(n6_adj_2037), .D(n8535), 
            .Z(n9524));
    defparam i4082_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_DV_c (.D(int_RHD_TX_DV), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_DV));
    defparam r_TX_DV_c.REGSET = "RESET";
    defparam r_TX_DV_c.SRMODE = "ASYNC";
    (* lut_function="(A (B+(C))+!A (B+!(C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i5605_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(w_Master_Ready), .C(r_RX_Bit_Count[0]), .Z(n7833));
    defparam i5605_3_lut.INIT = "0xeded";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i0 (.D(n7649), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_RX_Bit_Count[0]));
    defparam r_RX_Bit_Count_i0_i0.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i0 (.D(r_TX_Bit_Count_3__N_1834[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Bit_Count[0]));
    defparam r_TX_Bit_Count_i0.REGSET = "SET";
    defparam r_TX_Bit_Count_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(184[5],188[12])" *) FD1P3XZ o_SPI_Clk (.D(r_SPI_Clk), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD2132_SPI_Clk));
    defparam o_SPI_Clk.REGSET = "RESET";
    defparam o_SPI_Clk.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i0 (.D(n9496), 
            .SP(n14054), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_SPI_Clk_Edges[0]));
    defparam r_SPI_Clk_Edges_i0.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i0.SRMODE = "ASYNC";
    (* lut_function="(A (B+(C))+!A (B+!(C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i5607_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(w_Master_Ready), .C(n6_adj_2038), .Z(n7829));
    defparam i5607_3_lut.INIT = "0xeded";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ o_SPI_MOSI (.D(n163), 
            .SP(n8729), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_RHD2132_SPI_MOSI));
    defparam o_SPI_MOSI.REGSET = "RESET";
    defparam o_SPI_MOSI.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_c (.D(n14088), 
            .SP(n7657), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_SPI_Clk));
    defparam r_SPI_Clk_c.REGSET = "RESET";
    defparam r_SPI_Clk_c.SRMODE = "ASYNC";
    (* lut_function="(A (B+(C+(D)))+!A (B+!(C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5608_4_lut (.A(r_RX_Bit_Count[4]), 
            .B(w_Master_Ready), .C(r_RX_Bit_Count[3]), .D(n6_adj_2038), 
            .Z(n7827));
    defparam i5608_4_lut.INIT = "0xeeed";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i1 (.D(\int_RHD_TX_Byte[8] ), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[8]));
    defparam r_TX_Byte__i1.REGSET = "RESET";
    defparam r_TX_Byte__i1.SRMODE = "ASYNC";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@6(43[10],43[25])" *) LUT4 i17_2_lut (.A(r_SPI_Clk), 
            .B(\r_SPI_Clk_Count[0] ), .Z(n14088));
    defparam i17_2_lut.INIT = "0x6666";
    (* lut_function="(A+(B))", lineinfo="@6(144[37],144[73])" *) LUT4 i2649_2_lut (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Bit_Count[1]), .Z(n7786));
    defparam i2649_2_lut.INIT = "0xeeee";
    (* lineinfo="@6(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_979__i0 (.D(r_SPI_Clk_Count_1__N_1815[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\r_SPI_Clk_Count[0] ));
    defparam r_SPI_Clk_Count_979__i0.REGSET = "RESET";
    defparam r_SPI_Clk_Count_979__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i7 (.D(n9536), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_RHD_RX_Byte_Falling[7]));
    defparam o_RX_Byte_Falling_i0_i7.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i7.SRMODE = "ASYNC";
    (* lut_function="(!(A (B)+!A (B+!(C))))" *) LUT4 i1_3_lut (.A(r_Trailing_Edge), 
            .B(w_Master_Ready), .C(r_TX_DV), .Z(n8729));
    defparam i1_3_lut.INIT = "0x3232";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i3850_4_lut (.A(r_TX_Bit_Count[2]), 
            .B(r_TX_DV), .C(n7786), .D(r_TX_Bit_Count[3]), .Z(n9210));
    defparam i3850_4_lut.INIT = "0xeccc";
    (* lut_function="(!((B)+!A))", lineinfo="@6(135[7],145[14])" *) LUT4 i10944_2_lut (.A(n19422), 
            .B(r_TX_Bit_Count[2]), .Z(n17656));
    defparam i10944_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i56_4_lut (.A(n17656), 
            .B(r_TX_Byte[15]), .C(n9210), .D(r_TX_Bit_Count[3]), .Z(n163));
    defparam i56_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i8 (.D(n9535), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_RHD_RX_Byte_Falling[8]));
    defparam o_RX_Byte_Falling_i0_i8.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i9 (.D(n9534), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_RHD_RX_Byte_Falling[9]));
    defparam o_RX_Byte_Falling_i0_i9.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i10 (.D(n9533), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_RHD_RX_Byte_Falling[10]));
    defparam o_RX_Byte_Falling_i0_i10.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i11 (.D(n9532), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_RHD_RX_Byte_Falling[11]));
    defparam o_RX_Byte_Falling_i0_i11.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i12 (.D(n9531), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_RHD_RX_Byte_Falling[12]));
    defparam o_RX_Byte_Falling_i0_i12.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i13 (.D(n9530), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_RHD_RX_Byte_Falling[13]));
    defparam o_RX_Byte_Falling_i0_i13.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i14 (.D(n9529), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_RHD_RX_Byte_Falling[14]));
    defparam o_RX_Byte_Falling_i0_i14.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i15 (.D(n9528), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_RHD_RX_Byte_Falling[15]));
    defparam o_RX_Byte_Falling_i0_i15.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i1 (.D(n9522), 
            .SP(n14054), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[1]));
    defparam r_SPI_Clk_Edges_i1.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i1.SRMODE = "ASYNC";
    (* lut_function="(A (B (C)))", lineinfo="@6(71[5],106[12])" *) LUT4 i1_2_lut_3_lut (.A(n1749), 
            .B(w_Master_Ready), .C(n5), .Z(n10248));
    defparam i1_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(((C)+!B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i1_2_lut_3_lut_adj_8 (.A(n1749), 
            .B(w_Master_Ready), .C(n5), .Z(n10245));
    defparam i1_2_lut_3_lut_adj_8.INIT = "0x0808";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i4 (.D(n7827), 
            .SP(n8767), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_RX_Bit_Count[4]));
    defparam r_RX_Bit_Count_i0_i4.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i4.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1242_2_lut_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[0]), .C(r_RX_Bit_Count[2]), .Z(n6_adj_2038));
    defparam i1242_2_lut_3_lut.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i3 (.D(n7829), 
            .SP(n8767), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_RX_Bit_Count[3]));
    defparam r_RX_Bit_Count_i0_i3.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i2 (.D(n7831), 
            .SP(n8767), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_RX_Bit_Count[2]));
    defparam r_RX_Bit_Count_i0_i2.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i2.SRMODE = "ASYNC";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B (C+!(D))))" *) LUT4 i5606_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[0]), .C(w_Master_Ready), .D(r_RX_Bit_Count[2]), 
            .Z(n7831));
    defparam i5606_3_lut_4_lut.INIT = "0xfef1";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i1 (.D(n7833), 
            .SP(n8767), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_RX_Bit_Count[1]));
    defparam r_RX_Bit_Count_i0_i1.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i0 (.D(n9524), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_RHD_RX_Byte_Falling[0]));
    defparam o_RX_Byte_Falling_i0_i0.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i1 (.D(r_TX_Bit_Count_3__N_1834[1]), 
            .SP(n8775), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Bit_Count[1]));
    defparam r_TX_Bit_Count_i1.REGSET = "SET";
    defparam r_TX_Bit_Count_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i2 (.D(n9520), 
            .SP(n14054), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_SPI_Clk_Edges[2]));
    defparam r_SPI_Clk_Edges_i2.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i2.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C+!(D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i5490_4_lut (.A(r_TX_Bit_Count[0]), 
            .B(w_Master_Ready), .C(r_TX_DV), .D(r_Trailing_Edge), .Z(r_TX_Bit_Count_3__N_1834[0]));
    defparam i5490_4_lut.INIT = "0xcdce";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i3 (.D(r_TX_Bit_Count_3__N_1834[3]), 
            .SP(n8775), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Bit_Count[3]));
    defparam r_TX_Bit_Count_i3.REGSET = "SET";
    defparam r_TX_Bit_Count_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i5 (.D(r_SPI_Clk_Edges_5__N_1817[5]), 
            .SP(n14054), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_SPI_Clk_Edges[5]));
    defparam r_SPI_Clk_Edges_i5.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i2 (.D(r_TX_Bit_Count_3__N_1834[2]), 
            .SP(n8775), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Bit_Count[2]));
    defparam r_TX_Bit_Count_i2.REGSET = "SET";
    defparam r_TX_Bit_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i3 (.D(n9518), 
            .SP(n14054), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[3]));
    defparam r_SPI_Clk_Edges_i3.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i3.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[10]), .C(r_TX_Byte[11]), .D(r_TX_Bit_Count[1]), 
            .Z(n19419));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19419_bdd_4_lut (.A(n19419), 
            .B(r_TX_Byte[9]), .C(r_TX_Byte[8]), .D(r_TX_Bit_Count[1]), 
            .Z(n19422));
    defparam n19419_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_131_add_2_add_5_7 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[5]), .C0(VCC_net), .D0(n14628), .CI0(n14628), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n21182), .CI1(n21182), 
            .CO0(n21182), .S0(n37[5]));
    defparam sub_131_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A+!(B))", lineinfo="@6(164[24],164[62])" *) LUT4 equal_275_i5_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n5_c));
    defparam equal_275_i5_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i4095_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[6]), .C(n5_c), .D(n8561), .Z(n9537));
    defparam i4095_4_lut.INIT = "0xccca";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_131_add_2_add_5_5 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[3]), .C0(VCC_net), .D0(n14626), .CI0(n14626), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[4]), .C1(VCC_net), .D1(n21179), 
            .CI1(n21179), .CO0(n21179), .CO1(n14628), .S0(n33), .S1(n32));
    defparam sub_131_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_5.INIT1 = "0xc33c";
    (* lut_function="((B)+!A)", lineinfo="@6(164[24],164[62])" *) LUT4 equal_276_i5_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n5_adj_2035));
    defparam equal_276_i5_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i4096_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[5]), .C(n5_adj_2035), .D(n8561), 
            .Z(n9538));
    defparam i4096_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i4098_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[3]), .C(n6_adj_2037), .D(n8547), 
            .Z(n9540));
    defparam i4098_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i4099_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[2]), .C(n5_c), .D(n8564), .Z(n9541));
    defparam i4099_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i4100_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[1]), .C(n5_adj_2035), .D(n8564), 
            .Z(n9542));
    defparam i4100_4_lut.INIT = "0xccca";
    (* lut_function="(A+(B))", lineinfo="@6(166[10],166[56])" *) LUT4 equal_78_i7_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n6_adj_2037));
    defparam equal_78_i7_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(r_Trailing_Edge), .B(r_Leading_Edge), 
            .Z(n1989));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@6(159[5],175[12])" *) LUT4 i3_4_lut (.A(n5_adj_2040), 
            .B(n1989), .C(n6_adj_2037), .D(r_RX_Bit_Count[0]), .Z(n15890));
    defparam i3_4_lut.INIT = "0xfffb";
    (* lut_function="(!(A (B)+!A (B+(C))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5435_3_lut (.A(o_RHD_RX_DV), 
            .B(w_Master_Ready), .C(n15890), .Z(o_RHD_RX_DV_N_2009));
    defparam i5435_3_lut.INIT = "0x2323";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@6(71[5],106[12])" *) LUT4 i4_4_lut (.A(r_SPI_Clk_Edges[1]), 
            .B(r_SPI_Clk_Edges[3]), .C(r_SPI_Clk_Edges[4]), .D(r_SPI_Clk_Edges[2]), 
            .Z(n10));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(71[5],106[12])" *) LUT4 i5_3_lut (.A(r_SPI_Clk_Edges[5]), 
            .B(n10), .C(r_SPI_Clk_Edges[0]), .Z(n14052));
    defparam i5_3_lut.INIT = "0xfefe";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_131_add_2_add_5_3 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[1]), .C0(VCC_net), .D0(n14624), .CI0(n14624), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[2]), .C1(VCC_net), .D1(n21155), 
            .CI1(n21155), .CO0(n21155), .CO1(n14626), .S0(n35_adj_1), 
            .S1(n34));
    defparam sub_131_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i1_2_lut_3_lut_adj_9 (.A(n7650), 
            .B(r_RX_Bit_Count[1]), .C(r_RX_Bit_Count[2]), .Z(n8535));
    defparam i1_2_lut_3_lut_adj_9.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i1_2_lut_3_lut_adj_10 (.A(n7650), 
            .B(r_RX_Bit_Count[3]), .C(r_RX_Bit_Count[4]), .Z(n8564));
    defparam i1_2_lut_3_lut_adj_10.INIT = "0xfefe";
    (* lut_function="(A+((C)+!B))", lineinfo="@6(153[3],176[10])" *) LUT4 i1_2_lut_3_lut_adj_11 (.A(n7650), 
            .B(r_RX_Bit_Count[3]), .C(r_RX_Bit_Count[4]), .Z(n8561));
    defparam i1_2_lut_3_lut_adj_11.INIT = "0xfbfb";
    (* lut_function="(A+(B))", lineinfo="@6(164[24],164[62])" *) LUT4 equal_285_i5_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n5_adj_2040));
    defparam equal_285_i5_2_lut.INIT = "0xeeee";
    (* lut_function="((B+(C))+!A)", lineinfo="@6(71[5],106[12])" *) LUT4 i2_3_lut_adj_12 (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .Z(n7650));
    defparam i2_3_lut_adj_12.INIT = "0xfdfd";
    (* lut_function="((B)+!A)", lineinfo="@6(164[24],164[62])" *) LUT4 equal_285_i6_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n6_adj_2036));
    defparam equal_285_i6_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i4097_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[4]), .C(n6_adj_2036), .D(n8535), 
            .Z(n9539));
    defparam i4097_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B+(C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5449_3_lut_4_lut (.A(r_RX_Bit_Count[0]), 
            .B(w_Master_Ready), .C(r_Trailing_Edge), .D(r_Leading_Edge), 
            .Z(n7649));
    defparam i5449_3_lut_4_lut.INIT = "0xddde";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_131_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(r_SPI_Clk_Edges[0]), 
            .C1(VCC_net), .D1(n21122), .CI1(n21122), .CO0(n21122), .CO1(n14624), 
            .S1(n36));
    defparam sub_131_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i4 (.D(n9516), 
            .SP(n14054), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_SPI_Clk_Edges[4]));
    defparam r_SPI_Clk_Edges_i4.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i2 (.D(\int_RHD_TX_Byte[9] ), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[9]));
    defparam r_TX_Byte__i2.REGSET = "RESET";
    defparam r_TX_Byte__i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i3 (.D(\int_RHD_TX_Byte[10] ), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[10]));
    defparam r_TX_Byte__i3.REGSET = "RESET";
    defparam r_TX_Byte__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i4 (.D(\int_RHD_TX_Byte[11] ), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[11]));
    defparam r_TX_Byte__i4.REGSET = "RESET";
    defparam r_TX_Byte__i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i6 (.D(\int_RHD_TX_Byte[15] ), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_TX_Byte[15]));
    defparam r_TX_Byte__i6.REGSET = "RESET";
    defparam r_TX_Byte__i6.SRMODE = "ASYNC";
    (* lineinfo="@6(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_979__i1 (.D(r_SPI_Clk_Count_1__N_1815[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(r_SPI_Clk_Count[1]));
    defparam r_SPI_Clk_Count_979__i1.REGSET = "RESET";
    defparam r_SPI_Clk_Count_979__i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i1 (.D(n9542), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_RHD_RX_Byte_Falling[1]));
    defparam o_RX_Byte_Falling_i0_i1.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i1.SRMODE = "ASYNC";
    (* lut_function="(!((B+((D)+!C))+!A))", lineinfo="@6(98[30],98[45])" *) LUT4 i1_2_lut_3_lut_4_lut (.A(\r_SPI_Clk_Count[0] ), 
            .B(int_RHD_TX_DV), .C(n14052), .D(r_SPI_Clk_Count[1]), .Z(n38));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x0020";
    (* lut_function="(!((B+!(C (D)))+!A))", lineinfo="@6(98[30],98[45])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_13 (.A(\r_SPI_Clk_Count[0] ), 
            .B(int_RHD_TX_DV), .C(n14052), .D(r_SPI_Clk_Count[1]), .Z(r_Trailing_Edge_N_2026));
    defparam i1_2_lut_3_lut_4_lut_adj_13.INIT = "0x2000";
    (* lut_function="(A (B (D)+!B !(C (D)+!C !(D)))+!A (D))", lineinfo="@6(98[30],98[45])" *) LUT4 i8747_2_lut_3_lut_4_lut (.A(\r_SPI_Clk_Count[0] ), 
            .B(int_RHD_TX_DV), .C(n14052), .D(r_SPI_Clk_Count[1]), .Z(r_SPI_Clk_Count_1__N_1815[1]));
    defparam i8747_2_lut_3_lut_4_lut.INIT = "0xdf20";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i2 (.D(n9541), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_RHD_RX_Byte_Falling[2]));
    defparam o_RX_Byte_Falling_i0_i2.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i2.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_14 (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .Z(n8767));
    defparam i1_2_lut_3_lut_adj_14.INIT = "0xfefe";
    (* lut_function="(A (B+(C+(D)))+!A (B+(C+!(D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i5481_3_lut_4_lut (.A(r_TX_Bit_Count[1]), 
            .B(r_TX_DV), .C(w_Master_Ready), .D(r_TX_Bit_Count[0]), .Z(r_TX_Bit_Count_3__N_1834[1]));
    defparam i5481_3_lut_4_lut.INIT = "0xfefd";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_15 (.A(r_Trailing_Edge), 
            .B(r_TX_DV), .C(w_Master_Ready), .Z(n8775));
    defparam i1_2_lut_3_lut_adj_15.INIT = "0xfefe";
    (* lut_function="(A (C)+!A !(B (C)+!B !(C)))", lineinfo="@6(98[30],98[45])" *) LUT4 i8739_2_lut_3_lut (.A(int_RHD_TX_DV), 
            .B(n14052), .C(\r_SPI_Clk_Count[0] ), .Z(r_SPI_Clk_Count_1__N_1815[0]));
    defparam i8739_2_lut_3_lut.INIT = "0xb4b4";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i3 (.D(n9540), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_RHD_RX_Byte_Falling[3]));
    defparam o_RX_Byte_Falling_i0_i3.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i3.SRMODE = "ASYNC";
    (* lut_function="(A+(B+!(C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i1_2_lut_3_lut_adj_16 (.A(n7650), 
            .B(r_RX_Bit_Count[3]), .C(r_RX_Bit_Count[4]), .Z(n8555));
    defparam i1_2_lut_3_lut_adj_16.INIT = "0xefef";
    (* lut_function="(A+!(B (C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i1_2_lut_3_lut_adj_17 (.A(n7650), 
            .B(r_RX_Bit_Count[3]), .C(r_RX_Bit_Count[4]), .Z(n8552));
    defparam i1_2_lut_3_lut_adj_17.INIT = "0xbfbf";
    (* lut_function="(A (B+(C+(D)))+!A (B+(C+!(D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i5480_3_lut_4_lut (.A(r_TX_Bit_Count[2]), 
            .B(r_TX_DV), .C(w_Master_Ready), .D(n7786), .Z(r_TX_Bit_Count_3__N_1834[2]));
    defparam i5480_3_lut_4_lut.INIT = "0xfefd";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i4 (.D(n9539), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(o_RHD_RX_Byte_Falling[4]));
    defparam o_RX_Byte_Falling_i0_i4.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i4.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module FIFO_MEM
//

module FIFO_MEM (input int_FIFO_RE, input o_FIFO_WE, input pll_clk_int, 
            input maxfan_replicated_net_952, output \int_FIFO_Q[1] , output [7:0]int_FIFO_COUNT, 
            input o_reset_c, input \o_FIFO_Data[0] , input \o_FIFO_Data[1] , 
            input \o_FIFO_Data[2] , input \o_FIFO_Data[3] , input \o_FIFO_Data[4] , 
            input \o_FIFO_Data[5] , input \o_FIFO_Data[6] , input \o_FIFO_Data[7] , 
            input \o_FIFO_Data[8] , input \o_FIFO_Data[9] , input \o_FIFO_Data[10] , 
            input \o_FIFO_Data[11] , input \o_FIFO_Data[12] , input \o_FIFO_Data[13] , 
            input \o_FIFO_Data[14] , input \o_FIFO_Data[15] , input VCC_net, 
            input GND_net, output \int_FIFO_Q[2] , output \int_FIFO_Q[3] , 
            output \int_FIFO_Q[4] , output \int_FIFO_Q[5] , output \int_FIFO_Q[6] , 
            output \int_FIFO_Q[7] , output \int_FIFO_Q[8] , output \int_FIFO_Q[9] , 
            output \int_FIFO_Q[10] , output \int_FIFO_Q[11] , output \int_FIFO_Q[12] , 
            output \int_FIFO_Q[13] , output \int_FIFO_Q[14] , output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@8(155[9],155[20])" *) wire pll_clk_int;
    
    (* lineinfo="@1(50[41],64[45])" *) \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") lscc_fifo_inst (int_FIFO_RE, 
            o_FIFO_WE, pll_clk_int, maxfan_replicated_net_952, \int_FIFO_Q[1] , 
            {int_FIFO_COUNT}, o_reset_c, \o_FIFO_Data[0] , \o_FIFO_Data[1] , 
            \o_FIFO_Data[2] , \o_FIFO_Data[3] , \o_FIFO_Data[4] , \o_FIFO_Data[5] , 
            \o_FIFO_Data[6] , \o_FIFO_Data[7] , \o_FIFO_Data[8] , \o_FIFO_Data[9] , 
            \o_FIFO_Data[10] , \o_FIFO_Data[11] , \o_FIFO_Data[12] , \o_FIFO_Data[13] , 
            \o_FIFO_Data[14] , \o_FIFO_Data[15] , VCC_net, GND_net, 
            \int_FIFO_Q[2] , \int_FIFO_Q[3] , \int_FIFO_Q[4] , \int_FIFO_Q[5] , 
            \int_FIFO_Q[6] , \int_FIFO_Q[7] , \int_FIFO_Q[8] , \int_FIFO_Q[9] , 
            \int_FIFO_Q[10] , \int_FIFO_Q[11] , \int_FIFO_Q[12] , \int_FIFO_Q[13] , 
            \int_FIFO_Q[14] , \int_FIFO_Q[15] );
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input int_FIFO_RE, 
            input o_FIFO_WE, input pll_clk_int, input maxfan_replicated_net_952, 
            output \int_FIFO_Q[1] , output [7:0]int_FIFO_COUNT, input o_reset_c, 
            input \o_FIFO_Data[0] , input \o_FIFO_Data[1] , input \o_FIFO_Data[2] , 
            input \o_FIFO_Data[3] , input \o_FIFO_Data[4] , input \o_FIFO_Data[5] , 
            input \o_FIFO_Data[6] , input \o_FIFO_Data[7] , input \o_FIFO_Data[8] , 
            input \o_FIFO_Data[9] , input \o_FIFO_Data[10] , input \o_FIFO_Data[11] , 
            input \o_FIFO_Data[12] , input \o_FIFO_Data[13] , input \o_FIFO_Data[14] , 
            input \o_FIFO_Data[15] , input VCC_net, input GND_net, output \int_FIFO_Q[2] , 
            output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , output \int_FIFO_Q[5] , 
            output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , output \int_FIFO_Q[8] , 
            output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , output \int_FIFO_Q[11] , 
            output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , output \int_FIFO_Q[14] , 
            output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@8(155[9],155[20])" *) wire pll_clk_int;
    
    (* lineinfo="@1(181[60],204[41])" *) \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") fifo0 (int_FIFO_RE, 
            o_FIFO_WE, pll_clk_int, maxfan_replicated_net_952, \int_FIFO_Q[1] , 
            {int_FIFO_COUNT}, o_reset_c, \o_FIFO_Data[0] , \o_FIFO_Data[1] , 
            \o_FIFO_Data[2] , \o_FIFO_Data[3] , \o_FIFO_Data[4] , \o_FIFO_Data[5] , 
            \o_FIFO_Data[6] , \o_FIFO_Data[7] , \o_FIFO_Data[8] , \o_FIFO_Data[9] , 
            \o_FIFO_Data[10] , \o_FIFO_Data[11] , \o_FIFO_Data[12] , \o_FIFO_Data[13] , 
            \o_FIFO_Data[14] , \o_FIFO_Data[15] , VCC_net, GND_net, 
            \int_FIFO_Q[2] , \int_FIFO_Q[3] , \int_FIFO_Q[4] , \int_FIFO_Q[5] , 
            \int_FIFO_Q[6] , \int_FIFO_Q[7] , \int_FIFO_Q[8] , \int_FIFO_Q[9] , 
            \int_FIFO_Q[10] , \int_FIFO_Q[11] , \int_FIFO_Q[12] , \int_FIFO_Q[13] , 
            \int_FIFO_Q[14] , \int_FIFO_Q[15] );
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input int_FIFO_RE, 
            input o_FIFO_WE, input pll_clk_int, input maxfan_replicated_net_952, 
            output \int_FIFO_Q[1] , output [7:0]int_FIFO_COUNT, input o_reset_c, 
            input \o_FIFO_Data[0] , input \o_FIFO_Data[1] , input \o_FIFO_Data[2] , 
            input \o_FIFO_Data[3] , input \o_FIFO_Data[4] , input \o_FIFO_Data[5] , 
            input \o_FIFO_Data[6] , input \o_FIFO_Data[7] , input \o_FIFO_Data[8] , 
            input \o_FIFO_Data[9] , input \o_FIFO_Data[10] , input \o_FIFO_Data[11] , 
            input \o_FIFO_Data[12] , input \o_FIFO_Data[13] , input \o_FIFO_Data[14] , 
            input \o_FIFO_Data[15] , input VCC_net, input GND_net, output \int_FIFO_Q[2] , 
            output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , output \int_FIFO_Q[5] , 
            output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , output \int_FIFO_Q[8] , 
            output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , output \int_FIFO_Q[11] , 
            output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , output \int_FIFO_Q[14] , 
            output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@8(155[9],155[20])" *) wire pll_clk_int;
    
    (* lineinfo="@1(332[38],346[49])" *) \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") \_FABRIC.u_fifo  (int_FIFO_RE, 
            o_FIFO_WE, pll_clk_int, maxfan_replicated_net_952, \int_FIFO_Q[1] , 
            {int_FIFO_COUNT}, o_reset_c, \o_FIFO_Data[0] , \o_FIFO_Data[1] , 
            \o_FIFO_Data[2] , \o_FIFO_Data[3] , \o_FIFO_Data[4] , \o_FIFO_Data[5] , 
            \o_FIFO_Data[6] , \o_FIFO_Data[7] , \o_FIFO_Data[8] , \o_FIFO_Data[9] , 
            \o_FIFO_Data[10] , \o_FIFO_Data[11] , \o_FIFO_Data[12] , \o_FIFO_Data[13] , 
            \o_FIFO_Data[14] , \o_FIFO_Data[15] , VCC_net, GND_net, 
            \int_FIFO_Q[2] , \int_FIFO_Q[3] , \int_FIFO_Q[4] , \int_FIFO_Q[5] , 
            \int_FIFO_Q[6] , \int_FIFO_Q[7] , \int_FIFO_Q[8] , \int_FIFO_Q[9] , 
            \int_FIFO_Q[10] , \int_FIFO_Q[11] , \int_FIFO_Q[12] , \int_FIFO_Q[13] , 
            \int_FIFO_Q[14] , \int_FIFO_Q[15] );
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input int_FIFO_RE, 
            input o_FIFO_WE, input pll_clk_int, input maxfan_replicated_net_952, 
            output \int_FIFO_Q[1] , output [7:0]int_FIFO_COUNT, input o_reset_c, 
            input \o_FIFO_Data[0] , input \o_FIFO_Data[1] , input \o_FIFO_Data[2] , 
            input \o_FIFO_Data[3] , input \o_FIFO_Data[4] , input \o_FIFO_Data[5] , 
            input \o_FIFO_Data[6] , input \o_FIFO_Data[7] , input \o_FIFO_Data[8] , 
            input \o_FIFO_Data[9] , input \o_FIFO_Data[10] , input \o_FIFO_Data[11] , 
            input \o_FIFO_Data[12] , input \o_FIFO_Data[13] , input \o_FIFO_Data[14] , 
            input \o_FIFO_Data[15] , input VCC_net, input GND_net, output \int_FIFO_Q[2] , 
            output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , output \int_FIFO_Q[5] , 
            output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , output \int_FIFO_Q[8] , 
            output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , output \int_FIFO_Q[11] , 
            output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , output \int_FIFO_Q[14] , 
            output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@8(155[9],155[20])" *) wire pll_clk_int;
    (* lineinfo="@1(2785[56],2785[70])" *) wire [7:0]\MISC.rd_flag_addr_r ;
    (* lineinfo="@1(2786[56],2786[73])" *) wire [7:0]\MISC.rd_flag_addr_p1_r ;
    
    wire n4933, n7245;
    (* lineinfo="@1(2783[56],2783[70])" *) wire [7:0]\MISC.wr_flag_addr_r ;
    (* lineinfo="@1(2784[56],2784[73])" *) wire [7:0]\MISC.wr_flag_addr_p1_r ;
    
    wire n7666;
    wire [7:0]\MISC.diff_w_7__N_1854 ;
    
    wire n7230, n7241, n7243, n7239, n7233, n7235, empty_mem_r, 
        rd_fifo_en_w, full_mem_r, wr_fifo_en_w;
    (* lineinfo="@1(2640[48],2640[60])" *) wire [7:0]wr_addr_p1_r;
    
    wire wr_addr_nxt_w_0__N_1845;
    (* lineinfo="@1(2639[48],2639[57])" *) wire [7:0]wr_addr_r;
    
    wire full_nxt_w, full_r, empty_nxt_w, empty_r;
    (* lineinfo="@1(2653[28],2653[44])" *) wire [7:0]wr_addr_nxt_p1_w;
    (* lineinfo="@1(2652[28],2652[41])" *) wire [7:0]wr_addr_nxt_w;
    (* lineinfo="@1(2642[54],2642[66])" *) wire [6:0]wr_cmpaddr_r;
    (* lineinfo="@1(2641[48],2641[63])" *) wire [7:0]wr_addr_p1cmp_r;
    (* lineinfo="@1(2643[54],2643[61])" *) wire [6:0]waddr_r;
    (* lineinfo="@1(2644[54],2644[69])" *) wire [6:0]wr_cmpaddr_p1_r;
    (* lineinfo="@1(2646[48],2646[60])" *) wire [7:0]rd_addr_p1_r;
    
    wire rd_addr_nxt_w_0__N_1853;
    (* lineinfo="@1(2645[48],2645[57])" *) wire [7:0]rd_addr_r;
    (* lineinfo="@1(2656[28],2656[44])" *) wire [7:0]rd_addr_nxt_p1_w;
    (* lineinfo="@1(2647[48],2647[63])" *) wire [7:0]rd_addr_p1cmp_r;
    (* lineinfo="@1(2655[28],2655[41])" *) wire [7:0]rd_addr_nxt_w;
    (* lineinfo="@1(2648[54],2648[66])" *) wire [6:0]rd_cmpaddr_r;
    (* lineinfo="@1(2649[54],2649[61])" *) wire [6:0]raddr_r;
    
    wire \mem_EBR.data_raw_r[1] , \MISC.full_flag_r , \MISC.empty_flag_r ;
    (* lineinfo="@1(2792[36],2792[42])" *) wire [7:0]\MISC.diff_w ;
    
    wire \mem_EBR.data_raw_r[2] , \mem_EBR.data_raw_r[3] , \mem_EBR.data_raw_r[4] , 
        \mem_EBR.data_raw_r[5] , \mem_EBR.data_raw_r[6] , \mem_EBR.data_raw_r[7] , 
        \mem_EBR.data_raw_r[8] , \mem_EBR.data_raw_r[9] , \mem_EBR.data_raw_r[10] , 
        \mem_EBR.data_raw_r[11] , \mem_EBR.data_raw_r[12] , \mem_EBR.data_raw_r[13] , 
        \mem_EBR.data_raw_r[14] , \mem_EBR.data_raw_r[15] , n7237, n16812, 
        n16876, n16776, n16880, n16780, n16223, n15891, n5, n10, 
        n8, n12, n16766, n16814, n16864, n14709, n21224, n16810, 
        n14707, n21221, n15871, n17, n14705, n21218, n21125, n14688, 
        n21215, n14686, n21212, n14684, n21209, n14682, n21206, 
        n21119, n14679, n21116, n14677, n21113, n14675, n21110, 
        n14673, n21107, n21104, VCC_net_2, GND_net_2;
    
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_961_i2_3_lut (.A(\MISC.rd_flag_addr_r [1]), 
            .B(\MISC.rd_flag_addr_p1_r [1]), .C(n4933), .Z(n7245));
    defparam mux_961_i2_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i2698_3_lut (.A(\MISC.wr_flag_addr_r [1]), 
            .B(\MISC.wr_flag_addr_p1_r [1]), .C(n7666), .Z(\MISC.diff_w_7__N_1854 [1]));
    defparam i2698_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_961_i1_3_lut (.A(\MISC.rd_flag_addr_r [0]), 
            .B(\MISC.rd_flag_addr_p1_r [0]), .C(n4933), .Z(n7230));
    defparam mux_961_i1_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i2530_3_lut (.A(\MISC.wr_flag_addr_r [0]), 
            .B(\MISC.wr_flag_addr_p1_r [0]), .C(n7666), .Z(\MISC.diff_w_7__N_1854 [0]));
    defparam i2530_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_961_i4_3_lut (.A(\MISC.rd_flag_addr_r [3]), 
            .B(\MISC.rd_flag_addr_p1_r [3]), .C(n4933), .Z(n7241));
    defparam mux_961_i4_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i2702_3_lut (.A(\MISC.wr_flag_addr_r [3]), 
            .B(\MISC.wr_flag_addr_p1_r [3]), .C(n7666), .Z(\MISC.diff_w_7__N_1854 [3]));
    defparam i2702_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_961_i3_3_lut (.A(\MISC.rd_flag_addr_r [2]), 
            .B(\MISC.rd_flag_addr_p1_r [2]), .C(n4933), .Z(n7243));
    defparam mux_961_i3_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i2700_3_lut (.A(\MISC.wr_flag_addr_r [2]), 
            .B(\MISC.wr_flag_addr_p1_r [2]), .C(n7666), .Z(\MISC.diff_w_7__N_1854 [2]));
    defparam i2700_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_961_i5_3_lut (.A(\MISC.rd_flag_addr_r [4]), 
            .B(\MISC.rd_flag_addr_p1_r [4]), .C(n4933), .Z(n7239));
    defparam mux_961_i5_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i2704_3_lut (.A(\MISC.wr_flag_addr_r [4]), 
            .B(\MISC.wr_flag_addr_p1_r [4]), .C(n7666), .Z(\MISC.diff_w_7__N_1854 [4]));
    defparam i2704_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_961_i8_3_lut (.A(\MISC.rd_flag_addr_r [7]), 
            .B(\MISC.rd_flag_addr_p1_r [7]), .C(n4933), .Z(n7233));
    defparam mux_961_i8_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i2710_3_lut (.A(\MISC.wr_flag_addr_r [7]), 
            .B(\MISC.wr_flag_addr_p1_r [7]), .C(n7666), .Z(\MISC.diff_w_7__N_1854 [7]));
    defparam i2710_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_961_i7_3_lut (.A(\MISC.rd_flag_addr_r [6]), 
            .B(\MISC.rd_flag_addr_p1_r [6]), .C(n4933), .Z(n7235));
    defparam mux_961_i7_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i2708_3_lut (.A(\MISC.wr_flag_addr_r [6]), 
            .B(\MISC.wr_flag_addr_p1_r [6]), .C(n7666), .Z(\MISC.diff_w_7__N_1854 [6]));
    defparam i2708_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@1(3008[25],3008[51])" *) LUT4 int_FIFO_RE_I_6_2_lut (.A(int_FIFO_RE), 
            .B(empty_mem_r), .Z(rd_fifo_en_w));
    defparam int_FIFO_RE_I_6_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@1(3007[25],3007[50])" *) LUT4 o_FIFO_WE_I_0_2_lut (.A(o_FIFO_WE), 
            .B(full_mem_r), .Z(wr_fifo_en_w));
    defparam o_FIFO_WE_I_0_2_lut.INIT = "0x2222";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ full_r_c (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_r));
    defparam full_r_c.REGSET = "RESET";
    defparam full_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ full_mem_r_c (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(full_mem_r));
    defparam full_mem_r_c.REGSET = "RESET";
    defparam full_mem_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ empty_r_c (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(empty_r));
    defparam empty_r_c.REGSET = "SET";
    defparam empty_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ empty_mem_r_c (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(empty_mem_r));
    defparam empty_mem_r_c.REGSET = "SET";
    defparam empty_mem_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i0 (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_addr_p1_r[0]));
    defparam wr_addr_p1_r_i0.REGSET = "SET";
    defparam wr_addr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i0 (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_cmpaddr_r[0]));
    defparam wr_cmpaddr_r_i0.REGSET = "RESET";
    defparam wr_cmpaddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1cmp_r_i1 (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_addr_p1cmp_r[7]));
    defparam wr_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam wr_addr_p1cmp_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i0 (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(waddr_r[0]));
    defparam waddr_r_i0.REGSET = "RESET";
    defparam waddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i0 (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_cmpaddr_p1_r[0]));
    defparam wr_cmpaddr_p1_r_i0.REGSET = "SET";
    defparam wr_cmpaddr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i0 (.D(rd_addr_p1_r[0]), 
            .SP(rd_addr_nxt_w_0__N_1853), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_addr_r[0]));
    defparam rd_addr_r_i0.REGSET = "RESET";
    defparam rd_addr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i0 (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_addr_p1_r[0]));
    defparam rd_addr_p1_r_i0.REGSET = "SET";
    defparam rd_addr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i0 (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_addr_p1cmp_r[0]));
    defparam rd_addr_p1cmp_r_i0.REGSET = "SET";
    defparam rd_addr_p1cmp_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i0 (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_cmpaddr_r[0]));
    defparam rd_cmpaddr_r_i0.REGSET = "RESET";
    defparam rd_cmpaddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i0 (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(raddr_r[0]));
    defparam raddr_r_i0.REGSET = "RESET";
    defparam raddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i0  (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.wr_flag_addr_r [0]));
    defparam \MISC.wr_flag_addr_r_i0 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i0  (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.wr_flag_addr_p1_r [0]));
    defparam \MISC.wr_flag_addr_p1_r_i0 .REGSET = "SET";
    defparam \MISC.wr_flag_addr_p1_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i0  (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.rd_flag_addr_r [0]));
    defparam \MISC.rd_flag_addr_r_i0 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i0  (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.rd_flag_addr_p1_r [0]));
    defparam \MISC.rd_flag_addr_p1_r_i0 .REGSET = "SET";
    defparam \MISC.rd_flag_addr_p1_r_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i1  (.D(\mem_EBR.data_raw_r[1] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\int_FIFO_Q[1] ));
    defparam \mem_EBR.data_buff_r_i1 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.full_flag_r_c  (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.full_flag_r ));
    defparam \MISC.full_flag_r_c .REGSET = "RESET";
    defparam \MISC.full_flag_r_c .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.empty_flag_r_c  (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.empty_flag_r ));
    defparam \MISC.empty_flag_r_c .REGSET = "SET";
    defparam \MISC.empty_flag_r_c .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i0  (.D(\MISC.diff_w [0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_FIFO_COUNT[0]));
    defparam \MISC.genblk4.data_cnt_r_res1_i0 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i0 .SRMODE = "ASYNC";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.mem", ECO_MEM_SIZE="[32, 128]", ECO_MEM_BLOCK_SIZE="[16, 128]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B waddr_r_0__I_0 (.RADDR10(GND_net_2), 
            .RADDR9(GND_net_2), .RADDR8(GND_net_2), .RADDR7(GND_net), 
            .RADDR6(raddr_r[6]), .RADDR5(raddr_r[5]), .RADDR4(raddr_r[4]), 
            .RADDR3(raddr_r[3]), .RADDR2(raddr_r[2]), .RADDR1(raddr_r[1]), 
            .RADDR0(raddr_r[0]), .WADDR10(GND_net_2), .WADDR9(GND_net_2), 
            .WADDR8(GND_net_2), .WADDR7(GND_net), .WADDR6(waddr_r[6]), 
            .WADDR5(waddr_r[5]), .WADDR4(waddr_r[4]), .WADDR3(waddr_r[3]), 
            .WADDR2(waddr_r[2]), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(\o_FIFO_Data[15] ), 
            .WDATA14(\o_FIFO_Data[14] ), .WDATA13(\o_FIFO_Data[13] ), .WDATA12(\o_FIFO_Data[12] ), 
            .WDATA11(\o_FIFO_Data[11] ), .WDATA10(\o_FIFO_Data[10] ), .WDATA9(\o_FIFO_Data[9] ), 
            .WDATA8(\o_FIFO_Data[8] ), .WDATA7(\o_FIFO_Data[7] ), .WDATA6(\o_FIFO_Data[6] ), 
            .WDATA5(\o_FIFO_Data[5] ), .WDATA4(\o_FIFO_Data[4] ), .WDATA3(\o_FIFO_Data[3] ), 
            .WDATA2(\o_FIFO_Data[2] ), .WDATA1(\o_FIFO_Data[1] ), .WDATA0(\o_FIFO_Data[0] ), 
            .RCLKE(VCC_net), .RCLK(pll_clk_int), .RE(rd_fifo_en_w), .WCLKE(VCC_net), 
            .WCLK(pll_clk_int), .WE(wr_fifo_en_w), .RDATA15(\mem_EBR.data_raw_r[15] ), 
            .RDATA14(\mem_EBR.data_raw_r[14] ), .RDATA13(\mem_EBR.data_raw_r[13] ), 
            .RDATA12(\mem_EBR.data_raw_r[12] ), .RDATA11(\mem_EBR.data_raw_r[11] ), 
            .RDATA10(\mem_EBR.data_raw_r[10] ), .RDATA9(\mem_EBR.data_raw_r[9] ), 
            .RDATA8(\mem_EBR.data_raw_r[8] ), .RDATA7(\mem_EBR.data_raw_r[7] ), 
            .RDATA6(\mem_EBR.data_raw_r[6] ), .RDATA5(\mem_EBR.data_raw_r[5] ), 
            .RDATA4(\mem_EBR.data_raw_r[4] ), .RDATA3(\mem_EBR.data_raw_r[3] ), 
            .RDATA2(\mem_EBR.data_raw_r[2] ), .RDATA1(\mem_EBR.data_raw_r[1] ));
    defparam waddr_r_0__I_0.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.DATA_WIDTH_W = "16";
    defparam waddr_r_0__I_0.DATA_WIDTH_R = "16";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i1 (.D(wr_addr_p1_r[1]), 
            .SP(wr_addr_nxt_w_0__N_1845), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_addr_r[1]));
    defparam wr_addr_r_i1.REGSET = "RESET";
    defparam wr_addr_r_i1.SRMODE = "ASYNC";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_961_i6_3_lut (.A(\MISC.rd_flag_addr_r [5]), 
            .B(\MISC.rd_flag_addr_p1_r [5]), .C(n4933), .Z(n7237));
    defparam mux_961_i6_3_lut.INIT = "0x3535";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i10260_4_lut (.A(rd_addr_p1cmp_r[4]), 
            .B(rd_addr_p1cmp_r[5]), .C(wr_addr_r[4]), .D(wr_addr_r[5]), 
            .Z(n16812));
    defparam i10260_4_lut.INIT = "0x7bde";
    (* lut_function="(A (B+!(C))+!A (B+(C)))" *) LUT4 i10322_3_lut (.A(rd_addr_p1cmp_r[0]), 
            .B(n16812), .C(wr_addr_r[0]), .Z(n16876));
    defparam i10322_3_lut.INIT = "0xdede";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i10224_4_lut (.A(rd_addr_p1cmp_r[7]), 
            .B(rd_addr_p1cmp_r[3]), .C(wr_addr_r[7]), .D(wr_addr_r[3]), 
            .Z(n16776));
    defparam i10224_4_lut.INIT = "0x7bde";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))" *) LUT4 i10326_4_lut (.A(rd_addr_p1cmp_r[6]), 
            .B(n16876), .C(wr_addr_nxt_w_0__N_1845), .D(wr_addr_r[6]), 
            .Z(n16880));
    defparam i10326_4_lut.INIT = "0xfdfe";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i10228_4_lut (.A(rd_addr_p1cmp_r[1]), 
            .B(rd_addr_p1cmp_r[2]), .C(wr_addr_r[1]), .D(wr_addr_r[2]), 
            .Z(n16780));
    defparam i10228_4_lut.INIT = "0x7bde";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_4_lut (.A(rd_addr_nxt_w_0__N_1853), 
            .B(n16780), .C(n16880), .D(n16776), .Z(n16223));
    defparam i1_4_lut.INIT = "0x0002";
    (* lut_function="(A+!((C+(D))+!B))", lineinfo="@1(2659[24],2659[174])" *) LUT4 empty_nxt_w_I_0_4_lut (.A(n16223), 
            .B(empty_r), .C(o_FIFO_WE), .D(n15891), .Z(empty_nxt_w));
    defparam empty_nxt_w_I_0_4_lut.INIT = "0xaaae";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@1(2658[186],2658[216])" *) LUT4 not_equal_21_i5_2_lut (.A(wr_cmpaddr_r[4]), 
            .B(rd_cmpaddr_r[4]), .Z(n5));
    defparam not_equal_21_i5_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@1(2658[186],2658[216])" *) LUT4 i3_4_lut (.A(wr_cmpaddr_r[5]), 
            .B(wr_cmpaddr_r[3]), .C(rd_cmpaddr_r[5]), .D(rd_cmpaddr_r[3]), 
            .Z(n10));
    defparam i3_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@1(2658[186],2658[216])" *) LUT4 i1_4_lut_adj_7 (.A(wr_cmpaddr_r[6]), 
            .B(wr_cmpaddr_r[1]), .C(rd_cmpaddr_r[6]), .D(rd_cmpaddr_r[1]), 
            .Z(n8));
    defparam i1_4_lut_adj_7.INIT = "0x7bde";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))", lineinfo="@1(2658[186],2658[216])" *) LUT4 i5_4_lut (.A(wr_cmpaddr_r[0]), 
            .B(n10), .C(n5), .D(rd_cmpaddr_r[0]), .Z(n12));
    defparam i5_4_lut.INIT = "0xfdfe";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))", lineinfo="@1(2658[186],2658[216])" *) LUT4 i6_4_lut (.A(wr_cmpaddr_r[2]), 
            .B(n12), .C(n8), .D(rd_cmpaddr_r[2]), .Z(n15891));
    defparam i6_4_lut.INIT = "0xfdfe";
    (* lut_function="(!((B)+!A))", lineinfo="@1(2655[45],2655[67])" *) LUT4 i9_2_lut (.A(int_FIFO_RE), 
            .B(empty_r), .Z(rd_addr_nxt_w_0__N_1853));
    defparam i9_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i10214_4_lut (.A(wr_cmpaddr_p1_r[3]), 
            .B(wr_cmpaddr_p1_r[2]), .C(rd_cmpaddr_r[3]), .D(rd_cmpaddr_r[2]), 
            .Z(n16766));
    defparam i10214_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i10262_4_lut (.A(wr_cmpaddr_p1_r[6]), 
            .B(wr_cmpaddr_p1_r[5]), .C(rd_cmpaddr_r[6]), .D(rd_cmpaddr_r[5]), 
            .Z(n16814));
    defparam i10262_4_lut.INIT = "0x7bde";
    (* lut_function="(A+(B+!(C (D)+!C !(D))))" *) LUT4 i10310_4_lut (.A(n16766), 
            .B(rd_addr_nxt_w_0__N_1853), .C(wr_cmpaddr_p1_r[0]), .D(rd_cmpaddr_r[0]), 
            .Z(n16864));
    defparam i10310_4_lut.INIT = "0xeffe";
    (* lineinfo="@1(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_8  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_1854 [6]), .C0(n7235), .D0(n14709), 
            .CI0(n14709), .A1(GND_net), .B1(\MISC.diff_w_7__N_1854 [7]), 
            .C1(n7233), .D1(n21224), .CI1(n21224), .CO0(n21224), .S0(\MISC.diff_w [6]), 
            .S1(\MISC.diff_w [7]));
    defparam \MISC.diff_w_7__I_0_8 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_8 .INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i10258_4_lut (.A(wr_cmpaddr_p1_r[1]), 
            .B(wr_cmpaddr_p1_r[4]), .C(rd_cmpaddr_r[1]), .D(rd_cmpaddr_r[4]), 
            .Z(n16810));
    defparam i10258_4_lut.INIT = "0x7bde";
    (* lineinfo="@1(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_6  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_1854 [4]), .C0(n7239), .D0(n14707), 
            .CI0(n14707), .A1(GND_net), .B1(\MISC.diff_w_7__N_1854 [5]), 
            .C1(n7237), .D1(n21221), .CI1(n21221), .CO0(n21221), .CO1(n14709), 
            .S0(\MISC.diff_w [4]), .S1(\MISC.diff_w [5]));
    defparam \MISC.diff_w_7__I_0_6 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_6 .INIT1 = "0xc33c";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i2_3_lut (.A(full_r), .B(int_FIFO_RE), 
            .C(n15891), .Z(n15871));
    defparam i2_3_lut.INIT = "0x0202";
    (* lut_function="(!(A (B+((D)+!C))+!A (B+!(C (D)))))" *) LUT4 i7_4_lut (.A(wr_addr_p1cmp_r[7]), 
            .B(n16814), .C(wr_addr_nxt_w_0__N_1845), .D(rd_addr_r[7]), 
            .Z(n17));
    defparam i7_4_lut.INIT = "0x1020";
    (* lut_function="(A (B+!(C+(D)))+!A (B))", lineinfo="@1(2658[23],2658[240])" *) LUT4 full_nxt_w_I_0_4_lut (.A(n17), 
            .B(n15871), .C(n16810), .D(n16864), .Z(full_nxt_w));
    defparam full_nxt_w_I_0_4_lut.INIT = "0xccce";
    (* lut_function="(!((B)+!A))", lineinfo="@1(2652[45],2652[66])" *) LUT4 i5_2_lut (.A(o_FIFO_WE), 
            .B(full_r), .Z(wr_addr_nxt_w_0__N_1845));
    defparam i5_2_lut.INIT = "0x2222";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i2 (.D(wr_addr_p1_r[2]), 
            .SP(wr_addr_nxt_w_0__N_1845), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_addr_r[2]));
    defparam wr_addr_r_i2.REGSET = "RESET";
    defparam wr_addr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i3 (.D(wr_addr_p1_r[3]), 
            .SP(wr_addr_nxt_w_0__N_1845), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_addr_r[3]));
    defparam wr_addr_r_i3.REGSET = "RESET";
    defparam wr_addr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i4 (.D(wr_addr_p1_r[4]), 
            .SP(wr_addr_nxt_w_0__N_1845), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_addr_r[4]));
    defparam wr_addr_r_i4.REGSET = "RESET";
    defparam wr_addr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i5 (.D(wr_addr_p1_r[5]), 
            .SP(wr_addr_nxt_w_0__N_1845), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_addr_r[5]));
    defparam wr_addr_r_i5.REGSET = "RESET";
    defparam wr_addr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i6 (.D(wr_addr_p1_r[6]), 
            .SP(wr_addr_nxt_w_0__N_1845), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_addr_r[6]));
    defparam wr_addr_r_i6.REGSET = "RESET";
    defparam wr_addr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i7 (.D(wr_addr_p1_r[7]), 
            .SP(wr_addr_nxt_w_0__N_1845), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_addr_r[7]));
    defparam wr_addr_r_i7.REGSET = "RESET";
    defparam wr_addr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i1 (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_addr_p1_r[1]));
    defparam wr_addr_p1_r_i1.REGSET = "RESET";
    defparam wr_addr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i2 (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_addr_p1_r[2]));
    defparam wr_addr_p1_r_i2.REGSET = "RESET";
    defparam wr_addr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i3 (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_addr_p1_r[3]));
    defparam wr_addr_p1_r_i3.REGSET = "RESET";
    defparam wr_addr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i4 (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_addr_p1_r[4]));
    defparam wr_addr_p1_r_i4.REGSET = "RESET";
    defparam wr_addr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i5 (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_addr_p1_r[5]));
    defparam wr_addr_p1_r_i5.REGSET = "RESET";
    defparam wr_addr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i6 (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_addr_p1_r[6]));
    defparam wr_addr_p1_r_i6.REGSET = "RESET";
    defparam wr_addr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i7 (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_addr_p1_r[7]));
    defparam wr_addr_p1_r_i7.REGSET = "RESET";
    defparam wr_addr_p1_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i1 (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_cmpaddr_r[1]));
    defparam wr_cmpaddr_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i2 (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_cmpaddr_r[2]));
    defparam wr_cmpaddr_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i3 (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_cmpaddr_r[3]));
    defparam wr_cmpaddr_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i4 (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_cmpaddr_r[4]));
    defparam wr_cmpaddr_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i5 (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_cmpaddr_r[5]));
    defparam wr_cmpaddr_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i6 (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_cmpaddr_r[6]));
    defparam wr_cmpaddr_r_i6.REGSET = "RESET";
    defparam wr_cmpaddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i1 (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(waddr_r[1]));
    defparam waddr_r_i1.REGSET = "RESET";
    defparam waddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i2 (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(waddr_r[2]));
    defparam waddr_r_i2.REGSET = "RESET";
    defparam waddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i3 (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(waddr_r[3]));
    defparam waddr_r_i3.REGSET = "RESET";
    defparam waddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i4 (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(waddr_r[4]));
    defparam waddr_r_i4.REGSET = "RESET";
    defparam waddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i5 (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(waddr_r[5]));
    defparam waddr_r_i5.REGSET = "RESET";
    defparam waddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i6 (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(waddr_r[6]));
    defparam waddr_r_i6.REGSET = "RESET";
    defparam waddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i1 (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_cmpaddr_p1_r[1]));
    defparam wr_cmpaddr_p1_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i2 (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_cmpaddr_p1_r[2]));
    defparam wr_cmpaddr_p1_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i3 (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_cmpaddr_p1_r[3]));
    defparam wr_cmpaddr_p1_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i4 (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_cmpaddr_p1_r[4]));
    defparam wr_cmpaddr_p1_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i5 (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_cmpaddr_p1_r[5]));
    defparam wr_cmpaddr_p1_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i6 (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_cmpaddr_p1_r[6]));
    defparam wr_cmpaddr_p1_r_i6.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i1 (.D(rd_addr_p1_r[1]), 
            .SP(rd_addr_nxt_w_0__N_1853), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_addr_r[1]));
    defparam rd_addr_r_i1.REGSET = "RESET";
    defparam rd_addr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i2 (.D(rd_addr_p1_r[2]), 
            .SP(rd_addr_nxt_w_0__N_1853), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_addr_r[2]));
    defparam rd_addr_r_i2.REGSET = "RESET";
    defparam rd_addr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i3 (.D(rd_addr_p1_r[3]), 
            .SP(rd_addr_nxt_w_0__N_1853), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_addr_r[3]));
    defparam rd_addr_r_i3.REGSET = "RESET";
    defparam rd_addr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i4 (.D(rd_addr_p1_r[4]), 
            .SP(rd_addr_nxt_w_0__N_1853), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_addr_r[4]));
    defparam rd_addr_r_i4.REGSET = "RESET";
    defparam rd_addr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i5 (.D(rd_addr_p1_r[5]), 
            .SP(rd_addr_nxt_w_0__N_1853), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_addr_r[5]));
    defparam rd_addr_r_i5.REGSET = "RESET";
    defparam rd_addr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i6 (.D(rd_addr_p1_r[6]), 
            .SP(rd_addr_nxt_w_0__N_1853), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_addr_r[6]));
    defparam rd_addr_r_i6.REGSET = "RESET";
    defparam rd_addr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i7 (.D(rd_addr_p1_r[7]), 
            .SP(rd_addr_nxt_w_0__N_1853), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_addr_r[7]));
    defparam rd_addr_r_i7.REGSET = "RESET";
    defparam rd_addr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i1 (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_addr_p1_r[1]));
    defparam rd_addr_p1_r_i1.REGSET = "RESET";
    defparam rd_addr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i2 (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_addr_p1_r[2]));
    defparam rd_addr_p1_r_i2.REGSET = "RESET";
    defparam rd_addr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i3 (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_addr_p1_r[3]));
    defparam rd_addr_p1_r_i3.REGSET = "RESET";
    defparam rd_addr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i4 (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_addr_p1_r[4]));
    defparam rd_addr_p1_r_i4.REGSET = "RESET";
    defparam rd_addr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i5 (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_addr_p1_r[5]));
    defparam rd_addr_p1_r_i5.REGSET = "RESET";
    defparam rd_addr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i6 (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_addr_p1_r[6]));
    defparam rd_addr_p1_r_i6.REGSET = "RESET";
    defparam rd_addr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i7 (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_addr_p1_r[7]));
    defparam rd_addr_p1_r_i7.REGSET = "RESET";
    defparam rd_addr_p1_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i1 (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_addr_p1cmp_r[1]));
    defparam rd_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i2 (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_addr_p1cmp_r[2]));
    defparam rd_addr_p1cmp_r_i2.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i3 (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_addr_p1cmp_r[3]));
    defparam rd_addr_p1cmp_r_i3.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i4 (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_addr_p1cmp_r[4]));
    defparam rd_addr_p1cmp_r_i4.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i5 (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_addr_p1cmp_r[5]));
    defparam rd_addr_p1cmp_r_i5.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i6 (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_addr_p1cmp_r[6]));
    defparam rd_addr_p1cmp_r_i6.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i7 (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_addr_p1cmp_r[7]));
    defparam rd_addr_p1cmp_r_i7.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i1 (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_cmpaddr_r[1]));
    defparam rd_cmpaddr_r_i1.REGSET = "RESET";
    defparam rd_cmpaddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i2 (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_cmpaddr_r[2]));
    defparam rd_cmpaddr_r_i2.REGSET = "RESET";
    defparam rd_cmpaddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i3 (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_cmpaddr_r[3]));
    defparam rd_cmpaddr_r_i3.REGSET = "RESET";
    defparam rd_cmpaddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i4 (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_cmpaddr_r[4]));
    defparam rd_cmpaddr_r_i4.REGSET = "RESET";
    defparam rd_cmpaddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i5 (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_cmpaddr_r[5]));
    defparam rd_cmpaddr_r_i5.REGSET = "RESET";
    defparam rd_cmpaddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i6 (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(rd_cmpaddr_r[6]));
    defparam rd_cmpaddr_r_i6.REGSET = "RESET";
    defparam rd_cmpaddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i1 (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(raddr_r[1]));
    defparam raddr_r_i1.REGSET = "RESET";
    defparam raddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i2 (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(raddr_r[2]));
    defparam raddr_r_i2.REGSET = "RESET";
    defparam raddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i3 (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(raddr_r[3]));
    defparam raddr_r_i3.REGSET = "RESET";
    defparam raddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i4 (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(raddr_r[4]));
    defparam raddr_r_i4.REGSET = "RESET";
    defparam raddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i5 (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(raddr_r[5]));
    defparam raddr_r_i5.REGSET = "RESET";
    defparam raddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i6 (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(raddr_r[6]));
    defparam raddr_r_i6.REGSET = "RESET";
    defparam raddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i1  (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.wr_flag_addr_r [1]));
    defparam \MISC.wr_flag_addr_r_i1 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i2  (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.wr_flag_addr_r [2]));
    defparam \MISC.wr_flag_addr_r_i2 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i3  (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.wr_flag_addr_r [3]));
    defparam \MISC.wr_flag_addr_r_i3 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i4  (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.wr_flag_addr_r [4]));
    defparam \MISC.wr_flag_addr_r_i4 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i5  (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.wr_flag_addr_r [5]));
    defparam \MISC.wr_flag_addr_r_i5 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i6  (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.wr_flag_addr_r [6]));
    defparam \MISC.wr_flag_addr_r_i6 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i7  (.D(wr_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.wr_flag_addr_r [7]));
    defparam \MISC.wr_flag_addr_r_i7 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i1  (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.wr_flag_addr_p1_r [1]));
    defparam \MISC.wr_flag_addr_p1_r_i1 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i2  (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.wr_flag_addr_p1_r [2]));
    defparam \MISC.wr_flag_addr_p1_r_i2 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i3  (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.wr_flag_addr_p1_r [3]));
    defparam \MISC.wr_flag_addr_p1_r_i3 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i4  (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.wr_flag_addr_p1_r [4]));
    defparam \MISC.wr_flag_addr_p1_r_i4 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i5  (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.wr_flag_addr_p1_r [5]));
    defparam \MISC.wr_flag_addr_p1_r_i5 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i6  (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.wr_flag_addr_p1_r [6]));
    defparam \MISC.wr_flag_addr_p1_r_i6 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i7  (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.wr_flag_addr_p1_r [7]));
    defparam \MISC.wr_flag_addr_p1_r_i7 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i1  (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.rd_flag_addr_r [1]));
    defparam \MISC.rd_flag_addr_r_i1 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i2  (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.rd_flag_addr_r [2]));
    defparam \MISC.rd_flag_addr_r_i2 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i3  (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.rd_flag_addr_r [3]));
    defparam \MISC.rd_flag_addr_r_i3 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i4  (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.rd_flag_addr_r [4]));
    defparam \MISC.rd_flag_addr_r_i4 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i5  (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.rd_flag_addr_r [5]));
    defparam \MISC.rd_flag_addr_r_i5 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i6  (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.rd_flag_addr_r [6]));
    defparam \MISC.rd_flag_addr_r_i6 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i7  (.D(rd_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.rd_flag_addr_r [7]));
    defparam \MISC.rd_flag_addr_r_i7 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i1  (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.rd_flag_addr_p1_r [1]));
    defparam \MISC.rd_flag_addr_p1_r_i1 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i2  (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.rd_flag_addr_p1_r [2]));
    defparam \MISC.rd_flag_addr_p1_r_i2 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i3  (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.rd_flag_addr_p1_r [3]));
    defparam \MISC.rd_flag_addr_p1_r_i3 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i4  (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.rd_flag_addr_p1_r [4]));
    defparam \MISC.rd_flag_addr_p1_r_i4 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i5  (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.rd_flag_addr_p1_r [5]));
    defparam \MISC.rd_flag_addr_p1_r_i5 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i6  (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.rd_flag_addr_p1_r [6]));
    defparam \MISC.rd_flag_addr_p1_r_i6 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i7  (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\MISC.rd_flag_addr_p1_r [7]));
    defparam \MISC.rd_flag_addr_p1_r_i7 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i2  (.D(\mem_EBR.data_raw_r[2] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\int_FIFO_Q[2] ));
    defparam \mem_EBR.data_buff_r_i2 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i3  (.D(\mem_EBR.data_raw_r[3] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\int_FIFO_Q[3] ));
    defparam \mem_EBR.data_buff_r_i3 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i4  (.D(\mem_EBR.data_raw_r[4] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\int_FIFO_Q[4] ));
    defparam \mem_EBR.data_buff_r_i4 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i5  (.D(\mem_EBR.data_raw_r[5] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\int_FIFO_Q[5] ));
    defparam \mem_EBR.data_buff_r_i5 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i6  (.D(\mem_EBR.data_raw_r[6] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\int_FIFO_Q[6] ));
    defparam \mem_EBR.data_buff_r_i6 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i7  (.D(\mem_EBR.data_raw_r[7] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\int_FIFO_Q[7] ));
    defparam \mem_EBR.data_buff_r_i7 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i8  (.D(\mem_EBR.data_raw_r[8] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\int_FIFO_Q[8] ));
    defparam \mem_EBR.data_buff_r_i8 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i9  (.D(\mem_EBR.data_raw_r[9] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\int_FIFO_Q[9] ));
    defparam \mem_EBR.data_buff_r_i9 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i10  (.D(\mem_EBR.data_raw_r[10] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\int_FIFO_Q[10] ));
    defparam \mem_EBR.data_buff_r_i10 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i11  (.D(\mem_EBR.data_raw_r[11] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\int_FIFO_Q[11] ));
    defparam \mem_EBR.data_buff_r_i11 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i12  (.D(\mem_EBR.data_raw_r[12] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\int_FIFO_Q[12] ));
    defparam \mem_EBR.data_buff_r_i12 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i13  (.D(\mem_EBR.data_raw_r[13] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\int_FIFO_Q[13] ));
    defparam \mem_EBR.data_buff_r_i13 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i14  (.D(\mem_EBR.data_raw_r[14] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\int_FIFO_Q[14] ));
    defparam \mem_EBR.data_buff_r_i14 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i15  (.D(\mem_EBR.data_raw_r[15] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(\int_FIFO_Q[15] ));
    defparam \mem_EBR.data_buff_r_i15 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i15 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i1  (.D(\MISC.diff_w [1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_FIFO_COUNT[1]));
    defparam \MISC.genblk4.data_cnt_r_res1_i1 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i1 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i2  (.D(\MISC.diff_w [2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_FIFO_COUNT[2]));
    defparam \MISC.genblk4.data_cnt_r_res1_i2 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i2 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i3  (.D(\MISC.diff_w [3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_FIFO_COUNT[3]));
    defparam \MISC.genblk4.data_cnt_r_res1_i3 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i3 .SRMODE = "ASYNC";
    (* lut_function="(!(A ((C+!(D))+!B)+!A (C+!(D))))", lineinfo="@1(2792[46],2792[60])" *) LUT4 i1_3_lut_4_lut (.A(int_FIFO_RE), 
            .B(\MISC.empty_flag_r ), .C(\MISC.full_flag_r ), .D(o_FIFO_WE), 
            .Z(n7666));
    defparam i1_3_lut_4_lut.INIT = "0x0d00";
    (* lut_function="(!((B+!(C+!(D)))+!A))", lineinfo="@1(2792[46],2792[60])" *) LUT4 i2_3_lut_4_lut (.A(int_FIFO_RE), 
            .B(\MISC.empty_flag_r ), .C(\MISC.full_flag_r ), .D(o_FIFO_WE), 
            .Z(n4933));
    defparam i2_3_lut_4_lut.INIT = "0x2022";
    (* lineinfo="@1(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_4  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_1854 [2]), .C0(n7243), .D0(n14705), 
            .CI0(n14705), .A1(GND_net), .B1(\MISC.diff_w_7__N_1854 [3]), 
            .C1(n7241), .D1(n21218), .CI1(n21218), .CO0(n21218), .CO1(n14707), 
            .S0(\MISC.diff_w [2]), .S1(\MISC.diff_w [3]));
    defparam \MISC.diff_w_7__I_0_4 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_4 .INIT1 = "0xc33c";
    (* lineinfo="@1(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_2  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_1854 [0]), .C0(n7230), .D0(VCC_net), 
            .A1(GND_net), .B1(\MISC.diff_w_7__N_1854 [1]), .C1(n7245), 
            .D1(n21125), .CI1(n21125), .CO0(n21125), .CO1(n14705), .S0(\MISC.diff_w [0]), 
            .S1(\MISC.diff_w [1]));
    defparam \MISC.diff_w_7__I_0_2 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_2 .INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_1__I_0_4_lut (.A(wr_addr_r[1]), 
            .B(wr_addr_p1_r[1]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[1]));
    defparam wr_addr_r_1__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_2__I_0_4_lut (.A(wr_addr_r[2]), 
            .B(wr_addr_p1_r[2]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[2]));
    defparam wr_addr_r_2__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_3__I_0_4_lut (.A(wr_addr_r[3]), 
            .B(wr_addr_p1_r[3]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[3]));
    defparam wr_addr_r_3__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_4__I_0_4_lut (.A(wr_addr_r[4]), 
            .B(wr_addr_p1_r[4]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[4]));
    defparam wr_addr_r_4__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_7__I_0_4_lut (.A(rd_addr_r[7]), 
            .B(rd_addr_p1_r[7]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[7]));
    defparam rd_addr_r_7__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_0__I_0_4_lut (.A(rd_addr_r[0]), 
            .B(rd_addr_p1_r[0]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[0]));
    defparam rd_addr_r_0__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_0__I_0_4_lut (.A(wr_addr_r[0]), 
            .B(wr_addr_p1_r[0]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[0]));
    defparam wr_addr_r_0__I_0_4_lut.INIT = "0xaaca";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_9 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[7]), .C0(GND_net), .D0(n14688), .CI0(n14688), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n21215), .CI1(n21215), 
            .CO0(n21215), .S0(rd_addr_nxt_p1_w[7]));
    defparam rd_addr_nxt_w_7__I_0_9.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_5__I_0_4_lut (.A(wr_addr_r[5]), 
            .B(wr_addr_p1_r[5]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[5]));
    defparam wr_addr_r_5__I_0_4_lut.INIT = "0xaaca";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_7 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[5]), .C0(GND_net), .D0(n14686), .CI0(n14686), 
            .A1(GND_net), .B1(rd_addr_nxt_w[6]), .C1(GND_net), .D1(n21212), 
            .CI1(n21212), .CO0(n21212), .CO1(n14688), .S0(rd_addr_nxt_p1_w[5]), 
            .S1(rd_addr_nxt_p1_w[6]));
    defparam rd_addr_nxt_w_7__I_0_7.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_7.INIT1 = "0xc33c";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_5 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[3]), .C0(GND_net), .D0(n14684), .CI0(n14684), 
            .A1(GND_net), .B1(rd_addr_nxt_w[4]), .C1(GND_net), .D1(n21209), 
            .CI1(n21209), .CO0(n21209), .CO1(n14686), .S0(rd_addr_nxt_p1_w[3]), 
            .S1(rd_addr_nxt_p1_w[4]));
    defparam rd_addr_nxt_w_7__I_0_5.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_5.INIT1 = "0xc33c";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_3 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[1]), .C0(GND_net), .D0(n14682), .CI0(n14682), 
            .A1(GND_net), .B1(rd_addr_nxt_w[2]), .C1(GND_net), .D1(n21206), 
            .CI1(n21206), .CO0(n21206), .CO1(n14684), .S0(rd_addr_nxt_p1_w[1]), 
            .S1(rd_addr_nxt_p1_w[2]));
    defparam rd_addr_nxt_w_7__I_0_3.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_3.INIT1 = "0xc33c";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(rd_addr_nxt_w[0]), 
            .C1(VCC_net), .D1(n21119), .CI1(n21119), .CO0(n21119), .CO1(n14682), 
            .S1(rd_addr_nxt_p1_w[0]));
    defparam rd_addr_nxt_w_7__I_0_1.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_6__I_0_4_lut (.A(wr_addr_r[6]), 
            .B(wr_addr_p1_r[6]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[6]));
    defparam wr_addr_r_6__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_7__I_0_4_lut (.A(wr_addr_r[7]), 
            .B(wr_addr_p1_r[7]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[7]));
    defparam wr_addr_r_7__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_1__I_0_4_lut (.A(rd_addr_r[1]), 
            .B(rd_addr_p1_r[1]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[1]));
    defparam rd_addr_r_1__I_0_4_lut.INIT = "0xaaca";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_9 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[7]), .C0(GND_net), .D0(n14679), .CI0(n14679), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n21116), .CI1(n21116), 
            .CO0(n21116), .S0(wr_addr_nxt_p1_w[7]));
    defparam wr_addr_nxt_w_7__I_0_9.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_9.INIT1 = "0xc33c";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_7 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[5]), .C0(GND_net), .D0(n14677), .CI0(n14677), 
            .A1(GND_net), .B1(wr_addr_nxt_w[6]), .C1(GND_net), .D1(n21113), 
            .CI1(n21113), .CO0(n21113), .CO1(n14679), .S0(wr_addr_nxt_p1_w[5]), 
            .S1(wr_addr_nxt_p1_w[6]));
    defparam wr_addr_nxt_w_7__I_0_7.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_7.INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_2__I_0_4_lut (.A(rd_addr_r[2]), 
            .B(rd_addr_p1_r[2]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[2]));
    defparam rd_addr_r_2__I_0_4_lut.INIT = "0xaaca";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_5 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[3]), .C0(GND_net), .D0(n14675), .CI0(n14675), 
            .A1(GND_net), .B1(wr_addr_nxt_w[4]), .C1(GND_net), .D1(n21110), 
            .CI1(n21110), .CO0(n21110), .CO1(n14677), .S0(wr_addr_nxt_p1_w[3]), 
            .S1(wr_addr_nxt_p1_w[4]));
    defparam wr_addr_nxt_w_7__I_0_5.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_5.INIT1 = "0xc33c";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i4  (.D(\MISC.diff_w [4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_FIFO_COUNT[4]));
    defparam \MISC.genblk4.data_cnt_r_res1_i4 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i4 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i5  (.D(\MISC.diff_w [5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_FIFO_COUNT[5]));
    defparam \MISC.genblk4.data_cnt_r_res1_i5 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i5 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i6  (.D(\MISC.diff_w [6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_FIFO_COUNT[6]));
    defparam \MISC.genblk4.data_cnt_r_res1_i6 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i6 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i7  (.D(\MISC.diff_w [7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(int_FIFO_COUNT[7]));
    defparam \MISC.genblk4.data_cnt_r_res1_i7 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i7 .SRMODE = "ASYNC";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_3__I_0_4_lut (.A(rd_addr_r[3]), 
            .B(rd_addr_p1_r[3]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[3]));
    defparam rd_addr_r_3__I_0_4_lut.INIT = "0xaaca";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_3 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[1]), .C0(GND_net), .D0(n14673), .CI0(n14673), 
            .A1(GND_net), .B1(wr_addr_nxt_w[2]), .C1(GND_net), .D1(n21107), 
            .CI1(n21107), .CO0(n21107), .CO1(n14675), .S0(wr_addr_nxt_p1_w[1]), 
            .S1(wr_addr_nxt_p1_w[2]));
    defparam wr_addr_nxt_w_7__I_0_3.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_3.INIT1 = "0xc33c";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(wr_addr_nxt_w[0]), 
            .C1(VCC_net), .D1(n21104), .CI1(n21104), .CO0(n21104), .CO1(n14673), 
            .S1(wr_addr_nxt_p1_w[0]));
    defparam wr_addr_nxt_w_7__I_0_1.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_4__I_0_4_lut (.A(rd_addr_r[4]), 
            .B(rd_addr_p1_r[4]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[4]));
    defparam rd_addr_r_4__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_5__I_0_4_lut (.A(rd_addr_r[5]), 
            .B(rd_addr_p1_r[5]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[5]));
    defparam rd_addr_r_5__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_6__I_0_4_lut (.A(rd_addr_r[6]), 
            .B(rd_addr_p1_r[6]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[6]));
    defparam rd_addr_r_6__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i2706_3_lut (.A(\MISC.wr_flag_addr_r [5]), 
            .B(\MISC.wr_flag_addr_p1_r [5]), .C(n7666), .Z(\MISC.diff_w_7__N_1854 [5]));
    defparam i2706_3_lut.INIT = "0xcaca";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i0 (.D(wr_addr_p1_r[0]), 
            .SP(wr_addr_nxt_w_0__N_1845), .CK(pll_clk_int), .SR(maxfan_replicated_net_952), 
            .Q(wr_addr_r[0]));
    defparam wr_addr_r_i0.REGSET = "RESET";
    defparam wr_addr_r_i0.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_2));
    VHI i1 (.Z(VCC_net_2));
    
endmodule
