
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack max 656.33

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: l_o_r[36]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 ^ input external delay
     1    1.35    0.00    0.00  200.00 ^ rst (in)
                                         rst (net)
                  0.15    0.05  200.05 ^ input73/A (BUFx6f_ASAP7_75t_R)
     4    4.76    8.61   10.47  210.52 ^ input73/Y (BUFx6f_ASAP7_75t_R)
                                         net73 (net)
                  8.78    0.68  211.20 ^ _714_/B (AOI21x1_ASAP7_75t_R)
     1    0.61    5.71    5.72  216.91 v _714_/Y (AOI21x1_ASAP7_75t_R)
                                         _138_ (net)
                  5.71    0.01  216.92 v l_o_r[36]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                216.92   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ l_o_r[36]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.68    8.68   library hold time
                                  8.68   data required time
-----------------------------------------------------------------------------
                                  8.68   data required time
                               -216.92   data arrival time
-----------------------------------------------------------------------------
                                208.24   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: r_i[33] (input port clocked by core_clock)
Endpoint: u0_o_r[30]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 ^ input external delay
     1    0.98    0.00    0.00  200.00 ^ r_i[33] (in)
                                         r_i[33] (net)
                  0.10    0.03  200.03 ^ input63/A (BUFx3_ASAP7_75t_R)
     3    2.72    8.77   11.50  211.54 ^ input63/Y (BUFx3_ASAP7_75t_R)
                                         net63 (net)
                  8.79    0.23  211.77 ^ _707_/B (OR2x6_ASAP7_75t_R)
     3    2.97    8.63   18.32  230.08 ^ _707_/Y (OR2x6_ASAP7_75t_R)
                                         _292_ (net)
                  8.66    0.21  230.30 ^ _860_/C (AND4x1_ASAP7_75t_R)
     1    1.35   16.24   28.32  258.62 ^ _860_/Y (AND4x1_ASAP7_75t_R)
                                         _401_ (net)
                 16.24    0.00  258.62 ^ _861_/A (BUFx6f_ASAP7_75t_R)
     9   10.45   14.49   18.21  276.84 ^ _861_/Y (BUFx6f_ASAP7_75t_R)
                                         _402_ (net)
                 14.52    0.36  277.20 ^ _864_/A (NOR2x2_ASAP7_75t_R)
     8    8.85   30.38   20.32  297.52 v _864_/Y (NOR2x2_ASAP7_75t_R)
                                         _405_ (net)
                 30.40    0.50  298.02 v _935_/A (BUFx6f_ASAP7_75t_R)
    10    7.73   10.82   21.31  319.33 v _935_/Y (BUFx6f_ASAP7_75t_R)
                                         _456_ (net)
                 10.84    0.23  319.57 v _950_/A1 (AO21x1_ASAP7_75t_R)
     1    0.74    7.17   16.04  335.61 v _950_/Y (AO21x1_ASAP7_75t_R)
                                         _205_ (net)
                  7.17    0.02  335.62 v u0_o_r[30]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                335.62   data arrival time

                  0.00 1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ u0_o_r[30]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                         -8.04  991.96   library setup time
                                991.96   data required time
-----------------------------------------------------------------------------
                                991.96   data required time
                               -335.62   data arrival time
-----------------------------------------------------------------------------
                                656.33   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: r_i[33] (input port clocked by core_clock)
Endpoint: u0_o_r[30]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 ^ input external delay
     1    0.98    0.00    0.00  200.00 ^ r_i[33] (in)
                                         r_i[33] (net)
                  0.10    0.03  200.03 ^ input63/A (BUFx3_ASAP7_75t_R)
     3    2.72    8.77   11.50  211.54 ^ input63/Y (BUFx3_ASAP7_75t_R)
                                         net63 (net)
                  8.79    0.23  211.77 ^ _707_/B (OR2x6_ASAP7_75t_R)
     3    2.97    8.63   18.32  230.08 ^ _707_/Y (OR2x6_ASAP7_75t_R)
                                         _292_ (net)
                  8.66    0.21  230.30 ^ _860_/C (AND4x1_ASAP7_75t_R)
     1    1.35   16.24   28.32  258.62 ^ _860_/Y (AND4x1_ASAP7_75t_R)
                                         _401_ (net)
                 16.24    0.00  258.62 ^ _861_/A (BUFx6f_ASAP7_75t_R)
     9   10.45   14.49   18.21  276.84 ^ _861_/Y (BUFx6f_ASAP7_75t_R)
                                         _402_ (net)
                 14.52    0.36  277.20 ^ _864_/A (NOR2x2_ASAP7_75t_R)
     8    8.85   30.38   20.32  297.52 v _864_/Y (NOR2x2_ASAP7_75t_R)
                                         _405_ (net)
                 30.40    0.50  298.02 v _935_/A (BUFx6f_ASAP7_75t_R)
    10    7.73   10.82   21.31  319.33 v _935_/Y (BUFx6f_ASAP7_75t_R)
                                         _456_ (net)
                 10.84    0.23  319.57 v _950_/A1 (AO21x1_ASAP7_75t_R)
     1    0.74    7.17   16.04  335.61 v _950_/Y (AO21x1_ASAP7_75t_R)
                                         _205_ (net)
                  7.17    0.02  335.62 v u0_o_r[30]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                335.62   data arrival time

                  0.00 1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ u0_o_r[30]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                         -8.04  991.96   library setup time
                                991.96   data required time
-----------------------------------------------------------------------------
                                991.96   data required time
                               -335.62   data arrival time
-----------------------------------------------------------------------------
                                656.33   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
283.4624938964844

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8858

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
22.356903076171875

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9704

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
335.6245

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
656.3309

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
195.555122

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.81e-04   2.96e-06   1.74e-08   1.84e-04  68.1%
Combinational          5.44e-05   3.19e-05   5.53e-08   8.64e-05  31.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.36e-04   3.49e-05   7.28e-08   2.71e-04 100.0%
                          87.1%      12.9%       0.0%
