Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Wed Jan 31 19:11:25 2018
| Host         : c125m-23.EECS.Berkeley.EDU running 64-bit CentOS release 6.9 (Final)
| Command      : report_control_sets -verbose -file z1top_control_sets_placed.rpt
| Design       : z1top
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+--------------------------------------+-----------------------------------+------------------+----------------+
|        Clock Signal        |             Enable Signal            |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------------------+--------------------------------------+-----------------------------------+------------------+----------------+
|  CLK_125MHZ_FPGA_IBUF_BUFG | tone_test_generator/sq_wave_reg1_out | tone_test_generator/sq_wave_reg   |                1 |              1 |
|  CLK_125MHZ_FPGA_IBUF_BUFG |                                      | tone_test_generator/clock_counter |                5 |             20 |
|  CLK_125MHZ_FPGA_IBUF_BUFG |                                      |                                   |                8 |             29 |
+----------------------------+--------------------------------------+-----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


