-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
-- Date        : Wed Dec 10 10:38:41 2025
-- Host        : DESKTOP-NOIGLTL running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top system_neorv32_vivado_ip_0_0 -prefix
--               system_neorv32_vivado_ip_0_0_ system_neorv32_vivado_ip_0_0_sim_netlist.vhdl
-- Design      : system_neorv32_vivado_ip_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_boot_rom is
  port (
    \bus_rsp_o[ack]\ : out STD_LOGIC;
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    I48 : in STD_LOGIC;
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \bus_req_i[stb]\ : in STD_LOGIC;
    \dev_00_req_o[addr]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end system_neorv32_vivado_ip_0_0_neorv32_boot_rom;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_boot_rom is
  signal NLW_rdata_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_rdata_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_rdata_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rdata_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rdata_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rdata_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rdata_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_rdata_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rdata_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rdata_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rdata_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rdata_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rdata_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of rdata_reg : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of rdata_reg : label is "neorv32_boot_rom/rdata_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of rdata_reg : label is "NONE";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of rdata_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of rdata_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of rdata_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of rdata_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of rdata_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of rdata_reg : label is 31;
begin
rdata_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"80028293000022B77F01819380200197FF0271130FB2021380200217F14020F3",
      INIT_01 => X"80200417F24383930000139730401073305310730F0303130000031730029073",
      INIT_02 => X"00000613FB45859380200597FB45051380200517FBC4849380200497FC440413",
      INIT_03 => X"3044607330579073018787930000079702008A63000007930000071300000693",
      INIT_04 => X"0380006F00072223FFF4073700C7260300872103FFF447370880006F30046073",
      INIT_05 => X"00B55863FEDFF06F004404130043839300F420230003A78300945C6300838E63",
      INIT_06 => X"0FF0000F72C18193802001977906061300000617FF5FF06F0045051300052023",
      INIT_07 => X"000005173405107330401073000600E70000059300000513300290730000100F",
      INIT_08 => X"01F454133420247334041073FFDFF06F10500073001000733055107301850513",
      INIT_09 => X"00040863FFD404130034741334A0247334141073004404133410247302041663",
      INIT_0A => X"FFFE07B70000806700000513302000733400247334141073FFE4041334102473",
      INIT_0B => X"FE06DCE300F716930007A703FFF507B700075E6300E79713000005130087A783",
      INIT_0C => X"00050493001126230091222300812423FF010113000080670FF575130047A503",
      INIT_0D => X"FEF414E30040079300140413FEA78E23002787B300440793FB9FF0EF00000413",
      INIT_0E => X"0000806701010113004124830000051300F4A0230081240300C1208300012783",
      INIT_0F => X"0007A703FFF507B700F51E6300A0079302075C6300E797130087A783FFFE07B7",
      INIT_10 => X"FE06DCE300C716930007A703FFF507B700E7A22300D00713FE06DCE300C71693",
      INIT_11 => X"0014041300044503000504130011222300812023FF8101130000806700A7A223",
      INIT_12 => X"FDC10113FE1FF06FF8DFF0EF0000806700810113000124030041208300051A63",
      INIT_13 => X"02050663000500E70004A22300058413800004B70211202300912C2300812E23",
      INIT_14 => X"000785130181248301C124030201208300100793FA1FF0EFCE450513FFE01537",
      INIT_15 => X"00A12223000400E7000126230001282300012A23014105130000806702410113",
      INIT_16 => X"0DE68693B007C6B701412603000400E700C1051300A12023000400E701010513",
      INIT_17 => X"00A7E7B300E7E7B3F95FF06FCF850513FFE0153700D608630041278300012703",
      INIT_18 => X"04E60263FFF0071300C12603F60798E302D76063010126830000071300012423",
      INIT_19 => X"00C12683000400E700E1202300810513F4079AE3F61FF06FD0C50513FFE01537",
      INIT_1A => X"FADFF06F0047071300C7202300D1262300C686B3000507930001270300812603",
      INIT_1B => X"000127830000100F0FF0000FEB9FF0EF00D4A22300F12023D2050513FFE01537",
      INIT_1C => X"E45FF0EF0091202300112423030005130005041300812223FF410113F11FF06F",
      INIT_1D => X"00E787B3F487879300F77713FFE017B70094573301C00493E3DFF0EF07800513",
      INIT_1E => X"000124830041240300812083FCF49EE3FFC00793E19FF0EFFFC484930007C503",
      INIT_1F => X"00008067FEE59AE3FFC7A703FF87A503FFC7A583FFF4C7B70000806700C10113",
      INIT_20 => X"00B1282300A12A2300812C2300712E23026120230251222302112423FD410113",
      INIT_21 => X"FFFE073700778793800007B73420247300F1202300E1222300D1242300C12623",
      INIT_22 => X"00F722230017C79300472783FFFC073700075A63010797130087278308F41E63",
      INIT_23 => X"00A785330027D79300042783F79FF0EF02075E6300F7971300842783FFFE0437",
      INIT_24 => X"00D72023FFF0069300D7073300371713FFF446B7F140277300B787B300F537B3",
      INIT_25 => X"0141250301C123830201230302412283028120830181240300A7202300F72223",
      INIT_26 => X"008727833020007302C1011300012783004127030081268300C1260301012583",
      INIT_27 => X"02000513E8DFF0EF00040513D39FF0EFD2450513FFE015370407586300E79713",
      INIT_28 => X"02000513E6DFF0EF34A02573CD1FF0EF02000513E7DFF0EF34102573CE1FF0EF",
      INIT_29 => X"FFFE07B73007B07300800793CB1FF0EF00A00513E5DFF0EF34302573CC1FF0EF",
      INIT_2A => X"FFDFF06F1050007300E7A22300100713FFFC07B700075863010797130087A783",
      INIT_2B => X"FFF807B70000806700E7A22380000737FE06CCE300D716930007A703FFF807B7",
      INIT_2C => X"800007B7FF810113000080670FF575130047A503FE074EE30007A70300A7A223",
      INIT_2D => X"0FF5751300845513FC9FF0EF0FF5751301045513001122230007A40300812023",
      INIT_2E => X"00072783FFF80737FA9FF06F0081011300412083000124030FF47513FBDFF0EF",
      INIT_2F => X"00112623FF0101130000806700F7222300878793800007B7FE06CCE300D79693",
      INIT_30 => X"00000413F81FF0EFF69FF0EF00300513FCDFF0EF000504930091222300812423",
      INIT_31 => X"FEF412E30040079300140413FEA78E23002787B300440793F59FF0EF00000513",
      INIT_32 => X"00412483008124030007278300F4A02300C120838000073700012783F21FF0EF",
      INIT_33 => X"00A1202300112223FF81011300008067010101130000051300F7202300478793",
      INIT_34 => X"00112223FF810113ECDFF06F0081011300412083EF5FF0EF00012503F59FF0EF",
      INIT_35 => X"00412083EA9FF0EF00A12023ECDFF0EF00000513ED5FF0EF00500513F39FF0EF",
      INIT_36 => X"0607546300D79713001005130087A783FFFE07B7000080670081011300012503",
      INIT_37 => X"800007B70AB0051300E7A023019007130007A023FFF807B700112023FFC10113",
      INIT_38 => X"FFF0051300257793F85FF0EFF65FF0EF00600513F6DFF0EF00E7A02300400737",
      INIT_39 => X"004101130001208341F5551301E51513F6DFF0EFF4DFF0EF0040051300078C63",
      INIT_3A => X"006005130000041300A120230011242300812223FF4101130000806700008067",
      INIT_3B => X"FFC7C503002787B300440793E29FF0EFE11FF0EF00200513E75FF0EFF15FF0EF",
      INIT_3C => X"001404130007278380000737FE051CE300157513F11FF0EFDDDFF0EFDFDFF0EF",
      INIT_3D => X"0000806700C101130041240300812083FAF418E30040079300F7202300178793",
      INIT_3E => X"A4DFF0EFD3850513FFE0153700079E6300112023FFC101130047A783800007B7",
      INIT_3F => X"010797130087A783FFFE07B73007B0730080079306F514630790079397DFF0EF",
      INIT_40 => X"B69FF0EF00000513A15FF0EFD5C50513FFE015370007A223FFFC07B700075663",
      INIT_41 => X"80078793000027B7FE07CEE300072783FFF50737A01FF0EFD6C50513FFE01537",
      INIT_42 => X"FFE007B700008067004101130001208330200073341710733007907300000713",
      INIT_43 => X"00100693FFFC07370006D863010716930087A703FFFE07B73057907340078793",
      INIT_44 => X"00009737FFFF763700072023FFF507370406DE6300E716930087A70300D72223",
      INIT_45 => X"12F66C633FE006130000071312D76C63A0060613000007935FF707130007A683",
      INIT_46 => X"0017E79300E7E7B30107D79301877713003717130107979300679793FFF78793",
      INIT_47 => X"FE072C23FFF4C7370206DA6300F716930087A703FFFE07B700F72023FFF50737",
      INIT_48 => X"30479073080007930007222300F720230027D793FFF447370007A783FE072C23",
      INIT_49 => X"8EDFF0EFDA050513FFE015378F9FF0EFD7450513FFE015373007A07300800793",
      INIT_4A => X"A8DFF0EF8D1FF0EFDAC50513FFE015370C075C6300F7971300842783FFFE0437",
      INIT_4B => X"FFFE07B700B404330084B43300A404B30014141300F404330027941300042783",
      INIT_4C => X"FFE015370606DE6300F716930007A703FFF507B70807566300E797130087A783",
      INIT_4D => X"E1850513FFE01537875FF0EFE0450513FFE01537881FF0EFDD0505130047A783",
      INIT_4E => X"06F41E630720079380DFF0EF00A00513815FF0EF00050413F98FF0EF869FF0EF",
      INIT_4F => X"00069863FFD6F693FFE70693EC1FF06F0017879300C686B300028067FFE002B7",
      INIT_50 => X"00B41463F685E2E39D5FF0EFFF5FF06F0017D793EB5FF06F001707130037D793",
      INIT_51 => X"FFE00537FFE005B7FF4FF0EFDDC50513FFE01537FB8FF0EF00A00513F4956EE3",
      INIT_52 => X"02F4166307500793F59FF06FD71FF0EFF60510E3815FF0EF6CC505135F858593",
      INIT_53 => X"FE0FF0EF1545051318C58593FFE00537FFE005B7FC0FF0EFE2050513FFE01537",
      INIT_54 => X"FEF404E307800793F25FF06FD31FF0EF00F416630650079300100073F2050CE3",
      INIT_55 => X"FFE0153708F4166306900793F05FF06FE4050513FFE0153700F4186306800793",
      INIT_56 => X"FFFE0437F50FF0EFED850513FFE015378B9FF0EFF1302573F64FF0EFED050513",
      INIT_57 => X"FFE0153788DFF0EF30102573F38FF0EFEE050513FFE015378A1FF0EF00042503",
      INIT_58 => X"00842503F10FF0EFEF050513FFE01537879FF0EFFC002573F24FF0EFEE850513",
      INIT_59 => X"D7050513FFE01537851FF0EF00442503EFCFF0EFEF850513FFE01537865FF0EF",
      INIT_5A => X"F0050513FFE01537000418630047A403800007B716F4186307300793E75FF06F",
      INIT_5B => X"F1050513FFE01537E41FF06FCE450513FFE0153700050863B69FF0EFE55FF06F",
      INIT_5C => X"0004A503800004B7E94FF0EFF1850513FFE01537FFCFF0EF00040513EA8FF0EF",
      INIT_5D => X"FFE01537E0F510E307900793DACFF0EFE7CFF0EFF2C50513FFE01537FE4FF0EF",
      INIT_5E => X"FFF00713FFF4041300F4A023004007B70014041301045413E64FF0EFF3850513",
      INIT_5F => X"00C68793000004130004A6830000100F0FF0000F00F4A023004007B706E41863",
      INIT_60 => X"00F120230DE50513B007C53708E4626300472703800007370000079300F4A023",
      INIT_61 => X"FFF7C51300012783B15FF0EF0007051300412703B21FF0EF00E1222300D4A023",
      INIT_62 => X"97DFF0EFA1DFF0EF00F1202300600513D69FF06FD2050513FFE01537B09FF0EF",
      INIT_63 => X"00157513A21FF0EF00F12023000127838F5FF0EF931FF0EF919FF0EF0D800513",
      INIT_64 => X"00A787B30004250300D12223F45FF06F00E787B300010737FE0518E300012783",
      INIT_65 => X"CEF41EE306C00793F55FF06F004404130001278300412683AA5FF0EF00F12023",
      INIT_66 => X"D80FF0EF6CC505135F858593FFE00537FFE005B7D60FF0EFDDC50513FFE01537",
      INIT_67 => X"535F524F525245070000000000000A4543495645445F524F52524507CD9FF06F",
      INIT_68 => X"000000000A4D55534B434548435F524F525245070000000A45525554414E4749",
      INIT_69 => X"7563657865206F4E0000204E4F495450454358455F524F525245070A000A4B4F",
      INIT_6A => X"746F6F4200000A296E2F7928203F796177796E6120746F6F42202E656C626174",
      INIT_6B => X"4220323356524F454E0A0A0A0000000A0A2E2E2E000000206D6F726620676E69",
      INIT_6C => X"00000A0A3532303220332020706553203A646C6975620A726564616F6C746F6F",
      INIT_6D => X"6B20796E61207373657250202E733031206E6920000000746F6F622D6F747541",
      INIT_6E => X"64616F4C00000A0A2E646574726F62410000000A2E74726F6261206F74207965",
      INIT_6F => X"2E2E3030303030343030783040206873616C6620495053206D6F726620676E69",
      INIT_70 => X"0000203E3A444D43000A2E706C656820726F662027682720657079540000202E",
      INIT_71 => X"00000000202E2E2E6E69622E6578655F323376726F656E20676E697469617741",
      INIT_72 => X"6574737953203A690A706C6548203A680A3A73444D4320656C62616C69617641",
      INIT_73 => X"206169762064616F6C7055203A750A74726174736552203A720A6F666E69206D",
      INIT_74 => X"20495053203A730A64616F6C202D206873616C6620495053203A6C0A54524155",
      INIT_75 => X"61747563657865207472617453203A650A6D6172676F7270202D206873616C66",
      INIT_76 => X"0020203A4B4C430A000020203A565748000000000A74697845203A780A656C62",
      INIT_77 => X"00203A4353494D0A0020203A434F530A00203A415349580A00203A4153494D0A",
      INIT_78 => X"74207365747962200000206574697257000A2E656C6261747563657865206F4E",
      INIT_79 => X"676E696873616C46000000000A296E2F7928203F00000040206873616C66206F",
      INIT_7A => X"00000000000000006665646362613938373635343332313000000000202E2E2E",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => \dev_00_req_o[addr]\(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_rdata_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_rdata_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_rdata_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"11111111111111111111111111111111",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => NLW_rdata_reg_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_rdata_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_rdata_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_rdata_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \bus_req_i[stb]\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_rdata_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_rdata_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_rdata_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_rdata_reg_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
rden_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => I48,
      Q => \bus_rsp_o[ack]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_bus_gateway is
  port (
    \keeper_reg[ext]__0\ : out STD_LOGIC;
    \FSM_onehot_keeper_reg[state][2]_0\ : out STD_LOGIC;
    xbus_terminate : out STD_LOGIC;
    \FSM_onehot_keeper_reg[state][1]_0\ : out STD_LOGIC;
    \keeper[lock]\ : out STD_LOGIC;
    \amo_rsp[data]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \keeper_reg[ext]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \main_rsp_o[err]\ : in STD_LOGIC;
    \bus_rsp_o[err]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_keeper_reg[state][2]_1\ : in STD_LOGIC;
    \bus_req_i[lock]\ : in STD_LOGIC;
    wack : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_rsp_o[ack]\ : in STD_LOGIC;
    \main_rsp_o[ack]\ : in STD_LOGIC;
    \core_req[0][stb]\ : in STD_LOGIC;
    rdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \main_rsp_o[data]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus_rsp_o[data]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \spram_reg_0_63_7_7_i_1__4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \spram_reg_0_63_7_7_i_1__5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \spram_reg_0_63_7_7_i_1__6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \keeper_reg[lock]_0\ : in STD_LOGIC;
    \keeper_reg[lock]_1\ : in STD_LOGIC
  );
end system_neorv32_vivado_ip_0_0_neorv32_bus_gateway;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_bus_gateway is
  signal \FSM_onehot_keeper[state][0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_keeper[state][1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_keeper[state][2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_keeper[state][2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_keeper[state][2]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_keeper_reg[state][1]_0\ : STD_LOGIC;
  signal \keeper[cnt]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \keeper[cnt][11]_i_1_n_0\ : STD_LOGIC;
  signal \^keeper[lock]\ : STD_LOGIC;
  signal \keeper[lock]_i_1_n_0\ : STD_LOGIC;
  signal \keeper_reg[cnt][11]_i_3_n_2\ : STD_LOGIC;
  signal \keeper_reg[cnt][11]_i_3_n_3\ : STD_LOGIC;
  signal \keeper_reg[cnt][4]_i_2_n_0\ : STD_LOGIC;
  signal \keeper_reg[cnt][4]_i_2_n_1\ : STD_LOGIC;
  signal \keeper_reg[cnt][4]_i_2_n_2\ : STD_LOGIC;
  signal \keeper_reg[cnt][4]_i_2_n_3\ : STD_LOGIC;
  signal \keeper_reg[cnt][8]_i_2_n_0\ : STD_LOGIC;
  signal \keeper_reg[cnt][8]_i_2_n_1\ : STD_LOGIC;
  signal \keeper_reg[cnt][8]_i_2_n_2\ : STD_LOGIC;
  signal \keeper_reg[cnt][8]_i_2_n_3\ : STD_LOGIC;
  signal \keeper_reg[cnt_n_0_][0]\ : STD_LOGIC;
  signal \keeper_reg[cnt_n_0_][10]\ : STD_LOGIC;
  signal \keeper_reg[cnt_n_0_][1]\ : STD_LOGIC;
  signal \keeper_reg[cnt_n_0_][2]\ : STD_LOGIC;
  signal \keeper_reg[cnt_n_0_][3]\ : STD_LOGIC;
  signal \keeper_reg[cnt_n_0_][4]\ : STD_LOGIC;
  signal \keeper_reg[cnt_n_0_][5]\ : STD_LOGIC;
  signal \keeper_reg[cnt_n_0_][6]\ : STD_LOGIC;
  signal \keeper_reg[cnt_n_0_][7]\ : STD_LOGIC;
  signal \keeper_reg[cnt_n_0_][8]\ : STD_LOGIC;
  signal \keeper_reg[cnt_n_0_][9]\ : STD_LOGIC;
  signal \^keeper_reg[ext]__0\ : STD_LOGIC;
  signal \keeper_reg[lock_n_0_]\ : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \^xbus_terminate\ : STD_LOGIC;
  signal \NLW_keeper_reg[cnt][11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_keeper_reg[cnt][11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_keeper_reg[state][0]\ : label is """01"":010,iSTATE:100,""00"":001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_keeper_reg[state][1]\ : label is """01"":010,iSTATE:100,""00"":001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_keeper_reg[state][2]\ : label is """01"":010,iSTATE:100,""00"":001";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \keeper_reg[cnt][11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \keeper_reg[cnt][4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \keeper_reg[cnt][8]_i_2\ : label is 35;
begin
  \FSM_onehot_keeper_reg[state][1]_0\ <= \^fsm_onehot_keeper_reg[state][1]_0\;
  \keeper[lock]\ <= \^keeper[lock]\;
  \keeper_reg[ext]__0\ <= \^keeper_reg[ext]__0\;
  xbus_terminate <= \^xbus_terminate\;
\FSM_onehot_keeper[state][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABCC"
    )
        port map (
      I0 => \^fsm_onehot_keeper_reg[state][1]_0\,
      I1 => \FSM_onehot_keeper[state][2]_i_2_n_0\,
      I2 => \core_req[0][stb]\,
      I3 => \^keeper[lock]\,
      I4 => \FSM_onehot_keeper[state][2]_i_3_n_0\,
      O => \FSM_onehot_keeper[state][0]_i_1_n_0\
    );
\FSM_onehot_keeper[state][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F5F0E0"
    )
        port map (
      I0 => \FSM_onehot_keeper[state][2]_i_2_n_0\,
      I1 => \core_req[0][stb]\,
      I2 => \^keeper[lock]\,
      I3 => \FSM_onehot_keeper[state][2]_i_3_n_0\,
      I4 => \^fsm_onehot_keeper_reg[state][1]_0\,
      O => \FSM_onehot_keeper[state][1]_i_1_n_0\
    );
\FSM_onehot_keeper[state][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF15FF00"
    )
        port map (
      I0 => \FSM_onehot_keeper[state][2]_i_2_n_0\,
      I1 => \core_req[0][stb]\,
      I2 => \^keeper[lock]\,
      I3 => \FSM_onehot_keeper[state][2]_i_3_n_0\,
      I4 => \^xbus_terminate\,
      O => \FSM_onehot_keeper[state][2]_i_1_n_0\
    );
\FSM_onehot_keeper[state][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F3A2A2"
    )
        port map (
      I0 => \FSM_onehot_keeper_reg[state][2]_1\,
      I1 => \^keeper[lock]\,
      I2 => \^fsm_onehot_keeper_reg[state][1]_0\,
      I3 => \bus_req_i[lock]\,
      I4 => \keeper_reg[lock_n_0_]\,
      O => \FSM_onehot_keeper[state][2]_i_2_n_0\
    );
\FSM_onehot_keeper[state][2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \keeper_reg[cnt_n_0_][4]\,
      I1 => \^keeper_reg[ext]__0\,
      I2 => p_0_in2_in,
      I3 => \^fsm_onehot_keeper_reg[state][1]_0\,
      O => \FSM_onehot_keeper[state][2]_i_3_n_0\
    );
\FSM_onehot_keeper_reg[state][0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_keeper[state][0]_i_1_n_0\,
      PRE => rstn_sys,
      Q => \^keeper[lock]\
    );
\FSM_onehot_keeper_reg[state][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \FSM_onehot_keeper[state][1]_i_1_n_0\,
      Q => \^fsm_onehot_keeper_reg[state][1]_0\
    );
\FSM_onehot_keeper_reg[state][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \FSM_onehot_keeper[state][2]_i_1_n_0\,
      Q => \^xbus_terminate\
    );
ipb_reg_0_1_0_5_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \spram_reg_0_63_7_7_i_1__5\(2),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(18),
      I3 => \bus_rsp_o[data]\(18),
      O => \amo_rsp[data]\(18)
    );
ipb_reg_0_1_0_5_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => rdata(1),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(1),
      I3 => \bus_rsp_o[data]\(1),
      O => \amo_rsp[data]\(1)
    );
\ipb_reg_0_1_0_5_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \spram_reg_0_63_7_7_i_1__5\(5),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(21),
      I3 => \bus_rsp_o[data]\(21),
      O => \amo_rsp[data]\(21)
    );
ipb_reg_0_1_0_5_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => rdata(0),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(0),
      I3 => \bus_rsp_o[data]\(0),
      O => \amo_rsp[data]\(0)
    );
\ipb_reg_0_1_0_5_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \spram_reg_0_63_7_7_i_1__5\(4),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(20),
      I3 => \bus_rsp_o[data]\(20),
      O => \amo_rsp[data]\(20)
    );
ipb_reg_0_1_0_5_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => rdata(3),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(3),
      I3 => \bus_rsp_o[data]\(3),
      O => \amo_rsp[data]\(3)
    );
ipb_reg_0_1_0_5_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => rdata(2),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(2),
      I3 => \bus_rsp_o[data]\(2),
      O => \amo_rsp[data]\(2)
    );
ipb_reg_0_1_0_5_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => rdata(5),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(5),
      I3 => \bus_rsp_o[data]\(5),
      O => \amo_rsp[data]\(5)
    );
ipb_reg_0_1_0_5_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => rdata(4),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(4),
      I3 => \bus_rsp_o[data]\(4),
      O => \amo_rsp[data]\(4)
    );
ipb_reg_0_1_0_5_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \spram_reg_0_63_7_7_i_1__5\(1),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(17),
      I3 => \bus_rsp_o[data]\(17),
      O => \amo_rsp[data]\(17)
    );
ipb_reg_0_1_0_5_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \spram_reg_0_63_7_7_i_1__5\(0),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(16),
      I3 => \bus_rsp_o[data]\(16),
      O => \amo_rsp[data]\(16)
    );
ipb_reg_0_1_0_5_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \spram_reg_0_63_7_7_i_1__5\(3),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(19),
      I3 => \bus_rsp_o[data]\(19),
      O => \amo_rsp[data]\(19)
    );
ipb_reg_0_1_12_15_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \spram_reg_0_63_7_7_i_1__6\(5),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(29),
      I3 => \bus_rsp_o[data]\(29),
      O => \amo_rsp[data]\(29)
    );
ipb_reg_0_1_12_15_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \spram_reg_0_63_7_7_i_1__6\(4),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(28),
      I3 => \bus_rsp_o[data]\(28),
      O => \amo_rsp[data]\(28)
    );
ipb_reg_0_1_12_15_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \spram_reg_0_63_7_7_i_1__6\(7),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(31),
      I3 => \bus_rsp_o[data]\(31),
      O => \amo_rsp[data]\(31)
    );
ipb_reg_0_1_12_15_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \spram_reg_0_63_7_7_i_1__6\(6),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(30),
      I3 => \bus_rsp_o[data]\(30),
      O => \amo_rsp[data]\(30)
    );
ipb_reg_0_1_12_16_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \spram_reg_0_63_7_7_i_1__4\(5),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(13),
      I3 => \bus_rsp_o[data]\(13),
      O => \amo_rsp[data]\(13)
    );
ipb_reg_0_1_12_16_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \spram_reg_0_63_7_7_i_1__4\(4),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(12),
      I3 => \bus_rsp_o[data]\(12),
      O => \amo_rsp[data]\(12)
    );
ipb_reg_0_1_12_16_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \spram_reg_0_63_7_7_i_1__4\(7),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(15),
      I3 => \bus_rsp_o[data]\(15),
      O => \amo_rsp[data]\(15)
    );
ipb_reg_0_1_12_16_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \spram_reg_0_63_7_7_i_1__4\(6),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(14),
      I3 => \bus_rsp_o[data]\(14),
      O => \amo_rsp[data]\(14)
    );
ipb_reg_0_1_6_11_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \spram_reg_0_63_7_7_i_1__4\(0),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(8),
      I3 => \bus_rsp_o[data]\(8),
      O => \amo_rsp[data]\(8)
    );
\ipb_reg_0_1_6_11_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \spram_reg_0_63_7_7_i_1__6\(0),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(24),
      I3 => \bus_rsp_o[data]\(24),
      O => \amo_rsp[data]\(24)
    );
ipb_reg_0_1_6_11_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \spram_reg_0_63_7_7_i_1__4\(3),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(11),
      I3 => \bus_rsp_o[data]\(11),
      O => \amo_rsp[data]\(11)
    );
\ipb_reg_0_1_6_11_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \spram_reg_0_63_7_7_i_1__6\(3),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(27),
      I3 => \bus_rsp_o[data]\(27),
      O => \amo_rsp[data]\(27)
    );
ipb_reg_0_1_6_11_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \spram_reg_0_63_7_7_i_1__4\(2),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(10),
      I3 => \bus_rsp_o[data]\(10),
      O => \amo_rsp[data]\(10)
    );
\ipb_reg_0_1_6_11_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \spram_reg_0_63_7_7_i_1__6\(2),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(26),
      I3 => \bus_rsp_o[data]\(26),
      O => \amo_rsp[data]\(26)
    );
ipb_reg_0_1_6_11_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => rdata(7),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(7),
      I3 => \bus_rsp_o[data]\(7),
      O => \amo_rsp[data]\(7)
    );
\ipb_reg_0_1_6_11_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \spram_reg_0_63_7_7_i_1__5\(7),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(23),
      I3 => \bus_rsp_o[data]\(23),
      O => \amo_rsp[data]\(23)
    );
ipb_reg_0_1_6_11_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => rdata(6),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(6),
      I3 => \bus_rsp_o[data]\(6),
      O => \amo_rsp[data]\(6)
    );
\ipb_reg_0_1_6_11_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \spram_reg_0_63_7_7_i_1__5\(6),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(22),
      I3 => \bus_rsp_o[data]\(22),
      O => \amo_rsp[data]\(22)
    );
ipb_reg_0_1_6_11_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \spram_reg_0_63_7_7_i_1__4\(1),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(9),
      I3 => \bus_rsp_o[data]\(9),
      O => \amo_rsp[data]\(9)
    );
\ipb_reg_0_1_6_11_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \spram_reg_0_63_7_7_i_1__6\(1),
      I1 => Q(0),
      I2 => \main_rsp_o[data]\(25),
      I3 => \bus_rsp_o[data]\(25),
      O => \amo_rsp[data]\(25)
    );
\keeper[cnt][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \keeper_reg[cnt_n_0_][0]\,
      I1 => \^fsm_onehot_keeper_reg[state][1]_0\,
      I2 => wack,
      I3 => Q(0),
      I4 => \bus_rsp_o[ack]\,
      I5 => \main_rsp_o[ack]\,
      O => \keeper[cnt]\(0)
    );
\keeper[cnt][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => plusOp(10),
      I1 => \^fsm_onehot_keeper_reg[state][1]_0\,
      I2 => wack,
      I3 => Q(0),
      I4 => \bus_rsp_o[ack]\,
      I5 => \main_rsp_o[ack]\,
      O => \keeper[cnt]\(10)
    );
\keeper[cnt][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^fsm_onehot_keeper_reg[state][1]_0\,
      I1 => \^keeper[lock]\,
      O => \keeper[cnt][11]_i_1_n_0\
    );
\keeper[cnt][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => plusOp(11),
      I1 => \^fsm_onehot_keeper_reg[state][1]_0\,
      I2 => wack,
      I3 => Q(0),
      I4 => \bus_rsp_o[ack]\,
      I5 => \main_rsp_o[ack]\,
      O => \keeper[cnt]\(11)
    );
\keeper[cnt][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => plusOp(1),
      I1 => \^fsm_onehot_keeper_reg[state][1]_0\,
      I2 => wack,
      I3 => Q(0),
      I4 => \bus_rsp_o[ack]\,
      I5 => \main_rsp_o[ack]\,
      O => \keeper[cnt]\(1)
    );
\keeper[cnt][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => plusOp(2),
      I1 => \^fsm_onehot_keeper_reg[state][1]_0\,
      I2 => wack,
      I3 => Q(0),
      I4 => \bus_rsp_o[ack]\,
      I5 => \main_rsp_o[ack]\,
      O => \keeper[cnt]\(2)
    );
\keeper[cnt][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => plusOp(3),
      I1 => \^fsm_onehot_keeper_reg[state][1]_0\,
      I2 => wack,
      I3 => Q(0),
      I4 => \bus_rsp_o[ack]\,
      I5 => \main_rsp_o[ack]\,
      O => \keeper[cnt]\(3)
    );
\keeper[cnt][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => plusOp(4),
      I1 => \^fsm_onehot_keeper_reg[state][1]_0\,
      I2 => wack,
      I3 => Q(0),
      I4 => \bus_rsp_o[ack]\,
      I5 => \main_rsp_o[ack]\,
      O => \keeper[cnt]\(4)
    );
\keeper[cnt][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => plusOp(5),
      I1 => \^fsm_onehot_keeper_reg[state][1]_0\,
      I2 => wack,
      I3 => Q(0),
      I4 => \bus_rsp_o[ack]\,
      I5 => \main_rsp_o[ack]\,
      O => \keeper[cnt]\(5)
    );
\keeper[cnt][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => plusOp(6),
      I1 => \^fsm_onehot_keeper_reg[state][1]_0\,
      I2 => wack,
      I3 => Q(0),
      I4 => \bus_rsp_o[ack]\,
      I5 => \main_rsp_o[ack]\,
      O => \keeper[cnt]\(6)
    );
\keeper[cnt][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => plusOp(7),
      I1 => \^fsm_onehot_keeper_reg[state][1]_0\,
      I2 => wack,
      I3 => Q(0),
      I4 => \bus_rsp_o[ack]\,
      I5 => \main_rsp_o[ack]\,
      O => \keeper[cnt]\(7)
    );
\keeper[cnt][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => plusOp(8),
      I1 => \^fsm_onehot_keeper_reg[state][1]_0\,
      I2 => wack,
      I3 => Q(0),
      I4 => \bus_rsp_o[ack]\,
      I5 => \main_rsp_o[ack]\,
      O => \keeper[cnt]\(8)
    );
\keeper[cnt][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => plusOp(9),
      I1 => \^fsm_onehot_keeper_reg[state][1]_0\,
      I2 => wack,
      I3 => Q(0),
      I4 => \bus_rsp_o[ack]\,
      I5 => \main_rsp_o[ack]\,
      O => \keeper[cnt]\(9)
    );
\keeper[lock]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47FF4700"
    )
        port map (
      I0 => \keeper_reg[lock]_0\,
      I1 => D(0),
      I2 => \keeper_reg[lock]_1\,
      I3 => \^keeper[lock]\,
      I4 => \keeper_reg[lock_n_0_]\,
      O => \keeper[lock]_i_1_n_0\
    );
\keeper_reg[cnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \keeper[cnt][11]_i_1_n_0\,
      CLR => rstn_sys,
      D => \keeper[cnt]\(0),
      Q => \keeper_reg[cnt_n_0_][0]\
    );
\keeper_reg[cnt][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \keeper[cnt][11]_i_1_n_0\,
      CLR => rstn_sys,
      D => \keeper[cnt]\(10),
      Q => \keeper_reg[cnt_n_0_][10]\
    );
\keeper_reg[cnt][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \keeper[cnt][11]_i_1_n_0\,
      CLR => rstn_sys,
      D => \keeper[cnt]\(11),
      Q => p_0_in2_in
    );
\keeper_reg[cnt][11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \keeper_reg[cnt][8]_i_2_n_0\,
      CO(3 downto 2) => \NLW_keeper_reg[cnt][11]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \keeper_reg[cnt][11]_i_3_n_2\,
      CO(0) => \keeper_reg[cnt][11]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_keeper_reg[cnt][11]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(11 downto 9),
      S(3) => '0',
      S(2) => p_0_in2_in,
      S(1) => \keeper_reg[cnt_n_0_][10]\,
      S(0) => \keeper_reg[cnt_n_0_][9]\
    );
\keeper_reg[cnt][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \keeper[cnt][11]_i_1_n_0\,
      CLR => rstn_sys,
      D => \keeper[cnt]\(1),
      Q => \keeper_reg[cnt_n_0_][1]\
    );
\keeper_reg[cnt][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \keeper[cnt][11]_i_1_n_0\,
      CLR => rstn_sys,
      D => \keeper[cnt]\(2),
      Q => \keeper_reg[cnt_n_0_][2]\
    );
\keeper_reg[cnt][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \keeper[cnt][11]_i_1_n_0\,
      CLR => rstn_sys,
      D => \keeper[cnt]\(3),
      Q => \keeper_reg[cnt_n_0_][3]\
    );
\keeper_reg[cnt][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \keeper[cnt][11]_i_1_n_0\,
      CLR => rstn_sys,
      D => \keeper[cnt]\(4),
      Q => \keeper_reg[cnt_n_0_][4]\
    );
\keeper_reg[cnt][4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \keeper_reg[cnt][4]_i_2_n_0\,
      CO(2) => \keeper_reg[cnt][4]_i_2_n_1\,
      CO(1) => \keeper_reg[cnt][4]_i_2_n_2\,
      CO(0) => \keeper_reg[cnt][4]_i_2_n_3\,
      CYINIT => \keeper_reg[cnt_n_0_][0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(4 downto 1),
      S(3) => \keeper_reg[cnt_n_0_][4]\,
      S(2) => \keeper_reg[cnt_n_0_][3]\,
      S(1) => \keeper_reg[cnt_n_0_][2]\,
      S(0) => \keeper_reg[cnt_n_0_][1]\
    );
\keeper_reg[cnt][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \keeper[cnt][11]_i_1_n_0\,
      CLR => rstn_sys,
      D => \keeper[cnt]\(5),
      Q => \keeper_reg[cnt_n_0_][5]\
    );
\keeper_reg[cnt][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \keeper[cnt][11]_i_1_n_0\,
      CLR => rstn_sys,
      D => \keeper[cnt]\(6),
      Q => \keeper_reg[cnt_n_0_][6]\
    );
\keeper_reg[cnt][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \keeper[cnt][11]_i_1_n_0\,
      CLR => rstn_sys,
      D => \keeper[cnt]\(7),
      Q => \keeper_reg[cnt_n_0_][7]\
    );
\keeper_reg[cnt][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \keeper[cnt][11]_i_1_n_0\,
      CLR => rstn_sys,
      D => \keeper[cnt]\(8),
      Q => \keeper_reg[cnt_n_0_][8]\
    );
\keeper_reg[cnt][8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \keeper_reg[cnt][4]_i_2_n_0\,
      CO(3) => \keeper_reg[cnt][8]_i_2_n_0\,
      CO(2) => \keeper_reg[cnt][8]_i_2_n_1\,
      CO(1) => \keeper_reg[cnt][8]_i_2_n_2\,
      CO(0) => \keeper_reg[cnt][8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(8 downto 5),
      S(3) => \keeper_reg[cnt_n_0_][8]\,
      S(2) => \keeper_reg[cnt_n_0_][7]\,
      S(1) => \keeper_reg[cnt_n_0_][6]\,
      S(0) => \keeper_reg[cnt_n_0_][5]\
    );
\keeper_reg[cnt][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \keeper[cnt][11]_i_1_n_0\,
      CLR => rstn_sys,
      D => \keeper[cnt]\(9),
      Q => \keeper_reg[cnt_n_0_][9]\
    );
\keeper_reg[ext]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \keeper_reg[ext]_0\,
      Q => \^keeper_reg[ext]__0\
    );
\keeper_reg[lock]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \keeper[lock]_i_1_n_0\,
      Q => \keeper_reg[lock_n_0_]\
    );
spram_reg_0_63_8_8_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \^xbus_terminate\,
      I1 => \main_rsp_o[err]\,
      I2 => \bus_rsp_o[err]\,
      I3 => D(0),
      O => \FSM_onehot_keeper_reg[state][2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_bus_reg is
  port (
    \bus_rsp_o[ack]\ : out STD_LOGIC;
    \bus_rsp_o[err]\ : out STD_LOGIC;
    \request_reg_enabled.device_req_o_reg[stb]_0\ : out STD_LOGIC;
    \request_reg_enabled.device_req_o_reg[burst]_0\ : out STD_LOGIC;
    arvalid : out STD_LOGIC;
    awvalid : out STD_LOGIC;
    wvalid : out STD_LOGIC;
    data_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \request_reg_enabled.device_req_o_reg[stb]_1\ : out STD_LOGIC;
    locked_reg : out STD_LOGIC;
    m_axi_awprot : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_rsp_o[data]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \request_reg_enabled.device_req_o_reg[stb]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_req_i[rw]\ : in STD_LOGIC;
    \bus_req_i[burst]\ : in STD_LOGIC;
    \bus_req_i[lock]\ : in STD_LOGIC;
    pending_reg : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    arvalid_reg : in STD_LOGIC;
    m_axi_awvalid : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wvalid : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    \main_rsp_o[err]\ : in STD_LOGIC;
    xbus_terminate : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    locked : in STD_LOGIC;
    \bus_req_i[addr]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \request_reg_enabled.device_req_o_reg[data][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus_req_i[ben]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end system_neorv32_vivado_ip_0_0_neorv32_bus_reg;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_bus_reg is
  signal \bus_req[lock]\ : STD_LOGIC;
  signal \bus_rsp[ack]\ : STD_LOGIC;
  signal \bus_rsp[ack]0\ : STD_LOGIC;
  signal \bus_rsp[err]\ : STD_LOGIC;
  signal \^bus_rsp_o[err]\ : STD_LOGIC;
  signal \^request_reg_enabled.device_req_o_reg[burst]_0\ : STD_LOGIC;
  signal \^request_reg_enabled.device_req_o_reg[stb]_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][0]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][10]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][11]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][12]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][13]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][14]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][15]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][16]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][17]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][18]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][19]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][1]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][20]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][21]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][22]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][23]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][24]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][25]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][26]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][27]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][28]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][29]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][2]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][30]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][31]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][3]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][4]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][5]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][6]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][7]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][8]_i_1_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][9]_i_1_n_0\ : STD_LOGIC;
  signal \xbus_req[we]\ : STD_LOGIC;
  signal \xbus_rsp[err]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of locked_i_1 : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[ack]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][0]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][10]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][11]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][12]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][13]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][14]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][15]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][16]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][17]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][18]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][19]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][1]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][20]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][21]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][22]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][23]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][24]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][25]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][26]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][27]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][28]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][29]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][2]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][30]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][31]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][3]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][4]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][5]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][6]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][7]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][8]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \response_reg_enabled.host_rsp_o[data][9]_i_1\ : label is "soft_lutpair279";
begin
  \bus_rsp_o[err]\ <= \^bus_rsp_o[err]\;
  \request_reg_enabled.device_req_o_reg[burst]_0\ <= \^request_reg_enabled.device_req_o_reg[burst]_0\;
  \request_reg_enabled.device_req_o_reg[stb]_0\ <= \^request_reg_enabled.device_req_o_reg[stb]_0\;
arvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222F0FF0000"
    )
        port map (
      I0 => m_axi_arvalid,
      I1 => m_axi_arready,
      I2 => \^request_reg_enabled.device_req_o_reg[burst]_0\,
      I3 => \xbus_req[we]\,
      I4 => \^request_reg_enabled.device_req_o_reg[stb]_0\,
      I5 => arvalid_reg,
      O => arvalid
    );
awvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222220F000000"
    )
        port map (
      I0 => m_axi_awvalid,
      I1 => m_axi_awready,
      I2 => \^request_reg_enabled.device_req_o_reg[burst]_0\,
      I3 => \xbus_req[we]\,
      I4 => \^request_reg_enabled.device_req_o_reg[stb]_0\,
      I5 => arvalid_reg,
      O => awvalid
    );
locked_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => locked,
      I1 => pending_reg,
      I2 => \^request_reg_enabled.device_req_o_reg[stb]_0\,
      I3 => \bus_req[lock]\,
      O => locked_reg
    );
\pending_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33030003AAAAAAAA"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[stb]_0\,
      I1 => xbus_terminate,
      I2 => \bus_rsp[ack]0\,
      I3 => locked,
      I4 => \bus_req[lock]\,
      I5 => pending_reg,
      O => \request_reg_enabled.device_req_o_reg[stb]_1\
    );
pending_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => m_axi_rvalid,
      O => \bus_rsp[ack]0\
    );
\request_reg_enabled.device_req_o_reg[addr][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(0),
      Q => m_axi_awaddr(0)
    );
\request_reg_enabled.device_req_o_reg[addr][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(10),
      Q => m_axi_awaddr(10)
    );
\request_reg_enabled.device_req_o_reg[addr][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(11),
      Q => m_axi_awaddr(11)
    );
\request_reg_enabled.device_req_o_reg[addr][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(12),
      Q => m_axi_awaddr(12)
    );
\request_reg_enabled.device_req_o_reg[addr][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(13),
      Q => m_axi_awaddr(13)
    );
\request_reg_enabled.device_req_o_reg[addr][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(14),
      Q => m_axi_awaddr(14)
    );
\request_reg_enabled.device_req_o_reg[addr][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(15),
      Q => m_axi_awaddr(15)
    );
\request_reg_enabled.device_req_o_reg[addr][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(16),
      Q => m_axi_awaddr(16)
    );
\request_reg_enabled.device_req_o_reg[addr][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(17),
      Q => m_axi_awaddr(17)
    );
\request_reg_enabled.device_req_o_reg[addr][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(18),
      Q => m_axi_awaddr(18)
    );
\request_reg_enabled.device_req_o_reg[addr][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(19),
      Q => m_axi_awaddr(19)
    );
\request_reg_enabled.device_req_o_reg[addr][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(1),
      Q => m_axi_awaddr(1)
    );
\request_reg_enabled.device_req_o_reg[addr][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(20),
      Q => m_axi_awaddr(20)
    );
\request_reg_enabled.device_req_o_reg[addr][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(21),
      Q => m_axi_awaddr(21)
    );
\request_reg_enabled.device_req_o_reg[addr][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(22),
      Q => m_axi_awaddr(22)
    );
\request_reg_enabled.device_req_o_reg[addr][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(23),
      Q => m_axi_awaddr(23)
    );
\request_reg_enabled.device_req_o_reg[addr][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(24),
      Q => m_axi_awaddr(24)
    );
\request_reg_enabled.device_req_o_reg[addr][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(25),
      Q => m_axi_awaddr(25)
    );
\request_reg_enabled.device_req_o_reg[addr][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(26),
      Q => m_axi_awaddr(26)
    );
\request_reg_enabled.device_req_o_reg[addr][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(27),
      Q => m_axi_awaddr(27)
    );
\request_reg_enabled.device_req_o_reg[addr][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(28),
      Q => m_axi_awaddr(28)
    );
\request_reg_enabled.device_req_o_reg[addr][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(29),
      Q => m_axi_awaddr(29)
    );
\request_reg_enabled.device_req_o_reg[addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(2),
      Q => m_axi_awaddr(2)
    );
\request_reg_enabled.device_req_o_reg[addr][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(30),
      Q => m_axi_awaddr(30)
    );
\request_reg_enabled.device_req_o_reg[addr][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(31),
      Q => m_axi_awaddr(31)
    );
\request_reg_enabled.device_req_o_reg[addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(3),
      Q => m_axi_awaddr(3)
    );
\request_reg_enabled.device_req_o_reg[addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(4),
      Q => m_axi_awaddr(4)
    );
\request_reg_enabled.device_req_o_reg[addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(5),
      Q => m_axi_awaddr(5)
    );
\request_reg_enabled.device_req_o_reg[addr][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(6),
      Q => m_axi_awaddr(6)
    );
\request_reg_enabled.device_req_o_reg[addr][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(7),
      Q => m_axi_awaddr(7)
    );
\request_reg_enabled.device_req_o_reg[addr][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(8),
      Q => m_axi_awaddr(8)
    );
\request_reg_enabled.device_req_o_reg[addr][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[addr]\(9),
      Q => m_axi_awaddr(9)
    );
\request_reg_enabled.device_req_o_reg[ben][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[ben]\(0),
      Q => m_axi_wstrb(0)
    );
\request_reg_enabled.device_req_o_reg[ben][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[ben]\(1),
      Q => m_axi_wstrb(1)
    );
\request_reg_enabled.device_req_o_reg[ben][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[ben]\(2),
      Q => m_axi_wstrb(2)
    );
\request_reg_enabled.device_req_o_reg[ben][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[ben]\(3),
      Q => m_axi_wstrb(3)
    );
\request_reg_enabled.device_req_o_reg[burst]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_req_i[burst]\,
      Q => \^request_reg_enabled.device_req_o_reg[burst]_0\
    );
\request_reg_enabled.device_req_o_reg[data][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(0),
      Q => m_axi_wdata(0)
    );
\request_reg_enabled.device_req_o_reg[data][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(10),
      Q => m_axi_wdata(10)
    );
\request_reg_enabled.device_req_o_reg[data][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(11),
      Q => m_axi_wdata(11)
    );
\request_reg_enabled.device_req_o_reg[data][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(12),
      Q => m_axi_wdata(12)
    );
\request_reg_enabled.device_req_o_reg[data][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(13),
      Q => m_axi_wdata(13)
    );
\request_reg_enabled.device_req_o_reg[data][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(14),
      Q => m_axi_wdata(14)
    );
\request_reg_enabled.device_req_o_reg[data][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(15),
      Q => m_axi_wdata(15)
    );
\request_reg_enabled.device_req_o_reg[data][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(16),
      Q => m_axi_wdata(16)
    );
\request_reg_enabled.device_req_o_reg[data][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(17),
      Q => m_axi_wdata(17)
    );
\request_reg_enabled.device_req_o_reg[data][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(18),
      Q => m_axi_wdata(18)
    );
\request_reg_enabled.device_req_o_reg[data][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(19),
      Q => m_axi_wdata(19)
    );
\request_reg_enabled.device_req_o_reg[data][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(1),
      Q => m_axi_wdata(1)
    );
\request_reg_enabled.device_req_o_reg[data][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(20),
      Q => m_axi_wdata(20)
    );
\request_reg_enabled.device_req_o_reg[data][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(21),
      Q => m_axi_wdata(21)
    );
\request_reg_enabled.device_req_o_reg[data][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(22),
      Q => m_axi_wdata(22)
    );
\request_reg_enabled.device_req_o_reg[data][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(23),
      Q => m_axi_wdata(23)
    );
\request_reg_enabled.device_req_o_reg[data][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(24),
      Q => m_axi_wdata(24)
    );
\request_reg_enabled.device_req_o_reg[data][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(25),
      Q => m_axi_wdata(25)
    );
\request_reg_enabled.device_req_o_reg[data][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(26),
      Q => m_axi_wdata(26)
    );
\request_reg_enabled.device_req_o_reg[data][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(27),
      Q => m_axi_wdata(27)
    );
\request_reg_enabled.device_req_o_reg[data][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(28),
      Q => m_axi_wdata(28)
    );
\request_reg_enabled.device_req_o_reg[data][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(29),
      Q => m_axi_wdata(29)
    );
\request_reg_enabled.device_req_o_reg[data][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(2),
      Q => m_axi_wdata(2)
    );
\request_reg_enabled.device_req_o_reg[data][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(30),
      Q => m_axi_wdata(30)
    );
\request_reg_enabled.device_req_o_reg[data][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(31),
      Q => m_axi_wdata(31)
    );
\request_reg_enabled.device_req_o_reg[data][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(3),
      Q => m_axi_wdata(3)
    );
\request_reg_enabled.device_req_o_reg[data][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(4),
      Q => m_axi_wdata(4)
    );
\request_reg_enabled.device_req_o_reg[data][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(5),
      Q => m_axi_wdata(5)
    );
\request_reg_enabled.device_req_o_reg[data][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(6),
      Q => m_axi_wdata(6)
    );
\request_reg_enabled.device_req_o_reg[data][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(7),
      Q => m_axi_wdata(7)
    );
\request_reg_enabled.device_req_o_reg[data][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(8),
      Q => m_axi_wdata(8)
    );
\request_reg_enabled.device_req_o_reg[data][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[data][31]_0\(9),
      Q => m_axi_wdata(9)
    );
\request_reg_enabled.device_req_o_reg[lock]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_req_i[lock]\,
      Q => \bus_req[lock]\
    );
\request_reg_enabled.device_req_o_reg[meta][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => D(0),
      Q => m_axi_awprot(1)
    );
\request_reg_enabled.device_req_o_reg[meta][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => D(1),
      Q => m_axi_awprot(0)
    );
\request_reg_enabled.device_req_o_reg[rw]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      CLR => rstn_sys,
      D => \bus_req_i[rw]\,
      Q => \xbus_req[we]\
    );
\request_reg_enabled.device_req_o_reg[stb]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[stb]_2\(0),
      Q => \^request_reg_enabled.device_req_o_reg[stb]_0\
    );
\response_reg_enabled.host_rsp_o[ack]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => \bus_rsp[ack]0\,
      O => \bus_rsp[ack]\
    );
\response_reg_enabled.host_rsp_o[data][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(0),
      O => \response_reg_enabled.host_rsp_o[data][0]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(10),
      O => \response_reg_enabled.host_rsp_o[data][10]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(11),
      O => \response_reg_enabled.host_rsp_o[data][11]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(12),
      O => \response_reg_enabled.host_rsp_o[data][12]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(13),
      O => \response_reg_enabled.host_rsp_o[data][13]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(14),
      O => \response_reg_enabled.host_rsp_o[data][14]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(15),
      O => \response_reg_enabled.host_rsp_o[data][15]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(16),
      O => \response_reg_enabled.host_rsp_o[data][16]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(17),
      O => \response_reg_enabled.host_rsp_o[data][17]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(18),
      O => \response_reg_enabled.host_rsp_o[data][18]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(19),
      O => \response_reg_enabled.host_rsp_o[data][19]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(1),
      O => \response_reg_enabled.host_rsp_o[data][1]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(20),
      O => \response_reg_enabled.host_rsp_o[data][20]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(21),
      O => \response_reg_enabled.host_rsp_o[data][21]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(22),
      O => \response_reg_enabled.host_rsp_o[data][22]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(23),
      O => \response_reg_enabled.host_rsp_o[data][23]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(24),
      O => \response_reg_enabled.host_rsp_o[data][24]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(25),
      O => \response_reg_enabled.host_rsp_o[data][25]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(26),
      O => \response_reg_enabled.host_rsp_o[data][26]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(27),
      O => \response_reg_enabled.host_rsp_o[data][27]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(28),
      O => \response_reg_enabled.host_rsp_o[data][28]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(29),
      O => \response_reg_enabled.host_rsp_o[data][29]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(2),
      O => \response_reg_enabled.host_rsp_o[data][2]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(30),
      O => \response_reg_enabled.host_rsp_o[data][30]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(31),
      O => \response_reg_enabled.host_rsp_o[data][31]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(3),
      O => \response_reg_enabled.host_rsp_o[data][3]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(4),
      O => \response_reg_enabled.host_rsp_o[data][4]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(5),
      O => \response_reg_enabled.host_rsp_o[data][5]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(6),
      O => \response_reg_enabled.host_rsp_o[data][6]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(7),
      O => \response_reg_enabled.host_rsp_o[data][7]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(8),
      O => \response_reg_enabled.host_rsp_o[data][8]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[data][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => m_axi_rdata(9),
      O => \response_reg_enabled.host_rsp_o[data][9]_i_1_n_0\
    );
\response_reg_enabled.host_rsp_o[err]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pending_reg,
      I1 => \xbus_rsp[err]\,
      O => \bus_rsp[err]\
    );
\response_reg_enabled.host_rsp_o[err]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8FFA8FFA8A8A8"
    )
        port map (
      I0 => m_axi_rvalid,
      I1 => m_axi_rresp(0),
      I2 => m_axi_rresp(1),
      I3 => m_axi_bvalid,
      I4 => m_axi_bresp(0),
      I5 => m_axi_bresp(1),
      O => \xbus_rsp[err]\
    );
\response_reg_enabled.host_rsp_o_reg[ack]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp[ack]\,
      Q => \bus_rsp_o[ack]\
    );
\response_reg_enabled.host_rsp_o_reg[data][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][0]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(0)
    );
\response_reg_enabled.host_rsp_o_reg[data][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][10]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(10)
    );
\response_reg_enabled.host_rsp_o_reg[data][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][11]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(11)
    );
\response_reg_enabled.host_rsp_o_reg[data][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][12]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(12)
    );
\response_reg_enabled.host_rsp_o_reg[data][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][13]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(13)
    );
\response_reg_enabled.host_rsp_o_reg[data][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][14]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(14)
    );
\response_reg_enabled.host_rsp_o_reg[data][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][15]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(15)
    );
\response_reg_enabled.host_rsp_o_reg[data][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][16]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(16)
    );
\response_reg_enabled.host_rsp_o_reg[data][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][17]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(17)
    );
\response_reg_enabled.host_rsp_o_reg[data][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][18]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(18)
    );
\response_reg_enabled.host_rsp_o_reg[data][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][19]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(19)
    );
\response_reg_enabled.host_rsp_o_reg[data][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][1]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(1)
    );
\response_reg_enabled.host_rsp_o_reg[data][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][20]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(20)
    );
\response_reg_enabled.host_rsp_o_reg[data][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][21]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(21)
    );
\response_reg_enabled.host_rsp_o_reg[data][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][22]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(22)
    );
\response_reg_enabled.host_rsp_o_reg[data][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][23]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(23)
    );
\response_reg_enabled.host_rsp_o_reg[data][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][24]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(24)
    );
\response_reg_enabled.host_rsp_o_reg[data][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][25]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(25)
    );
\response_reg_enabled.host_rsp_o_reg[data][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][26]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(26)
    );
\response_reg_enabled.host_rsp_o_reg[data][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][27]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(27)
    );
\response_reg_enabled.host_rsp_o_reg[data][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][28]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(28)
    );
\response_reg_enabled.host_rsp_o_reg[data][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][29]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(29)
    );
\response_reg_enabled.host_rsp_o_reg[data][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][2]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(2)
    );
\response_reg_enabled.host_rsp_o_reg[data][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][30]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(30)
    );
\response_reg_enabled.host_rsp_o_reg[data][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][31]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(31)
    );
\response_reg_enabled.host_rsp_o_reg[data][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][3]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(3)
    );
\response_reg_enabled.host_rsp_o_reg[data][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][4]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(4)
    );
\response_reg_enabled.host_rsp_o_reg[data][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][5]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(5)
    );
\response_reg_enabled.host_rsp_o_reg[data][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][6]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(6)
    );
\response_reg_enabled.host_rsp_o_reg[data][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][7]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(7)
    );
\response_reg_enabled.host_rsp_o_reg[data][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][8]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(8)
    );
\response_reg_enabled.host_rsp_o_reg[data][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \response_reg_enabled.host_rsp_o[data][9]_i_1_n_0\,
      Q => \bus_rsp_o[data]\(9)
    );
\response_reg_enabled.host_rsp_o_reg[err]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp[err]\,
      Q => \^bus_rsp_o[err]\
    );
spram_reg_0_63_8_8_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
        port map (
      I0 => \^bus_rsp_o[err]\,
      I1 => \main_rsp_o[err]\,
      I2 => xbus_terminate,
      I3 => D(0),
      I4 => E(0),
      O => data_i(0)
    );
wvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400040FF400040"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[burst]_0\,
      I1 => \xbus_req[we]\,
      I2 => \^request_reg_enabled.device_req_o_reg[stb]_0\,
      I3 => arvalid_reg,
      I4 => m_axi_wvalid,
      I5 => m_axi_wready,
      O => wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_bus_reg_5 is
  port (
    \request_reg_enabled.device_req_o_reg[addr][2]_0\ : out STD_LOGIC;
    \dev_00_req_o[addr]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \dev_00_req_o[rw]\ : out STD_LOGIC;
    \request_reg_enabled.device_req_o_reg[addr][17]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \request_reg_enabled.device_req_o_reg[addr][20]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \request_reg_enabled.device_req_o_reg[addr][16]_0\ : out STD_LOGIC;
    \dev_12_req_o[data]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \request_reg_enabled.device_req_o_reg[rw]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \request_reg_enabled.device_req_o_reg[rw]_1\ : out STD_LOGIC;
    \request_reg_enabled.device_req_o_reg[rw]_2\ : out STD_LOGIC;
    \request_reg_enabled.device_req_o_reg[addr][17]_1\ : out STD_LOGIC;
    I48 : out STD_LOGIC;
    \bus_req_i[stb]\ : out STD_LOGIC;
    \request_reg_enabled.device_req_o_reg[addr][2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \request_reg_enabled.device_req_o_reg[addr][3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \request_reg_enabled.device_req_o_reg[addr][3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \request_reg_enabled.device_req_o_reg[addr][4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \port_in_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \request_reg_enabled.device_req_o_reg[data][0]_0\ : out STD_LOGIC;
    \request_reg_enabled.device_req_o_reg[addr][16]_1\ : out STD_LOGIC;
    \request_reg_enabled.device_req_o_reg[data][1]_0\ : out STD_LOGIC;
    \request_reg_enabled.device_req_o_reg[data][2]_0\ : out STD_LOGIC;
    \request_reg_enabled.device_req_o_reg[rw]_3\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \request_reg_enabled.device_req_o_reg[addr][2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \request_reg_enabled.device_req_o_reg[rw]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \request_reg_enabled.device_req_o_reg[rw]_5\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ctrl[enable]\ : out STD_LOGIC;
    \request_reg_enabled.device_req_o_reg[addr][3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \request_reg_enabled.device_req_o_reg[rw]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \request_reg_enabled.device_req_o_reg[addr][2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    we : out STD_LOGIC;
    \request_reg_enabled.device_req_o_reg[addr][3]_3\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \request_reg_enabled.device_req_o_reg[rw]_7\ : out STD_LOGIC;
    \main_rsp_o[ack]\ : out STD_LOGIC;
    \main_rsp_o[err]\ : out STD_LOGIC;
    \main_rsp_o[data]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    re0 : in STD_LOGIC;
    \ctrl_reg[sim_mode]__0\ : in STD_LOGIC;
    \ctrl_reg[enable]__0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][15]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \bus_rsp_o_reg[data][5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ctrl_reg[hwfc_en]__0\ : in STD_LOGIC;
    \rx_fifo[avail]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][17]\ : in STD_LOGIC;
    \tx_fifo[avail]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][19]\ : in STD_LOGIC;
    \ctrl_reg[irq_rx_nempty]__0\ : in STD_LOGIC;
    \ctrl_reg[irq_rx_full]__0\ : in STD_LOGIC;
    \ctrl_reg[irq_tx_empty]__0\ : in STD_LOGIC;
    \ctrl_reg[irq_tx_nfull]__0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][30]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][31]\ : in STD_LOGIC;
    \w_pnt_reg[0]\ : in STD_LOGIC;
    \w_pnt_reg[0]_0\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_rsp_o_reg[data][15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gpio_o : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bus_rsp_o_reg[data][0]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][1]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][2]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][3]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][4]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][5]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][6]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][7]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][8]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][9]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][10]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][11]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][12]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][13]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][14]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][15]_1\ : in STD_LOGIC;
    \ctrl_reg[enable]__0_0\ : in STD_LOGIC;
    \ctrl_reg[cpha]__0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][2]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_rsp_o_reg[data][5]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bus_rsp_o_reg[data][9]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bus_rsp_o_reg[data][16]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][16]_0\ : in STD_LOGIC;
    r_pnt : in STD_LOGIC;
    w_pnt : in STD_LOGIC;
    \bus_rsp_o_reg[data][30]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty : in STD_LOGIC;
    \bus_rsp_o_reg[data][31]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][31]_1\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][0]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][31]_2\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \bus_rsp_o_reg[data][3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bus_rsp_o_reg[data][9]_1\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][11]_0\ : in STD_LOGIC;
    rx_last : in STD_LOGIC;
    \ctrl_reg[irq_rx_nempty]__0_1\ : in STD_LOGIC;
    \ctrl_reg[irq_rx_full]__0_2\ : in STD_LOGIC;
    \ctrl_reg[irq_tx_empty]__0_3\ : in STD_LOGIC;
    \ctrl_reg[irq_tx_nfull]__0_4\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][31]_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \device_rsp_i[ack]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \dev_30_rsp_i[err]\ : in STD_LOGIC;
    \device_rsp_i[data]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \request_reg_enabled.device_req_o_reg[rw]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \main_req_i[addr]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \main_req_i[data]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus_req_i[rw]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_neorv32_vivado_ip_0_0_neorv32_bus_reg_5 : entity is "neorv32_bus_reg";
end system_neorv32_vivado_ip_0_0_neorv32_bus_reg_5;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_bus_reg_5 is
  signal \^bus_req_i[stb]\ : STD_LOGIC;
  signal \bus_rsp_o[data][15]_i_2_n_0\ : STD_LOGIC;
  signal \bus_rsp_o[data][15]_i_3_n_0\ : STD_LOGIC;
  signal \bus_rsp_o[data][15]_i_5_n_0\ : STD_LOGIC;
  signal \^dev_00_req_o[addr]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^dev_00_req_o[rw]\ : STD_LOGIC;
  signal \^dev_12_req_o[data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \main_req[stb]\ : STD_LOGIC;
  signal \^request_reg_enabled.device_req_o_reg[addr][16]_0\ : STD_LOGIC;
  signal \^request_reg_enabled.device_req_o_reg[addr][16]_1\ : STD_LOGIC;
  signal \^request_reg_enabled.device_req_o_reg[addr][17]_0\ : STD_LOGIC;
  signal \^request_reg_enabled.device_req_o_reg[addr][17]_1\ : STD_LOGIC;
  signal \^request_reg_enabled.device_req_o_reg[addr][20]_0\ : STD_LOGIC;
  signal \request_reg_enabled.device_req_o_reg[addr_n_0_][16]\ : STD_LOGIC;
  signal \request_reg_enabled.device_req_o_reg[addr_n_0_][17]\ : STD_LOGIC;
  signal \request_reg_enabled.device_req_o_reg[addr_n_0_][18]\ : STD_LOGIC;
  signal \request_reg_enabled.device_req_o_reg[addr_n_0_][19]\ : STD_LOGIC;
  signal \request_reg_enabled.device_req_o_reg[addr_n_0_][20]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_rsp_o[data][0]_i_1__1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][0]_i_1__2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][10]_i_1__1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][10]_i_1__2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][11]_i_1__1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][11]_i_1__2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][12]_i_1__1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][12]_i_1__2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][13]_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][13]_i_1__1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][13]_i_1__2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][14]_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][14]_i_1__1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][14]_i_1__2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][15]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][15]_i_1__1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][15]_i_1__2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][15]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][15]_i_3\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][16]_i_1__1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][16]_i_1__2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][17]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][17]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][17]_i_1__1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][17]_i_1__2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][18]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][18]_i_1__1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][18]_i_1__2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][19]_i_1__0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][19]_i_1__1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][1]_i_1__2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][1]_i_1__3\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][20]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][20]_i_1__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][20]_i_1__1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][21]_i_1__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][21]_i_1__1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][22]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][22]_i_1__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][22]_i_1__1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][23]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][23]_i_1__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][23]_i_1__1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][24]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][24]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][25]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][25]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][26]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][26]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][27]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][27]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][28]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][28]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][29]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][29]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][2]_i_1__2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][30]_i_1__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][30]_i_1__1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][30]_i_1__2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][31]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][31]_i_1__1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][31]_i_1__2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][3]_i_1__2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][4]_i_1__1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][4]_i_1__2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][5]_i_1__1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][5]_i_1__2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][6]_i_1__1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][6]_i_1__2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][7]_i_1__1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][7]_i_1__2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][7]_i_1__3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][8]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][8]_i_1__2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][8]_i_1__3\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][9]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][9]_i_1__2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][9]_i_1__3\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \bus_rsp_o[err]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \ctrl[enable]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \ctrl[enable]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \ctrl[enable]_i_1__1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \ctrl[prsc][2]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \fifo_memory_small.fifo[0][35]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \irq_en[15]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \irq_pol[15]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \irq_typ[15]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \port_out[15]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of rden_i_1 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of rx_last_i_1 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sysinfo[0][31]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \tx_route[3]_i_1\ : label is "soft_lutpair216";
begin
  \bus_req_i[stb]\ <= \^bus_req_i[stb]\;
  \dev_00_req_o[addr]\(9 downto 0) <= \^dev_00_req_o[addr]\(9 downto 0);
  \dev_00_req_o[rw]\ <= \^dev_00_req_o[rw]\;
  \dev_12_req_o[data]\(31 downto 0) <= \^dev_12_req_o[data]\(31 downto 0);
  \request_reg_enabled.device_req_o_reg[addr][16]_0\ <= \^request_reg_enabled.device_req_o_reg[addr][16]_0\;
  \request_reg_enabled.device_req_o_reg[addr][16]_1\ <= \^request_reg_enabled.device_req_o_reg[addr][16]_1\;
  \request_reg_enabled.device_req_o_reg[addr][17]_0\ <= \^request_reg_enabled.device_req_o_reg[addr][17]_0\;
  \request_reg_enabled.device_req_o_reg[addr][17]_1\ <= \^request_reg_enabled.device_req_o_reg[addr][17]_1\;
  \request_reg_enabled.device_req_o_reg[addr][20]_0\ <= \^request_reg_enabled.device_req_o_reg[addr][20]_0\;
\bus_rsp_o[ack]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \request_reg_enabled.device_req_o_reg[addr_n_0_][17]\,
      I1 => \request_reg_enabled.device_req_o_reg[addr_n_0_][20]\,
      I2 => \request_reg_enabled.device_req_o_reg[addr_n_0_][18]\,
      I3 => \request_reg_enabled.device_req_o_reg[addr_n_0_][19]\,
      I4 => \request_reg_enabled.device_req_o_reg[addr_n_0_][16]\,
      I5 => \main_req[stb]\,
      O => \^request_reg_enabled.device_req_o_reg[addr][17]_1\
    );
\bus_rsp_o[ack]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \request_reg_enabled.device_req_o_reg[addr_n_0_][17]\,
      I1 => \request_reg_enabled.device_req_o_reg[addr_n_0_][19]\,
      I2 => \main_req[stb]\,
      I3 => \request_reg_enabled.device_req_o_reg[addr_n_0_][16]\,
      I4 => \request_reg_enabled.device_req_o_reg[addr_n_0_][20]\,
      I5 => \request_reg_enabled.device_req_o_reg[addr_n_0_][18]\,
      O => \^request_reg_enabled.device_req_o_reg[addr][17]_0\
    );
\bus_rsp_o[ack]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \request_reg_enabled.device_req_o_reg[addr_n_0_][16]\,
      I1 => \request_reg_enabled.device_req_o_reg[addr_n_0_][18]\,
      I2 => \request_reg_enabled.device_req_o_reg[addr_n_0_][19]\,
      I3 => \main_req[stb]\,
      I4 => \request_reg_enabled.device_req_o_reg[addr_n_0_][17]\,
      I5 => \request_reg_enabled.device_req_o_reg[addr_n_0_][20]\,
      O => \^request_reg_enabled.device_req_o_reg[addr][16]_1\
    );
\bus_rsp_o[ack]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \request_reg_enabled.device_req_o_reg[addr_n_0_][16]\,
      I1 => \request_reg_enabled.device_req_o_reg[addr_n_0_][17]\,
      I2 => \request_reg_enabled.device_req_o_reg[addr_n_0_][19]\,
      I3 => \main_req[stb]\,
      I4 => \request_reg_enabled.device_req_o_reg[addr_n_0_][20]\,
      I5 => \request_reg_enabled.device_req_o_reg[addr_n_0_][18]\,
      O => \^request_reg_enabled.device_req_o_reg[addr][16]_0\
    );
\bus_rsp_o[ack]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \request_reg_enabled.device_req_o_reg[addr_n_0_][20]\,
      I1 => \request_reg_enabled.device_req_o_reg[addr_n_0_][16]\,
      I2 => \request_reg_enabled.device_req_o_reg[addr_n_0_][17]\,
      I3 => \main_req[stb]\,
      I4 => \request_reg_enabled.device_req_o_reg[addr_n_0_][19]\,
      I5 => \request_reg_enabled.device_req_o_reg[addr_n_0_][18]\,
      O => \^request_reg_enabled.device_req_o_reg[addr][20]_0\
    );
\bus_rsp_o[data][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus_rsp_o[data][15]_i_2_n_0\,
      I1 => \bus_rsp_o_reg[data][15]_0\(0),
      I2 => \bus_rsp_o[data][15]_i_3_n_0\,
      I3 => gpio_o(0),
      I4 => \bus_rsp_o_reg[data][0]\,
      I5 => \bus_rsp_o[data][15]_i_5_n_0\,
      O => \port_in_reg[15]\(0)
    );
\bus_rsp_o[data][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20222000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][16]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \bus_rsp_o_reg[data][7]_0\(0),
      I3 => \^dev_00_req_o[addr]\(0),
      I4 => \ctrl_reg[enable]__0_0\,
      O => \request_reg_enabled.device_req_o_reg[rw]_3\(0)
    );
\bus_rsp_o[data][0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \bus_rsp_o_reg[data][0]_0\,
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(0)
    );
\bus_rsp_o[data][0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AA8"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \bus_rsp_o_reg[data][31]_3\(0),
      I2 => \^dev_00_req_o[addr]\(1),
      I3 => \^dev_00_req_o[addr]\(0),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(0)
    );
\bus_rsp_o[data][0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400400"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \ctrl_reg[enable]__0\,
      I4 => Q(0),
      O => \request_reg_enabled.device_req_o_reg[rw]_0\(0)
    );
\bus_rsp_o[data][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus_rsp_o[data][15]_i_2_n_0\,
      I1 => \bus_rsp_o_reg[data][15]_0\(10),
      I2 => \bus_rsp_o[data][15]_i_3_n_0\,
      I3 => gpio_o(10),
      I4 => \bus_rsp_o_reg[data][10]\,
      I5 => \bus_rsp_o[data][15]_i_5_n_0\,
      O => \port_in_reg[15]\(10)
    );
\bus_rsp_o[data][10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200020222000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \bus_rsp_o_reg[data][31]_2\(9),
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => \bus_rsp_o_reg[data][11]_0\,
      I5 => \^dev_00_req_o[addr]\(0),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(10)
    );
\bus_rsp_o[data][10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8820"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \^dev_00_req_o[addr]\(1),
      I2 => \bus_rsp_o_reg[data][31]_3\(10),
      I3 => \^dev_00_req_o[addr]\(0),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(10)
    );
\bus_rsp_o[data][10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][15]\(4),
      O => \request_reg_enabled.device_req_o_reg[rw]_0\(10)
    );
\bus_rsp_o[data][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus_rsp_o[data][15]_i_2_n_0\,
      I1 => \bus_rsp_o_reg[data][15]_0\(11),
      I2 => \bus_rsp_o[data][15]_i_3_n_0\,
      I3 => gpio_o(11),
      I4 => \bus_rsp_o_reg[data][11]\,
      I5 => \bus_rsp_o[data][15]_i_5_n_0\,
      O => \port_in_reg[15]\(11)
    );
\bus_rsp_o[data][11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200020002022"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \bus_rsp_o_reg[data][31]_2\(10),
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => \bus_rsp_o_reg[data][11]_0\,
      I5 => \^dev_00_req_o[addr]\(0),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(11)
    );
\bus_rsp_o[data][11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \^dev_00_req_o[addr]\(1),
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][31]_3\(11),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(11)
    );
\bus_rsp_o[data][11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][15]\(5),
      O => \request_reg_enabled.device_req_o_reg[rw]_0\(11)
    );
\bus_rsp_o[data][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus_rsp_o[data][15]_i_2_n_0\,
      I1 => \bus_rsp_o_reg[data][15]_0\(12),
      I2 => \bus_rsp_o[data][15]_i_3_n_0\,
      I3 => gpio_o(12),
      I4 => \bus_rsp_o_reg[data][12]\,
      I5 => \bus_rsp_o[data][15]_i_5_n_0\,
      O => \port_in_reg[15]\(12)
    );
\bus_rsp_o[data][12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200020222000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \bus_rsp_o_reg[data][31]_2\(11),
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => rx_last,
      I5 => \^dev_00_req_o[addr]\(0),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(12)
    );
\bus_rsp_o[data][12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \^dev_00_req_o[addr]\(1),
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][31]_3\(12),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(12)
    );
\bus_rsp_o[data][12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][15]\(6),
      O => \request_reg_enabled.device_req_o_reg[rw]_0\(12)
    );
\bus_rsp_o[data][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus_rsp_o[data][15]_i_2_n_0\,
      I1 => \bus_rsp_o_reg[data][15]_0\(13),
      I2 => \bus_rsp_o[data][15]_i_3_n_0\,
      I3 => gpio_o(13),
      I4 => \bus_rsp_o_reg[data][13]\,
      I5 => \bus_rsp_o[data][15]_i_5_n_0\,
      O => \port_in_reg[15]\(13)
    );
\bus_rsp_o[data][13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \^dev_00_req_o[addr]\(1),
      I3 => \bus_rsp_o_reg[data][31]_2\(12),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(13)
    );
\bus_rsp_o[data][13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8820"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \^dev_00_req_o[addr]\(1),
      I2 => \bus_rsp_o_reg[data][31]_3\(13),
      I3 => \^dev_00_req_o[addr]\(0),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(13)
    );
\bus_rsp_o[data][13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][15]\(7),
      O => \request_reg_enabled.device_req_o_reg[rw]_0\(13)
    );
\bus_rsp_o[data][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus_rsp_o[data][15]_i_2_n_0\,
      I1 => \bus_rsp_o_reg[data][15]_0\(14),
      I2 => \bus_rsp_o[data][15]_i_3_n_0\,
      I3 => gpio_o(14),
      I4 => \bus_rsp_o_reg[data][14]\,
      I5 => \bus_rsp_o[data][15]_i_5_n_0\,
      O => \port_in_reg[15]\(14)
    );
\bus_rsp_o[data][14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \^dev_00_req_o[addr]\(1),
      I3 => \bus_rsp_o_reg[data][31]_2\(13),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(14)
    );
\bus_rsp_o[data][14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \^dev_00_req_o[addr]\(1),
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][31]_3\(14),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(14)
    );
\bus_rsp_o[data][14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][15]\(8),
      O => \request_reg_enabled.device_req_o_reg[rw]_0\(14)
    );
\bus_rsp_o[data][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus_rsp_o[data][15]_i_2_n_0\,
      I1 => \bus_rsp_o_reg[data][15]_0\(15),
      I2 => \bus_rsp_o[data][15]_i_3_n_0\,
      I3 => gpio_o(15),
      I4 => \bus_rsp_o_reg[data][15]_1\,
      I5 => \bus_rsp_o[data][15]_i_5_n_0\,
      O => \port_in_reg[15]\(15)
    );
\bus_rsp_o[data][15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \^dev_00_req_o[addr]\(1),
      I3 => \bus_rsp_o_reg[data][31]_2\(14),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(15)
    );
\bus_rsp_o[data][15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \^dev_00_req_o[addr]\(1),
      I2 => \bus_rsp_o_reg[data][31]_3\(15),
      I3 => \^dev_00_req_o[addr]\(0),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(15)
    );
\bus_rsp_o[data][15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][15]\(9),
      O => \request_reg_enabled.device_req_o_reg[rw]_0\(15)
    );
\bus_rsp_o[data][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040004"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][16]_0\,
      I2 => \^dev_00_req_o[addr]\(2),
      I3 => \^dev_00_req_o[addr]\(0),
      I4 => \^dev_00_req_o[addr]\(1),
      O => \bus_rsp_o[data][15]_i_2_n_0\
    );
\bus_rsp_o[data][15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^dev_00_req_o[addr]\(0),
      I1 => \^request_reg_enabled.device_req_o_reg[addr][16]_0\,
      I2 => \^dev_00_req_o[rw]\,
      I3 => \^dev_00_req_o[addr]\(2),
      I4 => \^dev_00_req_o[addr]\(1),
      O => \bus_rsp_o[data][15]_i_3_n_0\
    );
\bus_rsp_o[data][15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][16]_0\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \^dev_00_req_o[addr]\(2),
      O => \bus_rsp_o[data][15]_i_5_n_0\
    );
\bus_rsp_o[data][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000220"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][16]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \bus_rsp_o_reg[data][16]\,
      I3 => \bus_rsp_o_reg[data][16]_0\,
      I4 => \^dev_00_req_o[addr]\(0),
      O => \request_reg_enabled.device_req_o_reg[rw]_3\(10)
    );
\bus_rsp_o[data][16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200020222000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \bus_rsp_o_reg[data][31]_2\(15),
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => \ctrl_reg[irq_rx_nempty]__0_1\,
      I5 => \^dev_00_req_o[addr]\(0),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(16)
    );
\bus_rsp_o[data][16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \bus_rsp_o_reg[data][31]_3\(16),
      I2 => \^dev_00_req_o[addr]\(1),
      I3 => \^dev_00_req_o[addr]\(0),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(16)
    );
\bus_rsp_o[data][16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \rx_fifo[avail]\,
      O => \request_reg_enabled.device_req_o_reg[rw]_0\(16)
    );
\bus_rsp_o[data][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002002"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][16]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => r_pnt,
      I3 => w_pnt,
      I4 => \^dev_00_req_o[addr]\(0),
      O => \request_reg_enabled.device_req_o_reg[rw]_3\(11)
    );
\bus_rsp_o[data][17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \^dev_00_req_o[addr]\(1),
      I3 => \bus_rsp_o_reg[data][31]_2\(16),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(17)
    );
\bus_rsp_o[data][17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \^dev_00_req_o[addr]\(1),
      I2 => \bus_rsp_o_reg[data][31]_3\(17),
      I3 => \^dev_00_req_o[addr]\(0),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(17)
    );
\bus_rsp_o[data][17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][17]\,
      O => \request_reg_enabled.device_req_o_reg[rw]_0\(17)
    );
\bus_rsp_o[data][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000220"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][16]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => r_pnt,
      I3 => w_pnt,
      I4 => \^dev_00_req_o[addr]\(0),
      O => \request_reg_enabled.device_req_o_reg[rw]_3\(12)
    );
\bus_rsp_o[data][18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200020222000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \bus_rsp_o_reg[data][31]_2\(17),
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => \ctrl_reg[irq_rx_full]__0_2\,
      I5 => \^dev_00_req_o[addr]\(0),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(18)
    );
\bus_rsp_o[data][18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \^dev_00_req_o[addr]\(1),
      I2 => \bus_rsp_o_reg[data][31]_3\(18),
      I3 => \^dev_00_req_o[addr]\(0),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(18)
    );
\bus_rsp_o[data][18]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \tx_fifo[avail]\,
      O => \request_reg_enabled.device_req_o_reg[rw]_0\(18)
    );
\bus_rsp_o[data][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200020222000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \bus_rsp_o_reg[data][31]_2\(18),
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => \ctrl_reg[irq_tx_empty]__0_3\,
      I5 => \^dev_00_req_o[addr]\(0),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(19)
    );
\bus_rsp_o[data][19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \^dev_00_req_o[addr]\(1),
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][31]_3\(19),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(19)
    );
\bus_rsp_o[data][19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][19]\,
      O => \request_reg_enabled.device_req_o_reg[rw]_0\(19)
    );
\bus_rsp_o[data][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus_rsp_o[data][15]_i_2_n_0\,
      I1 => \bus_rsp_o_reg[data][15]_0\(1),
      I2 => \bus_rsp_o[data][15]_i_3_n_0\,
      I3 => gpio_o(1),
      I4 => \bus_rsp_o_reg[data][1]\,
      I5 => \bus_rsp_o[data][15]_i_5_n_0\,
      O => \port_in_reg[15]\(1)
    );
\bus_rsp_o[data][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20222000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][16]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \bus_rsp_o_reg[data][7]_0\(1),
      I3 => \^dev_00_req_o[addr]\(0),
      I4 => \ctrl_reg[cpha]__0\,
      O => \request_reg_enabled.device_req_o_reg[rw]_3\(1)
    );
\bus_rsp_o[data][1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \bus_rsp_o_reg[data][31]_2\(0),
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => \^dev_00_req_o[addr]\(0),
      I5 => \bus_rsp_o_reg[data][3]_0\(0),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(1)
    );
\bus_rsp_o[data][1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \bus_rsp_o_reg[data][31]_3\(1),
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \^dev_00_req_o[addr]\(1),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(1)
    );
\bus_rsp_o[data][1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => Q(1),
      O => \request_reg_enabled.device_req_o_reg[rw]_0\(1)
    );
\bus_rsp_o[data][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \^dev_00_req_o[addr]\(1),
      I3 => \bus_rsp_o_reg[data][31]_2\(19),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(20)
    );
\bus_rsp_o[data][20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \^dev_00_req_o[addr]\(1),
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][31]_3\(20),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(20)
    );
\bus_rsp_o[data][20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \ctrl_reg[irq_rx_nempty]__0\,
      O => \request_reg_enabled.device_req_o_reg[rw]_0\(20)
    );
\bus_rsp_o[data][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200020222000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \bus_rsp_o_reg[data][31]_2\(20),
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => \ctrl_reg[irq_tx_nfull]__0_4\,
      I5 => \^dev_00_req_o[addr]\(0),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(21)
    );
\bus_rsp_o[data][21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \^dev_00_req_o[addr]\(1),
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][31]_3\(21),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(21)
    );
\bus_rsp_o[data][21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \ctrl_reg[irq_rx_full]__0\,
      O => \request_reg_enabled.device_req_o_reg[rw]_0\(21)
    );
\bus_rsp_o[data][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \^dev_00_req_o[addr]\(1),
      I3 => \bus_rsp_o_reg[data][31]_2\(21),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(22)
    );
\bus_rsp_o[data][22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \^dev_00_req_o[addr]\(1),
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][31]_3\(22),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(22)
    );
\bus_rsp_o[data][22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \ctrl_reg[irq_tx_empty]__0\,
      O => \request_reg_enabled.device_req_o_reg[rw]_0\(22)
    );
\bus_rsp_o[data][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \^dev_00_req_o[addr]\(1),
      I3 => \bus_rsp_o_reg[data][31]_2\(22),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(23)
    );
\bus_rsp_o[data][23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \^dev_00_req_o[addr]\(1),
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][31]_3\(23),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(23)
    );
\bus_rsp_o[data][23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \ctrl_reg[irq_tx_nfull]__0\,
      O => \request_reg_enabled.device_req_o_reg[rw]_0\(23)
    );
\bus_rsp_o[data][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \^dev_00_req_o[addr]\(1),
      I3 => \bus_rsp_o_reg[data][31]_2\(23),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(24)
    );
\bus_rsp_o[data][24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \bus_rsp_o_reg[data][31]_3\(24),
      I2 => \^dev_00_req_o[addr]\(1),
      I3 => \^dev_00_req_o[addr]\(0),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(24)
    );
\bus_rsp_o[data][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \^dev_00_req_o[addr]\(1),
      I3 => \bus_rsp_o_reg[data][31]_2\(24),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(25)
    );
\bus_rsp_o[data][25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \^dev_00_req_o[addr]\(1),
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][31]_3\(25),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(25)
    );
\bus_rsp_o[data][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \^dev_00_req_o[addr]\(1),
      I3 => \bus_rsp_o_reg[data][31]_2\(25),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(26)
    );
\bus_rsp_o[data][26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \^dev_00_req_o[addr]\(1),
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][31]_3\(26),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(26)
    );
\bus_rsp_o[data][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \^dev_00_req_o[addr]\(1),
      I3 => \bus_rsp_o_reg[data][31]_2\(26),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(27)
    );
\bus_rsp_o[data][27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \^dev_00_req_o[addr]\(0),
      I2 => \bus_rsp_o_reg[data][31]_3\(27),
      I3 => \^dev_00_req_o[addr]\(1),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(27)
    );
\bus_rsp_o[data][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \^dev_00_req_o[addr]\(1),
      I3 => \bus_rsp_o_reg[data][31]_2\(27),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(28)
    );
\bus_rsp_o[data][28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \^dev_00_req_o[addr]\(0),
      I2 => \bus_rsp_o_reg[data][31]_3\(28),
      I3 => \^dev_00_req_o[addr]\(1),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(28)
    );
\bus_rsp_o[data][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \^dev_00_req_o[addr]\(1),
      I3 => \bus_rsp_o_reg[data][31]_2\(28),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(29)
    );
\bus_rsp_o[data][29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \^dev_00_req_o[addr]\(1),
      I2 => \bus_rsp_o_reg[data][31]_3\(29),
      I3 => \^dev_00_req_o[addr]\(0),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(29)
    );
\bus_rsp_o[data][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus_rsp_o[data][15]_i_2_n_0\,
      I1 => \bus_rsp_o_reg[data][15]_0\(2),
      I2 => \bus_rsp_o[data][15]_i_3_n_0\,
      I3 => gpio_o(2),
      I4 => \bus_rsp_o_reg[data][2]\,
      I5 => \bus_rsp_o[data][15]_i_5_n_0\,
      O => \port_in_reg[15]\(2)
    );
\bus_rsp_o[data][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20222000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][16]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \bus_rsp_o_reg[data][7]_0\(2),
      I3 => \^dev_00_req_o[addr]\(0),
      I4 => \bus_rsp_o_reg[data][2]_0\,
      O => \request_reg_enabled.device_req_o_reg[rw]_3\(2)
    );
\bus_rsp_o[data][2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \bus_rsp_o_reg[data][31]_2\(1),
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => \^dev_00_req_o[addr]\(0),
      I5 => \bus_rsp_o_reg[data][3]_0\(1),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(2)
    );
\bus_rsp_o[data][2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \bus_rsp_o_reg[data][31]_3\(2),
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \^dev_00_req_o[addr]\(1),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(2)
    );
\bus_rsp_o[data][2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400400"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \ctrl_reg[hwfc_en]__0\,
      I4 => Q(2),
      O => \request_reg_enabled.device_req_o_reg[rw]_0\(2)
    );
\bus_rsp_o[data][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][16]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \bus_rsp_o_reg[data][30]_0\(0),
      I3 => \^dev_00_req_o[addr]\(0),
      O => \request_reg_enabled.device_req_o_reg[rw]_3\(13)
    );
\bus_rsp_o[data][30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \^dev_00_req_o[addr]\(1),
      I3 => \bus_rsp_o_reg[data][31]_2\(29),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(30)
    );
\bus_rsp_o[data][30]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \^dev_00_req_o[addr]\(0),
      I2 => \bus_rsp_o_reg[data][31]_3\(30),
      I3 => \^dev_00_req_o[addr]\(1),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(30)
    );
\bus_rsp_o[data][30]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][30]\,
      O => \request_reg_enabled.device_req_o_reg[rw]_0\(24)
    );
\bus_rsp_o[data][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222202"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][16]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => empty,
      I3 => \bus_rsp_o_reg[data][31]_0\,
      I4 => \bus_rsp_o_reg[data][31]_1\,
      I5 => \^dev_00_req_o[addr]\(0),
      O => \request_reg_enabled.device_req_o_reg[rw]_3\(14)
    );
\bus_rsp_o[data][31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \^dev_00_req_o[addr]\(1),
      I3 => \bus_rsp_o_reg[data][31]_2\(30),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(31)
    );
\bus_rsp_o[data][31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \^dev_00_req_o[addr]\(1),
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][31]_3\(31),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(31)
    );
\bus_rsp_o[data][31]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040400"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \tx_fifo[avail]\,
      I4 => \bus_rsp_o_reg[data][31]\,
      O => \request_reg_enabled.device_req_o_reg[rw]_0\(25)
    );
\bus_rsp_o[data][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus_rsp_o[data][15]_i_2_n_0\,
      I1 => \bus_rsp_o_reg[data][15]_0\(3),
      I2 => \bus_rsp_o[data][15]_i_3_n_0\,
      I3 => gpio_o(3),
      I4 => \bus_rsp_o_reg[data][3]\,
      I5 => \bus_rsp_o[data][15]_i_5_n_0\,
      O => \port_in_reg[15]\(3)
    );
\bus_rsp_o[data][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20222000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][16]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \bus_rsp_o_reg[data][7]_0\(3),
      I3 => \^dev_00_req_o[addr]\(0),
      I4 => \bus_rsp_o_reg[data][5]_1\(0),
      O => \request_reg_enabled.device_req_o_reg[rw]_3\(3)
    );
\bus_rsp_o[data][3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \bus_rsp_o_reg[data][31]_2\(2),
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => \^dev_00_req_o[addr]\(0),
      I5 => \bus_rsp_o_reg[data][3]_0\(2),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(3)
    );
\bus_rsp_o[data][3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \^dev_00_req_o[addr]\(0),
      I2 => \bus_rsp_o_reg[data][31]_3\(3),
      I3 => \^dev_00_req_o[addr]\(1),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(3)
    );
\bus_rsp_o[data][3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400400"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][5]\(0),
      I4 => Q(3),
      O => \request_reg_enabled.device_req_o_reg[rw]_0\(3)
    );
\bus_rsp_o[data][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus_rsp_o[data][15]_i_2_n_0\,
      I1 => \bus_rsp_o_reg[data][15]_0\(4),
      I2 => \bus_rsp_o[data][15]_i_3_n_0\,
      I3 => gpio_o(4),
      I4 => \bus_rsp_o_reg[data][4]\,
      I5 => \bus_rsp_o[data][15]_i_5_n_0\,
      O => \port_in_reg[15]\(4)
    );
\bus_rsp_o[data][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20222000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][16]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \bus_rsp_o_reg[data][7]_0\(4),
      I3 => \^dev_00_req_o[addr]\(0),
      I4 => \bus_rsp_o_reg[data][5]_1\(1),
      O => \request_reg_enabled.device_req_o_reg[rw]_3\(4)
    );
\bus_rsp_o[data][4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \^dev_00_req_o[addr]\(1),
      I3 => \bus_rsp_o_reg[data][31]_2\(3),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(4)
    );
\bus_rsp_o[data][4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \^dev_00_req_o[addr]\(1),
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][31]_3\(4),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(4)
    );
\bus_rsp_o[data][4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400400"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][5]\(1),
      I4 => Q(4),
      O => \request_reg_enabled.device_req_o_reg[rw]_0\(4)
    );
\bus_rsp_o[data][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus_rsp_o[data][15]_i_2_n_0\,
      I1 => \bus_rsp_o_reg[data][15]_0\(5),
      I2 => \bus_rsp_o[data][15]_i_3_n_0\,
      I3 => gpio_o(5),
      I4 => \bus_rsp_o_reg[data][5]_0\,
      I5 => \bus_rsp_o[data][15]_i_5_n_0\,
      O => \port_in_reg[15]\(5)
    );
\bus_rsp_o[data][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20222000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][16]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \bus_rsp_o_reg[data][7]_0\(5),
      I3 => \^dev_00_req_o[addr]\(0),
      I4 => \bus_rsp_o_reg[data][5]_1\(2),
      O => \request_reg_enabled.device_req_o_reg[rw]_3\(5)
    );
\bus_rsp_o[data][5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \^dev_00_req_o[addr]\(1),
      I3 => \bus_rsp_o_reg[data][31]_2\(4),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(5)
    );
\bus_rsp_o[data][5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \bus_rsp_o_reg[data][31]_3\(5),
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \^dev_00_req_o[addr]\(1),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(5)
    );
\bus_rsp_o[data][5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400400"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][5]\(2),
      I4 => Q(5),
      O => \request_reg_enabled.device_req_o_reg[rw]_0\(5)
    );
\bus_rsp_o[data][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus_rsp_o[data][15]_i_2_n_0\,
      I1 => \bus_rsp_o_reg[data][15]_0\(6),
      I2 => \bus_rsp_o[data][15]_i_3_n_0\,
      I3 => gpio_o(6),
      I4 => \bus_rsp_o_reg[data][6]\,
      I5 => \bus_rsp_o[data][15]_i_5_n_0\,
      O => \port_in_reg[15]\(6)
    );
\bus_rsp_o[data][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20222000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][16]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \bus_rsp_o_reg[data][7]_0\(6),
      I3 => \^dev_00_req_o[addr]\(0),
      I4 => \bus_rsp_o_reg[data][9]_0\(0),
      O => \request_reg_enabled.device_req_o_reg[rw]_3\(6)
    );
\bus_rsp_o[data][6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \^dev_00_req_o[addr]\(1),
      I3 => \bus_rsp_o_reg[data][31]_2\(5),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(6)
    );
\bus_rsp_o[data][6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \^dev_00_req_o[addr]\(1),
      I2 => \bus_rsp_o_reg[data][31]_3\(6),
      I3 => \^dev_00_req_o[addr]\(0),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(6)
    );
\bus_rsp_o[data][6]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400400"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][15]\(0),
      I4 => Q(6),
      O => \request_reg_enabled.device_req_o_reg[rw]_0\(6)
    );
\bus_rsp_o[data][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus_rsp_o[data][15]_i_2_n_0\,
      I1 => \bus_rsp_o_reg[data][15]_0\(7),
      I2 => \bus_rsp_o[data][15]_i_3_n_0\,
      I3 => gpio_o(7),
      I4 => \bus_rsp_o_reg[data][7]\,
      I5 => \bus_rsp_o[data][15]_i_5_n_0\,
      O => \port_in_reg[15]\(7)
    );
\bus_rsp_o[data][7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20222000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][16]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \bus_rsp_o_reg[data][7]_0\(7),
      I3 => \^dev_00_req_o[addr]\(0),
      I4 => \bus_rsp_o_reg[data][9]_0\(1),
      O => \request_reg_enabled.device_req_o_reg[rw]_3\(7)
    );
\bus_rsp_o[data][7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \^dev_00_req_o[addr]\(1),
      I3 => \bus_rsp_o_reg[data][31]_2\(6),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(7)
    );
\bus_rsp_o[data][7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \^dev_00_req_o[addr]\(1),
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][31]_3\(7),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(7)
    );
\bus_rsp_o[data][7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400400"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][15]\(1),
      I4 => Q(7),
      O => \request_reg_enabled.device_req_o_reg[rw]_0\(7)
    );
\bus_rsp_o[data][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus_rsp_o[data][15]_i_2_n_0\,
      I1 => \bus_rsp_o_reg[data][15]_0\(8),
      I2 => \bus_rsp_o[data][15]_i_3_n_0\,
      I3 => gpio_o(8),
      I4 => \bus_rsp_o_reg[data][8]\,
      I5 => \bus_rsp_o[data][15]_i_5_n_0\,
      O => \port_in_reg[15]\(8)
    );
\bus_rsp_o[data][8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][16]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \bus_rsp_o_reg[data][9]_0\(2),
      I3 => \^dev_00_req_o[addr]\(0),
      O => \request_reg_enabled.device_req_o_reg[rw]_3\(8)
    );
\bus_rsp_o[data][8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200020222000"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \bus_rsp_o_reg[data][31]_2\(7),
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => \bus_rsp_o_reg[data][9]_1\,
      I5 => \^dev_00_req_o[addr]\(0),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(8)
    );
\bus_rsp_o[data][8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \^dev_00_req_o[addr]\(1),
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][31]_3\(8),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(8)
    );
\bus_rsp_o[data][8]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][15]\(2),
      O => \request_reg_enabled.device_req_o_reg[rw]_0\(8)
    );
\bus_rsp_o[data][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus_rsp_o[data][15]_i_2_n_0\,
      I1 => \bus_rsp_o_reg[data][15]_0\(9),
      I2 => \bus_rsp_o[data][15]_i_3_n_0\,
      I3 => gpio_o(9),
      I4 => \bus_rsp_o_reg[data][9]\,
      I5 => \bus_rsp_o[data][15]_i_5_n_0\,
      O => \port_in_reg[15]\(9)
    );
\bus_rsp_o[data][9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][16]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \bus_rsp_o_reg[data][9]_0\(3),
      I3 => \^dev_00_req_o[addr]\(0),
      O => \request_reg_enabled.device_req_o_reg[rw]_3\(9)
    );
\bus_rsp_o[data][9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200020002022"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[rw]\,
      I2 => \bus_rsp_o_reg[data][31]_2\(8),
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => \bus_rsp_o_reg[data][9]_1\,
      I5 => \^dev_00_req_o[addr]\(0),
      O => \request_reg_enabled.device_req_o_reg[rw]_5\(9)
    );
\bus_rsp_o[data][9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8820"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I1 => \^dev_00_req_o[addr]\(1),
      I2 => \bus_rsp_o_reg[data][31]_3\(9),
      I3 => \^dev_00_req_o[addr]\(0),
      O => \request_reg_enabled.device_req_o_reg[addr][3]_3\(9)
    );
\bus_rsp_o[data][9]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \bus_rsp_o_reg[data][15]\(3),
      O => \request_reg_enabled.device_req_o_reg[rw]_0\(9)
    );
\bus_rsp_o[err]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \^dev_00_req_o[addr]\(1),
      O => \request_reg_enabled.device_req_o_reg[rw]_7\
    );
\ctrl[cpha]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => \^dev_12_req_o[data]\(1),
      I1 => \^dev_00_req_o[rw]\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \^request_reg_enabled.device_req_o_reg[addr][16]_1\,
      I4 => \ctrl_reg[cpha]__0\,
      O => \request_reg_enabled.device_req_o_reg[data][1]_0\
    );
\ctrl[cpol]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => \^dev_12_req_o[data]\(2),
      I1 => \^dev_00_req_o[rw]\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \^request_reg_enabled.device_req_o_reg[addr][16]_1\,
      I4 => \bus_rsp_o_reg[data][2]_0\,
      O => \request_reg_enabled.device_req_o_reg[data][2]_0\
    );
\ctrl[enable]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => \^dev_12_req_o[data]\(0),
      I1 => \^dev_00_req_o[rw]\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \^request_reg_enabled.device_req_o_reg[addr][16]_1\,
      I4 => \ctrl_reg[enable]__0_0\,
      O => \request_reg_enabled.device_req_o_reg[data][0]_0\
    );
\ctrl[enable]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^dev_00_req_o[addr]\(1),
      I1 => \^dev_00_req_o[addr]\(0),
      I2 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I3 => \^dev_00_req_o[rw]\,
      O => \ctrl[enable]\
    );
\ctrl[enable]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^dev_00_req_o[addr]\(0),
      I1 => \^dev_00_req_o[rw]\,
      I2 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      O => \request_reg_enabled.device_req_o_reg[addr][2]_0\
    );
\ctrl[prsc][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][16]_1\,
      I1 => \^dev_00_req_o[addr]\(0),
      I2 => \^dev_00_req_o[rw]\,
      O => \request_reg_enabled.device_req_o_reg[addr][2]_2\(0)
    );
\fifo_memory_large.fifo_reg_0_63_0_2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][19]\,
      I1 => \^dev_00_req_o[addr]\(0),
      I2 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      I3 => \^dev_00_req_o[rw]\,
      O => we
    );
\fifo_memory_small.fifo[0][35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000080"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^dev_00_req_o[addr]\(1),
      I2 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I3 => \w_pnt_reg[0]\,
      I4 => \w_pnt_reg[0]_0\,
      O => \request_reg_enabled.device_req_o_reg[rw]_6\(0)
    );
\fifo_memory_small.fifo[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000080"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^dev_00_req_o[addr]\(0),
      I2 => \^request_reg_enabled.device_req_o_reg[addr][16]_1\,
      I3 => r_pnt,
      I4 => w_pnt,
      O => \request_reg_enabled.device_req_o_reg[rw]_4\(0)
    );
\irq_clrn[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \^dev_00_req_o[addr]\(2),
      I1 => \^request_reg_enabled.device_req_o_reg[addr][16]_0\,
      I2 => \^dev_00_req_o[rw]\,
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => \^dev_00_req_o[addr]\(0),
      I5 => \^dev_12_req_o[data]\(0),
      O => D(0)
    );
\irq_clrn[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \^dev_00_req_o[addr]\(2),
      I1 => \^request_reg_enabled.device_req_o_reg[addr][16]_0\,
      I2 => \^dev_00_req_o[rw]\,
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => \^dev_00_req_o[addr]\(0),
      I5 => \^dev_12_req_o[data]\(10),
      O => D(10)
    );
\irq_clrn[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \^dev_00_req_o[addr]\(2),
      I1 => \^request_reg_enabled.device_req_o_reg[addr][16]_0\,
      I2 => \^dev_00_req_o[rw]\,
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => \^dev_00_req_o[addr]\(0),
      I5 => \^dev_12_req_o[data]\(11),
      O => D(11)
    );
\irq_clrn[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \^dev_00_req_o[addr]\(2),
      I1 => \^request_reg_enabled.device_req_o_reg[addr][16]_0\,
      I2 => \^dev_00_req_o[rw]\,
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => \^dev_00_req_o[addr]\(0),
      I5 => \^dev_12_req_o[data]\(12),
      O => D(12)
    );
\irq_clrn[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \^dev_00_req_o[addr]\(2),
      I1 => \^request_reg_enabled.device_req_o_reg[addr][16]_0\,
      I2 => \^dev_00_req_o[rw]\,
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => \^dev_00_req_o[addr]\(0),
      I5 => \^dev_12_req_o[data]\(13),
      O => D(13)
    );
\irq_clrn[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \^dev_00_req_o[addr]\(2),
      I1 => \^request_reg_enabled.device_req_o_reg[addr][16]_0\,
      I2 => \^dev_00_req_o[rw]\,
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => \^dev_00_req_o[addr]\(0),
      I5 => \^dev_12_req_o[data]\(14),
      O => D(14)
    );
\irq_clrn[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \^dev_00_req_o[addr]\(2),
      I1 => \^request_reg_enabled.device_req_o_reg[addr][16]_0\,
      I2 => \^dev_00_req_o[rw]\,
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => \^dev_00_req_o[addr]\(0),
      I5 => \^dev_12_req_o[data]\(15),
      O => D(15)
    );
\irq_clrn[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \^dev_00_req_o[addr]\(2),
      I1 => \^request_reg_enabled.device_req_o_reg[addr][16]_0\,
      I2 => \^dev_00_req_o[rw]\,
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => \^dev_00_req_o[addr]\(0),
      I5 => \^dev_12_req_o[data]\(1),
      O => D(1)
    );
\irq_clrn[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \^dev_00_req_o[addr]\(2),
      I1 => \^request_reg_enabled.device_req_o_reg[addr][16]_0\,
      I2 => \^dev_00_req_o[rw]\,
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => \^dev_00_req_o[addr]\(0),
      I5 => \^dev_12_req_o[data]\(2),
      O => D(2)
    );
\irq_clrn[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \^dev_00_req_o[addr]\(2),
      I1 => \^request_reg_enabled.device_req_o_reg[addr][16]_0\,
      I2 => \^dev_00_req_o[rw]\,
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => \^dev_00_req_o[addr]\(0),
      I5 => \^dev_12_req_o[data]\(3),
      O => D(3)
    );
\irq_clrn[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \^dev_00_req_o[addr]\(2),
      I1 => \^request_reg_enabled.device_req_o_reg[addr][16]_0\,
      I2 => \^dev_00_req_o[rw]\,
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => \^dev_00_req_o[addr]\(0),
      I5 => \^dev_12_req_o[data]\(4),
      O => D(4)
    );
\irq_clrn[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \^dev_00_req_o[addr]\(2),
      I1 => \^request_reg_enabled.device_req_o_reg[addr][16]_0\,
      I2 => \^dev_00_req_o[rw]\,
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => \^dev_00_req_o[addr]\(0),
      I5 => \^dev_12_req_o[data]\(5),
      O => D(5)
    );
\irq_clrn[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \^dev_00_req_o[addr]\(2),
      I1 => \^request_reg_enabled.device_req_o_reg[addr][16]_0\,
      I2 => \^dev_00_req_o[rw]\,
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => \^dev_00_req_o[addr]\(0),
      I5 => \^dev_12_req_o[data]\(6),
      O => D(6)
    );
\irq_clrn[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \^dev_00_req_o[addr]\(2),
      I1 => \^request_reg_enabled.device_req_o_reg[addr][16]_0\,
      I2 => \^dev_00_req_o[rw]\,
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => \^dev_00_req_o[addr]\(0),
      I5 => \^dev_12_req_o[data]\(7),
      O => D(7)
    );
\irq_clrn[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \^dev_00_req_o[addr]\(2),
      I1 => \^request_reg_enabled.device_req_o_reg[addr][16]_0\,
      I2 => \^dev_00_req_o[rw]\,
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => \^dev_00_req_o[addr]\(0),
      I5 => \^dev_12_req_o[data]\(8),
      O => D(8)
    );
\irq_clrn[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \^dev_00_req_o[addr]\(2),
      I1 => \^request_reg_enabled.device_req_o_reg[addr][16]_0\,
      I2 => \^dev_00_req_o[rw]\,
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => \^dev_00_req_o[addr]\(0),
      I5 => \^dev_12_req_o[data]\(9),
      O => D(9)
    );
\irq_en[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^dev_00_req_o[addr]\(0),
      I1 => \^dev_00_req_o[addr]\(1),
      I2 => \^dev_00_req_o[addr]\(2),
      I3 => \^request_reg_enabled.device_req_o_reg[addr][16]_0\,
      I4 => \^dev_00_req_o[rw]\,
      O => \request_reg_enabled.device_req_o_reg[addr][2]_1\(0)
    );
\irq_pol[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^dev_00_req_o[addr]\(1),
      I1 => \^dev_00_req_o[addr]\(0),
      I2 => \^dev_00_req_o[addr]\(2),
      I3 => \^request_reg_enabled.device_req_o_reg[addr][16]_0\,
      I4 => \^dev_00_req_o[rw]\,
      O => \request_reg_enabled.device_req_o_reg[addr][3]_0\(0)
    );
\irq_typ[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^dev_00_req_o[addr]\(1),
      I1 => \^dev_00_req_o[addr]\(0),
      I2 => \^dev_00_req_o[addr]\(2),
      I3 => \^request_reg_enabled.device_req_o_reg[addr][16]_0\,
      I4 => \^dev_00_req_o[rw]\,
      O => \request_reg_enabled.device_req_o_reg[addr][3]_1\(0)
    );
\port_out[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^dev_00_req_o[addr]\(2),
      I1 => \^request_reg_enabled.device_req_o_reg[addr][16]_0\,
      I2 => \^dev_00_req_o[rw]\,
      I3 => \^dev_00_req_o[addr]\(1),
      I4 => \^dev_00_req_o[addr]\(0),
      O => \request_reg_enabled.device_req_o_reg[addr][4]_0\(0)
    );
\r_pnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4000FFFFFFFF"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][17]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => re0,
      I4 => \ctrl_reg[sim_mode]__0\,
      I5 => \ctrl_reg[enable]__0\,
      O => \request_reg_enabled.device_req_o_reg[rw]_1\
    );
rdata_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \request_reg_enabled.device_req_o_reg[addr_n_0_][16]\,
      I1 => \request_reg_enabled.device_req_o_reg[addr_n_0_][20]\,
      I2 => \request_reg_enabled.device_req_o_reg[addr_n_0_][17]\,
      I3 => \main_req[stb]\,
      I4 => \request_reg_enabled.device_req_o_reg[addr_n_0_][19]\,
      I5 => \request_reg_enabled.device_req_o_reg[addr_n_0_][18]\,
      O => \^bus_req_i[stb]\
    );
rden_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^bus_req_i[stb]\,
      I1 => \^dev_00_req_o[rw]\,
      O => I48
    );
\request_reg_enabled.device_req_o_reg[addr][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[addr]\(8),
      Q => \^dev_00_req_o[addr]\(8)
    );
\request_reg_enabled.device_req_o_reg[addr][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[addr]\(9),
      Q => \^dev_00_req_o[addr]\(9)
    );
\request_reg_enabled.device_req_o_reg[addr][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[addr]\(10),
      Q => \request_reg_enabled.device_req_o_reg[addr_n_0_][16]\
    );
\request_reg_enabled.device_req_o_reg[addr][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[addr]\(11),
      Q => \request_reg_enabled.device_req_o_reg[addr_n_0_][17]\
    );
\request_reg_enabled.device_req_o_reg[addr][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[addr]\(12),
      Q => \request_reg_enabled.device_req_o_reg[addr_n_0_][18]\
    );
\request_reg_enabled.device_req_o_reg[addr][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[addr]\(13),
      Q => \request_reg_enabled.device_req_o_reg[addr_n_0_][19]\
    );
\request_reg_enabled.device_req_o_reg[addr][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[addr]\(14),
      Q => \request_reg_enabled.device_req_o_reg[addr_n_0_][20]\
    );
\request_reg_enabled.device_req_o_reg[addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[addr]\(0),
      Q => \^dev_00_req_o[addr]\(0)
    );
\request_reg_enabled.device_req_o_reg[addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[addr]\(1),
      Q => \^dev_00_req_o[addr]\(1)
    );
\request_reg_enabled.device_req_o_reg[addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[addr]\(2),
      Q => \^dev_00_req_o[addr]\(2)
    );
\request_reg_enabled.device_req_o_reg[addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[addr]\(3),
      Q => \^dev_00_req_o[addr]\(3)
    );
\request_reg_enabled.device_req_o_reg[addr][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[addr]\(4),
      Q => \^dev_00_req_o[addr]\(4)
    );
\request_reg_enabled.device_req_o_reg[addr][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[addr]\(5),
      Q => \^dev_00_req_o[addr]\(5)
    );
\request_reg_enabled.device_req_o_reg[addr][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[addr]\(6),
      Q => \^dev_00_req_o[addr]\(6)
    );
\request_reg_enabled.device_req_o_reg[addr][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[addr]\(7),
      Q => \^dev_00_req_o[addr]\(7)
    );
\request_reg_enabled.device_req_o_reg[data][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(0),
      Q => \^dev_12_req_o[data]\(0)
    );
\request_reg_enabled.device_req_o_reg[data][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(10),
      Q => \^dev_12_req_o[data]\(10)
    );
\request_reg_enabled.device_req_o_reg[data][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(11),
      Q => \^dev_12_req_o[data]\(11)
    );
\request_reg_enabled.device_req_o_reg[data][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(12),
      Q => \^dev_12_req_o[data]\(12)
    );
\request_reg_enabled.device_req_o_reg[data][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(13),
      Q => \^dev_12_req_o[data]\(13)
    );
\request_reg_enabled.device_req_o_reg[data][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(14),
      Q => \^dev_12_req_o[data]\(14)
    );
\request_reg_enabled.device_req_o_reg[data][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(15),
      Q => \^dev_12_req_o[data]\(15)
    );
\request_reg_enabled.device_req_o_reg[data][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(16),
      Q => \^dev_12_req_o[data]\(16)
    );
\request_reg_enabled.device_req_o_reg[data][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(17),
      Q => \^dev_12_req_o[data]\(17)
    );
\request_reg_enabled.device_req_o_reg[data][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(18),
      Q => \^dev_12_req_o[data]\(18)
    );
\request_reg_enabled.device_req_o_reg[data][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(19),
      Q => \^dev_12_req_o[data]\(19)
    );
\request_reg_enabled.device_req_o_reg[data][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(1),
      Q => \^dev_12_req_o[data]\(1)
    );
\request_reg_enabled.device_req_o_reg[data][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(20),
      Q => \^dev_12_req_o[data]\(20)
    );
\request_reg_enabled.device_req_o_reg[data][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(21),
      Q => \^dev_12_req_o[data]\(21)
    );
\request_reg_enabled.device_req_o_reg[data][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(22),
      Q => \^dev_12_req_o[data]\(22)
    );
\request_reg_enabled.device_req_o_reg[data][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(23),
      Q => \^dev_12_req_o[data]\(23)
    );
\request_reg_enabled.device_req_o_reg[data][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(24),
      Q => \^dev_12_req_o[data]\(24)
    );
\request_reg_enabled.device_req_o_reg[data][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(25),
      Q => \^dev_12_req_o[data]\(25)
    );
\request_reg_enabled.device_req_o_reg[data][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(26),
      Q => \^dev_12_req_o[data]\(26)
    );
\request_reg_enabled.device_req_o_reg[data][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(27),
      Q => \^dev_12_req_o[data]\(27)
    );
\request_reg_enabled.device_req_o_reg[data][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(28),
      Q => \^dev_12_req_o[data]\(28)
    );
\request_reg_enabled.device_req_o_reg[data][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(29),
      Q => \^dev_12_req_o[data]\(29)
    );
\request_reg_enabled.device_req_o_reg[data][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(2),
      Q => \^dev_12_req_o[data]\(2)
    );
\request_reg_enabled.device_req_o_reg[data][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(30),
      Q => \^dev_12_req_o[data]\(30)
    );
\request_reg_enabled.device_req_o_reg[data][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(31),
      Q => \^dev_12_req_o[data]\(31)
    );
\request_reg_enabled.device_req_o_reg[data][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(3),
      Q => \^dev_12_req_o[data]\(3)
    );
\request_reg_enabled.device_req_o_reg[data][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(4),
      Q => \^dev_12_req_o[data]\(4)
    );
\request_reg_enabled.device_req_o_reg[data][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(5),
      Q => \^dev_12_req_o[data]\(5)
    );
\request_reg_enabled.device_req_o_reg[data][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(6),
      Q => \^dev_12_req_o[data]\(6)
    );
\request_reg_enabled.device_req_o_reg[data][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(7),
      Q => \^dev_12_req_o[data]\(7)
    );
\request_reg_enabled.device_req_o_reg[data][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(8),
      Q => \^dev_12_req_o[data]\(8)
    );
\request_reg_enabled.device_req_o_reg[data][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \main_req_i[data]\(9),
      Q => \^dev_12_req_o[data]\(9)
    );
\request_reg_enabled.device_req_o_reg[rw]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      CLR => rstn_sys,
      D => \bus_req_i[rw]\,
      Q => \^dev_00_req_o[rw]\
    );
\request_reg_enabled.device_req_o_reg[stb]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \request_reg_enabled.device_req_o_reg[rw]_8\(0),
      Q => \main_req[stb]\
    );
\response_reg_enabled.host_rsp_o_reg[ack]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[ack]\,
      Q => \main_rsp_o[ack]\
    );
\response_reg_enabled.host_rsp_o_reg[data][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(0),
      Q => \main_rsp_o[data]\(0)
    );
\response_reg_enabled.host_rsp_o_reg[data][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(10),
      Q => \main_rsp_o[data]\(10)
    );
\response_reg_enabled.host_rsp_o_reg[data][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(11),
      Q => \main_rsp_o[data]\(11)
    );
\response_reg_enabled.host_rsp_o_reg[data][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(12),
      Q => \main_rsp_o[data]\(12)
    );
\response_reg_enabled.host_rsp_o_reg[data][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(13),
      Q => \main_rsp_o[data]\(13)
    );
\response_reg_enabled.host_rsp_o_reg[data][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(14),
      Q => \main_rsp_o[data]\(14)
    );
\response_reg_enabled.host_rsp_o_reg[data][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(15),
      Q => \main_rsp_o[data]\(15)
    );
\response_reg_enabled.host_rsp_o_reg[data][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(16),
      Q => \main_rsp_o[data]\(16)
    );
\response_reg_enabled.host_rsp_o_reg[data][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(17),
      Q => \main_rsp_o[data]\(17)
    );
\response_reg_enabled.host_rsp_o_reg[data][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(18),
      Q => \main_rsp_o[data]\(18)
    );
\response_reg_enabled.host_rsp_o_reg[data][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(19),
      Q => \main_rsp_o[data]\(19)
    );
\response_reg_enabled.host_rsp_o_reg[data][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(1),
      Q => \main_rsp_o[data]\(1)
    );
\response_reg_enabled.host_rsp_o_reg[data][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(20),
      Q => \main_rsp_o[data]\(20)
    );
\response_reg_enabled.host_rsp_o_reg[data][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(21),
      Q => \main_rsp_o[data]\(21)
    );
\response_reg_enabled.host_rsp_o_reg[data][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(22),
      Q => \main_rsp_o[data]\(22)
    );
\response_reg_enabled.host_rsp_o_reg[data][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(23),
      Q => \main_rsp_o[data]\(23)
    );
\response_reg_enabled.host_rsp_o_reg[data][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(24),
      Q => \main_rsp_o[data]\(24)
    );
\response_reg_enabled.host_rsp_o_reg[data][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(25),
      Q => \main_rsp_o[data]\(25)
    );
\response_reg_enabled.host_rsp_o_reg[data][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(26),
      Q => \main_rsp_o[data]\(26)
    );
\response_reg_enabled.host_rsp_o_reg[data][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(27),
      Q => \main_rsp_o[data]\(27)
    );
\response_reg_enabled.host_rsp_o_reg[data][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(28),
      Q => \main_rsp_o[data]\(28)
    );
\response_reg_enabled.host_rsp_o_reg[data][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(29),
      Q => \main_rsp_o[data]\(29)
    );
\response_reg_enabled.host_rsp_o_reg[data][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(2),
      Q => \main_rsp_o[data]\(2)
    );
\response_reg_enabled.host_rsp_o_reg[data][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(30),
      Q => \main_rsp_o[data]\(30)
    );
\response_reg_enabled.host_rsp_o_reg[data][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(31),
      Q => \main_rsp_o[data]\(31)
    );
\response_reg_enabled.host_rsp_o_reg[data][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(3),
      Q => \main_rsp_o[data]\(3)
    );
\response_reg_enabled.host_rsp_o_reg[data][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(4),
      Q => \main_rsp_o[data]\(4)
    );
\response_reg_enabled.host_rsp_o_reg[data][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(5),
      Q => \main_rsp_o[data]\(5)
    );
\response_reg_enabled.host_rsp_o_reg[data][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(6),
      Q => \main_rsp_o[data]\(6)
    );
\response_reg_enabled.host_rsp_o_reg[data][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(7),
      Q => \main_rsp_o[data]\(7)
    );
\response_reg_enabled.host_rsp_o_reg[data][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(8),
      Q => \main_rsp_o[data]\(8)
    );
\response_reg_enabled.host_rsp_o_reg[data][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \device_rsp_i[data]\(9),
      Q => \main_rsp_o[data]\(9)
    );
\response_reg_enabled.host_rsp_o_reg[err]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \dev_30_rsp_i[err]\,
      Q => \main_rsp_o[err]\
    );
rx_last_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[addr]\(1),
      I2 => \^dev_00_req_o[rw]\,
      O => \request_reg_enabled.device_req_o_reg[addr][3]_2\(0)
    );
\sysinfo[0][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^request_reg_enabled.device_req_o_reg[addr][20]_0\,
      I2 => \^dev_00_req_o[addr]\(0),
      I3 => \^dev_00_req_o[addr]\(1),
      O => E(0)
    );
\tx_route[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I1 => \^dev_00_req_o[addr]\(0),
      I2 => \^dev_00_req_o[addr]\(1),
      I3 => \^dev_00_req_o[rw]\,
      O => \request_reg_enabled.device_req_o_reg[addr][2]_3\(0)
    );
\w_pnt[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF008000000000"
    )
        port map (
      I0 => \^dev_00_req_o[rw]\,
      I1 => \^dev_00_req_o[addr]\(1),
      I2 => \^request_reg_enabled.device_req_o_reg[addr][17]_1\,
      I3 => \w_pnt_reg[0]\,
      I4 => \w_pnt_reg[0]_0\,
      I5 => p_1_in(0),
      O => \request_reg_enabled.device_req_o_reg[rw]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_bus_switch is
  port (
    p_1_in : out STD_LOGIC;
    \locked_reg[0]_0\ : out STD_LOGIC;
    b_req_reg_0 : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \core_req[0][stb]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[2]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \icache_rsp[0][err]\ : out STD_LOGIC;
    \locked_reg[1]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \locked_reg[0]_1\ : in STD_LOGIC;
    b_req_reg_1 : in STD_LOGIC;
    \request_reg_enabled.device_req_o_reg[rw]\ : in STD_LOGIC;
    \FSM_onehot_state_reg[2]_1\ : in STD_LOGIC;
    \amo_rsp[ack]\ : in STD_LOGIC;
    \FSM_onehot_state_reg[2]_2\ : in STD_LOGIC;
    \dcache_req[0][stb]\ : in STD_LOGIC;
    \icache_req[0][stb]\ : in STD_LOGIC;
    \dbus_req_o[meta]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    xbus_terminate : in STD_LOGIC;
    \main_rsp_o[err]\ : in STD_LOGIC;
    \bus_rsp_o[err]\ : in STD_LOGIC;
    state_nxt0 : in STD_LOGIC
  );
end system_neorv32_vivado_ip_0_0_neorv32_bus_switch;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_bus_switch is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[2]_0\ : STD_LOGIC;
  signal a_req_i_1_n_0 : STD_LOGIC;
  signal a_req_reg_n_0 : STD_LOGIC;
  signal \^b_req_reg_0\ : STD_LOGIC;
  signal \^core_req[0][stb]\ : STD_LOGIC;
  signal \^locked_reg[0]_0\ : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal \request_reg_enabled.device_req_o[addr][31]_i_10_n_0\ : STD_LOGIC;
  signal state_nxt1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_5\ : label is "soft_lutpair5";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "iSTATE:0001,iSTATE0:1000,s_busy_b:0100,s_busy_a:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "iSTATE:0001,iSTATE0:1000,s_busy_b:0100,s_busy_a:0010";
  attribute SOFT_HLUTNM of a_req_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of ipb_reg_0_1_12_16_i_10 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \request_reg_enabled.device_req_o[addr][31]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \request_reg_enabled.device_req_o[meta][0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \request_reg_enabled.device_req_o[meta][1]_i_1\ : label is "soft_lutpair4";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  \FSM_onehot_state_reg[1]_0\ <= \^fsm_onehot_state_reg[1]_0\;
  \FSM_onehot_state_reg[2]_0\ <= \^fsm_onehot_state_reg[2]_0\;
  b_req_reg_0 <= \^b_req_reg_0\;
  \core_req[0][stb]\ <= \^core_req[0][stb]\;
  \locked_reg[0]_0\ <= \^locked_reg[0]_0\;
  p_1_in <= \^p_1_in\;
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F20"
    )
        port map (
      I0 => state_nxt1,
      I1 => \^fsm_onehot_state_reg[2]_0\,
      I2 => \FSM_onehot_state[2]_i_3_n_0\,
      I3 => \^fsm_onehot_state_reg[1]_0\,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F10"
    )
        port map (
      I0 => state_nxt1,
      I1 => \^fsm_onehot_state_reg[1]_0\,
      I2 => \FSM_onehot_state[2]_i_3_n_0\,
      I3 => \^fsm_onehot_state_reg[2]_0\,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a_req_reg_n_0,
      I1 => \dcache_req[0][stb]\,
      O => state_nxt1
    );
\FSM_onehot_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A80"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\,
      I1 => \FSM_onehot_state_reg[2]_1\,
      I2 => \^locked_reg[0]_0\,
      I3 => \amo_rsp[ack]\,
      I4 => \FSM_onehot_state[2]_i_5_n_0\,
      I5 => \FSM_onehot_state_reg[2]_2\,
      O => \FSM_onehot_state[2]_i_3_n_0\
    );
\FSM_onehot_state[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => state_nxt0,
      I1 => state_nxt1,
      I2 => \^fsm_onehot_state_reg[2]_0\,
      I3 => \^fsm_onehot_state_reg[1]_0\,
      O => \FSM_onehot_state[2]_i_5_n_0\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => \^fsm_onehot_state_reg[1]_0\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => \^fsm_onehot_state_reg[2]_0\
    );
a_req_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_nxt1,
      I1 => \^fsm_onehot_state_reg[1]_0\,
      O => a_req_i_1_n_0
    );
a_req_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => a_req_i_1_n_0,
      Q => a_req_reg_n_0
    );
b_req_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => b_req_reg_1,
      Q => \^b_req_reg_0\
    );
ipb_reg_0_1_12_16_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \^d\(0),
      I1 => xbus_terminate,
      I2 => \main_rsp_o[err]\,
      I3 => \bus_rsp_o[err]\,
      O => \icache_rsp[0][err]\
    );
\locked_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \locked_reg[0]_1\,
      Q => \^locked_reg[0]_0\
    );
\locked_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \locked_reg[1]_0\,
      Q => \^p_1_in\
    );
\request_reg_enabled.device_req_o[addr][20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^core_req[0][stb]\,
      I1 => \request_reg_enabled.device_req_o_reg[rw]\,
      O => E(0)
    );
\request_reg_enabled.device_req_o[addr][31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3A30303A3A30300"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^fsm_onehot_state_reg[1]_0\,
      I2 => \^fsm_onehot_state_reg[2]_0\,
      I3 => state_nxt1,
      I4 => \icache_req[0][stb]\,
      I5 => \^b_req_reg_0\,
      O => \request_reg_enabled.device_req_o[addr][31]_i_10_n_0\
    );
\request_reg_enabled.device_req_o[addr][31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\,
      I1 => \^locked_reg[0]_0\,
      I2 => \dcache_req[0][stb]\,
      I3 => \request_reg_enabled.device_req_o[addr][31]_i_10_n_0\,
      O => \^core_req[0][stb]\
    );
\request_reg_enabled.device_req_o[meta][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[2]_0\,
      I1 => \^fsm_onehot_state_reg[1]_0\,
      I2 => state_nxt0,
      I3 => \dcache_req[0][stb]\,
      I4 => a_req_reg_n_0,
      O => \^d\(0)
    );
\request_reg_enabled.device_req_o[meta][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^d\(0),
      I1 => \dbus_req_o[meta]\(0),
      O => \^d\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_cpu_control is
  port (
    \ctrl[lsu_rw]\ : out STD_LOGIC;
    \ctrl_o[if_fence]\ : out STD_LOGIC;
    \ctrl[alu_opa_mux]\ : out STD_LOGIC;
    \ctrl[alu_unsigned]\ : out STD_LOGIC;
    \ctrl_o[lsu_req]\ : out STD_LOGIC;
    \ctrl_o[lsu_fence]\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__0_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \exe_engine_reg[ir][13]_rep_0\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \exe_engine_reg[ir][14]_rep__1_0\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__1_1\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__1_2\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__1_3\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__1_4\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__1_5\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__1_6\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__1_7\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__1_8\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__1_9\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__1_10\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__1_11\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__1_12\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__1_13\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__1_14\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__1_15\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__1_16\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__1_17\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__1_18\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__1_19\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__1_20\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__1_21\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__2_0\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__2_1\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__2_2\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__2_3\ : out STD_LOGIC;
    \exe_engine_reg[ir][13]_rep__0_0\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__2_4\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__2_5\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__2_6\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__2_7\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__2_8\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__2_9\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep__2_10\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \exe_engine_reg[ir][31]_0\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_rep_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \exe_engine_reg[ir][14]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \exe_engine_reg[ir][14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fetch_reg[restart]\ : out STD_LOGIC;
    \FSM_sequential_exe_engine_reg[state][2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \exe_engine_reg[ir][12]_0\ : out STD_LOGIC;
    alu_add : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \exe_engine_reg[ir][13]_rep__0_1\ : out STD_LOGIC;
    \mar_reg[0]\ : out STD_LOGIC;
    \exe_engine_reg[ir][13]_rep__0_2\ : out STD_LOGIC;
    \exe_engine_reg[ir][12]_1\ : out STD_LOGIC;
    \exe_engine_reg[ir][13]_rep__0_3\ : out STD_LOGIC;
    \ctrl_reg[lsu_req]_0\ : out STD_LOGIC;
    \FSM_sequential_exe_engine_reg[state][2]_1\ : out STD_LOGIC;
    \FSM_sequential_exe_engine_reg[state][2]_2\ : out STD_LOGIC;
    \FSM_sequential_exe_engine_reg[state][2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \csr_reg[rdata][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \exe_engine_reg[pc2][31]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \immediate_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    valid_cmd : out STD_LOGIC;
    sdpram_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_onehot_ctrl_reg[state][2]\ : out STD_LOGIC;
    \exe_engine_reg[ir][14]_2\ : out STD_LOGIC;
    sdpram_reg_0 : out STD_LOGIC;
    \exe_engine_reg[ir][12]_2\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_0\ : out STD_LOGIC;
    \ctrl_reg[alu_op][2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ctrl_reg[alu_op][1]_1\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_2\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_3\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_4\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_5\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_6\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_7\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_8\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_9\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_10\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_11\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_12\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_13\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_14\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_15\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_16\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_17\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_18\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_19\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_20\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_21\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_22\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_23\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_24\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_25\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_26\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_27\ : out STD_LOGIC;
    \immediate_reg[4]_0\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_28\ : out STD_LOGIC;
    \immediate_reg[3]_0\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_29\ : out STD_LOGIC;
    \immediate_reg[2]_0\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_30\ : out STD_LOGIC;
    \ctrl_reg[alu_op][1]_31\ : out STD_LOGIC;
    \ctrl_reg[alu_op][0]_0\ : out STD_LOGIC;
    \exe_engine_reg[ir][12]_3\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \serial_shifter.shifter_reg[busy]\ : out STD_LOGIC;
    \exe_engine_reg[ra][31]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cp_valid_1 : in STD_LOGIC;
    sdpram_reg_i_105 : in STD_LOGIC_VECTOR ( 62 downto 0 );
    \ctrl_reg[out_en]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \divider_core_serial.div_reg[quotient][31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \divider_core_serial.div_reg[quotient][8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \divider_core_serial.div_reg[quotient][12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \divider_core_serial.div_reg[quotient][16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \divider_core_serial.div_reg[quotient][20]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \divider_core_serial.div_reg[quotient][24]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \divider_core_serial.div_reg[quotient][28]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \divider_core_serial.div_reg[quotient][31]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \divider_core_serial.div_reg[remainder][0]\ : in STD_LOGIC;
    \mul[add]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \multiplier_core_serial.mul_reg[res][0]\ : in STD_LOGIC;
    \FSM_onehot_fetch_reg[state][0]\ : in STD_LOGIC;
    pending_reg : in STD_LOGIC;
    \csr_reg[mtval][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_o_reg[24]\ : in STD_LOGIC;
    \rdata_o_reg[24]_0\ : in STD_LOGIC;
    \cpu_d_rsp[0][ack]\ : in STD_LOGIC;
    \exe_engine_reg[ir][13]_rep__0_4\ : in STD_LOGIC;
    \FSM_sequential_exe_engine_reg[state][0]_0\ : in STD_LOGIC;
    rdata_o : in STD_LOGIC_VECTOR ( 16 downto 0 );
    misaligned : in STD_LOGIC;
    \cpu_d_rsp[0][err]\ : in STD_LOGIC;
    alu_cmp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    alu_cp_done : in STD_LOGIC;
    \serial_shifter.shifter_reg[cnt][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \serial_shifter.shifter_reg[sreg][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mar_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpram_reg_1 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \serial_shifter.shifter_reg[busy]_0\ : in STD_LOGIC;
    \serial_shifter.shifter_reg[busy]__0\ : in STD_LOGIC;
    \exe_engine_reg[ir][31]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \trap_ctrl_reg[irq_pnd][17]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end system_neorv32_vivado_ip_0_0_neorv32_cpu_control;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_cpu_control is
  signal \FSM_sequential_exe_engine[state][0]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][3]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][3]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][3]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][3]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][3]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][3]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][3]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][3]_i_9_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_exe_engine_reg[state][2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^fsm_sequential_exe_engine_reg[state][2]_1\ : STD_LOGIC;
  signal \^fsm_sequential_exe_engine_reg[state][2]_2\ : STD_LOGIC;
  signal \^fsm_sequential_exe_engine_reg[state][2]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^alu_add\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \csr[addr]\ : STD_LOGIC;
  signal \csr[mcause]\ : STD_LOGIC;
  signal \csr[mepc][10]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mepc][11]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mepc][12]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mepc][13]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mepc][14]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mepc][15]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mepc][16]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mepc][17]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mepc][18]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mepc][19]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mepc][20]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mepc][21]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mepc][22]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mepc][23]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mepc][24]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mepc][25]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mepc][26]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mepc][27]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mepc][28]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mepc][29]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mepc][2]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mepc][2]_i_3_n_0\ : STD_LOGIC;
  signal \csr[mepc][30]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mepc][31]_i_3_n_0\ : STD_LOGIC;
  signal \csr[mepc][4]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mepc][4]_i_3_n_0\ : STD_LOGIC;
  signal \csr[mepc][4]_i_4_n_0\ : STD_LOGIC;
  signal \csr[mepc][5]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mepc][6]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mepc][8]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mepc][9]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mie_firq]\ : STD_LOGIC;
  signal \csr[mie_firq][0]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mie_firq][10]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mie_firq][11]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mie_firq][12]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mie_firq][13]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mie_firq][14]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mie_firq][15]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mie_firq][1]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mie_firq][2]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mie_firq][3]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mie_firq][4]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mie_firq][5]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mie_firq][6]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mie_firq][7]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mie_firq][8]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mie_firq][9]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mie_mei]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mie_mti]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mie_mti]_i_3_n_0\ : STD_LOGIC;
  signal \csr[mie_mti]_i_4_n_0\ : STD_LOGIC;
  signal \csr[mie_mti]_i_5_n_0\ : STD_LOGIC;
  signal \csr[mscratch][1]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mscratch][31]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mstatus_mie]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mstatus_mie]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mstatus_mie]_i_4_n_0\ : STD_LOGIC;
  signal \csr[mstatus_mie]_i_5_n_0\ : STD_LOGIC;
  signal \csr[mstatus_mie]_i_6_n_0\ : STD_LOGIC;
  signal \csr[mstatus_mpie]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mstatus_mpie]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mstatus_mpie]_i_3_n_0\ : STD_LOGIC;
  signal \csr[mstatus_mpie]_i_4_n_0\ : STD_LOGIC;
  signal \csr[mtval][0]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][10]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][11]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][12]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][13]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][14]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][15]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][16]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][17]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][18]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][19]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][1]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][20]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][21]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][22]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][23]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][24]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][25]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][26]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][27]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][28]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][29]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][2]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][30]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][31]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][3]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][4]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][5]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][6]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][7]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][8]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][9]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtvec][0]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtvec][10]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtvec][12]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtvec][13]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtvec][14]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtvec][15]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtvec][2]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtvec][31]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtvec][3]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtvec][4]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtvec][5]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtvec][6]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtvec][8]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtvec][9]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][0]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][0]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][0]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][10]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][10]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][11]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][11]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][11]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][11]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][11]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][11]_i_6_n_0\ : STD_LOGIC;
  signal \csr[rdata][12]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][12]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][12]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][13]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][13]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][14]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][14]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][15]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][15]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][15]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][15]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][16]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][16]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][16]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][17]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][17]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][17]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][18]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][18]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][18]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][19]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][19]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][19]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][1]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][1]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][1]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][1]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][1]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][1]_i_6_n_0\ : STD_LOGIC;
  signal \csr[rdata][20]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][20]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][20]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][21]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][21]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][21]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][22]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][22]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][22]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][23]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][23]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][23]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][24]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][24]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][24]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][24]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][24]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][25]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][25]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][25]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][26]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][26]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][26]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][27]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][27]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][27]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][28]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][28]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][28]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][29]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][29]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][29]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][2]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][2]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][2]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][30]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][30]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][30]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][30]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][30]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][30]_i_6_n_0\ : STD_LOGIC;
  signal \csr[rdata][30]_i_7_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_10_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_6_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_7_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_8_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_9_n_0\ : STD_LOGIC;
  signal \csr[rdata][3]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][3]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][3]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][3]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][4]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][4]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][4]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][5]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][5]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][6]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][6]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][7]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][7]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][7]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][7]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][8]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][8]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][8]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][8]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][9]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][9]_i_2_n_0\ : STD_LOGIC;
  signal \csr[re]_i_2_n_0\ : STD_LOGIC;
  signal \csr[re]_i_3_n_0\ : STD_LOGIC;
  signal \csr[re]_i_4_n_0\ : STD_LOGIC;
  signal \csr[we]_i_2_n_0\ : STD_LOGIC;
  signal \csr[we]_i_3_n_0\ : STD_LOGIC;
  signal \csr_reg[addr_n_0_][0]\ : STD_LOGIC;
  signal \csr_reg[addr_n_0_][10]\ : STD_LOGIC;
  signal \csr_reg[addr_n_0_][11]\ : STD_LOGIC;
  signal \csr_reg[addr_n_0_][1]\ : STD_LOGIC;
  signal \csr_reg[addr_n_0_][2]\ : STD_LOGIC;
  signal \csr_reg[addr_n_0_][3]\ : STD_LOGIC;
  signal \csr_reg[addr_n_0_][4]\ : STD_LOGIC;
  signal \csr_reg[addr_n_0_][5]\ : STD_LOGIC;
  signal \csr_reg[addr_n_0_][6]\ : STD_LOGIC;
  signal \csr_reg[addr_n_0_][7]\ : STD_LOGIC;
  signal \csr_reg[addr_n_0_][8]\ : STD_LOGIC;
  signal \csr_reg[addr_n_0_][9]\ : STD_LOGIC;
  signal \csr_reg[mepc]\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \csr_reg[mepc]0\ : STD_LOGIC;
  signal \csr_reg[mie_firq_n_0_][0]\ : STD_LOGIC;
  signal \csr_reg[mie_firq_n_0_][15]\ : STD_LOGIC;
  signal \csr_reg[mie_firq_n_0_][1]\ : STD_LOGIC;
  signal \csr_reg[mie_mei]__0\ : STD_LOGIC;
  signal \csr_reg[mie_msi]__0\ : STD_LOGIC;
  signal \csr_reg[mie_mti]__0\ : STD_LOGIC;
  signal \csr_reg[mscratch]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \csr_reg[mstatus_mie]__0\ : STD_LOGIC;
  signal \csr_reg[mstatus_mpie]0\ : STD_LOGIC;
  signal \csr_reg[mstatus_mpie]__0\ : STD_LOGIC;
  signal \csr_reg[mstatus_mpp_n_0_]\ : STD_LOGIC;
  signal \csr_reg[mtinst]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \csr_reg[mtval]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \csr_reg[mtvec_n_0_][0]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][10]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][11]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][12]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][13]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][14]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][15]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][16]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][17]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][18]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][19]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][20]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][21]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][22]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][23]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][24]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][25]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][26]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][27]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][28]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][29]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][2]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][30]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][31]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][3]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][4]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][5]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][6]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][7]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][8]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][9]\ : STD_LOGIC;
  signal \^csr_reg[rdata][31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \csr_reg[re]0\ : STD_LOGIC;
  signal \csr_reg[re_n_0_]\ : STD_LOGIC;
  signal \csr_reg[we]0\ : STD_LOGIC;
  signal \csr_reg[we_n_0_]\ : STD_LOGIC;
  signal \ctrl[alu_cp_alu]\ : STD_LOGIC;
  signal \ctrl[alu_cp_alu]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl[alu_cp_alu]_i_3_n_0\ : STD_LOGIC;
  signal \ctrl[alu_cp_alu]_i_4_n_0\ : STD_LOGIC;
  signal \ctrl[alu_cp_alu]_i_5_n_0\ : STD_LOGIC;
  signal \ctrl[alu_imm]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ctrl[alu_op][0]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl[alu_op][0]_i_3_n_0\ : STD_LOGIC;
  signal \ctrl[alu_op][2]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl[alu_op][2]_i_3_n_0\ : STD_LOGIC;
  signal \^ctrl[alu_opa_mux]\ : STD_LOGIC;
  signal \ctrl[alu_opa_mux]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl[alu_opa_mux]_i_3_n_0\ : STD_LOGIC;
  signal \ctrl[alu_opb_mux]\ : STD_LOGIC;
  signal \ctrl[alu_opb_mux]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl[alu_sub]\ : STD_LOGIC;
  signal \ctrl[alu_sub]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl[alu_sub]_i_3_n_0\ : STD_LOGIC;
  signal \ctrl[alu_sub]_i_4_n_0\ : STD_LOGIC;
  signal \^ctrl[alu_unsigned]\ : STD_LOGIC;
  signal \ctrl[if_fence]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl[if_reset]\ : STD_LOGIC;
  signal \ctrl[ir_funct12]\ : STD_LOGIC_VECTOR ( 11 downto 5 );
  signal \ctrl[ir_funct3]\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \ctrl[ir_opcode]\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \^ctrl[lsu_rw]\ : STD_LOGIC;
  signal \ctrl[pc_cur]\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \ctrl[rf_rd]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ctrl[rf_rs1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ctrl[rf_wb_en]\ : STD_LOGIC;
  signal \ctrl[rf_wb_en]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl[rf_wb_en]_i_3_n_0\ : STD_LOGIC;
  signal \ctrl[rf_wb_en]_i_4_n_0\ : STD_LOGIC;
  signal \ctrl[rf_wb_en]_i_5_n_0\ : STD_LOGIC;
  signal \ctrl[rf_wb_en]_i_6_n_0\ : STD_LOGIC;
  signal \ctrl[rf_zero_we]\ : STD_LOGIC;
  signal \ctrl_nxt[alu_cp_alu]\ : STD_LOGIC;
  signal \ctrl_nxt[alu_op]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ctrl_nxt[alu_opa_mux]\ : STD_LOGIC;
  signal \ctrl_nxt[alu_opb_mux]\ : STD_LOGIC;
  signal \ctrl_nxt[alu_sub]\ : STD_LOGIC;
  signal \ctrl_nxt[alu_unsigned]\ : STD_LOGIC;
  signal \ctrl_nxt[if_fence]\ : STD_LOGIC;
  signal \ctrl_nxt[lsu_fence]\ : STD_LOGIC;
  signal \ctrl_nxt[lsu_req]\ : STD_LOGIC;
  signal \ctrl_nxt[rf_wb_en]\ : STD_LOGIC;
  signal \ctrl_nxt[rf_zero_we]\ : STD_LOGIC;
  signal \^ctrl_o[lsu_req]\ : STD_LOGIC;
  signal \ctrl_reg[alu_cp_alu]__0\ : STD_LOGIC;
  signal \^ctrl_reg[alu_op][2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ctrl_reg[rf_wb_en]__0\ : STD_LOGIC;
  signal data5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \divider_core_serial.div[quotient][30]_i_2_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][31]_i_4_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][11]_i_2_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][11]_i_3_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][11]_i_4_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][11]_i_5_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][15]_i_2_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][15]_i_3_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][15]_i_4_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][15]_i_5_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][19]_i_2_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][19]_i_3_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][19]_i_4_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][19]_i_5_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][23]_i_2_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][23]_i_3_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][23]_i_4_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][23]_i_5_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][27]_i_2_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][27]_i_3_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][27]_i_4_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][27]_i_5_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][31]_i_3_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][31]_i_4_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][31]_i_5_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][31]_i_6_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][3]_i_3_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][3]_i_4_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][3]_i_5_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][7]_i_2_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][7]_i_3_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][7]_i_4_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[rs2_abs][7]_i_5_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][11]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][11]_i_1_n_1\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][11]_i_1_n_2\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][11]_i_1_n_3\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][15]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][15]_i_1_n_1\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][15]_i_1_n_2\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][15]_i_1_n_3\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][19]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][19]_i_1_n_1\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][19]_i_1_n_2\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][19]_i_1_n_3\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][23]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][23]_i_1_n_1\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][23]_i_1_n_2\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][23]_i_1_n_3\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][27]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][27]_i_1_n_1\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][27]_i_1_n_2\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][27]_i_1_n_3\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][31]_i_2_n_1\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][31]_i_2_n_2\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][31]_i_2_n_3\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][3]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][3]_i_1_n_1\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][3]_i_1_n_2\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][3]_i_1_n_3\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][7]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][7]_i_1_n_1\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][7]_i_1_n_2\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[rs2_abs][7]_i_1_n_3\ : STD_LOGIC;
  signal \exe_engine[ir][31]_i_3_n_0\ : STD_LOGIC;
  signal \exe_engine[pc2][2]_i_2_n_0\ : STD_LOGIC;
  signal \exe_engine[pc2][31]_i_1_n_0\ : STD_LOGIC;
  signal \exe_engine[pc2][31]_i_3_n_0\ : STD_LOGIC;
  signal \exe_engine[pc2][3]_i_2_n_0\ : STD_LOGIC;
  signal \exe_engine[pc2][4]_i_2_n_0\ : STD_LOGIC;
  signal \exe_engine[pc2][5]_i_2_n_0\ : STD_LOGIC;
  signal \exe_engine[pc2][6]_i_2_n_0\ : STD_LOGIC;
  signal \exe_engine_nxt[ir]\ : STD_LOGIC;
  signal \exe_engine_nxt[pc2]0_in\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \exe_engine_nxt[ra]\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \exe_engine_nxt[state]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^exe_engine_reg[ir][13]_rep_0\ : STD_LOGIC;
  signal \^exe_engine_reg[ir][13]_rep__0_0\ : STD_LOGIC;
  signal \^exe_engine_reg[ir][13]_rep__0_2\ : STD_LOGIC;
  signal \^exe_engine_reg[ir][14]_rep_0\ : STD_LOGIC;
  signal \^exe_engine_reg[ir][14]_rep__0_0\ : STD_LOGIC;
  signal \^exe_engine_reg[ir][14]_rep__1_1\ : STD_LOGIC;
  signal \^exe_engine_reg[ir][14]_rep__2_1\ : STD_LOGIC;
  signal \^exe_engine_reg[ir][31]_0\ : STD_LOGIC;
  signal \exe_engine_reg[ir_n_0_][0]\ : STD_LOGIC;
  signal \exe_engine_reg[ir_n_0_][1]\ : STD_LOGIC;
  signal \exe_engine_reg[ir_n_0_][2]\ : STD_LOGIC;
  signal \exe_engine_reg[ir_n_0_][3]\ : STD_LOGIC;
  signal \exe_engine_reg[ir_n_0_][4]\ : STD_LOGIC;
  signal \exe_engine_reg[ir_n_0_][6]\ : STD_LOGIC;
  signal \^exe_engine_reg[pc2][31]_0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \exe_engine_reg[state]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \immediate[0]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[10]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[11]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[11]_i_2_n_0\ : STD_LOGIC;
  signal \immediate[11]_i_3_n_0\ : STD_LOGIC;
  signal \immediate[11]_i_4_n_0\ : STD_LOGIC;
  signal \immediate[11]_i_5_n_0\ : STD_LOGIC;
  signal \immediate[12]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[13]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[14]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[15]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[16]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[17]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[18]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[19]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[19]_i_2_n_0\ : STD_LOGIC;
  signal \immediate[19]_i_3_n_0\ : STD_LOGIC;
  signal \immediate[1]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[20]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[21]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[22]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[23]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[24]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[25]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[26]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[27]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[28]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[29]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[2]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[2]_i_2_n_0\ : STD_LOGIC;
  signal \immediate[30]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[30]_i_2_n_0\ : STD_LOGIC;
  signal \immediate[30]_i_3_n_0\ : STD_LOGIC;
  signal \immediate[31]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[3]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[4]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[4]_i_2_n_0\ : STD_LOGIC;
  signal \immediate[5]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[6]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[7]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[8]_i_1_n_0\ : STD_LOGIC;
  signal \immediate[9]_i_1_n_0\ : STD_LOGIC;
  signal \^immediate_reg[2]_0\ : STD_LOGIC;
  signal \^immediate_reg[3]_0\ : STD_LOGIC;
  signal \^immediate_reg[4]_0\ : STD_LOGIC;
  signal \mar[11]_i_10_n_0\ : STD_LOGIC;
  signal \mar[11]_i_11_n_0\ : STD_LOGIC;
  signal \mar[11]_i_12_n_0\ : STD_LOGIC;
  signal \mar[11]_i_13_n_0\ : STD_LOGIC;
  signal \mar[11]_i_6_n_0\ : STD_LOGIC;
  signal \mar[11]_i_7_n_0\ : STD_LOGIC;
  signal \mar[11]_i_8_n_0\ : STD_LOGIC;
  signal \mar[11]_i_9_n_0\ : STD_LOGIC;
  signal \mar[15]_i_10_n_0\ : STD_LOGIC;
  signal \mar[15]_i_11_n_0\ : STD_LOGIC;
  signal \mar[15]_i_12_n_0\ : STD_LOGIC;
  signal \mar[15]_i_13_n_0\ : STD_LOGIC;
  signal \mar[15]_i_6_n_0\ : STD_LOGIC;
  signal \mar[15]_i_7_n_0\ : STD_LOGIC;
  signal \mar[15]_i_8_n_0\ : STD_LOGIC;
  signal \mar[15]_i_9_n_0\ : STD_LOGIC;
  signal \mar[19]_i_10_n_0\ : STD_LOGIC;
  signal \mar[19]_i_11_n_0\ : STD_LOGIC;
  signal \mar[19]_i_12_n_0\ : STD_LOGIC;
  signal \mar[19]_i_13_n_0\ : STD_LOGIC;
  signal \mar[19]_i_6_n_0\ : STD_LOGIC;
  signal \mar[19]_i_7_n_0\ : STD_LOGIC;
  signal \mar[19]_i_8_n_0\ : STD_LOGIC;
  signal \mar[19]_i_9_n_0\ : STD_LOGIC;
  signal \mar[23]_i_10_n_0\ : STD_LOGIC;
  signal \mar[23]_i_11_n_0\ : STD_LOGIC;
  signal \mar[23]_i_12_n_0\ : STD_LOGIC;
  signal \mar[23]_i_13_n_0\ : STD_LOGIC;
  signal \mar[23]_i_6_n_0\ : STD_LOGIC;
  signal \mar[23]_i_7_n_0\ : STD_LOGIC;
  signal \mar[23]_i_8_n_0\ : STD_LOGIC;
  signal \mar[23]_i_9_n_0\ : STD_LOGIC;
  signal \mar[27]_i_10_n_0\ : STD_LOGIC;
  signal \mar[27]_i_11_n_0\ : STD_LOGIC;
  signal \mar[27]_i_12_n_0\ : STD_LOGIC;
  signal \mar[27]_i_13_n_0\ : STD_LOGIC;
  signal \mar[27]_i_6_n_0\ : STD_LOGIC;
  signal \mar[27]_i_7_n_0\ : STD_LOGIC;
  signal \mar[27]_i_8_n_0\ : STD_LOGIC;
  signal \mar[27]_i_9_n_0\ : STD_LOGIC;
  signal \mar[31]_i_10_n_0\ : STD_LOGIC;
  signal \mar[31]_i_11_n_0\ : STD_LOGIC;
  signal \mar[31]_i_12_n_0\ : STD_LOGIC;
  signal \mar[31]_i_13_n_0\ : STD_LOGIC;
  signal \mar[31]_i_14_n_0\ : STD_LOGIC;
  signal \mar[31]_i_7_n_0\ : STD_LOGIC;
  signal \mar[31]_i_8_n_0\ : STD_LOGIC;
  signal \mar[31]_i_9_n_0\ : STD_LOGIC;
  signal \mar[3]_i_10_n_0\ : STD_LOGIC;
  signal \mar[3]_i_6_n_0\ : STD_LOGIC;
  signal \mar[3]_i_7_n_0\ : STD_LOGIC;
  signal \mar[3]_i_8_n_0\ : STD_LOGIC;
  signal \mar[3]_i_9_n_0\ : STD_LOGIC;
  signal \mar[7]_i_10_n_0\ : STD_LOGIC;
  signal \mar[7]_i_11_n_0\ : STD_LOGIC;
  signal \mar[7]_i_12_n_0\ : STD_LOGIC;
  signal \mar[7]_i_6_n_0\ : STD_LOGIC;
  signal \mar[7]_i_7_n_0\ : STD_LOGIC;
  signal \mar[7]_i_8_n_0\ : STD_LOGIC;
  signal \mar[7]_i_9_n_0\ : STD_LOGIC;
  signal \mar_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \mar_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \mar_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \mar_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \mar_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \mar_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \mar_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \mar_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \mar_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \mar_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \mar_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \mar_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \mar_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \mar_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \mar_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \mar_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \mar_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \mar_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \mar_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \mar_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \mar_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \mar_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \mar_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \mar_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \mar_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \mar_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \mar_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \mar_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \mar_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \mar_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \mar_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \mar_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal monitor_cnt : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \monitor_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \monitor_cnt[9]_i_2_n_0\ : STD_LOGIC;
  signal \monitor_cnt[9]_i_3_n_0\ : STD_LOGIC;
  signal \monitor_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \monitor_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \monitor_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \monitor_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \monitor_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \monitor_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \monitor_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \monitor_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \monitor_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal monitor_exc : STD_LOGIC;
  signal \neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/p_0_in\ : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \neorv32_cpu_alu_inst/opa\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \neorv32_cpu_regfile_inst/rd_zero__3\ : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in122_in : STD_LOGIC;
  signal p_0_in12_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in24_in : STD_LOGIC;
  signal p_14_in25_in : STD_LOGIC;
  signal p_15_in23_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_16_in29_in : STD_LOGIC;
  signal p_16_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_19_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal p_22_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_26_in : STD_LOGIC;
  signal p_28_in : STD_LOGIC;
  signal p_31_in : STD_LOGIC;
  signal p_32_in : STD_LOGIC;
  signal p_34_in : STD_LOGIC;
  signal p_37_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_40_in : STD_LOGIC;
  signal p_43_in : STD_LOGIC;
  signal p_46_in : STD_LOGIC;
  signal p_49_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_50_in : STD_LOGIC;
  signal p_53_out : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal p_5_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_6_in18_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_8_in20_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal sdpram_reg_i_136_n_7 : STD_LOGIC;
  signal sdpram_reg_i_208_n_0 : STD_LOGIC;
  signal \serial_shifter.shifter[cnt][4]_i_6_n_0\ : STD_LOGIC;
  signal \serial_shifter.shifter[cnt][4]_i_7_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \trap_ctrl[cause][0]_i_2_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][0]_i_3_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][1]_i_2_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][1]_i_3_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][1]_i_4_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][2]_i_2_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][2]_i_3_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][3]_i_2_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][6]_i_2_n_0\ : STD_LOGIC;
  signal \trap_ctrl[env_pending]_i_1_n_0\ : STD_LOGIC;
  signal \trap_ctrl[env_pending]_i_2_n_0\ : STD_LOGIC;
  signal \trap_ctrl[env_pending]_i_3_n_0\ : STD_LOGIC;
  signal \trap_ctrl[env_pending]_i_4_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][0]_i_2_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_10_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_11_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_12_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_13_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_14_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_15_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_16_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_17_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_18_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_19_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_20_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_21_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_22_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_23_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_24_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_25_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_26_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_27_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_28_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_29_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_2_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_30_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_31_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_32_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_33_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_34_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_35_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_36_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_3_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_4_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_5_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_6_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_7_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_8_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_9_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][2]_i_2_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][3]_i_2_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][4]_i_2_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][4]_i_3_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][4]_i_4_n_0\ : STD_LOGIC;
  signal \trap_ctrl_reg[cause_n_0_][0]\ : STD_LOGIC;
  signal \trap_ctrl_reg[cause_n_0_][1]\ : STD_LOGIC;
  signal \trap_ctrl_reg[cause_n_0_][2]\ : STD_LOGIC;
  signal \trap_ctrl_reg[cause_n_0_][3]\ : STD_LOGIC;
  signal \trap_ctrl_reg[cause_n_0_][4]\ : STD_LOGIC;
  signal \trap_ctrl_reg[env_pending]__0\ : STD_LOGIC;
  signal \trap_ctrl_reg[exc_buf_n_0_][0]\ : STD_LOGIC;
  signal \trap_ctrl_reg[exc_buf_n_0_][5]\ : STD_LOGIC;
  signal \trap_ctrl_reg[exc_buf_n_0_][8]\ : STD_LOGIC;
  signal \trap_ctrl_reg[irq_buf_n_0_][0]\ : STD_LOGIC;
  signal \trap_ctrl_reg[irq_pnd_n_0_][0]\ : STD_LOGIC;
  signal \^valid_cmd\ : STD_LOGIC;
  signal \NLW_divider_core_serial.div_reg[rs2_abs][31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sdpram_reg_i_136_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sdpram_reg_i_136_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_exe_engine[state][1]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \FSM_sequential_exe_engine[state][1]_i_4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_sequential_exe_engine[state][2]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \FSM_sequential_exe_engine[state][2]_i_3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \FSM_sequential_exe_engine[state][2]_i_4\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \FSM_sequential_exe_engine[state][3]_i_10\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \FSM_sequential_exe_engine[state][3]_i_11\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_sequential_exe_engine[state][3]_i_12\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \FSM_sequential_exe_engine[state][3]_i_14\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \FSM_sequential_exe_engine[state][3]_i_4\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \FSM_sequential_exe_engine[state][3]_i_5\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \FSM_sequential_exe_engine[state][3]_i_9\ : label is "soft_lutpair43";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_exe_engine_reg[state][0]\ : label is "ex_trap_exit:0010,ex_sleep:0000,ex_trap_enter:0100,ex_mem_rsp:0101,ex_mem_req:0110,ex_dispatch:0001,ex_restart:0011,ex_branch:1010,ex_system:1001,ex_branched:1000,ex_alu_wait:1011,ex_execute:0111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_exe_engine_reg[state][1]\ : label is "ex_trap_exit:0010,ex_sleep:0000,ex_trap_enter:0100,ex_mem_rsp:0101,ex_mem_req:0110,ex_dispatch:0001,ex_restart:0011,ex_branch:1010,ex_system:1001,ex_branched:1000,ex_alu_wait:1011,ex_execute:0111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_exe_engine_reg[state][2]\ : label is "ex_trap_exit:0010,ex_sleep:0000,ex_trap_enter:0100,ex_mem_rsp:0101,ex_mem_req:0110,ex_dispatch:0001,ex_restart:0011,ex_branch:1010,ex_system:1001,ex_branched:1000,ex_alu_wait:1011,ex_execute:0111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_exe_engine_reg[state][3]\ : label is "ex_trap_exit:0010,ex_sleep:0000,ex_trap_enter:0100,ex_mem_rsp:0101,ex_mem_req:0110,ex_dispatch:0001,ex_restart:0011,ex_branch:1010,ex_system:1001,ex_branched:1000,ex_alu_wait:1011,ex_execute:0111";
  attribute SOFT_HLUTNM of \csr[mepc][4]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \csr[mie_mti]_i_5\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \csr[mstatus_mie]_i_5\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \csr[mstatus_mie]_i_6\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \csr[mtval][0]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \csr[mtval][10]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \csr[mtval][11]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \csr[mtval][12]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \csr[mtval][13]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \csr[mtval][14]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \csr[mtval][15]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \csr[mtval][16]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \csr[mtval][17]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \csr[mtval][18]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \csr[mtval][19]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \csr[mtval][1]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \csr[mtval][20]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \csr[mtval][21]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \csr[mtval][22]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \csr[mtval][23]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \csr[mtval][24]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \csr[mtval][25]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \csr[mtval][26]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \csr[mtval][27]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \csr[mtval][28]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \csr[mtval][29]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \csr[mtval][2]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \csr[mtval][30]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \csr[mtval][31]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \csr[mtval][3]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \csr[mtval][4]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \csr[mtval][5]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \csr[mtval][6]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \csr[mtval][7]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \csr[mtval][8]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \csr[mtval][9]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \csr[mtvec][5]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \csr[mtvec][6]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \csr[rdata][0]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \csr[rdata][11]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \csr[rdata][11]_i_4\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \csr[rdata][12]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \csr[rdata][15]_i_4\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \csr[rdata][17]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \csr[rdata][1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \csr[rdata][1]_i_6\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \csr[rdata][24]_i_4\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \csr[rdata][2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \csr[rdata][30]_i_4\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \csr[rdata][30]_i_5\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \csr[rdata][30]_i_6\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \csr[rdata][31]_i_10\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \csr[rdata][31]_i_5\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \csr[rdata][31]_i_7\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \csr[rdata][31]_i_8\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \csr[rdata][31]_i_9\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \csr[rdata][3]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \csr[rdata][4]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \csr[rdata][8]_i_3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \csr[rdata][8]_i_4\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \csr[re]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \csr[re]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \csr[we]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \csr[we]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ctrl[alu_cp_alu]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \ctrl[alu_cp_alu]_i_4\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ctrl[alu_op][0]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ctrl[alu_op][0]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ctrl[alu_op][2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ctrl[alu_op][2]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ctrl[alu_opa_mux]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ctrl[alu_opa_mux]_i_3\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ctrl[alu_sub]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ctrl[alu_sub]_i_3\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ctrl[alu_sub]_i_4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ctrl[alu_unsigned]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ctrl[if_fence]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ctrl[lsu_req]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ctrl[rf_wb_en]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ctrl[rf_wb_en]_i_4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ctrl[rf_zero_we]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \dbus_req_o[ben][0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \dbus_req_o[ben][1]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \dbus_req_o[ben][2]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \dbus_req_o[ben][3]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \divider_core_serial.div[quotient][0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \divider_core_serial.div[quotient][31]_i_6\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \divider_core_serial.div[rs2_abs][31]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \divider_core_serial.div[sign_mod]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \divider_core_serial.div[sign_mod]_i_3\ : label is "soft_lutpair98";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \divider_core_serial.div_reg[rs2_abs][11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \divider_core_serial.div_reg[rs2_abs][15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \divider_core_serial.div_reg[rs2_abs][19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \divider_core_serial.div_reg[rs2_abs][23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \divider_core_serial.div_reg[rs2_abs][27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \divider_core_serial.div_reg[rs2_abs][31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \divider_core_serial.div_reg[rs2_abs][3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \divider_core_serial.div_reg[rs2_abs][7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \exe_engine[ra][1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \exe_engine[ra][2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \exe_engine[ra][3]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \exe_engine[ra][4]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \exe_engine[ra][5]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \exe_engine[ra][6]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \exe_engine[ra][7]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \exe_engine[ra][8]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \exe_engine[ra][9]_i_1\ : label is "soft_lutpair47";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \exe_engine_reg[ir][13]\ : label is "exe_engine_reg[ir][13]";
  attribute ORIG_CELL_NAME of \exe_engine_reg[ir][13]_rep\ : label is "exe_engine_reg[ir][13]";
  attribute ORIG_CELL_NAME of \exe_engine_reg[ir][13]_rep__0\ : label is "exe_engine_reg[ir][13]";
  attribute ORIG_CELL_NAME of \exe_engine_reg[ir][14]\ : label is "exe_engine_reg[ir][14]";
  attribute ORIG_CELL_NAME of \exe_engine_reg[ir][14]_rep\ : label is "exe_engine_reg[ir][14]";
  attribute ORIG_CELL_NAME of \exe_engine_reg[ir][14]_rep__0\ : label is "exe_engine_reg[ir][14]";
  attribute ORIG_CELL_NAME of \exe_engine_reg[ir][14]_rep__1\ : label is "exe_engine_reg[ir][14]";
  attribute ORIG_CELL_NAME of \exe_engine_reg[ir][14]_rep__2\ : label is "exe_engine_reg[ir][14]";
  attribute SOFT_HLUTNM of \i__carry__7_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \i__carry_i_6\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \immediate[11]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \immediate[11]_i_4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \immediate[11]_i_5\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \immediate[12]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \immediate[13]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \immediate[14]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \immediate[15]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \immediate[16]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \immediate[17]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \immediate[18]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \immediate[19]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \immediate[20]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \immediate[21]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \immediate[22]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \immediate[23]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \immediate[24]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \immediate[25]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \immediate[26]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \immediate[27]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \immediate[28]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \immediate[29]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \immediate[2]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \immediate[30]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \immediate[4]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \mar[11]_i_10\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \mar[11]_i_11\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \mar[11]_i_12\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \mar[11]_i_13\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \mar[15]_i_10\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \mar[15]_i_11\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \mar[15]_i_12\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \mar[15]_i_13\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \mar[19]_i_10\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \mar[19]_i_11\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \mar[19]_i_12\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \mar[19]_i_13\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \mar[23]_i_10\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \mar[23]_i_11\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \mar[23]_i_12\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \mar[23]_i_13\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \mar[27]_i_10\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \mar[27]_i_11\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \mar[27]_i_12\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \mar[27]_i_13\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \mar[31]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \mar[31]_i_11\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mar[31]_i_12\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mar[31]_i_13\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \mar[31]_i_14\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \mar[7]_i_10\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \mar[7]_i_11\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \mar[7]_i_12\ : label is "soft_lutpair143";
  attribute ADDER_THRESHOLD of \mar_reg[11]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \mar_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mar_reg[15]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mar_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mar_reg[19]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mar_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mar_reg[23]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mar_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mar_reg[27]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mar_reg[27]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mar_reg[31]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mar_reg[31]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mar_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mar_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mar_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mar_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of misaligned_i_1 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \monitor_cnt[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \monitor_cnt[2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \monitor_cnt[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \monitor_cnt[7]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \monitor_cnt[8]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \monitor_cnt[9]_i_3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][10]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][11]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][12]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][13]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][14]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][15]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][16]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][17]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][18]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][19]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][20]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][21]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][22]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][23]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][24]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][25]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][26]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][27]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][28]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][29]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][30]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][31]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][32]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][33]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][34]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][35]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][36]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][37]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][38]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][39]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][3]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][40]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][41]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][42]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][43]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][44]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][45]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][46]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][47]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][48]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][49]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][4]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][50]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][51]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][52]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][53]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][54]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][55]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][56]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][57]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][58]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][59]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][5]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][60]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][61]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][62]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][63]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][6]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][7]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][8]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \multiplier_core_serial.mul[res][9]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of pending_i_1 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \r_pnt[1]_i_3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rdata_o[14]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rdata_o[30]_i_4\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \rdata_o[30]_i_5\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rdata_o[31]_i_4\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \rdata_o[7]_i_2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of sdpram_reg_i_104 : label is "soft_lutpair13";
  attribute ADDER_THRESHOLD of sdpram_reg_i_136 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of sdpram_reg_i_136 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \serial_shifter.shifter[cnt][2]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \serial_shifter.shifter[cnt][3]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \serial_shifter.shifter[cnt][4]_i_4\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \serial_shifter.shifter[cnt][4]_i_6\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \trap_ctrl[cause][1]_i_4\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \trap_ctrl[cause][4]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \trap_ctrl[cause][6]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \trap_ctrl[cause][6]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \trap_ctrl[env_pending]_i_3\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \trap_ctrl[env_pending]_i_4\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \trap_ctrl[exc_buf][1]_i_11\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \trap_ctrl[exc_buf][1]_i_12\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \trap_ctrl[exc_buf][1]_i_17\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \trap_ctrl[exc_buf][1]_i_19\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \trap_ctrl[exc_buf][1]_i_20\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \trap_ctrl[exc_buf][1]_i_23\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \trap_ctrl[exc_buf][1]_i_26\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \trap_ctrl[exc_buf][1]_i_27\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \trap_ctrl[exc_buf][1]_i_33\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \trap_ctrl[exc_buf][1]_i_34\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \trap_ctrl[exc_buf][1]_i_35\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \trap_ctrl[exc_buf][1]_i_36\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \trap_ctrl[exc_buf][1]_i_9\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \trap_ctrl[exc_buf][2]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \trap_ctrl[exc_buf][3]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \trap_ctrl[exc_buf][4]_i_4\ : label is "soft_lutpair21";
begin
  \FSM_sequential_exe_engine_reg[state][2]_0\(1 downto 0) <= \^fsm_sequential_exe_engine_reg[state][2]_0\(1 downto 0);
  \FSM_sequential_exe_engine_reg[state][2]_1\ <= \^fsm_sequential_exe_engine_reg[state][2]_1\;
  \FSM_sequential_exe_engine_reg[state][2]_2\ <= \^fsm_sequential_exe_engine_reg[state][2]_2\;
  \FSM_sequential_exe_engine_reg[state][2]_3\(0) <= \^fsm_sequential_exe_engine_reg[state][2]_3\(0);
  Q(5 downto 0) <= \^q\(5 downto 0);
  alu_add(31 downto 0) <= \^alu_add\(31 downto 0);
  \csr_reg[rdata][31]_0\(31 downto 0) <= \^csr_reg[rdata][31]_0\(31 downto 0);
  \ctrl[alu_opa_mux]\ <= \^ctrl[alu_opa_mux]\;
  \ctrl[alu_unsigned]\ <= \^ctrl[alu_unsigned]\;
  \ctrl[lsu_rw]\ <= \^ctrl[lsu_rw]\;
  \ctrl_o[lsu_req]\ <= \^ctrl_o[lsu_req]\;
  \ctrl_reg[alu_op][2]_0\(2 downto 0) <= \^ctrl_reg[alu_op][2]_0\(2 downto 0);
  \exe_engine_reg[ir][13]_rep_0\ <= \^exe_engine_reg[ir][13]_rep_0\;
  \exe_engine_reg[ir][13]_rep__0_0\ <= \^exe_engine_reg[ir][13]_rep__0_0\;
  \exe_engine_reg[ir][13]_rep__0_2\ <= \^exe_engine_reg[ir][13]_rep__0_2\;
  \exe_engine_reg[ir][14]_rep_0\ <= \^exe_engine_reg[ir][14]_rep_0\;
  \exe_engine_reg[ir][14]_rep__0_0\ <= \^exe_engine_reg[ir][14]_rep__0_0\;
  \exe_engine_reg[ir][14]_rep__1_1\ <= \^exe_engine_reg[ir][14]_rep__1_1\;
  \exe_engine_reg[ir][14]_rep__2_1\ <= \^exe_engine_reg[ir][14]_rep__2_1\;
  \exe_engine_reg[ir][31]_0\ <= \^exe_engine_reg[ir][31]_0\;
  \exe_engine_reg[pc2][31]_0\(30 downto 0) <= \^exe_engine_reg[pc2][31]_0\(30 downto 0);
  \immediate_reg[2]_0\ <= \^immediate_reg[2]_0\;
  \immediate_reg[3]_0\ <= \^immediate_reg[3]_0\;
  \immediate_reg[4]_0\ <= \^immediate_reg[4]_0\;
  valid_cmd <= \^valid_cmd\;
\FSM_onehot_fetch[state][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABABAAAAAAABAAA"
    )
        port map (
      I0 => \FSM_onehot_fetch_reg[state][0]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(0),
      I4 => \exe_engine_reg[state]\(3),
      I5 => \FSM_sequential_exe_engine[state][0]_i_5_n_0\,
      O => \fetch_reg[restart]\
    );
\FSM_sequential_exe_engine[state][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEFF"
    )
        port map (
      I0 => \FSM_sequential_exe_engine[state][0]_i_2_n_0\,
      I1 => \FSM_sequential_exe_engine[state][0]_i_3_n_0\,
      I2 => \FSM_sequential_exe_engine[state][0]_i_4_n_0\,
      I3 => \FSM_sequential_exe_engine[state][0]_i_5_n_0\,
      I4 => \exe_engine_reg[state]\(0),
      I5 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      O => \exe_engine_nxt[state]\(0)
    );
\FSM_sequential_exe_engine[state][0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75755555F5F5F555"
    )
        port map (
      I0 => \trap_ctrl[env_pending]_i_3_n_0\,
      I1 => \exe_engine_reg[ir_n_0_][2]\,
      I2 => \FSM_sequential_exe_engine[state][3]_i_5_n_0\,
      I3 => \exe_engine_reg[ir_n_0_][6]\,
      I4 => \exe_engine_reg[ir_n_0_][3]\,
      I5 => \ctrl[ir_opcode]\(5),
      O => \FSM_sequential_exe_engine[state][0]_i_10_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABAEAFAAABAEAF"
    )
        port map (
      I0 => \FSM_sequential_exe_engine[state][0]_i_6_n_0\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(0),
      I4 => \exe_engine_reg[state]\(3),
      I5 => \trap_ctrl[exc_buf][4]_i_2_n_0\,
      O => \FSM_sequential_exe_engine[state][0]_i_2_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088880000888F"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][4]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \exe_engine[ir][31]_i_3_n_0\,
      I3 => \trap_ctrl_reg[env_pending]__0\,
      I4 => \exe_engine_reg[state]\(3),
      I5 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      O => \FSM_sequential_exe_engine[state][0]_i_3_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004500000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I4 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I5 => \exe_engine_reg[state]\(3),
      O => \FSM_sequential_exe_engine[state][0]_i_4_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEBBBEEE"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][2]\,
      I1 => \^q\(0),
      I2 => alu_cmp(1),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => alu_cmp(0),
      O => \FSM_sequential_exe_engine[state][0]_i_5_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAAE"
    )
        port map (
      I0 => \monitor_cnt[9]_i_3_n_0\,
      I1 => \FSM_sequential_exe_engine[state][3]_i_5_n_0\,
      I2 => \ctrl[if_fence]_i_2_n_0\,
      I3 => \exe_engine_reg[ir_n_0_][3]\,
      I4 => \FSM_sequential_exe_engine[state][0]_i_9_n_0\,
      I5 => \FSM_sequential_exe_engine[state][0]_i_10_n_0\,
      O => \FSM_sequential_exe_engine[state][0]_i_6_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008A00000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I4 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I5 => \exe_engine_reg[state]\(3),
      O => \FSM_sequential_exe_engine[state][0]_i_9_n_0\
    );
\FSM_sequential_exe_engine[state][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \FSM_sequential_exe_engine[state][1]_i_2_n_0\,
      I1 => \FSM_sequential_exe_engine[state][2]_i_3_n_0\,
      I2 => \FSM_sequential_exe_engine[state][1]_i_3_n_0\,
      I3 => \FSM_sequential_exe_engine[state][1]_i_4_n_0\,
      I4 => \FSM_sequential_exe_engine[state][1]_i_5_n_0\,
      I5 => \FSM_sequential_exe_engine[state][1]_i_6_n_0\,
      O => \exe_engine_nxt[state]\(1)
    );
\FSM_sequential_exe_engine[state][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01010101010101"
    )
        port map (
      I0 => \exe_engine[ir][31]_i_3_n_0\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_2\,
      I2 => \trap_ctrl_reg[env_pending]__0\,
      I3 => \FSM_sequential_exe_engine[state][2]_i_2_n_0\,
      I4 => \ctrl[alu_cp_alu]_i_4_n_0\,
      I5 => \ctrl[ir_opcode]\(5),
      O => \FSM_sequential_exe_engine[state][1]_i_2_n_0\
    );
\FSM_sequential_exe_engine[state][1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][2]\,
      I1 => \exe_engine_reg[ir_n_0_][3]\,
      I2 => \exe_engine_reg[ir_n_0_][4]\,
      I3 => \ctrl[ir_opcode]\(5),
      O => \FSM_sequential_exe_engine[state][1]_i_3_n_0\
    );
\FSM_sequential_exe_engine[state][1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0110"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \exe_engine_reg[state]\(3),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      O => \FSM_sequential_exe_engine[state][1]_i_4_n_0\
    );
\FSM_sequential_exe_engine[state][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F888888888888"
    )
        port map (
      I0 => \ctrl[alu_cp_alu]_i_2_n_0\,
      I1 => \FSM_sequential_exe_engine[state][2]_i_2_n_0\,
      I2 => \trap_ctrl[exc_buf][4]_i_2_n_0\,
      I3 => \trap_ctrl[exc_buf][3]_i_2_n_0\,
      I4 => \^q\(2),
      I5 => \trap_ctrl[exc_buf][4]_i_4_n_0\,
      O => \FSM_sequential_exe_engine[state][1]_i_5_n_0\
    );
\FSM_sequential_exe_engine[state][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000C0800480C"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(5),
      I1 => \FSM_sequential_exe_engine[state][2]_i_3_n_0\,
      I2 => \exe_engine_reg[ir_n_0_][4]\,
      I3 => \exe_engine_reg[ir_n_0_][6]\,
      I4 => \exe_engine_reg[ir_n_0_][2]\,
      I5 => \exe_engine_reg[ir_n_0_][3]\,
      O => \FSM_sequential_exe_engine[state][1]_i_6_n_0\
    );
\FSM_sequential_exe_engine[state][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F4FFFFFFFF"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][4]\,
      I1 => \FSM_sequential_exe_engine[state][2]_i_2_n_0\,
      I2 => \FSM_sequential_exe_engine[state][2]_i_3_n_0\,
      I3 => \FSM_sequential_exe_engine[state][2]_i_4_n_0\,
      I4 => \ctrl_nxt[lsu_req]\,
      I5 => \^fsm_sequential_exe_engine_reg[state][2]_2\,
      O => \exe_engine_nxt[state]\(2)
    );
\FSM_sequential_exe_engine[state][2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][6]\,
      I1 => \FSM_sequential_exe_engine[state][2]_i_3_n_0\,
      I2 => \exe_engine_reg[ir_n_0_][3]\,
      I3 => \exe_engine_reg[ir_n_0_][2]\,
      O => \FSM_sequential_exe_engine[state][2]_i_2_n_0\
    );
\FSM_sequential_exe_engine[state][2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I2 => \exe_engine_reg[state]\(0),
      I3 => \exe_engine_reg[state]\(3),
      O => \FSM_sequential_exe_engine[state][2]_i_3_n_0\
    );
\FSM_sequential_exe_engine[state][2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][3]\,
      I1 => \exe_engine_reg[ir_n_0_][4]\,
      I2 => \ctrl[ir_opcode]\(5),
      I3 => \exe_engine_reg[ir_n_0_][2]\,
      I4 => \exe_engine_reg[ir_n_0_][6]\,
      O => \FSM_sequential_exe_engine[state][2]_i_4_n_0\
    );
\FSM_sequential_exe_engine[state][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \FSM_sequential_exe_engine[state][3]_i_3_n_0\,
      I1 => \FSM_sequential_exe_engine[state][3]_i_4_n_0\,
      I2 => \FSM_sequential_exe_engine[state][3]_i_5_n_0\,
      I3 => \cpu_d_rsp[0][ack]\,
      I4 => \FSM_sequential_exe_engine_reg[state][0]_0\,
      I5 => \FSM_sequential_exe_engine[state][3]_i_8_n_0\,
      O => \FSM_sequential_exe_engine[state][3]_i_1_n_0\
    );
\FSM_sequential_exe_engine[state][3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][3]\,
      I1 => \exe_engine_reg[ir_n_0_][4]\,
      O => \FSM_sequential_exe_engine[state][3]_i_10_n_0\
    );
\FSM_sequential_exe_engine[state][3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003800"
    )
        port map (
      I0 => \FSM_sequential_exe_engine[state][0]_i_5_n_0\,
      I1 => \exe_engine_reg[state]\(3),
      I2 => \exe_engine_reg[state]\(0),
      I3 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I4 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      O => \ctrl[if_reset]\
    );
\FSM_sequential_exe_engine[state][3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1C"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][4]\,
      I1 => \exe_engine_reg[ir_n_0_][3]\,
      I2 => \exe_engine_reg[ir_n_0_][2]\,
      O => \FSM_sequential_exe_engine[state][3]_i_12_n_0\
    );
\FSM_sequential_exe_engine[state][3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E000A0000000000"
    )
        port map (
      I0 => \ctrl[alu_cp_alu]_i_2_n_0\,
      I1 => \ctrl[alu_cp_alu]_i_4_n_0\,
      I2 => \exe_engine_reg[ir_n_0_][2]\,
      I3 => \exe_engine_reg[ir_n_0_][4]\,
      I4 => \ctrl[ir_opcode]\(5),
      I5 => \FSM_sequential_exe_engine[state][3]_i_9_n_0\,
      O => \FSM_sequential_exe_engine[state][3]_i_13_n_0\
    );
\FSM_sequential_exe_engine[state][3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \trap_ctrl[cause][6]_i_2_n_0\,
      I1 => p_16_in,
      I2 => \trap_ctrl_reg[irq_buf_n_0_][0]\,
      I3 => p_15_in23_in,
      O => \FSM_sequential_exe_engine[state][3]_i_14_n_0\
    );
\FSM_sequential_exe_engine[state][3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033AA000033FA00"
    )
        port map (
      I0 => \csr[we]_i_2_n_0\,
      I1 => \exe_engine_reg[state]\(3),
      I2 => \FSM_sequential_exe_engine[state][3]_i_17_n_0\,
      I3 => \exe_engine_reg[state]\(0),
      I4 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I5 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      O => \FSM_sequential_exe_engine[state][3]_i_15_n_0\
    );
\FSM_sequential_exe_engine[state][3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \trap_ctrl_reg[env_pending]__0\,
      I1 => p_7_in,
      I2 => p_6_in,
      I3 => \exe_engine_reg[ir][13]_rep__0_4\,
      O => \FSM_sequential_exe_engine[state][3]_i_17_n_0\
    );
\FSM_sequential_exe_engine[state][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAFAFAF8"
    )
        port map (
      I0 => \FSM_sequential_exe_engine[state][3]_i_9_n_0\,
      I1 => \FSM_sequential_exe_engine[state][3]_i_10_n_0\,
      I2 => \ctrl[if_reset]\,
      I3 => \FSM_sequential_exe_engine[state][3]_i_12_n_0\,
      I4 => \exe_engine_reg[ir_n_0_][6]\,
      I5 => \FSM_sequential_exe_engine[state][3]_i_13_n_0\,
      O => \exe_engine_nxt[state]\(3)
    );
\FSM_sequential_exe_engine[state][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF333F0202"
    )
        port map (
      I0 => \FSM_sequential_exe_engine[state][3]_i_14_n_0\,
      I1 => \exe_engine_reg[state]\(3),
      I2 => \exe_engine_reg[state]\(0),
      I3 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I4 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I5 => \FSM_sequential_exe_engine[state][3]_i_15_n_0\,
      O => \FSM_sequential_exe_engine[state][3]_i_3_n_0\
    );
\FSM_sequential_exe_engine[state][3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \exe_engine_reg[state]\(3),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      O => \FSM_sequential_exe_engine[state][3]_i_4_n_0\
    );
\FSM_sequential_exe_engine[state][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I1 => \exe_engine_reg[state]\(3),
      O => \FSM_sequential_exe_engine[state][3]_i_5_n_0\
    );
\FSM_sequential_exe_engine[state][3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => p_4_in,
      I1 => \trap_ctrl_reg[exc_buf_n_0_][8]\,
      I2 => \trap_ctrl_reg[exc_buf_n_0_][5]\,
      I3 => p_0_in0_in,
      I4 => \exe_engine_reg[state]\(0),
      I5 => \exe_engine_reg[state]\(3),
      O => \FSM_sequential_exe_engine[state][3]_i_8_n_0\
    );
\FSM_sequential_exe_engine[state][3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I1 => \exe_engine_reg[state]\(0),
      I2 => \exe_engine_reg[state]\(3),
      O => \FSM_sequential_exe_engine[state][3]_i_9_n_0\
    );
\FSM_sequential_exe_engine_reg[state][0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \FSM_sequential_exe_engine[state][3]_i_1_n_0\,
      D => \exe_engine_nxt[state]\(0),
      PRE => rstn_sys,
      Q => \exe_engine_reg[state]\(0)
    );
\FSM_sequential_exe_engine_reg[state][1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \FSM_sequential_exe_engine[state][3]_i_1_n_0\,
      D => \exe_engine_nxt[state]\(1),
      PRE => rstn_sys,
      Q => \^fsm_sequential_exe_engine_reg[state][2]_0\(0)
    );
\FSM_sequential_exe_engine_reg[state][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_sequential_exe_engine[state][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => \exe_engine_nxt[state]\(2),
      Q => \^fsm_sequential_exe_engine_reg[state][2]_0\(1)
    );
\FSM_sequential_exe_engine_reg[state][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_sequential_exe_engine[state][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => \exe_engine_nxt[state]\(3),
      Q => \exe_engine_reg[state]\(3)
    );
\csr[addr][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][2]\,
      I1 => \exe_engine_reg[ir_n_0_][6]\,
      I2 => \exe_engine_reg[ir_n_0_][3]\,
      I3 => \ctrl[ir_opcode]\(5),
      I4 => \exe_engine_reg[ir_n_0_][4]\,
      O => \csr[addr]\
    );
\csr[mcause][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \exe_engine_reg[state]\(3),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I4 => \csr_reg[we_n_0_]\,
      O => \csr[mcause]\
    );
\csr[mepc][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \csr[mepc][10]_i_2_n_0\,
      I1 => \ctrl[pc_cur]\(10),
      I2 => \^exe_engine_reg[pc2][31]_0\(9),
      I3 => p_0_in122_in,
      I4 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(10)
    );
\csr[mepc][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AE0C0C00000000"
    )
        port map (
      I0 => \^csr_reg[rdata][31]_0\(10),
      I1 => DOADO(10),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^q\(0),
      I4 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mepc][10]_i_2_n_0\
    );
\csr[mepc][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \csr[mepc][11]_i_2_n_0\,
      I1 => \ctrl[pc_cur]\(11),
      I2 => \^exe_engine_reg[pc2][31]_0\(10),
      I3 => p_0_in122_in,
      I4 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(11)
    );
\csr[mepc][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AE0C0C00000000"
    )
        port map (
      I0 => \^csr_reg[rdata][31]_0\(11),
      I1 => DOADO(11),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^q\(0),
      I4 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mepc][11]_i_2_n_0\
    );
\csr[mepc][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \csr[mepc][12]_i_2_n_0\,
      I1 => \ctrl[pc_cur]\(12),
      I2 => \^exe_engine_reg[pc2][31]_0\(11),
      I3 => p_0_in122_in,
      I4 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(12)
    );
\csr[mepc][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AE0C0C00000000"
    )
        port map (
      I0 => \^csr_reg[rdata][31]_0\(12),
      I1 => DOADO(12),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^q\(0),
      I4 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mepc][12]_i_2_n_0\
    );
\csr[mepc][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \csr[mepc][13]_i_2_n_0\,
      I1 => \ctrl[pc_cur]\(13),
      I2 => \^exe_engine_reg[pc2][31]_0\(12),
      I3 => p_0_in122_in,
      I4 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(13)
    );
\csr[mepc][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AE0C0C00000000"
    )
        port map (
      I0 => \^csr_reg[rdata][31]_0\(13),
      I1 => DOADO(13),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^q\(0),
      I4 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mepc][13]_i_2_n_0\
    );
\csr[mepc][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \csr[mepc][14]_i_2_n_0\,
      I1 => \ctrl[pc_cur]\(14),
      I2 => \^exe_engine_reg[pc2][31]_0\(13),
      I3 => p_0_in122_in,
      I4 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(14)
    );
\csr[mepc][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AE0C0C00000000"
    )
        port map (
      I0 => \^csr_reg[rdata][31]_0\(14),
      I1 => DOADO(14),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^q\(0),
      I4 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mepc][14]_i_2_n_0\
    );
\csr[mepc][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \csr[mepc][15]_i_2_n_0\,
      I1 => \ctrl[pc_cur]\(15),
      I2 => \^exe_engine_reg[pc2][31]_0\(14),
      I3 => p_0_in122_in,
      I4 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(15)
    );
\csr[mepc][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AE0C0C00000000"
    )
        port map (
      I0 => \^csr_reg[rdata][31]_0\(15),
      I1 => DOADO(15),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^q\(0),
      I4 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mepc][15]_i_2_n_0\
    );
\csr[mepc][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \csr[mepc][16]_i_2_n_0\,
      I1 => \ctrl[pc_cur]\(16),
      I2 => \^exe_engine_reg[pc2][31]_0\(15),
      I3 => p_0_in122_in,
      I4 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(16)
    );
\csr[mepc][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AE0C0C00000000"
    )
        port map (
      I0 => \^csr_reg[rdata][31]_0\(16),
      I1 => DOADO(16),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^q\(0),
      I4 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mepc][16]_i_2_n_0\
    );
\csr[mepc][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \csr[mepc][17]_i_2_n_0\,
      I1 => \ctrl[pc_cur]\(17),
      I2 => \^exe_engine_reg[pc2][31]_0\(16),
      I3 => p_0_in122_in,
      I4 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(17)
    );
\csr[mepc][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AE0C0C00000000"
    )
        port map (
      I0 => \^csr_reg[rdata][31]_0\(17),
      I1 => DOADO(17),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^q\(0),
      I4 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mepc][17]_i_2_n_0\
    );
\csr[mepc][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \csr[mepc][18]_i_2_n_0\,
      I1 => \ctrl[pc_cur]\(18),
      I2 => \^exe_engine_reg[pc2][31]_0\(17),
      I3 => p_0_in122_in,
      I4 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(18)
    );
\csr[mepc][18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AE0C0C00000000"
    )
        port map (
      I0 => \^csr_reg[rdata][31]_0\(18),
      I1 => DOADO(18),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^q\(0),
      I4 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mepc][18]_i_2_n_0\
    );
\csr[mepc][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \csr[mepc][19]_i_2_n_0\,
      I1 => \ctrl[pc_cur]\(19),
      I2 => \^exe_engine_reg[pc2][31]_0\(18),
      I3 => p_0_in122_in,
      I4 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(19)
    );
\csr[mepc][19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AE0C0C00000000"
    )
        port map (
      I0 => \^csr_reg[rdata][31]_0\(19),
      I1 => DOADO(19),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^q\(0),
      I4 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mepc][19]_i_2_n_0\
    );
\csr[mepc][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \^exe_engine_reg[pc2][31]_0\(0),
      I1 => \ctrl[pc_cur]\(1),
      I2 => p_0_in122_in,
      I3 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(1)
    );
\csr[mepc][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \csr[mepc][20]_i_2_n_0\,
      I1 => \ctrl[pc_cur]\(20),
      I2 => \^exe_engine_reg[pc2][31]_0\(19),
      I3 => p_0_in122_in,
      I4 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(20)
    );
\csr[mepc][20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AE0C0C00000000"
    )
        port map (
      I0 => \^csr_reg[rdata][31]_0\(20),
      I1 => DOADO(20),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^q\(0),
      I4 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mepc][20]_i_2_n_0\
    );
\csr[mepc][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \csr[mepc][21]_i_2_n_0\,
      I1 => \ctrl[pc_cur]\(21),
      I2 => \^exe_engine_reg[pc2][31]_0\(20),
      I3 => p_0_in122_in,
      I4 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(21)
    );
\csr[mepc][21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AE0C0C00000000"
    )
        port map (
      I0 => \^csr_reg[rdata][31]_0\(21),
      I1 => DOADO(21),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^q\(0),
      I4 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mepc][21]_i_2_n_0\
    );
\csr[mepc][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \csr[mepc][22]_i_2_n_0\,
      I1 => \ctrl[pc_cur]\(22),
      I2 => \^exe_engine_reg[pc2][31]_0\(21),
      I3 => p_0_in122_in,
      I4 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(22)
    );
\csr[mepc][22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AE0C0C00000000"
    )
        port map (
      I0 => \^csr_reg[rdata][31]_0\(22),
      I1 => DOADO(22),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^q\(0),
      I4 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mepc][22]_i_2_n_0\
    );
\csr[mepc][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \csr[mepc][23]_i_2_n_0\,
      I1 => \ctrl[pc_cur]\(23),
      I2 => \^exe_engine_reg[pc2][31]_0\(22),
      I3 => p_0_in122_in,
      I4 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(23)
    );
\csr[mepc][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AE0C0C00000000"
    )
        port map (
      I0 => \^csr_reg[rdata][31]_0\(23),
      I1 => DOADO(23),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^q\(0),
      I4 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mepc][23]_i_2_n_0\
    );
\csr[mepc][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \csr[mepc][24]_i_2_n_0\,
      I1 => \ctrl[pc_cur]\(24),
      I2 => \^exe_engine_reg[pc2][31]_0\(23),
      I3 => p_0_in122_in,
      I4 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(24)
    );
\csr[mepc][24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AE0C0C00000000"
    )
        port map (
      I0 => \^csr_reg[rdata][31]_0\(24),
      I1 => DOADO(24),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^q\(0),
      I4 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mepc][24]_i_2_n_0\
    );
\csr[mepc][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \csr[mepc][25]_i_2_n_0\,
      I1 => \ctrl[pc_cur]\(25),
      I2 => \^exe_engine_reg[pc2][31]_0\(24),
      I3 => p_0_in122_in,
      I4 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(25)
    );
\csr[mepc][25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AE0C0C00000000"
    )
        port map (
      I0 => \^csr_reg[rdata][31]_0\(25),
      I1 => DOADO(25),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^q\(0),
      I4 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mepc][25]_i_2_n_0\
    );
\csr[mepc][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \csr[mepc][26]_i_2_n_0\,
      I1 => \ctrl[pc_cur]\(26),
      I2 => \^exe_engine_reg[pc2][31]_0\(25),
      I3 => p_0_in122_in,
      I4 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(26)
    );
\csr[mepc][26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AE0C0C00000000"
    )
        port map (
      I0 => \^csr_reg[rdata][31]_0\(26),
      I1 => DOADO(26),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^q\(0),
      I4 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mepc][26]_i_2_n_0\
    );
\csr[mepc][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \csr[mepc][27]_i_2_n_0\,
      I1 => \ctrl[pc_cur]\(27),
      I2 => \^exe_engine_reg[pc2][31]_0\(26),
      I3 => p_0_in122_in,
      I4 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(27)
    );
\csr[mepc][27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AE0C0C00000000"
    )
        port map (
      I0 => \^csr_reg[rdata][31]_0\(27),
      I1 => DOADO(27),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^q\(0),
      I4 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mepc][27]_i_2_n_0\
    );
\csr[mepc][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \csr[mepc][28]_i_2_n_0\,
      I1 => \ctrl[pc_cur]\(28),
      I2 => \^exe_engine_reg[pc2][31]_0\(27),
      I3 => p_0_in122_in,
      I4 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(28)
    );
\csr[mepc][28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AE0C0C00000000"
    )
        port map (
      I0 => \^csr_reg[rdata][31]_0\(28),
      I1 => DOADO(28),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^q\(0),
      I4 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mepc][28]_i_2_n_0\
    );
\csr[mepc][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \csr[mepc][29]_i_2_n_0\,
      I1 => \ctrl[pc_cur]\(29),
      I2 => \^exe_engine_reg[pc2][31]_0\(28),
      I3 => p_0_in122_in,
      I4 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(29)
    );
\csr[mepc][29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AE0C0C00000000"
    )
        port map (
      I0 => \^csr_reg[rdata][31]_0\(29),
      I1 => DOADO(29),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^q\(0),
      I4 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mepc][29]_i_2_n_0\
    );
\csr[mepc][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAA"
    )
        port map (
      I0 => \csr[mepc][2]_i_2_n_0\,
      I1 => \csr_reg[we_n_0_]\,
      I2 => \csr[mepc][4]_i_3_n_0\,
      I3 => \ctrl[rf_rs1]\(2),
      I4 => \csr[mepc][2]_i_3_n_0\,
      O => \p_1_in__0\(2)
    );
\csr[mepc][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF00F0F0"
    )
        port map (
      I0 => \csr[mstatus_mie]_i_5_n_0\,
      I1 => DOADO(2),
      I2 => \ctrl[pc_cur]\(2),
      I3 => \^exe_engine_reg[pc2][31]_0\(1),
      I4 => p_0_in122_in,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mepc][2]_i_2_n_0\
    );
\csr[mepc][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04000000C4000000"
    )
        port map (
      I0 => DOADO(2),
      I1 => \csr_reg[we_n_0_]\,
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => \^csr_reg[rdata][31]_0\(2),
      I5 => \ctrl[rf_rs1]\(2),
      O => \csr[mepc][2]_i_3_n_0\
    );
\csr[mepc][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \csr[mepc][30]_i_2_n_0\,
      I1 => \ctrl[pc_cur]\(30),
      I2 => \^exe_engine_reg[pc2][31]_0\(29),
      I3 => p_0_in122_in,
      I4 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(30)
    );
\csr[mepc][30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AE0C0C00000000"
    )
        port map (
      I0 => \^csr_reg[rdata][31]_0\(30),
      I1 => DOADO(30),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^q\(0),
      I4 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mepc][30]_i_2_n_0\
    );
\csr[mepc][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => \csr[mie_mti]_i_3_n_0\,
      I1 => \csr_reg[addr_n_0_][2]\,
      I2 => \csr_reg[addr_n_0_][6]\,
      I3 => \csr_reg[addr_n_0_][0]\,
      I4 => \csr[mcause]\,
      O => \csr_reg[mepc]0\
    );
\csr[mepc][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \csr[mepc][31]_i_3_n_0\,
      I1 => \ctrl[pc_cur]\(31),
      I2 => \^exe_engine_reg[pc2][31]_0\(30),
      I3 => p_0_in122_in,
      I4 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(31)
    );
\csr[mepc][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AE0C0C00000000"
    )
        port map (
      I0 => \^csr_reg[rdata][31]_0\(31),
      I1 => DOADO(31),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^q\(0),
      I4 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mepc][31]_i_3_n_0\
    );
\csr[mepc][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \csr[mstatus_mie]_i_2_n_0\,
      I1 => \ctrl[pc_cur]\(3),
      I2 => \^exe_engine_reg[pc2][31]_0\(2),
      I3 => p_0_in122_in,
      I4 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(3)
    );
\csr[mepc][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAA"
    )
        port map (
      I0 => \csr[mepc][4]_i_2_n_0\,
      I1 => \csr_reg[we_n_0_]\,
      I2 => \csr[mepc][4]_i_3_n_0\,
      I3 => \ctrl[rf_rs1]\(4),
      I4 => \csr[mepc][4]_i_4_n_0\,
      O => \p_1_in__0\(4)
    );
\csr[mepc][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF00F0F0"
    )
        port map (
      I0 => \csr[mstatus_mie]_i_5_n_0\,
      I1 => DOADO(4),
      I2 => \ctrl[pc_cur]\(4),
      I3 => \^exe_engine_reg[pc2][31]_0\(3),
      I4 => p_0_in122_in,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mepc][4]_i_2_n_0\
    );
\csr[mepc][4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I1 => \^q\(0),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      O => \csr[mepc][4]_i_3_n_0\
    );
\csr[mepc][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04000000C4000000"
    )
        port map (
      I0 => DOADO(4),
      I1 => \csr_reg[we_n_0_]\,
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => \^csr_reg[rdata][31]_0\(4),
      I5 => \ctrl[rf_rs1]\(4),
      O => \csr[mepc][4]_i_4_n_0\
    );
\csr[mepc][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \csr[mepc][5]_i_2_n_0\,
      I1 => \ctrl[pc_cur]\(5),
      I2 => \^exe_engine_reg[pc2][31]_0\(4),
      I3 => p_0_in122_in,
      I4 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(5)
    );
\csr[mepc][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AE0C0C00000000"
    )
        port map (
      I0 => \^csr_reg[rdata][31]_0\(5),
      I1 => DOADO(5),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^q\(0),
      I4 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mepc][5]_i_2_n_0\
    );
\csr[mepc][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \csr[mepc][6]_i_2_n_0\,
      I1 => \ctrl[pc_cur]\(6),
      I2 => \^exe_engine_reg[pc2][31]_0\(5),
      I3 => p_0_in122_in,
      I4 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(6)
    );
\csr[mepc][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AE0C0C00000000"
    )
        port map (
      I0 => \^csr_reg[rdata][31]_0\(6),
      I1 => DOADO(6),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^q\(0),
      I4 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mepc][6]_i_2_n_0\
    );
\csr[mepc][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \csr[mstatus_mpie]_i_2_n_0\,
      I1 => \ctrl[pc_cur]\(7),
      I2 => \^exe_engine_reg[pc2][31]_0\(6),
      I3 => p_0_in122_in,
      I4 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(7)
    );
\csr[mepc][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \csr[mepc][8]_i_2_n_0\,
      I1 => \ctrl[pc_cur]\(8),
      I2 => \^exe_engine_reg[pc2][31]_0\(7),
      I3 => p_0_in122_in,
      I4 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(8)
    );
\csr[mepc][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AE0C0C00000000"
    )
        port map (
      I0 => \^csr_reg[rdata][31]_0\(8),
      I1 => DOADO(8),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^q\(0),
      I4 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mepc][8]_i_2_n_0\
    );
\csr[mepc][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \csr[mepc][9]_i_2_n_0\,
      I1 => \ctrl[pc_cur]\(9),
      I2 => \^exe_engine_reg[pc2][31]_0\(8),
      I3 => p_0_in122_in,
      I4 => \csr_reg[we_n_0_]\,
      O => \p_1_in__0\(9)
    );
\csr[mepc][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AE0C0C00000000"
    )
        port map (
      I0 => \^csr_reg[rdata][31]_0\(9),
      I1 => DOADO(9),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^q\(0),
      I4 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mepc][9]_i_2_n_0\
    );
\csr[mie_firq][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B155F000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^csr_reg[rdata][31]_0\(16),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => DOADO(16),
      O => \csr[mie_firq][0]_i_1_n_0\
    );
\csr[mie_firq][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B155F000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^csr_reg[rdata][31]_0\(26),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => DOADO(26),
      O => \csr[mie_firq][10]_i_1_n_0\
    );
\csr[mie_firq][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B155F000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^csr_reg[rdata][31]_0\(27),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => DOADO(27),
      O => \csr[mie_firq][11]_i_1_n_0\
    );
\csr[mie_firq][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B155F000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^csr_reg[rdata][31]_0\(28),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => DOADO(28),
      O => \csr[mie_firq][12]_i_1_n_0\
    );
\csr[mie_firq][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B155F000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^csr_reg[rdata][31]_0\(29),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => DOADO(29),
      O => \csr[mie_firq][13]_i_1_n_0\
    );
\csr[mie_firq][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B155F000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^csr_reg[rdata][31]_0\(30),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => DOADO(30),
      O => \csr[mie_firq][14]_i_1_n_0\
    );
\csr[mie_firq][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B155F000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep_0\,
      I1 => \^q\(0),
      I2 => \^csr_reg[rdata][31]_0\(31),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => DOADO(31),
      O => \csr[mie_firq][15]_i_1_n_0\
    );
\csr[mie_firq][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B155F000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^csr_reg[rdata][31]_0\(17),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => DOADO(17),
      O => \csr[mie_firq][1]_i_1_n_0\
    );
\csr[mie_firq][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B155F000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^csr_reg[rdata][31]_0\(18),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => DOADO(18),
      O => \csr[mie_firq][2]_i_1_n_0\
    );
\csr[mie_firq][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B155F000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^csr_reg[rdata][31]_0\(19),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => DOADO(19),
      O => \csr[mie_firq][3]_i_1_n_0\
    );
\csr[mie_firq][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B155F000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^csr_reg[rdata][31]_0\(20),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => DOADO(20),
      O => \csr[mie_firq][4]_i_1_n_0\
    );
\csr[mie_firq][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B155F000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^csr_reg[rdata][31]_0\(21),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => DOADO(21),
      O => \csr[mie_firq][5]_i_1_n_0\
    );
\csr[mie_firq][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B155F000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^csr_reg[rdata][31]_0\(22),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => DOADO(22),
      O => \csr[mie_firq][6]_i_1_n_0\
    );
\csr[mie_firq][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B155F000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^csr_reg[rdata][31]_0\(23),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => DOADO(23),
      O => \csr[mie_firq][7]_i_1_n_0\
    );
\csr[mie_firq][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B155F000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^csr_reg[rdata][31]_0\(24),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => DOADO(24),
      O => \csr[mie_firq][8]_i_1_n_0\
    );
\csr[mie_firq][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B155F000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^csr_reg[rdata][31]_0\(25),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => DOADO(25),
      O => \csr[mie_firq][9]_i_1_n_0\
    );
\csr[mie_mei]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B155F000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^csr_reg[rdata][31]_0\(11),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => DOADO(11),
      O => \csr[mie_mei]_i_1_n_0\
    );
\csr[mie_mti]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \csr_reg[addr_n_0_][0]\,
      I1 => \csr_reg[addr_n_0_][2]\,
      I2 => \csr_reg[addr_n_0_][6]\,
      I3 => \csr[mie_mti]_i_3_n_0\,
      O => \csr[mie_firq]\
    );
\csr[mie_mti]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B155F000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^csr_reg[rdata][31]_0\(7),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => DOADO(7),
      O => \csr[mie_mti]_i_2_n_0\
    );
\csr[mie_mti]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \csr_reg[addr_n_0_][1]\,
      I1 => \csr_reg[addr_n_0_][3]\,
      I2 => \csr[mie_mti]_i_4_n_0\,
      I3 => \csr_reg[we_n_0_]\,
      I4 => \csr[mie_mti]_i_5_n_0\,
      O => \csr[mie_mti]_i_3_n_0\
    );
\csr[mie_mti]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \csr_reg[addr_n_0_][10]\,
      I1 => \csr_reg[addr_n_0_][4]\,
      I2 => \csr_reg[addr_n_0_][11]\,
      O => \csr[mie_mti]_i_4_n_0\
    );
\csr[mie_mti]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \csr_reg[addr_n_0_][9]\,
      I1 => \csr_reg[addr_n_0_][8]\,
      I2 => \csr_reg[addr_n_0_][5]\,
      I3 => \csr_reg[addr_n_0_][7]\,
      O => \csr[mie_mti]_i_5_n_0\
    );
\csr[mscratch][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FB57AF03F152A00"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I1 => \^q\(0),
      I2 => \^exe_engine_reg[ir][13]_rep_0\,
      I3 => \ctrl[rf_rs1]\(1),
      I4 => DOADO(1),
      I5 => \^csr_reg[rdata][31]_0\(1),
      O => \csr[mscratch][1]_i_1_n_0\
    );
\csr[mscratch][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \csr[mie_mti]_i_3_n_0\,
      I1 => \csr_reg[addr_n_0_][0]\,
      I2 => \csr_reg[addr_n_0_][6]\,
      I3 => \csr_reg[addr_n_0_][2]\,
      O => \csr[mscratch][31]_i_1_n_0\
    );
\csr[mstatus_mie]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FFFFFF080000"
    )
        port map (
      I0 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I1 => \csr_reg[mstatus_mpie]__0\,
      I2 => \csr_reg[we_n_0_]\,
      I3 => \csr[mstatus_mie]_i_2_n_0\,
      I4 => \csr_reg[mstatus_mpie]0\,
      I5 => \csr_reg[mstatus_mie]__0\,
      O => \csr[mstatus_mie]_i_1_n_0\
    );
\csr[mstatus_mie]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAAAEAAAEAAA"
    )
        port map (
      I0 => \csr[mstatus_mie]_i_4_n_0\,
      I1 => \csr_reg[we_n_0_]\,
      I2 => \csr[mepc][4]_i_3_n_0\,
      I3 => \ctrl[rf_rs1]\(3),
      I4 => \csr[mstatus_mie]_i_5_n_0\,
      I5 => DOADO(3),
      O => \csr[mstatus_mie]_i_2_n_0\
    );
\csr[mstatus_mie]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808FF08FF"
    )
        port map (
      I0 => \csr[mie_mti]_i_3_n_0\,
      I1 => \csr[mstatus_mie]_i_6_n_0\,
      I2 => \csr_reg[addr_n_0_][0]\,
      I3 => \csr_reg[we_n_0_]\,
      I4 => \csr[mstatus_mpie]_i_4_n_0\,
      I5 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      O => \csr_reg[mstatus_mpie]0\
    );
\csr[mstatus_mie]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008020A000000000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I1 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I2 => \csr_reg[we_n_0_]\,
      I3 => \ctrl[rf_rs1]\(3),
      I4 => DOADO(3),
      I5 => \^csr_reg[rdata][31]_0\(3),
      O => \csr[mstatus_mie]_i_4_n_0\
    );
\csr[mstatus_mie]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I1 => \^q\(0),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      O => \csr[mstatus_mie]_i_5_n_0\
    );
\csr[mstatus_mie]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \csr_reg[addr_n_0_][2]\,
      I1 => \csr_reg[addr_n_0_][6]\,
      O => \csr[mstatus_mie]_i_6_n_0\
    );
\csr[mstatus_mpie]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEE0000"
    )
        port map (
      I0 => \csr[mstatus_mpie]_i_2_n_0\,
      I1 => \csr[mstatus_mpie]_i_3_n_0\,
      I2 => \csr_reg[we_n_0_]\,
      I3 => \csr[mstatus_mpie]_i_4_n_0\,
      I4 => \csr_reg[mstatus_mpie]0\,
      I5 => \csr_reg[mstatus_mpie]__0\,
      O => \csr[mstatus_mpie]_i_1_n_0\
    );
\csr[mstatus_mpie]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AE0C0C00000000"
    )
        port map (
      I0 => \^csr_reg[rdata][31]_0\(7),
      I1 => DOADO(7),
      I2 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I3 => \^q\(0),
      I4 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I5 => \csr_reg[we_n_0_]\,
      O => \csr[mstatus_mpie]_i_2_n_0\
    );
\csr[mstatus_mpie]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \csr_reg[we_n_0_]\,
      I1 => \csr_reg[mstatus_mie]__0\,
      I2 => \exe_engine_reg[state]\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I5 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      O => \csr[mstatus_mpie]_i_3_n_0\
    );
\csr[mstatus_mpie]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I2 => \exe_engine_reg[state]\(3),
      I3 => \exe_engine_reg[state]\(0),
      O => \csr[mstatus_mpie]_i_4_n_0\
    );
\csr[mtval][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(0),
      O => \csr[mtval][0]_i_1_n_0\
    );
\csr[mtval][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(10),
      O => \csr[mtval][10]_i_1_n_0\
    );
\csr[mtval][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(11),
      O => \csr[mtval][11]_i_1_n_0\
    );
\csr[mtval][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(12),
      O => \csr[mtval][12]_i_1_n_0\
    );
\csr[mtval][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(13),
      O => \csr[mtval][13]_i_1_n_0\
    );
\csr[mtval][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(14),
      O => \csr[mtval][14]_i_1_n_0\
    );
\csr[mtval][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(15),
      O => \csr[mtval][15]_i_1_n_0\
    );
\csr[mtval][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(16),
      O => \csr[mtval][16]_i_1_n_0\
    );
\csr[mtval][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(17),
      O => \csr[mtval][17]_i_1_n_0\
    );
\csr[mtval][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(18),
      O => \csr[mtval][18]_i_1_n_0\
    );
\csr[mtval][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(19),
      O => \csr[mtval][19]_i_1_n_0\
    );
\csr[mtval][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(1),
      O => \csr[mtval][1]_i_1_n_0\
    );
\csr[mtval][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(20),
      O => \csr[mtval][20]_i_1_n_0\
    );
\csr[mtval][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(21),
      O => \csr[mtval][21]_i_1_n_0\
    );
\csr[mtval][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(22),
      O => \csr[mtval][22]_i_1_n_0\
    );
\csr[mtval][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(23),
      O => \csr[mtval][23]_i_1_n_0\
    );
\csr[mtval][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(24),
      O => \csr[mtval][24]_i_1_n_0\
    );
\csr[mtval][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(25),
      O => \csr[mtval][25]_i_1_n_0\
    );
\csr[mtval][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(26),
      O => \csr[mtval][26]_i_1_n_0\
    );
\csr[mtval][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(27),
      O => \csr[mtval][27]_i_1_n_0\
    );
\csr[mtval][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(28),
      O => \csr[mtval][28]_i_1_n_0\
    );
\csr[mtval][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(29),
      O => \csr[mtval][29]_i_1_n_0\
    );
\csr[mtval][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(2),
      O => \csr[mtval][2]_i_1_n_0\
    );
\csr[mtval][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(30),
      O => \csr[mtval][30]_i_1_n_0\
    );
\csr[mtval][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(31),
      O => \csr[mtval][31]_i_1_n_0\
    );
\csr[mtval][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(3),
      O => \csr[mtval][3]_i_1_n_0\
    );
\csr[mtval][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(4),
      O => \csr[mtval][4]_i_1_n_0\
    );
\csr[mtval][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(5),
      O => \csr[mtval][5]_i_1_n_0\
    );
\csr[mtval][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(6),
      O => \csr[mtval][6]_i_1_n_0\
    );
\csr[mtval][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(7),
      O => \csr[mtval][7]_i_1_n_0\
    );
\csr[mtval][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(8),
      O => \csr[mtval][8]_i_1_n_0\
    );
\csr[mtval][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in122_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \csr_reg[mtval][31]_0\(9),
      O => \csr[mtval][9]_i_1_n_0\
    );
\csr[mtvec][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FB57AF03F152A00"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I3 => \ctrl[rf_rs1]\(0),
      I4 => DOADO(0),
      I5 => \^csr_reg[rdata][31]_0\(0),
      O => \csr[mtvec][0]_i_1_n_0\
    );
\csr[mtvec][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B155F000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^csr_reg[rdata][31]_0\(10),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => DOADO(10),
      O => \csr[mtvec][10]_i_1_n_0\
    );
\csr[mtvec][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B155F000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^csr_reg[rdata][31]_0\(12),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => DOADO(12),
      O => \csr[mtvec][12]_i_1_n_0\
    );
\csr[mtvec][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B155F000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^csr_reg[rdata][31]_0\(13),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => DOADO(13),
      O => \csr[mtvec][13]_i_1_n_0\
    );
\csr[mtvec][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B155F000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^csr_reg[rdata][31]_0\(14),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => DOADO(14),
      O => \csr[mtvec][14]_i_1_n_0\
    );
\csr[mtvec][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B155F000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^csr_reg[rdata][31]_0\(15),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => DOADO(15),
      O => \csr[mtvec][15]_i_1_n_0\
    );
\csr[mtvec][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FB57AF03F152A00"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I3 => \ctrl[rf_rs1]\(2),
      I4 => DOADO(2),
      I5 => \^csr_reg[rdata][31]_0\(2),
      O => \csr[mtvec][2]_i_1_n_0\
    );
\csr[mtvec][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \csr_reg[addr_n_0_][0]\,
      I1 => \csr_reg[addr_n_0_][2]\,
      I2 => \csr_reg[addr_n_0_][6]\,
      I3 => \csr[mie_mti]_i_3_n_0\,
      O => \csr[mtvec][31]_i_1_n_0\
    );
\csr[mtvec][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FB57AF03F152A00"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I3 => \ctrl[rf_rs1]\(3),
      I4 => DOADO(3),
      I5 => \^csr_reg[rdata][31]_0\(3),
      O => \csr[mtvec][3]_i_1_n_0\
    );
\csr[mtvec][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FB57AF03F152A00"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I3 => \ctrl[rf_rs1]\(4),
      I4 => DOADO(4),
      I5 => \^csr_reg[rdata][31]_0\(4),
      O => \csr[mtvec][4]_i_1_n_0\
    );
\csr[mtvec][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B155F000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^csr_reg[rdata][31]_0\(5),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => DOADO(5),
      O => \csr[mtvec][5]_i_1_n_0\
    );
\csr[mtvec][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B155F000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^csr_reg[rdata][31]_0\(6),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => DOADO(6),
      O => \csr[mtvec][6]_i_1_n_0\
    );
\csr[mtvec][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B155F000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^csr_reg[rdata][31]_0\(8),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => DOADO(8),
      O => \csr[mtvec][8]_i_1_n_0\
    );
\csr[mtvec][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B155F000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^q\(0),
      I2 => \^csr_reg[rdata][31]_0\(9),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I4 => DOADO(9),
      O => \csr[mtvec][9]_i_1_n_0\
    );
\csr[rdata][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \csr[rdata][0]_i_2_n_0\,
      I1 => \csr[rdata][0]_i_3_n_0\,
      I2 => \csr[rdata][1]_i_4_n_0\,
      O => \csr[rdata][0]_i_1_n_0\
    );
\csr[rdata][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_5_n_0\,
      I1 => \csr_reg[mtvec_n_0_][0]\,
      I2 => \csr[rdata][31]_i_6_n_0\,
      I3 => \csr_reg[mscratch]\(0),
      I4 => data5(0),
      I5 => \csr[rdata][31]_i_8_n_0\,
      O => \csr[rdata][0]_i_2_n_0\
    );
\csr[rdata][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][15]_i_3_n_0\,
      I1 => \csr_reg[mtval]\(0),
      I2 => \csr[rdata][31]_i_4_n_0\,
      I3 => \csr_reg[mtinst]\(0),
      I4 => \csr_reg[addr_n_0_][1]\,
      I5 => \csr[rdata][24]_i_5_n_0\,
      O => \csr[rdata][0]_i_3_n_0\
    );
\csr[rdata][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \csr[rdata][10]_i_2_n_0\,
      I1 => \csr[rdata][15]_i_3_n_0\,
      I2 => \csr_reg[mtval]\(10),
      I3 => \csr[rdata][24]_i_4_n_0\,
      I4 => \csr[rdata][31]_i_4_n_0\,
      I5 => \csr_reg[mtinst]\(10),
      O => \csr[rdata][10]_i_1_n_0\
    );
\csr[rdata][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_5_n_0\,
      I1 => \csr_reg[mtvec_n_0_][10]\,
      I2 => \csr[rdata][31]_i_6_n_0\,
      I3 => \csr_reg[mscratch]\(10),
      I4 => \csr_reg[mepc]\(10),
      I5 => \csr[rdata][31]_i_7_n_0\,
      O => \csr[rdata][10]_i_2_n_0\
    );
\csr[rdata][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \csr_reg[mie_mei]__0\,
      I1 => \csr[rdata][11]_i_2_n_0\,
      I2 => \csr[rdata][11]_i_3_n_0\,
      I3 => \csr[rdata][11]_i_4_n_0\,
      I4 => \csr[rdata][11]_i_5_n_0\,
      I5 => \csr[rdata][11]_i_6_n_0\,
      O => \csr[rdata][11]_i_1_n_0\
    );
\csr[rdata][11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \csr_reg[addr_n_0_][0]\,
      I1 => \csr[rdata][30]_i_7_n_0\,
      I2 => \csr_reg[addr_n_0_][6]\,
      I3 => \csr_reg[addr_n_0_][2]\,
      O => \csr[rdata][11]_i_2_n_0\
    );
\csr[rdata][11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \csr[rdata][30]_i_7_n_0\,
      I1 => \csr_reg[addr_n_0_][0]\,
      O => \csr[rdata][11]_i_3_n_0\
    );
\csr[rdata][11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \csr_reg[addr_n_0_][6]\,
      I1 => \csr_reg[addr_n_0_][2]\,
      I2 => \csr_reg[mstatus_mpp_n_0_]\,
      O => \csr[rdata][11]_i_4_n_0\
    );
\csr[rdata][11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][15]_i_3_n_0\,
      I1 => \csr_reg[mtval]\(11),
      I2 => \csr[rdata][31]_i_4_n_0\,
      I3 => \csr_reg[mtinst]\(11),
      I4 => p_5_in,
      I5 => \csr[rdata][30]_i_6_n_0\,
      O => \csr[rdata][11]_i_5_n_0\
    );
\csr[rdata][11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_5_n_0\,
      I1 => \csr_reg[mtvec_n_0_][11]\,
      I2 => \csr[rdata][31]_i_6_n_0\,
      I3 => \csr_reg[mscratch]\(11),
      I4 => \csr_reg[mepc]\(11),
      I5 => \csr[rdata][31]_i_7_n_0\,
      O => \csr[rdata][11]_i_6_n_0\
    );
\csr[rdata][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEFEEE"
    )
        port map (
      I0 => \csr[rdata][12]_i_2_n_0\,
      I1 => \csr[rdata][12]_i_3_n_0\,
      I2 => \csr_reg[mepc]\(12),
      I3 => \csr[rdata][30]_i_4_n_0\,
      I4 => \csr_reg[addr_n_0_][2]\,
      O => \csr[rdata][12]_i_1_n_0\
    );
\csr[rdata][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F5440000"
    )
        port map (
      I0 => \csr_reg[addr_n_0_][2]\,
      I1 => \csr_reg[mstatus_mpp_n_0_]\,
      I2 => \csr_reg[mtvec_n_0_][12]\,
      I3 => \csr_reg[addr_n_0_][0]\,
      I4 => \csr[rdata][30]_i_7_n_0\,
      I5 => \csr_reg[addr_n_0_][6]\,
      O => \csr[rdata][12]_i_2_n_0\
    );
\csr[rdata][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_6_n_0\,
      I1 => \csr_reg[mscratch]\(12),
      I2 => \csr[rdata][15]_i_3_n_0\,
      I3 => \csr_reg[mtval]\(12),
      I4 => \csr_reg[mtinst]\(12),
      I5 => \csr[rdata][31]_i_4_n_0\,
      O => \csr[rdata][12]_i_3_n_0\
    );
\csr[rdata][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \csr[rdata][13]_i_2_n_0\,
      I1 => \csr[rdata][15]_i_3_n_0\,
      I2 => \csr_reg[mtval]\(13),
      I3 => \csr_reg[mtinst]\(13),
      I4 => \csr[rdata][31]_i_4_n_0\,
      O => \csr[rdata][13]_i_1_n_0\
    );
\csr[rdata][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_5_n_0\,
      I1 => \csr_reg[mtvec_n_0_][13]\,
      I2 => \csr[rdata][31]_i_6_n_0\,
      I3 => \csr_reg[mscratch]\(13),
      I4 => \csr_reg[mepc]\(13),
      I5 => \csr[rdata][31]_i_7_n_0\,
      O => \csr[rdata][13]_i_2_n_0\
    );
\csr[rdata][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \csr[rdata][14]_i_2_n_0\,
      I1 => \csr[rdata][15]_i_3_n_0\,
      I2 => \csr_reg[mtval]\(14),
      I3 => \csr_reg[mtinst]\(14),
      I4 => \csr[rdata][31]_i_4_n_0\,
      O => \csr[rdata][14]_i_1_n_0\
    );
\csr[rdata][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_5_n_0\,
      I1 => \csr_reg[mtvec_n_0_][14]\,
      I2 => \csr[rdata][31]_i_6_n_0\,
      I3 => \csr_reg[mscratch]\(14),
      I4 => \csr_reg[mepc]\(14),
      I5 => \csr[rdata][31]_i_7_n_0\,
      O => \csr[rdata][14]_i_2_n_0\
    );
\csr[rdata][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \csr[rdata][15]_i_2_n_0\,
      I1 => \csr[rdata][15]_i_3_n_0\,
      I2 => \csr_reg[mtval]\(15),
      I3 => \csr_reg[mtinst]\(15),
      I4 => \csr[rdata][31]_i_4_n_0\,
      O => \csr[rdata][15]_i_1_n_0\
    );
\csr[rdata][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_5_n_0\,
      I1 => \csr_reg[mtvec_n_0_][15]\,
      I2 => \csr[rdata][31]_i_6_n_0\,
      I3 => \csr_reg[mscratch]\(15),
      I4 => \csr_reg[mepc]\(15),
      I5 => \csr[rdata][31]_i_7_n_0\,
      O => \csr[rdata][15]_i_2_n_0\
    );
\csr[rdata][15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \csr_reg[addr_n_0_][6]\,
      I1 => \csr_reg[addr_n_0_][2]\,
      I2 => \csr_reg[addr_n_0_][0]\,
      I3 => \csr_reg[addr_n_0_][1]\,
      I4 => \csr[rdata][15]_i_4_n_0\,
      O => \csr[rdata][15]_i_3_n_0\
    );
\csr[rdata][15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \csr[rdata][31]_i_10_n_0\,
      I1 => \csr_reg[addr_n_0_][10]\,
      I2 => \csr_reg[addr_n_0_][4]\,
      I3 => \csr_reg[addr_n_0_][11]\,
      I4 => \csr_reg[addr_n_0_][3]\,
      O => \csr[rdata][15]_i_4_n_0\
    );
\csr[rdata][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \csr[rdata][16]_i_2_n_0\,
      I1 => \csr[rdata][16]_i_3_n_0\,
      O => \csr[rdata][16]_i_1_n_0\
    );
\csr[rdata][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_7_n_0\,
      I1 => \csr_reg[mepc]\(16),
      I2 => \csr[rdata][15]_i_3_n_0\,
      I3 => \csr_reg[mtval]\(16),
      I4 => \csr_reg[mtinst]\(16),
      I5 => \csr[rdata][31]_i_4_n_0\,
      O => \csr[rdata][16]_i_2_n_0\
    );
\csr[rdata][16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][11]_i_2_n_0\,
      I1 => \csr_reg[mie_firq_n_0_][0]\,
      I2 => \csr[rdata][31]_i_5_n_0\,
      I3 => \csr_reg[mtvec_n_0_][16]\,
      I4 => \csr_reg[mscratch]\(16),
      I5 => \csr[rdata][31]_i_6_n_0\,
      O => \csr[rdata][16]_i_3_n_0\
    );
\csr[rdata][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \csr[rdata][24]_i_4_n_0\,
      I1 => \csr[rdata][17]_i_2_n_0\,
      I2 => \csr[rdata][17]_i_3_n_0\,
      O => \csr[rdata][17]_i_1_n_0\
    );
\csr[rdata][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][11]_i_2_n_0\,
      I1 => \csr_reg[mie_firq_n_0_][1]\,
      I2 => \csr[rdata][31]_i_5_n_0\,
      I3 => \csr_reg[mtvec_n_0_][17]\,
      I4 => \csr_reg[mscratch]\(17),
      I5 => \csr[rdata][31]_i_6_n_0\,
      O => \csr[rdata][17]_i_2_n_0\
    );
\csr[rdata][17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_7_n_0\,
      I1 => \csr_reg[mepc]\(17),
      I2 => \csr[rdata][15]_i_3_n_0\,
      I3 => \csr_reg[mtval]\(17),
      I4 => \csr_reg[mtinst]\(17),
      I5 => \csr[rdata][31]_i_4_n_0\,
      O => \csr[rdata][17]_i_3_n_0\
    );
\csr[rdata][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \csr[rdata][18]_i_2_n_0\,
      I1 => \csr[rdata][18]_i_3_n_0\,
      I2 => \csr_reg[mtinst]\(18),
      I3 => \csr[rdata][31]_i_4_n_0\,
      O => \csr[rdata][18]_i_1_n_0\
    );
\csr[rdata][18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][11]_i_2_n_0\,
      I1 => p_13_in24_in,
      I2 => \csr[rdata][31]_i_5_n_0\,
      I3 => \csr_reg[mtvec_n_0_][18]\,
      I4 => \csr_reg[mscratch]\(18),
      I5 => \csr[rdata][31]_i_6_n_0\,
      O => \csr[rdata][18]_i_2_n_0\
    );
\csr[rdata][18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_7_n_0\,
      I1 => \csr_reg[mepc]\(18),
      I2 => \csr[rdata][15]_i_3_n_0\,
      I3 => \csr_reg[mtval]\(18),
      I4 => p_14_in25_in,
      I5 => \csr[rdata][30]_i_6_n_0\,
      O => \csr[rdata][18]_i_3_n_0\
    );
\csr[rdata][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \csr[rdata][19]_i_2_n_0\,
      I1 => \csr[rdata][19]_i_3_n_0\,
      O => \csr[rdata][19]_i_1_n_0\
    );
\csr[rdata][19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_7_n_0\,
      I1 => \csr_reg[mepc]\(19),
      I2 => \csr[rdata][15]_i_3_n_0\,
      I3 => \csr_reg[mtval]\(19),
      I4 => \csr_reg[mtinst]\(19),
      I5 => \csr[rdata][31]_i_4_n_0\,
      O => \csr[rdata][19]_i_2_n_0\
    );
\csr[rdata][19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][11]_i_2_n_0\,
      I1 => p_16_in29_in,
      I2 => \csr[rdata][31]_i_5_n_0\,
      I3 => \csr_reg[mtvec_n_0_][19]\,
      I4 => \csr_reg[mscratch]\(19),
      I5 => \csr[rdata][31]_i_6_n_0\,
      O => \csr[rdata][19]_i_3_n_0\
    );
\csr[rdata][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \csr[rdata][1]_i_2_n_0\,
      I1 => \csr[rdata][1]_i_3_n_0\,
      I2 => \csr[rdata][1]_i_4_n_0\,
      O => \csr[rdata][1]_i_1_n_0\
    );
\csr[rdata][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_6_n_0\,
      I1 => \csr_reg[mscratch]\(1),
      I2 => \csr[rdata][31]_i_8_n_0\,
      I3 => data5(1),
      I4 => \csr_reg[mepc]\(1),
      I5 => \csr[rdata][31]_i_7_n_0\,
      O => \csr[rdata][1]_i_2_n_0\
    );
\csr[rdata][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][15]_i_3_n_0\,
      I1 => \csr_reg[mtval]\(1),
      I2 => \csr[rdata][31]_i_4_n_0\,
      I3 => \csr_reg[mtinst]\(1),
      I4 => \csr_reg[addr_n_0_][1]\,
      I5 => \csr[rdata][24]_i_5_n_0\,
      O => \csr[rdata][1]_i_3_n_0\
    );
\csr[rdata][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \csr[rdata][1]_i_5_n_0\,
      I1 => \csr_reg[addr_n_0_][11]\,
      I2 => \csr_reg[addr_n_0_][10]\,
      I3 => \csr_reg[addr_n_0_][3]\,
      I4 => \csr[rdata][1]_i_6_n_0\,
      I5 => \csr_reg[addr_n_0_][1]\,
      O => \csr[rdata][1]_i_4_n_0\
    );
\csr[rdata][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \csr_reg[re_n_0_]\,
      I1 => \csr_reg[addr_n_0_][7]\,
      I2 => \csr_reg[addr_n_0_][4]\,
      I3 => \csr_reg[addr_n_0_][9]\,
      I4 => \csr_reg[addr_n_0_][8]\,
      I5 => \csr_reg[addr_n_0_][5]\,
      O => \csr[rdata][1]_i_5_n_0\
    );
\csr[rdata][1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \csr_reg[addr_n_0_][2]\,
      I1 => \csr_reg[addr_n_0_][6]\,
      I2 => \csr_reg[addr_n_0_][0]\,
      O => \csr[rdata][1]_i_6_n_0\
    );
\csr[rdata][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \csr[rdata][24]_i_4_n_0\,
      I1 => \csr[rdata][20]_i_2_n_0\,
      I2 => \csr[rdata][20]_i_3_n_0\,
      O => \csr[rdata][20]_i_1_n_0\
    );
\csr[rdata][20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][11]_i_2_n_0\,
      I1 => p_19_in,
      I2 => \csr[rdata][31]_i_5_n_0\,
      I3 => \csr_reg[mtvec_n_0_][20]\,
      I4 => \csr_reg[mscratch]\(20),
      I5 => \csr[rdata][31]_i_6_n_0\,
      O => \csr[rdata][20]_i_2_n_0\
    );
\csr[rdata][20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_7_n_0\,
      I1 => \csr_reg[mepc]\(20),
      I2 => \csr[rdata][15]_i_3_n_0\,
      I3 => \csr_reg[mtval]\(20),
      I4 => \csr_reg[mtinst]\(20),
      I5 => \csr[rdata][31]_i_4_n_0\,
      O => \csr[rdata][20]_i_3_n_0\
    );
\csr[rdata][21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \csr[rdata][21]_i_2_n_0\,
      I1 => \csr[rdata][21]_i_3_n_0\,
      O => \csr[rdata][21]_i_1_n_0\
    );
\csr[rdata][21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_7_n_0\,
      I1 => \csr_reg[mepc]\(21),
      I2 => \csr[rdata][15]_i_3_n_0\,
      I3 => \csr_reg[mtval]\(21),
      I4 => \csr_reg[mtinst]\(21),
      I5 => \csr[rdata][31]_i_4_n_0\,
      O => \csr[rdata][21]_i_2_n_0\
    );
\csr[rdata][21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][11]_i_2_n_0\,
      I1 => p_22_in,
      I2 => \csr[rdata][31]_i_5_n_0\,
      I3 => \csr_reg[mtvec_n_0_][21]\,
      I4 => \csr_reg[mscratch]\(21),
      I5 => \csr[rdata][31]_i_6_n_0\,
      O => \csr[rdata][21]_i_3_n_0\
    );
\csr[rdata][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \csr[rdata][22]_i_2_n_0\,
      I1 => \csr[rdata][22]_i_3_n_0\,
      I2 => \csr_reg[mtinst]\(22),
      I3 => \csr[rdata][31]_i_4_n_0\,
      O => \csr[rdata][22]_i_1_n_0\
    );
\csr[rdata][22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][11]_i_2_n_0\,
      I1 => p_25_in,
      I2 => \csr[rdata][31]_i_5_n_0\,
      I3 => \csr_reg[mtvec_n_0_][22]\,
      I4 => \csr_reg[mscratch]\(22),
      I5 => \csr[rdata][31]_i_6_n_0\,
      O => \csr[rdata][22]_i_2_n_0\
    );
\csr[rdata][22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_7_n_0\,
      I1 => \csr_reg[mepc]\(22),
      I2 => \csr[rdata][15]_i_3_n_0\,
      I3 => \csr_reg[mtval]\(22),
      I4 => p_26_in,
      I5 => \csr[rdata][30]_i_6_n_0\,
      O => \csr[rdata][22]_i_3_n_0\
    );
\csr[rdata][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF30FF10"
    )
        port map (
      I0 => \csr_reg[addr_n_0_][6]\,
      I1 => \csr_reg[addr_n_0_][2]\,
      I2 => \csr[rdata][30]_i_4_n_0\,
      I3 => \csr[rdata][23]_i_2_n_0\,
      I4 => \csr_reg[mepc]\(23),
      I5 => \csr[rdata][23]_i_3_n_0\,
      O => \csr[rdata][23]_i_1_n_0\
    );
\csr[rdata][23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \csr_reg[mtinst]\(23),
      I1 => \csr[rdata][31]_i_4_n_0\,
      I2 => \csr_reg[mtval]\(23),
      I3 => \csr[rdata][15]_i_3_n_0\,
      O => \csr[rdata][23]_i_2_n_0\
    );
\csr[rdata][23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][11]_i_2_n_0\,
      I1 => p_28_in,
      I2 => \csr[rdata][30]_i_5_n_0\,
      I3 => \csr_reg[mtvec_n_0_][23]\,
      I4 => \csr_reg[mscratch]\(23),
      I5 => \csr[rdata][31]_i_6_n_0\,
      O => \csr[rdata][23]_i_3_n_0\
    );
\csr[rdata][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => \csr[rdata][24]_i_2_n_0\,
      I1 => \csr[rdata][24]_i_3_n_0\,
      I2 => \csr[rdata][24]_i_4_n_0\,
      I3 => \csr[rdata][31]_i_4_n_0\,
      I4 => \csr_reg[mtinst]\(24),
      O => \csr[rdata][24]_i_1_n_0\
    );
\csr[rdata][24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][11]_i_2_n_0\,
      I1 => p_31_in,
      I2 => \csr[rdata][31]_i_5_n_0\,
      I3 => \csr_reg[mtvec_n_0_][24]\,
      I4 => \csr_reg[mscratch]\(24),
      I5 => \csr[rdata][31]_i_6_n_0\,
      O => \csr[rdata][24]_i_2_n_0\
    );
\csr[rdata][24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_7_n_0\,
      I1 => \csr_reg[mepc]\(24),
      I2 => \csr[rdata][15]_i_3_n_0\,
      I3 => \csr_reg[mtval]\(24),
      I4 => p_32_in,
      I5 => \csr[rdata][30]_i_6_n_0\,
      O => \csr[rdata][24]_i_3_n_0\
    );
\csr[rdata][24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \csr[rdata][24]_i_5_n_0\,
      I1 => \csr_reg[addr_n_0_][1]\,
      I2 => \csr_reg[addr_n_0_][0]\,
      O => \csr[rdata][24]_i_4_n_0\
    );
\csr[rdata][24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \csr[rdata][31]_i_10_n_0\,
      I1 => \csr_reg[addr_n_0_][3]\,
      I2 => \csr_reg[addr_n_0_][10]\,
      I3 => \csr_reg[addr_n_0_][11]\,
      I4 => \csr_reg[addr_n_0_][4]\,
      I5 => \csr[mstatus_mie]_i_6_n_0\,
      O => \csr[rdata][24]_i_5_n_0\
    );
\csr[rdata][25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \csr[rdata][25]_i_2_n_0\,
      I1 => \csr[rdata][25]_i_3_n_0\,
      O => \csr[rdata][25]_i_1_n_0\
    );
\csr[rdata][25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_7_n_0\,
      I1 => \csr_reg[mepc]\(25),
      I2 => \csr[rdata][15]_i_3_n_0\,
      I3 => \csr_reg[mtval]\(25),
      I4 => \csr_reg[mtinst]\(25),
      I5 => \csr[rdata][31]_i_4_n_0\,
      O => \csr[rdata][25]_i_2_n_0\
    );
\csr[rdata][25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][11]_i_2_n_0\,
      I1 => p_34_in,
      I2 => \csr[rdata][31]_i_5_n_0\,
      I3 => \csr_reg[mtvec_n_0_][25]\,
      I4 => \csr_reg[mscratch]\(25),
      I5 => \csr[rdata][31]_i_6_n_0\,
      O => \csr[rdata][25]_i_3_n_0\
    );
\csr[rdata][26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \csr[rdata][26]_i_2_n_0\,
      I1 => \csr[rdata][26]_i_3_n_0\,
      O => \csr[rdata][26]_i_1_n_0\
    );
\csr[rdata][26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_7_n_0\,
      I1 => \csr_reg[mepc]\(26),
      I2 => \csr[rdata][15]_i_3_n_0\,
      I3 => \csr_reg[mtval]\(26),
      I4 => \csr_reg[mtinst]\(26),
      I5 => \csr[rdata][31]_i_4_n_0\,
      O => \csr[rdata][26]_i_2_n_0\
    );
\csr[rdata][26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][11]_i_2_n_0\,
      I1 => p_37_in,
      I2 => \csr[rdata][31]_i_5_n_0\,
      I3 => \csr_reg[mtvec_n_0_][26]\,
      I4 => \csr_reg[mscratch]\(26),
      I5 => \csr[rdata][31]_i_6_n_0\,
      O => \csr[rdata][26]_i_3_n_0\
    );
\csr[rdata][27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \csr[rdata][27]_i_2_n_0\,
      I1 => \csr[rdata][27]_i_3_n_0\,
      O => \csr[rdata][27]_i_1_n_0\
    );
\csr[rdata][27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_7_n_0\,
      I1 => \csr_reg[mepc]\(27),
      I2 => \csr[rdata][15]_i_3_n_0\,
      I3 => \csr_reg[mtval]\(27),
      I4 => \csr_reg[mtinst]\(27),
      I5 => \csr[rdata][31]_i_4_n_0\,
      O => \csr[rdata][27]_i_2_n_0\
    );
\csr[rdata][27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][11]_i_2_n_0\,
      I1 => p_40_in,
      I2 => \csr[rdata][31]_i_5_n_0\,
      I3 => \csr_reg[mtvec_n_0_][27]\,
      I4 => \csr_reg[mscratch]\(27),
      I5 => \csr[rdata][31]_i_6_n_0\,
      O => \csr[rdata][27]_i_3_n_0\
    );
\csr[rdata][28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \csr[rdata][28]_i_2_n_0\,
      I1 => \csr[rdata][28]_i_3_n_0\,
      O => \csr[rdata][28]_i_1_n_0\
    );
\csr[rdata][28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_7_n_0\,
      I1 => \csr_reg[mepc]\(28),
      I2 => \csr[rdata][15]_i_3_n_0\,
      I3 => \csr_reg[mtval]\(28),
      I4 => \csr_reg[mtinst]\(28),
      I5 => \csr[rdata][31]_i_4_n_0\,
      O => \csr[rdata][28]_i_2_n_0\
    );
\csr[rdata][28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][11]_i_2_n_0\,
      I1 => p_43_in,
      I2 => \csr[rdata][31]_i_5_n_0\,
      I3 => \csr_reg[mtvec_n_0_][28]\,
      I4 => \csr_reg[mscratch]\(28),
      I5 => \csr[rdata][31]_i_6_n_0\,
      O => \csr[rdata][28]_i_3_n_0\
    );
\csr[rdata][29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \csr[rdata][29]_i_2_n_0\,
      I1 => \csr[rdata][29]_i_3_n_0\,
      O => \csr[rdata][29]_i_1_n_0\
    );
\csr[rdata][29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_7_n_0\,
      I1 => \csr_reg[mepc]\(29),
      I2 => \csr[rdata][15]_i_3_n_0\,
      I3 => \csr_reg[mtval]\(29),
      I4 => \csr_reg[mtinst]\(29),
      I5 => \csr[rdata][31]_i_4_n_0\,
      O => \csr[rdata][29]_i_2_n_0\
    );
\csr[rdata][29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][11]_i_2_n_0\,
      I1 => p_46_in,
      I2 => \csr[rdata][31]_i_5_n_0\,
      I3 => \csr_reg[mtvec_n_0_][29]\,
      I4 => \csr_reg[mscratch]\(29),
      I5 => \csr[rdata][31]_i_6_n_0\,
      O => \csr[rdata][29]_i_3_n_0\
    );
\csr[rdata][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \csr[rdata][24]_i_4_n_0\,
      I1 => \csr[rdata][2]_i_2_n_0\,
      I2 => \csr[rdata][2]_i_3_n_0\,
      O => \csr[rdata][2]_i_1_n_0\
    );
\csr[rdata][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_8_n_0\,
      I1 => data5(2),
      I2 => \csr[rdata][15]_i_3_n_0\,
      I3 => \csr_reg[mtval]\(2),
      I4 => \csr_reg[mtinst]\(2),
      I5 => \csr[rdata][31]_i_4_n_0\,
      O => \csr[rdata][2]_i_2_n_0\
    );
\csr[rdata][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_5_n_0\,
      I1 => \csr_reg[mtvec_n_0_][2]\,
      I2 => \csr[rdata][31]_i_6_n_0\,
      I3 => \csr_reg[mscratch]\(2),
      I4 => \csr_reg[mepc]\(2),
      I5 => \csr[rdata][31]_i_7_n_0\,
      O => \csr[rdata][2]_i_3_n_0\
    );
\csr[rdata][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFEEEEEEEFEEEE"
    )
        port map (
      I0 => \csr[rdata][30]_i_2_n_0\,
      I1 => \csr[rdata][30]_i_3_n_0\,
      I2 => \csr_reg[addr_n_0_][6]\,
      I3 => \csr_reg[addr_n_0_][2]\,
      I4 => \csr[rdata][30]_i_4_n_0\,
      I5 => \csr_reg[mepc]\(30),
      O => \csr[rdata][30]_i_1_n_0\
    );
\csr[rdata][30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][11]_i_2_n_0\,
      I1 => p_49_in,
      I2 => \csr[rdata][30]_i_5_n_0\,
      I3 => \csr_reg[mtvec_n_0_][30]\,
      I4 => \csr_reg[mscratch]\(30),
      I5 => \csr[rdata][31]_i_6_n_0\,
      O => \csr[rdata][30]_i_2_n_0\
    );
\csr[rdata][30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][15]_i_3_n_0\,
      I1 => \csr_reg[mtval]\(30),
      I2 => \csr[rdata][31]_i_4_n_0\,
      I3 => \csr_reg[mtinst]\(30),
      I4 => p_50_in,
      I5 => \csr[rdata][30]_i_6_n_0\,
      O => \csr[rdata][30]_i_3_n_0\
    );
\csr[rdata][30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \csr[rdata][30]_i_7_n_0\,
      I1 => \csr_reg[addr_n_0_][0]\,
      O => \csr[rdata][30]_i_4_n_0\
    );
\csr[rdata][30]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \csr_reg[addr_n_0_][0]\,
      I1 => \csr[rdata][30]_i_7_n_0\,
      I2 => \csr_reg[addr_n_0_][6]\,
      O => \csr[rdata][30]_i_5_n_0\
    );
\csr[rdata][30]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \csr_reg[addr_n_0_][6]\,
      I1 => \csr_reg[addr_n_0_][2]\,
      I2 => \csr_reg[addr_n_0_][0]\,
      I3 => \csr[rdata][30]_i_7_n_0\,
      O => \csr[rdata][30]_i_6_n_0\
    );
\csr[rdata][30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \csr_reg[addr_n_0_][3]\,
      I1 => \csr_reg[addr_n_0_][11]\,
      I2 => \csr_reg[addr_n_0_][4]\,
      I3 => \csr_reg[addr_n_0_][10]\,
      I4 => \csr[rdata][31]_i_10_n_0\,
      I5 => \csr_reg[addr_n_0_][1]\,
      O => \csr[rdata][30]_i_7_n_0\
    );
\csr[rdata][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \csr[rdata][31]_i_2_n_0\,
      I1 => \csr[rdata][31]_i_3_n_0\,
      I2 => \csr_reg[mtinst]\(31),
      I3 => \csr[rdata][31]_i_4_n_0\,
      O => \csr[rdata][31]_i_1_n_0\
    );
\csr[rdata][31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \csr_reg[addr_n_0_][7]\,
      I1 => \csr_reg[addr_n_0_][5]\,
      I2 => \csr_reg[addr_n_0_][8]\,
      I3 => \csr_reg[addr_n_0_][9]\,
      I4 => \csr_reg[re_n_0_]\,
      O => \csr[rdata][31]_i_10_n_0\
    );
\csr[rdata][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][11]_i_2_n_0\,
      I1 => \csr_reg[mie_firq_n_0_][15]\,
      I2 => \csr[rdata][31]_i_5_n_0\,
      I3 => \csr_reg[mtvec_n_0_][31]\,
      I4 => \csr_reg[mscratch]\(31),
      I5 => \csr[rdata][31]_i_6_n_0\,
      O => \csr[rdata][31]_i_2_n_0\
    );
\csr[rdata][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_7_n_0\,
      I1 => \csr_reg[mepc]\(31),
      I2 => \csr[rdata][31]_i_8_n_0\,
      I3 => data5(31),
      I4 => \csr_reg[mtval]\(31),
      I5 => \csr[rdata][15]_i_3_n_0\,
      O => \csr[rdata][31]_i_3_n_0\
    );
\csr[rdata][31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \csr_reg[addr_n_0_][3]\,
      I1 => \csr_reg[addr_n_0_][0]\,
      I2 => \csr_reg[addr_n_0_][6]\,
      I3 => \csr_reg[addr_n_0_][2]\,
      I4 => \csr_reg[addr_n_0_][1]\,
      I5 => \csr[rdata][31]_i_9_n_0\,
      O => \csr[rdata][31]_i_4_n_0\
    );
\csr[rdata][31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \csr_reg[addr_n_0_][6]\,
      I1 => \csr_reg[addr_n_0_][2]\,
      I2 => \csr_reg[addr_n_0_][0]\,
      I3 => \csr[rdata][30]_i_7_n_0\,
      O => \csr[rdata][31]_i_5_n_0\
    );
\csr[rdata][31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \csr_reg[addr_n_0_][0]\,
      I1 => \csr_reg[addr_n_0_][6]\,
      I2 => \csr_reg[addr_n_0_][2]\,
      I3 => \csr[rdata][30]_i_7_n_0\,
      O => \csr[rdata][31]_i_6_n_0\
    );
\csr[rdata][31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \csr_reg[addr_n_0_][0]\,
      I1 => \csr[rdata][30]_i_7_n_0\,
      I2 => \csr_reg[addr_n_0_][2]\,
      I3 => \csr_reg[addr_n_0_][6]\,
      O => \csr[rdata][31]_i_7_n_0\
    );
\csr[rdata][31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \csr_reg[addr_n_0_][1]\,
      I1 => \csr_reg[addr_n_0_][2]\,
      I2 => \csr_reg[addr_n_0_][6]\,
      I3 => \csr_reg[addr_n_0_][0]\,
      I4 => \csr[rdata][15]_i_4_n_0\,
      O => \csr[rdata][31]_i_8_n_0\
    );
\csr[rdata][31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \csr_reg[addr_n_0_][11]\,
      I1 => \csr_reg[addr_n_0_][4]\,
      I2 => \csr_reg[addr_n_0_][10]\,
      I3 => \csr[rdata][31]_i_10_n_0\,
      O => \csr[rdata][31]_i_9_n_0\
    );
\csr[rdata][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => \csr[rdata][3]_i_2_n_0\,
      I1 => \csr[rdata][31]_i_4_n_0\,
      I2 => \csr_reg[mtinst]\(3),
      I3 => \csr[rdata][3]_i_3_n_0\,
      I4 => \csr[rdata][3]_i_4_n_0\,
      O => \csr[rdata][3]_i_1_n_0\
    );
\csr[rdata][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_5_n_0\,
      I1 => \csr_reg[mtvec_n_0_][3]\,
      I2 => \csr[rdata][31]_i_6_n_0\,
      I3 => \csr_reg[mscratch]\(3),
      I4 => \csr_reg[mepc]\(3),
      I5 => \csr[rdata][31]_i_7_n_0\,
      O => \csr[rdata][3]_i_2_n_0\
    );
\csr[rdata][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080C0800"
    )
        port map (
      I0 => \csr_reg[mie_msi]__0\,
      I1 => \csr[rdata][11]_i_3_n_0\,
      I2 => \csr_reg[addr_n_0_][6]\,
      I3 => \csr_reg[addr_n_0_][2]\,
      I4 => \csr_reg[mstatus_mie]__0\,
      O => \csr[rdata][3]_i_3_n_0\
    );
\csr[rdata][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_8_n_0\,
      I1 => data5(3),
      I2 => \csr[rdata][15]_i_3_n_0\,
      I3 => \csr_reg[mtval]\(3),
      I4 => \trap_ctrl_reg[irq_pnd_n_0_][0]\,
      I5 => \csr[rdata][30]_i_6_n_0\,
      O => \csr[rdata][3]_i_4_n_0\
    );
\csr[rdata][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \csr[rdata][15]_i_3_n_0\,
      I1 => \csr_reg[mtval]\(4),
      I2 => \csr[rdata][31]_i_4_n_0\,
      I3 => \csr_reg[mtinst]\(4),
      I4 => \csr[rdata][4]_i_2_n_0\,
      I5 => \csr[rdata][4]_i_3_n_0\,
      O => \csr[rdata][4]_i_1_n_0\
    );
\csr[rdata][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888F888"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][4]\,
      I1 => \csr[rdata][31]_i_5_n_0\,
      I2 => \csr[rdata][24]_i_5_n_0\,
      I3 => \csr_reg[addr_n_0_][1]\,
      I4 => \csr_reg[addr_n_0_][0]\,
      O => \csr[rdata][4]_i_2_n_0\
    );
\csr[rdata][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_6_n_0\,
      I1 => \csr_reg[mscratch]\(4),
      I2 => \csr[rdata][31]_i_8_n_0\,
      I3 => data5(4),
      I4 => \csr_reg[mepc]\(4),
      I5 => \csr[rdata][31]_i_7_n_0\,
      O => \csr[rdata][4]_i_3_n_0\
    );
\csr[rdata][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \csr[rdata][5]_i_2_n_0\,
      I1 => \csr[rdata][15]_i_3_n_0\,
      I2 => \csr_reg[mtval]\(5),
      I3 => \csr_reg[mtinst]\(5),
      I4 => \csr[rdata][31]_i_4_n_0\,
      O => \csr[rdata][5]_i_1_n_0\
    );
\csr[rdata][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_5_n_0\,
      I1 => \csr_reg[mtvec_n_0_][5]\,
      I2 => \csr[rdata][31]_i_6_n_0\,
      I3 => \csr_reg[mscratch]\(5),
      I4 => \csr_reg[mepc]\(5),
      I5 => \csr[rdata][31]_i_7_n_0\,
      O => \csr[rdata][5]_i_2_n_0\
    );
\csr[rdata][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \csr[rdata][6]_i_2_n_0\,
      I1 => \csr[rdata][15]_i_3_n_0\,
      I2 => \csr_reg[mtval]\(6),
      I3 => \csr_reg[mtinst]\(6),
      I4 => \csr[rdata][31]_i_4_n_0\,
      O => \csr[rdata][6]_i_1_n_0\
    );
\csr[rdata][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_5_n_0\,
      I1 => \csr_reg[mtvec_n_0_][6]\,
      I2 => \csr[rdata][31]_i_6_n_0\,
      I3 => \csr_reg[mscratch]\(6),
      I4 => \csr_reg[mepc]\(6),
      I5 => \csr[rdata][31]_i_7_n_0\,
      O => \csr[rdata][6]_i_2_n_0\
    );
\csr[rdata][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \csr[rdata][7]_i_2_n_0\,
      I1 => \csr[rdata][7]_i_3_n_0\,
      I2 => \csr[rdata][7]_i_4_n_0\,
      O => \csr[rdata][7]_i_1_n_0\
    );
\csr[rdata][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080C0800"
    )
        port map (
      I0 => \csr_reg[mie_mti]__0\,
      I1 => \csr[rdata][11]_i_3_n_0\,
      I2 => \csr_reg[addr_n_0_][6]\,
      I3 => \csr_reg[addr_n_0_][2]\,
      I4 => \csr_reg[mstatus_mpie]__0\,
      O => \csr[rdata][7]_i_2_n_0\
    );
\csr[rdata][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][15]_i_3_n_0\,
      I1 => \csr_reg[mtval]\(7),
      I2 => \csr[rdata][31]_i_4_n_0\,
      I3 => \csr_reg[mtinst]\(7),
      I4 => p_3_in,
      I5 => \csr[rdata][30]_i_6_n_0\,
      O => \csr[rdata][7]_i_3_n_0\
    );
\csr[rdata][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_5_n_0\,
      I1 => \csr_reg[mtvec_n_0_][7]\,
      I2 => \csr[rdata][31]_i_6_n_0\,
      I3 => \csr_reg[mscratch]\(7),
      I4 => \csr_reg[mepc]\(7),
      I5 => \csr[rdata][31]_i_7_n_0\,
      O => \csr[rdata][7]_i_4_n_0\
    );
\csr[rdata][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \csr[rdata][8]_i_2_n_0\,
      I1 => \csr[rdata][8]_i_3_n_0\,
      I2 => \csr_reg[mepc]\(8),
      I3 => \csr[rdata][8]_i_4_n_0\,
      I4 => \csr[rdata][31]_i_4_n_0\,
      I5 => \csr_reg[mtinst]\(8),
      O => \csr[rdata][8]_i_1_n_0\
    );
\csr[rdata][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][30]_i_5_n_0\,
      I1 => \csr_reg[mtvec_n_0_][8]\,
      I2 => \csr[rdata][31]_i_6_n_0\,
      I3 => \csr_reg[mscratch]\(8),
      I4 => \csr_reg[mtval]\(8),
      I5 => \csr[rdata][15]_i_3_n_0\,
      O => \csr[rdata][8]_i_2_n_0\
    );
\csr[rdata][8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \csr[rdata][30]_i_4_n_0\,
      I1 => \csr_reg[addr_n_0_][2]\,
      O => \csr[rdata][8]_i_3_n_0\
    );
\csr[rdata][8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \csr_reg[addr_n_0_][6]\,
      I1 => \csr_reg[addr_n_0_][2]\,
      I2 => \csr[rdata][30]_i_4_n_0\,
      O => \csr[rdata][8]_i_4_n_0\
    );
\csr[rdata][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \csr[rdata][9]_i_2_n_0\,
      I1 => \csr[rdata][15]_i_3_n_0\,
      I2 => \csr_reg[mtval]\(9),
      I3 => \csr_reg[mtinst]\(9),
      I4 => \csr[rdata][31]_i_4_n_0\,
      O => \csr[rdata][9]_i_1_n_0\
    );
\csr[rdata][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \csr[rdata][31]_i_5_n_0\,
      I1 => \csr_reg[mtvec_n_0_][9]\,
      I2 => \csr[rdata][31]_i_6_n_0\,
      I3 => \csr_reg[mscratch]\(9),
      I4 => \csr_reg[mepc]\(9),
      I5 => \csr[rdata][31]_i_7_n_0\,
      O => \csr[rdata][9]_i_2_n_0\
    );
\csr[re]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040F04000000000"
    )
        port map (
      I0 => \csr[we]_i_2_n_0\,
      I1 => \csr[re]_i_2_n_0\,
      I2 => \csr[re]_i_3_n_0\,
      I3 => \csr[re]_i_4_n_0\,
      I4 => \exe_engine_reg[ir_n_0_][3]\,
      I5 => \FSM_sequential_exe_engine[state][2]_i_3_n_0\,
      O => \csr_reg[re]0\
    );
\csr[re]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F0E300"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][2]\,
      I1 => \ctrl[ir_opcode]\(5),
      I2 => \exe_engine_reg[ir_n_0_][4]\,
      I3 => \exe_engine_reg[ir_n_0_][6]\,
      I4 => \exe_engine_reg[ir_n_0_][3]\,
      O => \csr[re]_i_2_n_0\
    );
\csr[re]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \csr[we]_i_3_n_0\,
      I2 => \^exe_engine_reg[ir][13]_rep_0\,
      O => \csr[re]_i_3_n_0\
    );
\csr[re]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][4]\,
      I1 => \exe_engine_reg[ir_n_0_][6]\,
      I2 => \exe_engine_reg[ir_n_0_][2]\,
      I3 => p_9_in,
      I4 => \trap_ctrl_reg[exc_buf_n_0_][0]\,
      I5 => p_8_in,
      O => \csr[re]_i_4_n_0\
    );
\csr[we]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04004440"
    )
        port map (
      I0 => \csr[we]_i_2_n_0\,
      I1 => \trap_ctrl[exc_buf][4]_i_4_n_0\,
      I2 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I3 => \^q\(0),
      I4 => \csr[we]_i_3_n_0\,
      O => \csr_reg[we]0\
    );
\csr[we]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_8_in,
      I1 => \trap_ctrl_reg[exc_buf_n_0_][0]\,
      I2 => p_9_in,
      O => \csr[we]_i_2_n_0\
    );
\csr[we]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ctrl[rf_rd]\(0),
      I1 => \ctrl[rf_rd]\(3),
      I2 => \ctrl[rf_rd]\(4),
      I3 => \ctrl[rf_rd]\(2),
      I4 => \ctrl[rf_rd]\(1),
      O => \csr[we]_i_3_n_0\
    );
\csr_reg[addr][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[addr]\,
      CLR => rstn_sys,
      D => \^q\(1),
      Q => \csr_reg[addr_n_0_][0]\
    );
\csr_reg[addr][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[addr]\,
      CLR => rstn_sys,
      D => \ctrl[ir_funct12]\(10),
      Q => \csr_reg[addr_n_0_][10]\
    );
\csr_reg[addr][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[addr]\,
      CLR => rstn_sys,
      D => \ctrl[ir_funct12]\(11),
      Q => \csr_reg[addr_n_0_][11]\
    );
\csr_reg[addr][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[addr]\,
      CLR => rstn_sys,
      D => \^q\(2),
      Q => \csr_reg[addr_n_0_][1]\
    );
\csr_reg[addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[addr]\,
      CLR => rstn_sys,
      D => \^q\(3),
      Q => \csr_reg[addr_n_0_][2]\
    );
\csr_reg[addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[addr]\,
      CLR => rstn_sys,
      D => \^q\(4),
      Q => \csr_reg[addr_n_0_][3]\
    );
\csr_reg[addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[addr]\,
      CLR => rstn_sys,
      D => \^q\(5),
      Q => \csr_reg[addr_n_0_][4]\
    );
\csr_reg[addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[addr]\,
      CLR => rstn_sys,
      D => \ctrl[ir_funct12]\(5),
      Q => \csr_reg[addr_n_0_][5]\
    );
\csr_reg[addr][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[addr]\,
      CLR => rstn_sys,
      D => \ctrl[ir_funct12]\(6),
      Q => \csr_reg[addr_n_0_][6]\
    );
\csr_reg[addr][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[addr]\,
      CLR => rstn_sys,
      D => \ctrl[ir_funct12]\(7),
      Q => \csr_reg[addr_n_0_][7]\
    );
\csr_reg[addr][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[addr]\,
      CLR => rstn_sys,
      D => \ctrl[ir_funct12]\(8),
      Q => \csr_reg[addr_n_0_][8]\
    );
\csr_reg[addr][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[addr]\,
      CLR => rstn_sys,
      D => \ctrl[ir_funct12]\(9),
      Q => \csr_reg[addr_n_0_][9]\
    );
\csr_reg[mcause][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \trap_ctrl_reg[cause_n_0_][0]\,
      Q => data5(0)
    );
\csr_reg[mcause][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \trap_ctrl_reg[cause_n_0_][1]\,
      Q => data5(1)
    );
\csr_reg[mcause][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \trap_ctrl_reg[cause_n_0_][2]\,
      Q => data5(2)
    );
\csr_reg[mcause][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \trap_ctrl_reg[cause_n_0_][3]\,
      Q => data5(3)
    );
\csr_reg[mcause][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \trap_ctrl_reg[cause_n_0_][4]\,
      Q => data5(4)
    );
\csr_reg[mcause][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => p_0_in122_in,
      Q => data5(31)
    );
\csr_reg[mepc][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(10),
      Q => \csr_reg[mepc]\(10)
    );
\csr_reg[mepc][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(11),
      Q => \csr_reg[mepc]\(11)
    );
\csr_reg[mepc][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(12),
      Q => \csr_reg[mepc]\(12)
    );
\csr_reg[mepc][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(13),
      Q => \csr_reg[mepc]\(13)
    );
\csr_reg[mepc][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(14),
      Q => \csr_reg[mepc]\(14)
    );
\csr_reg[mepc][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(15),
      Q => \csr_reg[mepc]\(15)
    );
\csr_reg[mepc][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(16),
      Q => \csr_reg[mepc]\(16)
    );
\csr_reg[mepc][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(17),
      Q => \csr_reg[mepc]\(17)
    );
\csr_reg[mepc][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(18),
      Q => \csr_reg[mepc]\(18)
    );
\csr_reg[mepc][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(19),
      Q => \csr_reg[mepc]\(19)
    );
\csr_reg[mepc][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(1),
      Q => \csr_reg[mepc]\(1)
    );
\csr_reg[mepc][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(20),
      Q => \csr_reg[mepc]\(20)
    );
\csr_reg[mepc][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(21),
      Q => \csr_reg[mepc]\(21)
    );
\csr_reg[mepc][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(22),
      Q => \csr_reg[mepc]\(22)
    );
\csr_reg[mepc][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(23),
      Q => \csr_reg[mepc]\(23)
    );
\csr_reg[mepc][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(24),
      Q => \csr_reg[mepc]\(24)
    );
\csr_reg[mepc][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(25),
      Q => \csr_reg[mepc]\(25)
    );
\csr_reg[mepc][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(26),
      Q => \csr_reg[mepc]\(26)
    );
\csr_reg[mepc][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(27),
      Q => \csr_reg[mepc]\(27)
    );
\csr_reg[mepc][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(28),
      Q => \csr_reg[mepc]\(28)
    );
\csr_reg[mepc][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(29),
      Q => \csr_reg[mepc]\(29)
    );
\csr_reg[mepc][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(2),
      Q => \csr_reg[mepc]\(2)
    );
\csr_reg[mepc][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(30),
      Q => \csr_reg[mepc]\(30)
    );
\csr_reg[mepc][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(31),
      Q => \csr_reg[mepc]\(31)
    );
\csr_reg[mepc][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(3),
      Q => \csr_reg[mepc]\(3)
    );
\csr_reg[mepc][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(4),
      Q => \csr_reg[mepc]\(4)
    );
\csr_reg[mepc][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(5),
      Q => \csr_reg[mepc]\(5)
    );
\csr_reg[mepc][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(6),
      Q => \csr_reg[mepc]\(6)
    );
\csr_reg[mepc][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(7),
      Q => \csr_reg[mepc]\(7)
    );
\csr_reg[mepc][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(8),
      Q => \csr_reg[mepc]\(8)
    );
\csr_reg[mepc][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(9),
      Q => \csr_reg[mepc]\(9)
    );
\csr_reg[mie_firq][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => \csr[mie_firq][0]_i_1_n_0\,
      Q => \csr_reg[mie_firq_n_0_][0]\
    );
\csr_reg[mie_firq][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => \csr[mie_firq][10]_i_1_n_0\,
      Q => p_37_in
    );
\csr_reg[mie_firq][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => \csr[mie_firq][11]_i_1_n_0\,
      Q => p_40_in
    );
\csr_reg[mie_firq][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => \csr[mie_firq][12]_i_1_n_0\,
      Q => p_43_in
    );
\csr_reg[mie_firq][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => \csr[mie_firq][13]_i_1_n_0\,
      Q => p_46_in
    );
\csr_reg[mie_firq][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => \csr[mie_firq][14]_i_1_n_0\,
      Q => p_49_in
    );
\csr_reg[mie_firq][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => \csr[mie_firq][15]_i_1_n_0\,
      Q => \csr_reg[mie_firq_n_0_][15]\
    );
\csr_reg[mie_firq][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => \csr[mie_firq][1]_i_1_n_0\,
      Q => \csr_reg[mie_firq_n_0_][1]\
    );
\csr_reg[mie_firq][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => \csr[mie_firq][2]_i_1_n_0\,
      Q => p_13_in24_in
    );
\csr_reg[mie_firq][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => \csr[mie_firq][3]_i_1_n_0\,
      Q => p_16_in29_in
    );
\csr_reg[mie_firq][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => \csr[mie_firq][4]_i_1_n_0\,
      Q => p_19_in
    );
\csr_reg[mie_firq][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => \csr[mie_firq][5]_i_1_n_0\,
      Q => p_22_in
    );
\csr_reg[mie_firq][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => \csr[mie_firq][6]_i_1_n_0\,
      Q => p_25_in
    );
\csr_reg[mie_firq][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => \csr[mie_firq][7]_i_1_n_0\,
      Q => p_28_in
    );
\csr_reg[mie_firq][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => \csr[mie_firq][8]_i_1_n_0\,
      Q => p_31_in
    );
\csr_reg[mie_firq][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => \csr[mie_firq][9]_i_1_n_0\,
      Q => p_34_in
    );
\csr_reg[mie_mei]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => \csr[mie_mei]_i_1_n_0\,
      Q => \csr_reg[mie_mei]__0\
    );
\csr_reg[mie_msi]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => \csr[mtvec][3]_i_1_n_0\,
      Q => \csr_reg[mie_msi]__0\
    );
\csr_reg[mie_mti]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => \csr[mie_mti]_i_2_n_0\,
      Q => \csr_reg[mie_mti]__0\
    );
\csr_reg[mscratch][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][0]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(0)
    );
\csr_reg[mscratch][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][10]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(10)
    );
\csr_reg[mscratch][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_mei]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(11)
    );
\csr_reg[mscratch][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][12]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(12)
    );
\csr_reg[mscratch][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][13]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(13)
    );
\csr_reg[mscratch][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][14]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(14)
    );
\csr_reg[mscratch][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][15]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(15)
    );
\csr_reg[mscratch][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][0]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(16)
    );
\csr_reg[mscratch][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][1]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(17)
    );
\csr_reg[mscratch][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][2]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(18)
    );
\csr_reg[mscratch][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][3]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(19)
    );
\csr_reg[mscratch][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mscratch][1]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(1)
    );
\csr_reg[mscratch][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][4]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(20)
    );
\csr_reg[mscratch][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][5]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(21)
    );
\csr_reg[mscratch][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][6]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(22)
    );
\csr_reg[mscratch][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][7]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(23)
    );
\csr_reg[mscratch][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][8]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(24)
    );
\csr_reg[mscratch][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][9]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(25)
    );
\csr_reg[mscratch][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][10]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(26)
    );
\csr_reg[mscratch][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][11]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(27)
    );
\csr_reg[mscratch][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][12]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(28)
    );
\csr_reg[mscratch][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][13]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(29)
    );
\csr_reg[mscratch][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][2]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(2)
    );
\csr_reg[mscratch][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][14]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(30)
    );
\csr_reg[mscratch][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][15]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(31)
    );
\csr_reg[mscratch][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][3]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(3)
    );
\csr_reg[mscratch][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][4]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(4)
    );
\csr_reg[mscratch][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][5]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(5)
    );
\csr_reg[mscratch][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][6]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(6)
    );
\csr_reg[mscratch][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_mti]_i_2_n_0\,
      Q => \csr_reg[mscratch]\(7)
    );
\csr_reg[mscratch][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][8]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(8)
    );
\csr_reg[mscratch][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][9]_i_1_n_0\,
      Q => \csr_reg[mscratch]\(9)
    );
\csr_reg[mstatus_mie]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[mstatus_mie]_i_1_n_0\,
      Q => \csr_reg[mstatus_mie]__0\
    );
\csr_reg[mstatus_mpie]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[mstatus_mpie]_i_1_n_0\,
      Q => \csr_reg[mstatus_mpie]__0\
    );
\csr_reg[mstatus_mpp]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => '1',
      Q => \csr_reg[mstatus_mpp_n_0_]\
    );
\csr_reg[mtinst][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \exe_engine_reg[ir_n_0_][0]\,
      Q => \csr_reg[mtinst]\(0)
    );
\csr_reg[mtinst][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \ctrl[rf_rd]\(3),
      Q => \csr_reg[mtinst]\(10)
    );
\csr_reg[mtinst][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \ctrl[rf_rd]\(4),
      Q => \csr_reg[mtinst]\(11)
    );
\csr_reg[mtinst][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \^q\(0),
      Q => \csr_reg[mtinst]\(12)
    );
\csr_reg[mtinst][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \^exe_engine_reg[ir][13]_rep__0_0\,
      Q => \csr_reg[mtinst]\(13)
    );
\csr_reg[mtinst][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \^exe_engine_reg[ir][14]_rep__0_0\,
      Q => \csr_reg[mtinst]\(14)
    );
\csr_reg[mtinst][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \ctrl[rf_rs1]\(0),
      Q => \csr_reg[mtinst]\(15)
    );
\csr_reg[mtinst][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \ctrl[rf_rs1]\(1),
      Q => \csr_reg[mtinst]\(16)
    );
\csr_reg[mtinst][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \ctrl[rf_rs1]\(2),
      Q => \csr_reg[mtinst]\(17)
    );
\csr_reg[mtinst][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \ctrl[rf_rs1]\(3),
      Q => \csr_reg[mtinst]\(18)
    );
\csr_reg[mtinst][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \ctrl[rf_rs1]\(4),
      Q => \csr_reg[mtinst]\(19)
    );
\csr_reg[mtinst][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \exe_engine_reg[ir_n_0_][1]\,
      Q => \csr_reg[mtinst]\(1)
    );
\csr_reg[mtinst][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \^q\(1),
      Q => \csr_reg[mtinst]\(20)
    );
\csr_reg[mtinst][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \^q\(2),
      Q => \csr_reg[mtinst]\(21)
    );
\csr_reg[mtinst][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \^q\(3),
      Q => \csr_reg[mtinst]\(22)
    );
\csr_reg[mtinst][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \^q\(4),
      Q => \csr_reg[mtinst]\(23)
    );
\csr_reg[mtinst][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \^q\(5),
      Q => \csr_reg[mtinst]\(24)
    );
\csr_reg[mtinst][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \ctrl[ir_funct12]\(5),
      Q => \csr_reg[mtinst]\(25)
    );
\csr_reg[mtinst][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \ctrl[ir_funct12]\(6),
      Q => \csr_reg[mtinst]\(26)
    );
\csr_reg[mtinst][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \ctrl[ir_funct12]\(7),
      Q => \csr_reg[mtinst]\(27)
    );
\csr_reg[mtinst][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \ctrl[ir_funct12]\(8),
      Q => \csr_reg[mtinst]\(28)
    );
\csr_reg[mtinst][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \ctrl[ir_funct12]\(9),
      Q => \csr_reg[mtinst]\(29)
    );
\csr_reg[mtinst][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \exe_engine_reg[ir_n_0_][2]\,
      Q => \csr_reg[mtinst]\(2)
    );
\csr_reg[mtinst][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \ctrl[ir_funct12]\(10),
      Q => \csr_reg[mtinst]\(30)
    );
\csr_reg[mtinst][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \ctrl[ir_funct12]\(11),
      Q => \csr_reg[mtinst]\(31)
    );
\csr_reg[mtinst][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \exe_engine_reg[ir_n_0_][3]\,
      Q => \csr_reg[mtinst]\(3)
    );
\csr_reg[mtinst][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \exe_engine_reg[ir_n_0_][4]\,
      Q => \csr_reg[mtinst]\(4)
    );
\csr_reg[mtinst][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \ctrl[ir_opcode]\(5),
      Q => \csr_reg[mtinst]\(5)
    );
\csr_reg[mtinst][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \exe_engine_reg[ir_n_0_][6]\,
      Q => \csr_reg[mtinst]\(6)
    );
\csr_reg[mtinst][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \ctrl[rf_rd]\(0),
      Q => \csr_reg[mtinst]\(7)
    );
\csr_reg[mtinst][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \ctrl[rf_rd]\(1),
      Q => \csr_reg[mtinst]\(8)
    );
\csr_reg[mtinst][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \ctrl[rf_rd]\(2),
      Q => \csr_reg[mtinst]\(9)
    );
\csr_reg[mtval][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][0]_i_1_n_0\,
      Q => \csr_reg[mtval]\(0)
    );
\csr_reg[mtval][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][10]_i_1_n_0\,
      Q => \csr_reg[mtval]\(10)
    );
\csr_reg[mtval][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][11]_i_1_n_0\,
      Q => \csr_reg[mtval]\(11)
    );
\csr_reg[mtval][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][12]_i_1_n_0\,
      Q => \csr_reg[mtval]\(12)
    );
\csr_reg[mtval][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][13]_i_1_n_0\,
      Q => \csr_reg[mtval]\(13)
    );
\csr_reg[mtval][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][14]_i_1_n_0\,
      Q => \csr_reg[mtval]\(14)
    );
\csr_reg[mtval][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][15]_i_1_n_0\,
      Q => \csr_reg[mtval]\(15)
    );
\csr_reg[mtval][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][16]_i_1_n_0\,
      Q => \csr_reg[mtval]\(16)
    );
\csr_reg[mtval][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][17]_i_1_n_0\,
      Q => \csr_reg[mtval]\(17)
    );
\csr_reg[mtval][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][18]_i_1_n_0\,
      Q => \csr_reg[mtval]\(18)
    );
\csr_reg[mtval][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][19]_i_1_n_0\,
      Q => \csr_reg[mtval]\(19)
    );
\csr_reg[mtval][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][1]_i_1_n_0\,
      Q => \csr_reg[mtval]\(1)
    );
\csr_reg[mtval][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][20]_i_1_n_0\,
      Q => \csr_reg[mtval]\(20)
    );
\csr_reg[mtval][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][21]_i_1_n_0\,
      Q => \csr_reg[mtval]\(21)
    );
\csr_reg[mtval][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][22]_i_1_n_0\,
      Q => \csr_reg[mtval]\(22)
    );
\csr_reg[mtval][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][23]_i_1_n_0\,
      Q => \csr_reg[mtval]\(23)
    );
\csr_reg[mtval][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][24]_i_1_n_0\,
      Q => \csr_reg[mtval]\(24)
    );
\csr_reg[mtval][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][25]_i_1_n_0\,
      Q => \csr_reg[mtval]\(25)
    );
\csr_reg[mtval][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][26]_i_1_n_0\,
      Q => \csr_reg[mtval]\(26)
    );
\csr_reg[mtval][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][27]_i_1_n_0\,
      Q => \csr_reg[mtval]\(27)
    );
\csr_reg[mtval][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][28]_i_1_n_0\,
      Q => \csr_reg[mtval]\(28)
    );
\csr_reg[mtval][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][29]_i_1_n_0\,
      Q => \csr_reg[mtval]\(29)
    );
\csr_reg[mtval][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][2]_i_1_n_0\,
      Q => \csr_reg[mtval]\(2)
    );
\csr_reg[mtval][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][30]_i_1_n_0\,
      Q => \csr_reg[mtval]\(30)
    );
\csr_reg[mtval][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][31]_i_1_n_0\,
      Q => \csr_reg[mtval]\(31)
    );
\csr_reg[mtval][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][3]_i_1_n_0\,
      Q => \csr_reg[mtval]\(3)
    );
\csr_reg[mtval][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][4]_i_1_n_0\,
      Q => \csr_reg[mtval]\(4)
    );
\csr_reg[mtval][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][5]_i_1_n_0\,
      Q => \csr_reg[mtval]\(5)
    );
\csr_reg[mtval][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][6]_i_1_n_0\,
      Q => \csr_reg[mtval]\(6)
    );
\csr_reg[mtval][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][7]_i_1_n_0\,
      Q => \csr_reg[mtval]\(7)
    );
\csr_reg[mtval][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][8]_i_1_n_0\,
      Q => \csr_reg[mtval]\(8)
    );
\csr_reg[mtval][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mcause]\,
      CLR => rstn_sys,
      D => \csr[mtval][9]_i_1_n_0\,
      Q => \csr_reg[mtval]\(9)
    );
\csr_reg[mtvec][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][0]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][0]\
    );
\csr_reg[mtvec][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][10]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][10]\
    );
\csr_reg[mtvec][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_mei]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][11]\
    );
\csr_reg[mtvec][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][12]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][12]\
    );
\csr_reg[mtvec][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][13]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][13]\
    );
\csr_reg[mtvec][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][14]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][14]\
    );
\csr_reg[mtvec][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][15]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][15]\
    );
\csr_reg[mtvec][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][0]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][16]\
    );
\csr_reg[mtvec][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][1]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][17]\
    );
\csr_reg[mtvec][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][2]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][18]\
    );
\csr_reg[mtvec][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][3]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][19]\
    );
\csr_reg[mtvec][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][4]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][20]\
    );
\csr_reg[mtvec][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][5]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][21]\
    );
\csr_reg[mtvec][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][6]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][22]\
    );
\csr_reg[mtvec][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][7]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][23]\
    );
\csr_reg[mtvec][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][8]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][24]\
    );
\csr_reg[mtvec][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][9]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][25]\
    );
\csr_reg[mtvec][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][10]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][26]\
    );
\csr_reg[mtvec][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][11]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][27]\
    );
\csr_reg[mtvec][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][12]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][28]\
    );
\csr_reg[mtvec][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][13]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][29]\
    );
\csr_reg[mtvec][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][2]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][2]\
    );
\csr_reg[mtvec][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][14]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][30]\
    );
\csr_reg[mtvec][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_firq][15]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][31]\
    );
\csr_reg[mtvec][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][3]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][3]\
    );
\csr_reg[mtvec][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][4]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][4]\
    );
\csr_reg[mtvec][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][5]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][5]\
    );
\csr_reg[mtvec][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][6]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][6]\
    );
\csr_reg[mtvec][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mie_mti]_i_2_n_0\,
      Q => \csr_reg[mtvec_n_0_][7]\
    );
\csr_reg[mtvec][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][8]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][8]\
    );
\csr_reg[mtvec][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][9]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][9]\
    );
\csr_reg[rdata][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][0]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(0)
    );
\csr_reg[rdata][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][10]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(10)
    );
\csr_reg[rdata][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][11]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(11)
    );
\csr_reg[rdata][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][12]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(12)
    );
\csr_reg[rdata][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][13]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(13)
    );
\csr_reg[rdata][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][14]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(14)
    );
\csr_reg[rdata][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][15]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(15)
    );
\csr_reg[rdata][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][16]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(16)
    );
\csr_reg[rdata][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][17]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(17)
    );
\csr_reg[rdata][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][18]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(18)
    );
\csr_reg[rdata][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][19]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(19)
    );
\csr_reg[rdata][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][1]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(1)
    );
\csr_reg[rdata][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][20]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(20)
    );
\csr_reg[rdata][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][21]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(21)
    );
\csr_reg[rdata][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][22]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(22)
    );
\csr_reg[rdata][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][23]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(23)
    );
\csr_reg[rdata][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][24]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(24)
    );
\csr_reg[rdata][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][25]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(25)
    );
\csr_reg[rdata][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][26]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(26)
    );
\csr_reg[rdata][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][27]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(27)
    );
\csr_reg[rdata][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][28]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(28)
    );
\csr_reg[rdata][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][29]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(29)
    );
\csr_reg[rdata][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][2]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(2)
    );
\csr_reg[rdata][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][30]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(30)
    );
\csr_reg[rdata][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][31]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(31)
    );
\csr_reg[rdata][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][3]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(3)
    );
\csr_reg[rdata][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][4]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(4)
    );
\csr_reg[rdata][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][5]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(5)
    );
\csr_reg[rdata][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][6]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(6)
    );
\csr_reg[rdata][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][7]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(7)
    );
\csr_reg[rdata][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][8]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(8)
    );
\csr_reg[rdata][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][9]_i_1_n_0\,
      Q => \^csr_reg[rdata][31]_0\(9)
    );
\csr_reg[re]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr_reg[re]0\,
      Q => \csr_reg[re_n_0_]\
    );
\csr_reg[we]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr_reg[we]0\,
      Q => \csr_reg[we_n_0_]\
    );
\ctrl[alu_cp_alu]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C08080800000000"
    )
        port map (
      I0 => \ctrl[alu_cp_alu]_i_2_n_0\,
      I1 => \ctrl[alu_cp_alu]_i_3_n_0\,
      I2 => \exe_engine_reg[ir_n_0_][2]\,
      I3 => \ctrl[alu_cp_alu]_i_4_n_0\,
      I4 => \ctrl[ir_opcode]\(5),
      I5 => \exe_engine_reg[ir_n_0_][4]\,
      O => \ctrl_nxt[alu_cp_alu]\
    );
\ctrl[alu_cp_alu]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      O => \ctrl[alu_cp_alu]_i_2_n_0\
    );
\ctrl[alu_cp_alu]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][3]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(0),
      I4 => \exe_engine_reg[state]\(3),
      I5 => \exe_engine_reg[ir_n_0_][6]\,
      O => \ctrl[alu_cp_alu]_i_3_n_0\
    );
\ctrl[alu_cp_alu]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \ctrl[ir_funct12]\(10),
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I3 => \ctrl[alu_cp_alu]_i_5_n_0\,
      O => \ctrl[alu_cp_alu]_i_4_n_0\
    );
\ctrl[alu_cp_alu]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ctrl[ir_funct12]\(7),
      I1 => \ctrl[ir_funct12]\(8),
      I2 => \ctrl[ir_funct12]\(9),
      I3 => \ctrl[ir_funct12]\(11),
      I4 => \ctrl[ir_funct12]\(5),
      I5 => \ctrl[ir_funct12]\(6),
      O => \ctrl[alu_cp_alu]_i_5_n_0\
    );
\ctrl[alu_op][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9D009D009D00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I3 => \ctrl[alu_op][2]_i_2_n_0\,
      I4 => \ctrl[alu_op][0]_i_2_n_0\,
      I5 => \ctrl[alu_op][0]_i_3_n_0\,
      O => \ctrl_nxt[alu_op]\(0)
    );
\ctrl[alu_op][0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][6]\,
      I1 => \exe_engine_reg[ir_n_0_][2]\,
      I2 => \exe_engine_reg[ir_n_0_][4]\,
      I3 => \ctrl[ir_opcode]\(5),
      O => \ctrl[alu_op][0]_i_2_n_0\
    );
\ctrl[alu_op][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(3),
      I1 => \exe_engine_reg[state]\(0),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I4 => \exe_engine_reg[ir_n_0_][3]\,
      O => \ctrl[alu_op][0]_i_3_n_0\
    );
\ctrl[alu_op][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => \^exe_engine_reg[ir][13]_rep_0\,
      I1 => \ctrl[alu_op][2]_i_2_n_0\,
      I2 => \exe_engine_reg[state]\(0),
      I3 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I4 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I5 => \exe_engine_reg[state]\(3),
      O => \ctrl_nxt[alu_op]\(1)
    );
\ctrl[alu_op][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB000"
    )
        port map (
      I0 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I1 => \^q\(0),
      I2 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I3 => \ctrl[alu_op][2]_i_2_n_0\,
      I4 => \ctrl[alu_op][2]_i_3_n_0\,
      O => \ctrl_nxt[alu_op]\(2)
    );
\ctrl[alu_op][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][6]\,
      I1 => \FSM_sequential_exe_engine[state][2]_i_3_n_0\,
      I2 => \exe_engine_reg[ir_n_0_][3]\,
      I3 => \exe_engine_reg[ir_n_0_][4]\,
      I4 => \exe_engine_reg[ir_n_0_][2]\,
      O => \ctrl[alu_op][2]_i_2_n_0\
    );
\ctrl[alu_op][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][6]\,
      I1 => \exe_engine_reg[ir_n_0_][2]\,
      I2 => \exe_engine_reg[ir_n_0_][4]\,
      I3 => \ctrl[ir_opcode]\(5),
      I4 => \exe_engine_reg[ir_n_0_][3]\,
      I5 => \FSM_sequential_exe_engine[state][2]_i_3_n_0\,
      O => \ctrl[alu_op][2]_i_3_n_0\
    );
\ctrl[alu_opa_mux]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D55555FFD55555"
    )
        port map (
      I0 => \^fsm_sequential_exe_engine_reg[state][2]_2\,
      I1 => \exe_engine_reg[ir_n_0_][6]\,
      I2 => \FSM_sequential_exe_engine[state][1]_i_3_n_0\,
      I3 => \ctrl[alu_opa_mux]_i_2_n_0\,
      I4 => \ctrl[alu_opa_mux]_i_3_n_0\,
      I5 => \exe_engine_reg[ir_n_0_][3]\,
      O => \ctrl_nxt[alu_opa_mux]\
    );
\ctrl[alu_opa_mux]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1008"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][6]\,
      I1 => \ctrl[ir_opcode]\(5),
      I2 => \exe_engine_reg[ir_n_0_][4]\,
      I3 => \exe_engine_reg[ir_n_0_][2]\,
      O => \ctrl[alu_opa_mux]_i_2_n_0\
    );
\ctrl[alu_opa_mux]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I1 => \exe_engine_reg[state]\(3),
      O => \ctrl[alu_opa_mux]_i_3_n_0\
    );
\ctrl[alu_opb_mux]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55FF0010"
    )
        port map (
      I0 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I2 => \exe_engine_reg[state]\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \FSM_sequential_exe_engine[state][1]_i_3_n_0\,
      I5 => \ctrl[alu_opb_mux]_i_2_n_0\,
      O => \ctrl_nxt[alu_opb_mux]\
    );
\ctrl[alu_opb_mux]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004040884C"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][4]\,
      I1 => \ctrl[alu_opa_mux]_i_3_n_0\,
      I2 => \ctrl[ir_opcode]\(5),
      I3 => \exe_engine_reg[ir_n_0_][2]\,
      I4 => \exe_engine_reg[ir_n_0_][6]\,
      I5 => \exe_engine_reg[ir_n_0_][3]\,
      O => \ctrl[alu_opb_mux]_i_2_n_0\
    );
\ctrl[alu_sub]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \ctrl[alu_sub]_i_2_n_0\,
      I1 => \ctrl[alu_op][2]_i_2_n_0\,
      I2 => \FSM_sequential_exe_engine[state][2]_i_2_n_0\,
      I3 => \ctrl[ir_funct12]\(10),
      I4 => \ctrl[alu_sub]_i_3_n_0\,
      I5 => \ctrl[alu_sub]_i_4_n_0\,
      O => \ctrl_nxt[alu_sub]\
    );
\ctrl[alu_sub]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^exe_engine_reg[ir][13]_rep_0\,
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      O => \ctrl[alu_sub]_i_2_n_0\
    );
\ctrl[alu_sub]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][4]\,
      I1 => \ctrl[ir_opcode]\(5),
      O => \ctrl[alu_sub]_i_3_n_0\
    );
\ctrl[alu_sub]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      O => \ctrl[alu_sub]_i_4_n_0\
    );
\ctrl[alu_unsigned]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \exe_engine_reg[ir_n_0_][4]\,
      I2 => \^exe_engine_reg[ir][13]_rep_0\,
      O => \ctrl_nxt[alu_unsigned]\
    );
\ctrl[if_fence]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \ctrl[if_fence]_i_2_n_0\,
      I1 => \exe_engine_reg[ir_n_0_][4]\,
      I2 => \exe_engine_reg[ir_n_0_][3]\,
      I3 => \ctrl[ir_opcode]\(5),
      I4 => \^q\(0),
      I5 => \FSM_sequential_exe_engine[state][2]_i_3_n_0\,
      O => \ctrl_nxt[if_fence]\
    );
\ctrl[if_fence]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][6]\,
      I1 => \exe_engine_reg[ir_n_0_][2]\,
      O => \ctrl[if_fence]_i_2_n_0\
    );
\ctrl[lsu_fence]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \ctrl[if_fence]_i_2_n_0\,
      I1 => \exe_engine_reg[ir_n_0_][4]\,
      I2 => \exe_engine_reg[ir_n_0_][3]\,
      I3 => \^q\(0),
      I4 => \ctrl[ir_opcode]\(5),
      I5 => \FSM_sequential_exe_engine[state][2]_i_3_n_0\,
      O => \ctrl_nxt[lsu_fence]\
    );
\ctrl[lsu_req]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^fsm_sequential_exe_engine_reg[state][2]_3\(0),
      I1 => p_9_in,
      I2 => \trap_ctrl_reg[exc_buf_n_0_][0]\,
      I3 => p_8_in,
      O => \ctrl_nxt[lsu_req]\
    );
\ctrl[rf_wb_en]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \ctrl[rf_wb_en]_i_2_n_0\,
      I1 => \trap_ctrl[exc_buf][4]_i_4_n_0\,
      I2 => \ctrl[rf_wb_en]_i_3_n_0\,
      I3 => \trap_ctrl[cause][2]_i_3_n_0\,
      I4 => \cpu_d_rsp[0][ack]\,
      I5 => \ctrl[rf_wb_en]_i_4_n_0\,
      O => \ctrl_nxt[rf_wb_en]\
    );
\ctrl[rf_wb_en]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \ctrl[rf_wb_en]_i_5_n_0\,
      I1 => \exe_engine_reg[ir_n_0_][6]\,
      I2 => \FSM_sequential_exe_engine[state][2]_i_3_n_0\,
      I3 => \exe_engine_reg[ir_n_0_][3]\,
      I4 => \exe_engine_reg[ir_n_0_][4]\,
      I5 => \ctrl[rf_wb_en]_i_6_n_0\,
      O => \ctrl[rf_wb_en]_i_2_n_0\
    );
\ctrl[rf_wb_en]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][6]\,
      I1 => \exe_engine_reg[ir_n_0_][2]\,
      I2 => \exe_engine_reg[ir_n_0_][4]\,
      I3 => \exe_engine_reg[ir_n_0_][3]\,
      I4 => \FSM_sequential_exe_engine[state][2]_i_3_n_0\,
      O => \ctrl[rf_wb_en]_i_3_n_0\
    );
\ctrl[rf_wb_en]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^ctrl[lsu_rw]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I3 => \exe_engine_reg[state]\(0),
      I4 => \exe_engine_reg[state]\(3),
      O => \ctrl[rf_wb_en]_i_4_n_0\
    );
\ctrl[rf_wb_en]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11FF000011FF15FF"
    )
        port map (
      I0 => \ctrl[alu_cp_alu]_i_5_n_0\,
      I1 => \ctrl[ir_funct12]\(10),
      I2 => \^exe_engine_reg[ir][14]_rep_0\,
      I3 => \ctrl[ir_opcode]\(5),
      I4 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I5 => \^q\(0),
      O => \ctrl[rf_wb_en]_i_5_n_0\
    );
\ctrl[rf_wb_en]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0008080"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][2]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I2 => \exe_engine_reg[state]\(3),
      I3 => alu_cp_done,
      I4 => \exe_engine_reg[state]\(0),
      I5 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      O => \ctrl[rf_wb_en]_i_6_n_0\
    );
\ctrl[rf_zero_we]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I2 => \exe_engine_reg[state]\(0),
      I3 => \exe_engine_reg[state]\(3),
      O => \ctrl_nxt[rf_zero_we]\
    );
\ctrl_reg[alu_cp_alu]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[alu_cp_alu]\,
      Q => \ctrl_reg[alu_cp_alu]__0\
    );
\ctrl_reg[alu_op][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[alu_op]\(0),
      Q => \^ctrl_reg[alu_op][2]_0\(0)
    );
\ctrl_reg[alu_op][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[alu_op]\(1),
      Q => \^ctrl_reg[alu_op][2]_0\(1)
    );
\ctrl_reg[alu_op][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[alu_op]\(2),
      Q => \^ctrl_reg[alu_op][2]_0\(2)
    );
\ctrl_reg[alu_opa_mux]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[alu_opa_mux]\,
      Q => \^ctrl[alu_opa_mux]\
    );
\ctrl_reg[alu_opb_mux]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[alu_opb_mux]\,
      Q => \ctrl[alu_opb_mux]\
    );
\ctrl_reg[alu_sub]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[alu_sub]\,
      Q => \ctrl[alu_sub]\
    );
\ctrl_reg[alu_unsigned]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[alu_unsigned]\,
      Q => \^ctrl[alu_unsigned]\
    );
\ctrl_reg[if_fence]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[if_fence]\,
      Q => \ctrl_o[if_fence]\
    );
\ctrl_reg[lsu_fence]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[lsu_fence]\,
      Q => \ctrl_o[lsu_fence]\
    );
\ctrl_reg[lsu_req]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[lsu_req]\,
      Q => \^ctrl_o[lsu_req]\
    );
\ctrl_reg[lsu_rw]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl[ir_opcode]\(5),
      Q => \^ctrl[lsu_rw]\
    );
\ctrl_reg[rf_wb_en]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[rf_wb_en]\,
      Q => \ctrl_reg[rf_wb_en]__0\
    );
\ctrl_reg[rf_zero_we]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[rf_zero_we]\,
      Q => \ctrl[rf_zero_we]\
    );
\dbus_req_o[ben][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF45"
    )
        port map (
      I0 => \^alu_add\(1),
      I1 => \^q\(0),
      I2 => \^alu_add\(0),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      O => D(0)
    );
\dbus_req_o[ben][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF54"
    )
        port map (
      I0 => \^alu_add\(1),
      I1 => \^alu_add\(0),
      I2 => \^q\(0),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      O => D(1)
    );
\dbus_req_o[ben][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => \^alu_add\(1),
      I1 => \^q\(0),
      I2 => \^alu_add\(0),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      O => D(2)
    );
\dbus_req_o[ben][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^alu_add\(1),
      I1 => \^alu_add\(0),
      I2 => \^q\(0),
      I3 => \^exe_engine_reg[ir][13]_rep__0_0\,
      O => D(3)
    );
\divider_core_serial.div[quotient][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => CO(0),
      I3 => DOADO(0),
      O => \exe_engine_reg[ir][14]_rep_1\(0)
    );
\divider_core_serial.div[quotient][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(9),
      I3 => DOADO(10),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => \divider_core_serial.div_reg[quotient][12]\(1),
      O => \exe_engine_reg[ir][14]_rep_1\(10)
    );
\divider_core_serial.div[quotient][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(10),
      I3 => DOADO(11),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => \divider_core_serial.div_reg[quotient][12]\(2),
      O => \exe_engine_reg[ir][14]_rep_1\(11)
    );
\divider_core_serial.div[quotient][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(11),
      I3 => DOADO(12),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => \divider_core_serial.div_reg[quotient][12]\(3),
      O => \exe_engine_reg[ir][14]_rep_1\(12)
    );
\divider_core_serial.div[quotient][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(12),
      I3 => DOADO(13),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => \divider_core_serial.div_reg[quotient][16]\(0),
      O => \exe_engine_reg[ir][14]_rep_1\(13)
    );
\divider_core_serial.div[quotient][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(13),
      I3 => DOADO(14),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => \divider_core_serial.div_reg[quotient][16]\(1),
      O => \exe_engine_reg[ir][14]_rep_1\(14)
    );
\divider_core_serial.div[quotient][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(14),
      I3 => DOADO(15),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => \divider_core_serial.div_reg[quotient][16]\(2),
      O => \exe_engine_reg[ir][14]_rep_1\(15)
    );
\divider_core_serial.div[quotient][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(15),
      I3 => DOADO(16),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => \divider_core_serial.div_reg[quotient][16]\(3),
      O => \exe_engine_reg[ir][14]_rep_1\(16)
    );
\divider_core_serial.div[quotient][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(16),
      I3 => DOADO(17),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => \divider_core_serial.div_reg[quotient][20]\(0),
      O => \exe_engine_reg[ir][14]_rep_1\(17)
    );
\divider_core_serial.div[quotient][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(17),
      I3 => DOADO(18),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => \divider_core_serial.div_reg[quotient][20]\(1),
      O => \exe_engine_reg[ir][14]_rep_1\(18)
    );
\divider_core_serial.div[quotient][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(18),
      I3 => DOADO(19),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => \divider_core_serial.div_reg[quotient][20]\(2),
      O => \exe_engine_reg[ir][14]_rep_1\(19)
    );
\divider_core_serial.div[quotient][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(0),
      I3 => DOADO(1),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => O(0),
      O => \exe_engine_reg[ir][14]_rep_1\(1)
    );
\divider_core_serial.div[quotient][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(19),
      I3 => DOADO(20),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => \divider_core_serial.div_reg[quotient][20]\(3),
      O => \exe_engine_reg[ir][14]_rep_1\(20)
    );
\divider_core_serial.div[quotient][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(20),
      I3 => DOADO(21),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => \divider_core_serial.div_reg[quotient][24]\(0),
      O => \exe_engine_reg[ir][14]_rep_1\(21)
    );
\divider_core_serial.div[quotient][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(21),
      I3 => DOADO(22),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => \divider_core_serial.div_reg[quotient][24]\(1),
      O => \exe_engine_reg[ir][14]_rep_1\(22)
    );
\divider_core_serial.div[quotient][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(22),
      I3 => DOADO(23),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => \divider_core_serial.div_reg[quotient][24]\(2),
      O => \exe_engine_reg[ir][14]_rep_1\(23)
    );
\divider_core_serial.div[quotient][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(23),
      I3 => DOADO(24),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => \divider_core_serial.div_reg[quotient][24]\(3),
      O => \exe_engine_reg[ir][14]_rep_1\(24)
    );
\divider_core_serial.div[quotient][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(24),
      I3 => DOADO(25),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => \divider_core_serial.div_reg[quotient][28]\(0),
      O => \exe_engine_reg[ir][14]_rep_1\(25)
    );
\divider_core_serial.div[quotient][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(25),
      I3 => DOADO(26),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => \divider_core_serial.div_reg[quotient][28]\(1),
      O => \exe_engine_reg[ir][14]_rep_1\(26)
    );
\divider_core_serial.div[quotient][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(26),
      I3 => DOADO(27),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => \divider_core_serial.div_reg[quotient][28]\(2),
      O => \exe_engine_reg[ir][14]_rep_1\(27)
    );
\divider_core_serial.div[quotient][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(27),
      I3 => DOADO(28),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => \divider_core_serial.div_reg[quotient][28]\(3),
      O => \exe_engine_reg[ir][14]_rep_1\(28)
    );
\divider_core_serial.div[quotient][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(28),
      I3 => DOADO(29),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => \divider_core_serial.div_reg[quotient][31]_0\(0),
      O => \exe_engine_reg[ir][14]_rep_1\(29)
    );
\divider_core_serial.div[quotient][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(1),
      I3 => DOADO(2),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => O(1),
      O => \exe_engine_reg[ir][14]_rep_1\(2)
    );
\divider_core_serial.div[quotient][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(29),
      I3 => DOADO(30),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => \divider_core_serial.div_reg[quotient][31]_0\(1),
      O => \exe_engine_reg[ir][14]_rep_1\(30)
    );
\divider_core_serial.div[quotient][30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E1FF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep_0\,
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^q\(0),
      I3 => DOADO(31),
      O => \divider_core_serial.div[quotient][30]_i_2_n_0\
    );
\divider_core_serial.div[quotient][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => cp_valid_1,
      I3 => \divider_core_serial.div_reg[remainder][0]\,
      O => \exe_engine_reg[ir][14]_rep_2\(0)
    );
\divider_core_serial.div[quotient][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4B0F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(30),
      I3 => DOADO(31),
      I4 => \divider_core_serial.div[quotient][31]_i_4_n_0\,
      I5 => \divider_core_serial.div_reg[quotient][31]_0\(2),
      O => \exe_engine_reg[ir][14]_rep_1\(31)
    );
\divider_core_serial.div[quotient][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \serial_shifter.shifter[cnt][4]_i_6_n_0\,
      I1 => \ctrl[alu_cp_alu]\,
      I2 => \ctrl[ir_funct12]\(11),
      I3 => \ctrl[ir_opcode]\(5),
      I4 => \ctrl[ir_funct12]\(10),
      I5 => \ctrl[ir_funct12]\(5),
      O => \^exe_engine_reg[ir][31]_0\
    );
\divider_core_serial.div[quotient][31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^exe_engine_reg[ir][14]_rep_0\,
      O => \divider_core_serial.div[quotient][31]_i_4_n_0\
    );
\divider_core_serial.div[quotient][31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \ctrl_reg[alu_cp_alu]__0\,
      I1 => p_9_in,
      I2 => \trap_ctrl_reg[exc_buf_n_0_][0]\,
      I3 => p_8_in,
      O => \ctrl[alu_cp_alu]\
    );
\divider_core_serial.div[quotient][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(2),
      I3 => DOADO(3),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => O(2),
      O => \exe_engine_reg[ir][14]_rep_1\(3)
    );
\divider_core_serial.div[quotient][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(3),
      I3 => DOADO(4),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => O(3),
      O => \exe_engine_reg[ir][14]_rep_1\(4)
    );
\divider_core_serial.div[quotient][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(4),
      I3 => DOADO(5),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => \divider_core_serial.div_reg[quotient][8]\(0),
      O => \exe_engine_reg[ir][14]_rep_1\(5)
    );
\divider_core_serial.div[quotient][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(5),
      I3 => DOADO(6),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => \divider_core_serial.div_reg[quotient][8]\(1),
      O => \exe_engine_reg[ir][14]_rep_1\(6)
    );
\divider_core_serial.div[quotient][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(6),
      I3 => DOADO(7),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => \divider_core_serial.div_reg[quotient][8]\(2),
      O => \exe_engine_reg[ir][14]_rep_1\(7)
    );
\divider_core_serial.div[quotient][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(7),
      I3 => DOADO(8),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => \divider_core_serial.div_reg[quotient][8]\(3),
      O => \exe_engine_reg[ir][14]_rep_1\(8)
    );
\divider_core_serial.div[quotient][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep_0\,
      I2 => \divider_core_serial.div_reg[quotient][31]\(8),
      I3 => DOADO(9),
      I4 => \divider_core_serial.div[quotient][30]_i_2_n_0\,
      I5 => \divider_core_serial.div_reg[quotient][12]\(0),
      O => \exe_engine_reg[ir][14]_rep_1\(9)
    );
\divider_core_serial.div[rs2_abs][11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \^exe_engine_reg[ir][13]_rep_0\,
      I3 => \^q\(0),
      I4 => DOBDO(11),
      O => \divider_core_serial.div[rs2_abs][11]_i_2_n_0\
    );
\divider_core_serial.div[rs2_abs][11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \^exe_engine_reg[ir][13]_rep_0\,
      I3 => \^q\(0),
      I4 => DOBDO(10),
      O => \divider_core_serial.div[rs2_abs][11]_i_3_n_0\
    );
\divider_core_serial.div[rs2_abs][11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \^exe_engine_reg[ir][13]_rep_0\,
      I3 => \^q\(0),
      I4 => DOBDO(9),
      O => \divider_core_serial.div[rs2_abs][11]_i_4_n_0\
    );
\divider_core_serial.div[rs2_abs][11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \^exe_engine_reg[ir][13]_rep_0\,
      I3 => \^q\(0),
      I4 => DOBDO(8),
      O => \divider_core_serial.div[rs2_abs][11]_i_5_n_0\
    );
\divider_core_serial.div[rs2_abs][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \^exe_engine_reg[ir][13]_rep_0\,
      I3 => \^q\(0),
      I4 => DOBDO(15),
      O => \divider_core_serial.div[rs2_abs][15]_i_2_n_0\
    );
\divider_core_serial.div[rs2_abs][15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \^exe_engine_reg[ir][13]_rep_0\,
      I3 => \^q\(0),
      I4 => DOBDO(14),
      O => \divider_core_serial.div[rs2_abs][15]_i_3_n_0\
    );
\divider_core_serial.div[rs2_abs][15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \^exe_engine_reg[ir][13]_rep_0\,
      I3 => \^q\(0),
      I4 => DOBDO(13),
      O => \divider_core_serial.div[rs2_abs][15]_i_4_n_0\
    );
\divider_core_serial.div[rs2_abs][15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \^exe_engine_reg[ir][13]_rep_0\,
      I3 => \^q\(0),
      I4 => DOBDO(12),
      O => \divider_core_serial.div[rs2_abs][15]_i_5_n_0\
    );
\divider_core_serial.div[rs2_abs][19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \ctrl[ir_funct3]\(1),
      I3 => \^q\(0),
      I4 => DOBDO(19),
      O => \divider_core_serial.div[rs2_abs][19]_i_2_n_0\
    );
\divider_core_serial.div[rs2_abs][19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \ctrl[ir_funct3]\(1),
      I3 => \^q\(0),
      I4 => DOBDO(18),
      O => \divider_core_serial.div[rs2_abs][19]_i_3_n_0\
    );
\divider_core_serial.div[rs2_abs][19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \ctrl[ir_funct3]\(1),
      I3 => \^q\(0),
      I4 => DOBDO(17),
      O => \divider_core_serial.div[rs2_abs][19]_i_4_n_0\
    );
\divider_core_serial.div[rs2_abs][19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \ctrl[ir_funct3]\(1),
      I3 => \^q\(0),
      I4 => DOBDO(16),
      O => \divider_core_serial.div[rs2_abs][19]_i_5_n_0\
    );
\divider_core_serial.div[rs2_abs][23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \ctrl[ir_funct3]\(1),
      I3 => \^q\(0),
      I4 => DOBDO(23),
      O => \divider_core_serial.div[rs2_abs][23]_i_2_n_0\
    );
\divider_core_serial.div[rs2_abs][23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \ctrl[ir_funct3]\(1),
      I3 => \^q\(0),
      I4 => DOBDO(22),
      O => \divider_core_serial.div[rs2_abs][23]_i_3_n_0\
    );
\divider_core_serial.div[rs2_abs][23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \ctrl[ir_funct3]\(1),
      I3 => \^q\(0),
      I4 => DOBDO(21),
      O => \divider_core_serial.div[rs2_abs][23]_i_4_n_0\
    );
\divider_core_serial.div[rs2_abs][23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \ctrl[ir_funct3]\(1),
      I3 => \^q\(0),
      I4 => DOBDO(20),
      O => \divider_core_serial.div[rs2_abs][23]_i_5_n_0\
    );
\divider_core_serial.div[rs2_abs][27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \ctrl[ir_funct3]\(1),
      I3 => \^q\(0),
      I4 => DOBDO(27),
      O => \divider_core_serial.div[rs2_abs][27]_i_2_n_0\
    );
\divider_core_serial.div[rs2_abs][27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \ctrl[ir_funct3]\(1),
      I3 => \^q\(0),
      I4 => DOBDO(26),
      O => \divider_core_serial.div[rs2_abs][27]_i_3_n_0\
    );
\divider_core_serial.div[rs2_abs][27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \ctrl[ir_funct3]\(1),
      I3 => \^q\(0),
      I4 => DOBDO(25),
      O => \divider_core_serial.div[rs2_abs][27]_i_4_n_0\
    );
\divider_core_serial.div[rs2_abs][27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \ctrl[ir_funct3]\(1),
      I3 => \^q\(0),
      I4 => DOBDO(24),
      O => \divider_core_serial.div[rs2_abs][27]_i_5_n_0\
    );
\divider_core_serial.div[rs2_abs][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^exe_engine_reg[ir][31]_0\,
      I1 => \^exe_engine_reg[ir][14]_rep__1_1\,
      O => E(0)
    );
\divider_core_serial.div[rs2_abs][31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AD00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ctrl[ir_funct3]\(1),
      I2 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I3 => DOBDO(31),
      O => \divider_core_serial.div[rs2_abs][31]_i_3_n_0\
    );
\divider_core_serial.div[rs2_abs][31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \ctrl[ir_funct3]\(1),
      I3 => \^q\(0),
      I4 => DOBDO(30),
      O => \divider_core_serial.div[rs2_abs][31]_i_4_n_0\
    );
\divider_core_serial.div[rs2_abs][31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \ctrl[ir_funct3]\(1),
      I3 => \^q\(0),
      I4 => DOBDO(29),
      O => \divider_core_serial.div[rs2_abs][31]_i_5_n_0\
    );
\divider_core_serial.div[rs2_abs][31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \ctrl[ir_funct3]\(1),
      I3 => \^q\(0),
      I4 => DOBDO(28),
      O => \divider_core_serial.div[rs2_abs][31]_i_6_n_0\
    );
\divider_core_serial.div[rs2_abs][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \^exe_engine_reg[ir][13]_rep_0\,
      I3 => \^q\(0),
      O => \neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/p_0_in\(32)
    );
\divider_core_serial.div[rs2_abs][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \^exe_engine_reg[ir][13]_rep_0\,
      I3 => \^q\(0),
      I4 => DOBDO(3),
      O => \divider_core_serial.div[rs2_abs][3]_i_3_n_0\
    );
\divider_core_serial.div[rs2_abs][3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \^exe_engine_reg[ir][13]_rep_0\,
      I3 => \^q\(0),
      I4 => DOBDO(2),
      O => \divider_core_serial.div[rs2_abs][3]_i_4_n_0\
    );
\divider_core_serial.div[rs2_abs][3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \^exe_engine_reg[ir][13]_rep_0\,
      I3 => \^q\(0),
      I4 => DOBDO(1),
      O => \divider_core_serial.div[rs2_abs][3]_i_5_n_0\
    );
\divider_core_serial.div[rs2_abs][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \^exe_engine_reg[ir][13]_rep_0\,
      I3 => \^q\(0),
      I4 => DOBDO(7),
      O => \divider_core_serial.div[rs2_abs][7]_i_2_n_0\
    );
\divider_core_serial.div[rs2_abs][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \^exe_engine_reg[ir][13]_rep_0\,
      I3 => \^q\(0),
      I4 => DOBDO(6),
      O => \divider_core_serial.div[rs2_abs][7]_i_3_n_0\
    );
\divider_core_serial.div[rs2_abs][7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \^exe_engine_reg[ir][13]_rep_0\,
      I3 => \^q\(0),
      I4 => DOBDO(5),
      O => \divider_core_serial.div[rs2_abs][7]_i_4_n_0\
    );
\divider_core_serial.div[rs2_abs][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD770288"
    )
        port map (
      I0 => DOBDO(31),
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \^exe_engine_reg[ir][13]_rep_0\,
      I3 => \^q\(0),
      I4 => DOBDO(4),
      O => \divider_core_serial.div[rs2_abs][7]_i_5_n_0\
    );
\divider_core_serial.div[sign_mod]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => DOADO(31),
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^q\(0),
      O => sdpram_reg_0
    );
\divider_core_serial.div[sign_mod]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => DOADO(31),
      I3 => DOBDO(31),
      O => \exe_engine_reg[ir][12]_2\
    );
\divider_core_serial.div_reg[rs2_abs][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \divider_core_serial.div_reg[rs2_abs][7]_i_1_n_0\,
      CO(3) => \divider_core_serial.div_reg[rs2_abs][11]_i_1_n_0\,
      CO(2) => \divider_core_serial.div_reg[rs2_abs][11]_i_1_n_1\,
      CO(1) => \divider_core_serial.div_reg[rs2_abs][11]_i_1_n_2\,
      CO(0) => \divider_core_serial.div_reg[rs2_abs][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \exe_engine_reg[ir][12]_3\(11 downto 8),
      S(3) => \divider_core_serial.div[rs2_abs][11]_i_2_n_0\,
      S(2) => \divider_core_serial.div[rs2_abs][11]_i_3_n_0\,
      S(1) => \divider_core_serial.div[rs2_abs][11]_i_4_n_0\,
      S(0) => \divider_core_serial.div[rs2_abs][11]_i_5_n_0\
    );
\divider_core_serial.div_reg[rs2_abs][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \divider_core_serial.div_reg[rs2_abs][11]_i_1_n_0\,
      CO(3) => \divider_core_serial.div_reg[rs2_abs][15]_i_1_n_0\,
      CO(2) => \divider_core_serial.div_reg[rs2_abs][15]_i_1_n_1\,
      CO(1) => \divider_core_serial.div_reg[rs2_abs][15]_i_1_n_2\,
      CO(0) => \divider_core_serial.div_reg[rs2_abs][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \exe_engine_reg[ir][12]_3\(15 downto 12),
      S(3) => \divider_core_serial.div[rs2_abs][15]_i_2_n_0\,
      S(2) => \divider_core_serial.div[rs2_abs][15]_i_3_n_0\,
      S(1) => \divider_core_serial.div[rs2_abs][15]_i_4_n_0\,
      S(0) => \divider_core_serial.div[rs2_abs][15]_i_5_n_0\
    );
\divider_core_serial.div_reg[rs2_abs][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \divider_core_serial.div_reg[rs2_abs][15]_i_1_n_0\,
      CO(3) => \divider_core_serial.div_reg[rs2_abs][19]_i_1_n_0\,
      CO(2) => \divider_core_serial.div_reg[rs2_abs][19]_i_1_n_1\,
      CO(1) => \divider_core_serial.div_reg[rs2_abs][19]_i_1_n_2\,
      CO(0) => \divider_core_serial.div_reg[rs2_abs][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \exe_engine_reg[ir][12]_3\(19 downto 16),
      S(3) => \divider_core_serial.div[rs2_abs][19]_i_2_n_0\,
      S(2) => \divider_core_serial.div[rs2_abs][19]_i_3_n_0\,
      S(1) => \divider_core_serial.div[rs2_abs][19]_i_4_n_0\,
      S(0) => \divider_core_serial.div[rs2_abs][19]_i_5_n_0\
    );
\divider_core_serial.div_reg[rs2_abs][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \divider_core_serial.div_reg[rs2_abs][19]_i_1_n_0\,
      CO(3) => \divider_core_serial.div_reg[rs2_abs][23]_i_1_n_0\,
      CO(2) => \divider_core_serial.div_reg[rs2_abs][23]_i_1_n_1\,
      CO(1) => \divider_core_serial.div_reg[rs2_abs][23]_i_1_n_2\,
      CO(0) => \divider_core_serial.div_reg[rs2_abs][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \exe_engine_reg[ir][12]_3\(23 downto 20),
      S(3) => \divider_core_serial.div[rs2_abs][23]_i_2_n_0\,
      S(2) => \divider_core_serial.div[rs2_abs][23]_i_3_n_0\,
      S(1) => \divider_core_serial.div[rs2_abs][23]_i_4_n_0\,
      S(0) => \divider_core_serial.div[rs2_abs][23]_i_5_n_0\
    );
\divider_core_serial.div_reg[rs2_abs][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \divider_core_serial.div_reg[rs2_abs][23]_i_1_n_0\,
      CO(3) => \divider_core_serial.div_reg[rs2_abs][27]_i_1_n_0\,
      CO(2) => \divider_core_serial.div_reg[rs2_abs][27]_i_1_n_1\,
      CO(1) => \divider_core_serial.div_reg[rs2_abs][27]_i_1_n_2\,
      CO(0) => \divider_core_serial.div_reg[rs2_abs][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \exe_engine_reg[ir][12]_3\(27 downto 24),
      S(3) => \divider_core_serial.div[rs2_abs][27]_i_2_n_0\,
      S(2) => \divider_core_serial.div[rs2_abs][27]_i_3_n_0\,
      S(1) => \divider_core_serial.div[rs2_abs][27]_i_4_n_0\,
      S(0) => \divider_core_serial.div[rs2_abs][27]_i_5_n_0\
    );
\divider_core_serial.div_reg[rs2_abs][31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \divider_core_serial.div_reg[rs2_abs][27]_i_1_n_0\,
      CO(3) => \NLW_divider_core_serial.div_reg[rs2_abs][31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \divider_core_serial.div_reg[rs2_abs][31]_i_2_n_1\,
      CO(1) => \divider_core_serial.div_reg[rs2_abs][31]_i_2_n_2\,
      CO(0) => \divider_core_serial.div_reg[rs2_abs][31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \exe_engine_reg[ir][12]_3\(31 downto 28),
      S(3) => \divider_core_serial.div[rs2_abs][31]_i_3_n_0\,
      S(2) => \divider_core_serial.div[rs2_abs][31]_i_4_n_0\,
      S(1) => \divider_core_serial.div[rs2_abs][31]_i_5_n_0\,
      S(0) => \divider_core_serial.div[rs2_abs][31]_i_6_n_0\
    );
\divider_core_serial.div_reg[rs2_abs][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \divider_core_serial.div_reg[rs2_abs][3]_i_1_n_0\,
      CO(2) => \divider_core_serial.div_reg[rs2_abs][3]_i_1_n_1\,
      CO(1) => \divider_core_serial.div_reg[rs2_abs][3]_i_1_n_2\,
      CO(0) => \divider_core_serial.div_reg[rs2_abs][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/p_0_in\(32),
      O(3 downto 0) => \exe_engine_reg[ir][12]_3\(3 downto 0),
      S(3) => \divider_core_serial.div[rs2_abs][3]_i_3_n_0\,
      S(2) => \divider_core_serial.div[rs2_abs][3]_i_4_n_0\,
      S(1) => \divider_core_serial.div[rs2_abs][3]_i_5_n_0\,
      S(0) => S(0)
    );
\divider_core_serial.div_reg[rs2_abs][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \divider_core_serial.div_reg[rs2_abs][3]_i_1_n_0\,
      CO(3) => \divider_core_serial.div_reg[rs2_abs][7]_i_1_n_0\,
      CO(2) => \divider_core_serial.div_reg[rs2_abs][7]_i_1_n_1\,
      CO(1) => \divider_core_serial.div_reg[rs2_abs][7]_i_1_n_2\,
      CO(0) => \divider_core_serial.div_reg[rs2_abs][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \exe_engine_reg[ir][12]_3\(7 downto 4),
      S(3) => \divider_core_serial.div[rs2_abs][7]_i_2_n_0\,
      S(2) => \divider_core_serial.div[rs2_abs][7]_i_3_n_0\,
      S(1) => \divider_core_serial.div[rs2_abs][7]_i_4_n_0\,
      S(0) => \divider_core_serial.div[rs2_abs][7]_i_5_n_0\
    );
\exe_engine[ir][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^fsm_sequential_exe_engine_reg[state][2]_2\,
      I1 => \exe_engine_reg[ir][13]_rep__0_4\,
      I2 => \trap_ctrl_reg[env_pending]__0\,
      I3 => \exe_engine[ir][31]_i_3_n_0\,
      O => \exe_engine_nxt[ir]\
    );
\exe_engine[ir][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_8_in,
      I1 => \trap_ctrl_reg[exc_buf_n_0_][0]\,
      I2 => p_9_in,
      I3 => p_7_in,
      I4 => p_6_in,
      I5 => \trap_ctrl[cause][2]_i_3_n_0\,
      O => \exe_engine[ir][31]_i_3_n_0\
    );
\exe_engine[pc2][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][10]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \csr[mstatus_mpie]_i_4_n_0\,
      I3 => \csr_reg[mepc]\(10),
      I4 => \^alu_add\(10),
      I5 => \exe_engine[pc2][31]_i_3_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(10)
    );
\exe_engine[pc2][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][11]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \csr[mstatus_mpie]_i_4_n_0\,
      I3 => \csr_reg[mepc]\(11),
      I4 => \^alu_add\(11),
      I5 => \exe_engine[pc2][31]_i_3_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(11)
    );
\exe_engine[pc2][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][12]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \csr[mstatus_mpie]_i_4_n_0\,
      I3 => \csr_reg[mepc]\(12),
      I4 => \^alu_add\(12),
      I5 => \exe_engine[pc2][31]_i_3_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(12)
    );
\exe_engine[pc2][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][13]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \csr[mstatus_mpie]_i_4_n_0\,
      I3 => \csr_reg[mepc]\(13),
      I4 => \^alu_add\(13),
      I5 => \exe_engine[pc2][31]_i_3_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(13)
    );
\exe_engine[pc2][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][14]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \csr[mstatus_mpie]_i_4_n_0\,
      I3 => \csr_reg[mepc]\(14),
      I4 => \^alu_add\(14),
      I5 => \exe_engine[pc2][31]_i_3_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(14)
    );
\exe_engine[pc2][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][15]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \csr[mstatus_mpie]_i_4_n_0\,
      I3 => \csr_reg[mepc]\(15),
      I4 => \^alu_add\(15),
      I5 => \exe_engine[pc2][31]_i_3_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(15)
    );
\exe_engine[pc2][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][16]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \csr[mstatus_mpie]_i_4_n_0\,
      I3 => \csr_reg[mepc]\(16),
      I4 => \^alu_add\(16),
      I5 => \exe_engine[pc2][31]_i_3_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(16)
    );
\exe_engine[pc2][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][17]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \csr[mstatus_mpie]_i_4_n_0\,
      I3 => \csr_reg[mepc]\(17),
      I4 => \^alu_add\(17),
      I5 => \exe_engine[pc2][31]_i_3_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(17)
    );
\exe_engine[pc2][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][18]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \csr[mstatus_mpie]_i_4_n_0\,
      I3 => \csr_reg[mepc]\(18),
      I4 => \^alu_add\(18),
      I5 => \exe_engine[pc2][31]_i_3_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(18)
    );
\exe_engine[pc2][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][19]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \csr[mstatus_mpie]_i_4_n_0\,
      I3 => \csr_reg[mepc]\(19),
      I4 => \^alu_add\(19),
      I5 => \exe_engine[pc2][31]_i_3_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(19)
    );
\exe_engine[pc2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1E4FDFFF0E0E0F0"
    )
        port map (
      I0 => \exe_engine_reg[state]\(3),
      I1 => \exe_engine_reg[state]\(0),
      I2 => \^alu_add\(1),
      I3 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I4 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I5 => \csr_reg[mepc]\(1),
      O => \exe_engine_nxt[pc2]0_in\(1)
    );
\exe_engine[pc2][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][20]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \csr[mstatus_mpie]_i_4_n_0\,
      I3 => \csr_reg[mepc]\(20),
      I4 => \^alu_add\(20),
      I5 => \exe_engine[pc2][31]_i_3_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(20)
    );
\exe_engine[pc2][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][21]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \csr[mstatus_mpie]_i_4_n_0\,
      I3 => \csr_reg[mepc]\(21),
      I4 => \^alu_add\(21),
      I5 => \exe_engine[pc2][31]_i_3_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(21)
    );
\exe_engine[pc2][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][22]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \csr[mstatus_mpie]_i_4_n_0\,
      I3 => \csr_reg[mepc]\(22),
      I4 => \^alu_add\(22),
      I5 => \exe_engine[pc2][31]_i_3_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(22)
    );
\exe_engine[pc2][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][23]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \csr[mstatus_mpie]_i_4_n_0\,
      I3 => \csr_reg[mepc]\(23),
      I4 => \^alu_add\(23),
      I5 => \exe_engine[pc2][31]_i_3_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(23)
    );
\exe_engine[pc2][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][24]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \csr[mstatus_mpie]_i_4_n_0\,
      I3 => \csr_reg[mepc]\(24),
      I4 => \^alu_add\(24),
      I5 => \exe_engine[pc2][31]_i_3_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(24)
    );
\exe_engine[pc2][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][25]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \csr[mstatus_mpie]_i_4_n_0\,
      I3 => \csr_reg[mepc]\(25),
      I4 => \^alu_add\(25),
      I5 => \exe_engine[pc2][31]_i_3_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(25)
    );
\exe_engine[pc2][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][26]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \csr[mstatus_mpie]_i_4_n_0\,
      I3 => \csr_reg[mepc]\(26),
      I4 => \^alu_add\(26),
      I5 => \exe_engine[pc2][31]_i_3_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(26)
    );
\exe_engine[pc2][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][27]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \csr[mstatus_mpie]_i_4_n_0\,
      I3 => \csr_reg[mepc]\(27),
      I4 => \^alu_add\(27),
      I5 => \exe_engine[pc2][31]_i_3_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(27)
    );
\exe_engine[pc2][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][28]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \csr[mstatus_mpie]_i_4_n_0\,
      I3 => \csr_reg[mepc]\(28),
      I4 => \^alu_add\(28),
      I5 => \exe_engine[pc2][31]_i_3_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(28)
    );
\exe_engine[pc2][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][29]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \csr[mstatus_mpie]_i_4_n_0\,
      I3 => \csr_reg[mepc]\(29),
      I4 => \^alu_add\(29),
      I5 => \exe_engine[pc2][31]_i_3_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(29)
    );
\exe_engine[pc2][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \csr_reg[mepc]\(2),
      I1 => \csr[mstatus_mpie]_i_4_n_0\,
      I2 => \exe_engine[pc2][31]_i_3_n_0\,
      I3 => \^alu_add\(2),
      I4 => \exe_engine[pc2][2]_i_2_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(2)
    );
\exe_engine[pc2][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CAAA"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][2]\,
      I1 => \trap_ctrl_reg[cause_n_0_][0]\,
      I2 => p_0_in122_in,
      I3 => \csr_reg[mtvec_n_0_][0]\,
      I4 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      O => \exe_engine[pc2][2]_i_2_n_0\
    );
\exe_engine[pc2][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][30]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \csr[mstatus_mpie]_i_4_n_0\,
      I3 => \csr_reg[mepc]\(30),
      I4 => \^alu_add\(30),
      I5 => \exe_engine[pc2][31]_i_3_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(30)
    );
\exe_engine[pc2][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50000D50"
    )
        port map (
      I0 => \exe_engine_reg[state]\(3),
      I1 => \FSM_sequential_exe_engine[state][0]_i_5_n_0\,
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I3 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I4 => \exe_engine_reg[state]\(0),
      O => \exe_engine[pc2][31]_i_1_n_0\
    );
\exe_engine[pc2][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][31]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \csr[mstatus_mpie]_i_4_n_0\,
      I3 => \csr_reg[mepc]\(31),
      I4 => \^alu_add\(31),
      I5 => \exe_engine[pc2][31]_i_3_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(31)
    );
\exe_engine[pc2][31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF9"
    )
        port map (
      I0 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \exe_engine_reg[state]\(3),
      I3 => \exe_engine_reg[state]\(0),
      O => \exe_engine[pc2][31]_i_3_n_0\
    );
\exe_engine[pc2][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \csr_reg[mepc]\(3),
      I1 => \csr[mstatus_mpie]_i_4_n_0\,
      I2 => \exe_engine[pc2][31]_i_3_n_0\,
      I3 => \^alu_add\(3),
      I4 => \exe_engine[pc2][3]_i_2_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(3)
    );
\exe_engine[pc2][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CAAA"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][3]\,
      I1 => \trap_ctrl_reg[cause_n_0_][1]\,
      I2 => p_0_in122_in,
      I3 => \csr_reg[mtvec_n_0_][0]\,
      I4 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      O => \exe_engine[pc2][3]_i_2_n_0\
    );
\exe_engine[pc2][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \csr_reg[mepc]\(4),
      I1 => \csr[mstatus_mpie]_i_4_n_0\,
      I2 => \exe_engine[pc2][31]_i_3_n_0\,
      I3 => \^alu_add\(4),
      I4 => \exe_engine[pc2][4]_i_2_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(4)
    );
\exe_engine[pc2][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CAAA"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][4]\,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => p_0_in122_in,
      I3 => \csr_reg[mtvec_n_0_][0]\,
      I4 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      O => \exe_engine[pc2][4]_i_2_n_0\
    );
\exe_engine[pc2][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \csr_reg[mepc]\(5),
      I1 => \csr[mstatus_mpie]_i_4_n_0\,
      I2 => \exe_engine[pc2][31]_i_3_n_0\,
      I3 => \^alu_add\(5),
      I4 => \exe_engine[pc2][5]_i_2_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(5)
    );
\exe_engine[pc2][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CAAA"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][5]\,
      I1 => \trap_ctrl_reg[cause_n_0_][3]\,
      I2 => p_0_in122_in,
      I3 => \csr_reg[mtvec_n_0_][0]\,
      I4 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      O => \exe_engine[pc2][5]_i_2_n_0\
    );
\exe_engine[pc2][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \csr_reg[mepc]\(6),
      I1 => \csr[mstatus_mpie]_i_4_n_0\,
      I2 => \exe_engine[pc2][31]_i_3_n_0\,
      I3 => \^alu_add\(6),
      I4 => \exe_engine[pc2][6]_i_2_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(6)
    );
\exe_engine[pc2][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CAAA"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][6]\,
      I1 => \trap_ctrl_reg[cause_n_0_][4]\,
      I2 => p_0_in122_in,
      I3 => \csr_reg[mtvec_n_0_][0]\,
      I4 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      O => \exe_engine[pc2][6]_i_2_n_0\
    );
\exe_engine[pc2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][7]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \csr[mstatus_mpie]_i_4_n_0\,
      I3 => \csr_reg[mepc]\(7),
      I4 => \^alu_add\(7),
      I5 => \exe_engine[pc2][31]_i_3_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(7)
    );
\exe_engine[pc2][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][8]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \csr[mstatus_mpie]_i_4_n_0\,
      I3 => \csr_reg[mepc]\(8),
      I4 => \^alu_add\(8),
      I5 => \exe_engine[pc2][31]_i_3_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(8)
    );
\exe_engine[pc2][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][9]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \csr[mstatus_mpie]_i_4_n_0\,
      I3 => \csr_reg[mepc]\(9),
      I4 => \^alu_add\(9),
      I5 => \exe_engine[pc2][31]_i_3_n_0\,
      O => \exe_engine_nxt[pc2]0_in\(9)
    );
\exe_engine[ra][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(9),
      O => \exe_engine_nxt[ra]\(10)
    );
\exe_engine[ra][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(10),
      O => \exe_engine_nxt[ra]\(11)
    );
\exe_engine[ra][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(11),
      O => \exe_engine_nxt[ra]\(12)
    );
\exe_engine[ra][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(12),
      O => \exe_engine_nxt[ra]\(13)
    );
\exe_engine[ra][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(13),
      O => \exe_engine_nxt[ra]\(14)
    );
\exe_engine[ra][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(14),
      O => \exe_engine_nxt[ra]\(15)
    );
\exe_engine[ra][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(15),
      O => \exe_engine_nxt[ra]\(16)
    );
\exe_engine[ra][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(16),
      O => \exe_engine_nxt[ra]\(17)
    );
\exe_engine[ra][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(17),
      O => \exe_engine_nxt[ra]\(18)
    );
\exe_engine[ra][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(18),
      O => \exe_engine_nxt[ra]\(19)
    );
\exe_engine[ra][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(0),
      O => \exe_engine_nxt[ra]\(1)
    );
\exe_engine[ra][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(19),
      O => \exe_engine_nxt[ra]\(20)
    );
\exe_engine[ra][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(20),
      O => \exe_engine_nxt[ra]\(21)
    );
\exe_engine[ra][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(21),
      O => \exe_engine_nxt[ra]\(22)
    );
\exe_engine[ra][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(22),
      O => \exe_engine_nxt[ra]\(23)
    );
\exe_engine[ra][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(23),
      O => \exe_engine_nxt[ra]\(24)
    );
\exe_engine[ra][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(24),
      O => \exe_engine_nxt[ra]\(25)
    );
\exe_engine[ra][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(25),
      O => \exe_engine_nxt[ra]\(26)
    );
\exe_engine[ra][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(26),
      O => \exe_engine_nxt[ra]\(27)
    );
\exe_engine[ra][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(27),
      O => \exe_engine_nxt[ra]\(28)
    );
\exe_engine[ra][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(28),
      O => \exe_engine_nxt[ra]\(29)
    );
\exe_engine[ra][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(1),
      O => \exe_engine_nxt[ra]\(2)
    );
\exe_engine[ra][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(29),
      O => \exe_engine_nxt[ra]\(30)
    );
\exe_engine[ra][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(30),
      O => \exe_engine_nxt[ra]\(31)
    );
\exe_engine[ra][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(2),
      O => \exe_engine_nxt[ra]\(3)
    );
\exe_engine[ra][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(3),
      O => \exe_engine_nxt[ra]\(4)
    );
\exe_engine[ra][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(4),
      O => \exe_engine_nxt[ra]\(5)
    );
\exe_engine[ra][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(5),
      O => \exe_engine_nxt[ra]\(6)
    );
\exe_engine[ra][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(6),
      O => \exe_engine_nxt[ra]\(7)
    );
\exe_engine[ra][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(7),
      O => \exe_engine_nxt[ra]\(8)
    );
\exe_engine[ra][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \^exe_engine_reg[pc2][31]_0\(8),
      O => \exe_engine_nxt[ra]\(9)
    );
\exe_engine_reg[ir][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => rdata_o(0),
      Q => \exe_engine_reg[ir_n_0_][0]\
    );
\exe_engine_reg[ir][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => rdata_o(10),
      Q => \ctrl[rf_rd]\(3)
    );
\exe_engine_reg[ir][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => rdata_o(11),
      Q => \ctrl[rf_rd]\(4)
    );
\exe_engine_reg[ir][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => rdata_o(12),
      Q => \^q\(0)
    );
\exe_engine_reg[ir][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => rdata_o(13),
      Q => \ctrl[ir_funct3]\(1)
    );
\exe_engine_reg[ir][13]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => rdata_o(13),
      Q => \^exe_engine_reg[ir][13]_rep_0\
    );
\exe_engine_reg[ir][13]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => rdata_o(13),
      Q => \^exe_engine_reg[ir][13]_rep__0_0\
    );
\exe_engine_reg[ir][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => rdata_o(14),
      Q => \ctrl[ir_funct3]\(2)
    );
\exe_engine_reg[ir][14]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => rdata_o(14),
      Q => \^exe_engine_reg[ir][14]_rep_0\
    );
\exe_engine_reg[ir][14]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => rdata_o(14),
      Q => \^exe_engine_reg[ir][14]_rep__0_0\
    );
\exe_engine_reg[ir][14]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => rdata_o(14),
      Q => \^exe_engine_reg[ir][14]_rep__1_1\
    );
\exe_engine_reg[ir][14]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => rdata_o(14),
      Q => \^exe_engine_reg[ir][14]_rep__2_1\
    );
\exe_engine_reg[ir][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => rdata_o(15),
      Q => \ctrl[rf_rs1]\(0)
    );
\exe_engine_reg[ir][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \exe_engine_reg[ir][31]_1\(0),
      Q => \ctrl[rf_rs1]\(1)
    );
\exe_engine_reg[ir][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \exe_engine_reg[ir][31]_1\(1),
      Q => \ctrl[rf_rs1]\(2)
    );
\exe_engine_reg[ir][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \exe_engine_reg[ir][31]_1\(2),
      Q => \ctrl[rf_rs1]\(3)
    );
\exe_engine_reg[ir][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \exe_engine_reg[ir][31]_1\(3),
      Q => \ctrl[rf_rs1]\(4)
    );
\exe_engine_reg[ir][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => rdata_o(1),
      Q => \exe_engine_reg[ir_n_0_][1]\
    );
\exe_engine_reg[ir][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \exe_engine_reg[ir][31]_1\(4),
      Q => \^q\(1)
    );
\exe_engine_reg[ir][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \exe_engine_reg[ir][31]_1\(5),
      Q => \^q\(2)
    );
\exe_engine_reg[ir][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \exe_engine_reg[ir][31]_1\(6),
      Q => \^q\(3)
    );
\exe_engine_reg[ir][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \exe_engine_reg[ir][31]_1\(7),
      Q => \^q\(4)
    );
\exe_engine_reg[ir][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \exe_engine_reg[ir][31]_1\(8),
      Q => \^q\(5)
    );
\exe_engine_reg[ir][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \exe_engine_reg[ir][31]_1\(9),
      Q => \ctrl[ir_funct12]\(5)
    );
\exe_engine_reg[ir][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \exe_engine_reg[ir][31]_1\(10),
      Q => \ctrl[ir_funct12]\(6)
    );
\exe_engine_reg[ir][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \exe_engine_reg[ir][31]_1\(11),
      Q => \ctrl[ir_funct12]\(7)
    );
\exe_engine_reg[ir][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \exe_engine_reg[ir][31]_1\(12),
      Q => \ctrl[ir_funct12]\(8)
    );
\exe_engine_reg[ir][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \exe_engine_reg[ir][31]_1\(13),
      Q => \ctrl[ir_funct12]\(9)
    );
\exe_engine_reg[ir][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => rdata_o(2),
      Q => \exe_engine_reg[ir_n_0_][2]\
    );
\exe_engine_reg[ir][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \exe_engine_reg[ir][31]_1\(14),
      Q => \ctrl[ir_funct12]\(10)
    );
\exe_engine_reg[ir][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \exe_engine_reg[ir][31]_1\(15),
      Q => \ctrl[ir_funct12]\(11)
    );
\exe_engine_reg[ir][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => rdata_o(3),
      Q => \exe_engine_reg[ir_n_0_][3]\
    );
\exe_engine_reg[ir][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => rdata_o(4),
      Q => \exe_engine_reg[ir_n_0_][4]\
    );
\exe_engine_reg[ir][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => rdata_o(5),
      Q => \ctrl[ir_opcode]\(5)
    );
\exe_engine_reg[ir][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => rdata_o(6),
      Q => \exe_engine_reg[ir_n_0_][6]\
    );
\exe_engine_reg[ir][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => rdata_o(7),
      Q => \ctrl[rf_rd]\(0)
    );
\exe_engine_reg[ir][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => rdata_o(8),
      Q => \ctrl[rf_rd]\(1)
    );
\exe_engine_reg[ir][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => rdata_o(9),
      Q => \ctrl[rf_rd]\(2)
    );
\exe_engine_reg[pc2][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \exe_engine_nxt[pc2]0_in\(10),
      Q => \^exe_engine_reg[pc2][31]_0\(9)
    );
\exe_engine_reg[pc2][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \exe_engine_nxt[pc2]0_in\(11),
      Q => \^exe_engine_reg[pc2][31]_0\(10)
    );
\exe_engine_reg[pc2][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \exe_engine_nxt[pc2]0_in\(12),
      Q => \^exe_engine_reg[pc2][31]_0\(11)
    );
\exe_engine_reg[pc2][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \exe_engine_nxt[pc2]0_in\(13),
      Q => \^exe_engine_reg[pc2][31]_0\(12)
    );
\exe_engine_reg[pc2][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \exe_engine_nxt[pc2]0_in\(14),
      Q => \^exe_engine_reg[pc2][31]_0\(13)
    );
\exe_engine_reg[pc2][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \exe_engine_nxt[pc2]0_in\(15),
      Q => \^exe_engine_reg[pc2][31]_0\(14)
    );
\exe_engine_reg[pc2][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \exe_engine_nxt[pc2]0_in\(16),
      Q => \^exe_engine_reg[pc2][31]_0\(15)
    );
\exe_engine_reg[pc2][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \exe_engine_nxt[pc2]0_in\(17),
      Q => \^exe_engine_reg[pc2][31]_0\(16)
    );
\exe_engine_reg[pc2][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \exe_engine_nxt[pc2]0_in\(18),
      Q => \^exe_engine_reg[pc2][31]_0\(17)
    );
\exe_engine_reg[pc2][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \exe_engine_nxt[pc2]0_in\(19),
      Q => \^exe_engine_reg[pc2][31]_0\(18)
    );
\exe_engine_reg[pc2][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \exe_engine_nxt[pc2]0_in\(1),
      Q => \^exe_engine_reg[pc2][31]_0\(0)
    );
\exe_engine_reg[pc2][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \exe_engine_nxt[pc2]0_in\(20),
      Q => \^exe_engine_reg[pc2][31]_0\(19)
    );
\exe_engine_reg[pc2][21]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      D => \exe_engine_nxt[pc2]0_in\(21),
      PRE => rstn_sys,
      Q => \^exe_engine_reg[pc2][31]_0\(20)
    );
\exe_engine_reg[pc2][22]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      D => \exe_engine_nxt[pc2]0_in\(22),
      PRE => rstn_sys,
      Q => \^exe_engine_reg[pc2][31]_0\(21)
    );
\exe_engine_reg[pc2][23]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      D => \exe_engine_nxt[pc2]0_in\(23),
      PRE => rstn_sys,
      Q => \^exe_engine_reg[pc2][31]_0\(22)
    );
\exe_engine_reg[pc2][24]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      D => \exe_engine_nxt[pc2]0_in\(24),
      PRE => rstn_sys,
      Q => \^exe_engine_reg[pc2][31]_0\(23)
    );
\exe_engine_reg[pc2][25]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      D => \exe_engine_nxt[pc2]0_in\(25),
      PRE => rstn_sys,
      Q => \^exe_engine_reg[pc2][31]_0\(24)
    );
\exe_engine_reg[pc2][26]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      D => \exe_engine_nxt[pc2]0_in\(26),
      PRE => rstn_sys,
      Q => \^exe_engine_reg[pc2][31]_0\(25)
    );
\exe_engine_reg[pc2][27]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      D => \exe_engine_nxt[pc2]0_in\(27),
      PRE => rstn_sys,
      Q => \^exe_engine_reg[pc2][31]_0\(26)
    );
\exe_engine_reg[pc2][28]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      D => \exe_engine_nxt[pc2]0_in\(28),
      PRE => rstn_sys,
      Q => \^exe_engine_reg[pc2][31]_0\(27)
    );
\exe_engine_reg[pc2][29]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      D => \exe_engine_nxt[pc2]0_in\(29),
      PRE => rstn_sys,
      Q => \^exe_engine_reg[pc2][31]_0\(28)
    );
\exe_engine_reg[pc2][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \exe_engine_nxt[pc2]0_in\(2),
      Q => \^exe_engine_reg[pc2][31]_0\(1)
    );
\exe_engine_reg[pc2][30]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      D => \exe_engine_nxt[pc2]0_in\(30),
      PRE => rstn_sys,
      Q => \^exe_engine_reg[pc2][31]_0\(29)
    );
\exe_engine_reg[pc2][31]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      D => \exe_engine_nxt[pc2]0_in\(31),
      PRE => rstn_sys,
      Q => \^exe_engine_reg[pc2][31]_0\(30)
    );
\exe_engine_reg[pc2][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \exe_engine_nxt[pc2]0_in\(3),
      Q => \^exe_engine_reg[pc2][31]_0\(2)
    );
\exe_engine_reg[pc2][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \exe_engine_nxt[pc2]0_in\(4),
      Q => \^exe_engine_reg[pc2][31]_0\(3)
    );
\exe_engine_reg[pc2][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \exe_engine_nxt[pc2]0_in\(5),
      Q => \^exe_engine_reg[pc2][31]_0\(4)
    );
\exe_engine_reg[pc2][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \exe_engine_nxt[pc2]0_in\(6),
      Q => \^exe_engine_reg[pc2][31]_0\(5)
    );
\exe_engine_reg[pc2][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \exe_engine_nxt[pc2]0_in\(7),
      Q => \^exe_engine_reg[pc2][31]_0\(6)
    );
\exe_engine_reg[pc2][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \exe_engine_nxt[pc2]0_in\(8),
      Q => \^exe_engine_reg[pc2][31]_0\(7)
    );
\exe_engine_reg[pc2][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine[pc2][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \exe_engine_nxt[pc2]0_in\(9),
      Q => \^exe_engine_reg[pc2][31]_0\(8)
    );
\exe_engine_reg[pc][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \^exe_engine_reg[pc2][31]_0\(9),
      Q => \ctrl[pc_cur]\(10)
    );
\exe_engine_reg[pc][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \^exe_engine_reg[pc2][31]_0\(10),
      Q => \ctrl[pc_cur]\(11)
    );
\exe_engine_reg[pc][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \^exe_engine_reg[pc2][31]_0\(11),
      Q => \ctrl[pc_cur]\(12)
    );
\exe_engine_reg[pc][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \^exe_engine_reg[pc2][31]_0\(12),
      Q => \ctrl[pc_cur]\(13)
    );
\exe_engine_reg[pc][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \^exe_engine_reg[pc2][31]_0\(13),
      Q => \ctrl[pc_cur]\(14)
    );
\exe_engine_reg[pc][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \^exe_engine_reg[pc2][31]_0\(14),
      Q => \ctrl[pc_cur]\(15)
    );
\exe_engine_reg[pc][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \^exe_engine_reg[pc2][31]_0\(15),
      Q => \ctrl[pc_cur]\(16)
    );
\exe_engine_reg[pc][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \^exe_engine_reg[pc2][31]_0\(16),
      Q => \ctrl[pc_cur]\(17)
    );
\exe_engine_reg[pc][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \^exe_engine_reg[pc2][31]_0\(17),
      Q => \ctrl[pc_cur]\(18)
    );
\exe_engine_reg[pc][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \^exe_engine_reg[pc2][31]_0\(18),
      Q => \ctrl[pc_cur]\(19)
    );
\exe_engine_reg[pc][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \^exe_engine_reg[pc2][31]_0\(0),
      Q => \ctrl[pc_cur]\(1)
    );
\exe_engine_reg[pc][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \^exe_engine_reg[pc2][31]_0\(19),
      Q => \ctrl[pc_cur]\(20)
    );
\exe_engine_reg[pc][21]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      D => \^exe_engine_reg[pc2][31]_0\(20),
      PRE => rstn_sys,
      Q => \ctrl[pc_cur]\(21)
    );
\exe_engine_reg[pc][22]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      D => \^exe_engine_reg[pc2][31]_0\(21),
      PRE => rstn_sys,
      Q => \ctrl[pc_cur]\(22)
    );
\exe_engine_reg[pc][23]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      D => \^exe_engine_reg[pc2][31]_0\(22),
      PRE => rstn_sys,
      Q => \ctrl[pc_cur]\(23)
    );
\exe_engine_reg[pc][24]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      D => \^exe_engine_reg[pc2][31]_0\(23),
      PRE => rstn_sys,
      Q => \ctrl[pc_cur]\(24)
    );
\exe_engine_reg[pc][25]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      D => \^exe_engine_reg[pc2][31]_0\(24),
      PRE => rstn_sys,
      Q => \ctrl[pc_cur]\(25)
    );
\exe_engine_reg[pc][26]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      D => \^exe_engine_reg[pc2][31]_0\(25),
      PRE => rstn_sys,
      Q => \ctrl[pc_cur]\(26)
    );
\exe_engine_reg[pc][27]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      D => \^exe_engine_reg[pc2][31]_0\(26),
      PRE => rstn_sys,
      Q => \ctrl[pc_cur]\(27)
    );
\exe_engine_reg[pc][28]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      D => \^exe_engine_reg[pc2][31]_0\(27),
      PRE => rstn_sys,
      Q => \ctrl[pc_cur]\(28)
    );
\exe_engine_reg[pc][29]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      D => \^exe_engine_reg[pc2][31]_0\(28),
      PRE => rstn_sys,
      Q => \ctrl[pc_cur]\(29)
    );
\exe_engine_reg[pc][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \^exe_engine_reg[pc2][31]_0\(1),
      Q => \ctrl[pc_cur]\(2)
    );
\exe_engine_reg[pc][30]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      D => \^exe_engine_reg[pc2][31]_0\(29),
      PRE => rstn_sys,
      Q => \ctrl[pc_cur]\(30)
    );
\exe_engine_reg[pc][31]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      D => \^exe_engine_reg[pc2][31]_0\(30),
      PRE => rstn_sys,
      Q => \ctrl[pc_cur]\(31)
    );
\exe_engine_reg[pc][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \^exe_engine_reg[pc2][31]_0\(2),
      Q => \ctrl[pc_cur]\(3)
    );
\exe_engine_reg[pc][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \^exe_engine_reg[pc2][31]_0\(3),
      Q => \ctrl[pc_cur]\(4)
    );
\exe_engine_reg[pc][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \^exe_engine_reg[pc2][31]_0\(4),
      Q => \ctrl[pc_cur]\(5)
    );
\exe_engine_reg[pc][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \^exe_engine_reg[pc2][31]_0\(5),
      Q => \ctrl[pc_cur]\(6)
    );
\exe_engine_reg[pc][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \^exe_engine_reg[pc2][31]_0\(6),
      Q => \ctrl[pc_cur]\(7)
    );
\exe_engine_reg[pc][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \^exe_engine_reg[pc2][31]_0\(7),
      Q => \ctrl[pc_cur]\(8)
    );
\exe_engine_reg[pc][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \exe_engine_nxt[ir]\,
      CLR => rstn_sys,
      D => \^exe_engine_reg[pc2][31]_0\(8),
      Q => \ctrl[pc_cur]\(9)
    );
\exe_engine_reg[ra][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(10),
      Q => \exe_engine_reg[ra][31]_0\(9)
    );
\exe_engine_reg[ra][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(11),
      Q => \exe_engine_reg[ra][31]_0\(10)
    );
\exe_engine_reg[ra][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(12),
      Q => \exe_engine_reg[ra][31]_0\(11)
    );
\exe_engine_reg[ra][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(13),
      Q => \exe_engine_reg[ra][31]_0\(12)
    );
\exe_engine_reg[ra][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(14),
      Q => \exe_engine_reg[ra][31]_0\(13)
    );
\exe_engine_reg[ra][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(15),
      Q => \exe_engine_reg[ra][31]_0\(14)
    );
\exe_engine_reg[ra][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(16),
      Q => \exe_engine_reg[ra][31]_0\(15)
    );
\exe_engine_reg[ra][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(17),
      Q => \exe_engine_reg[ra][31]_0\(16)
    );
\exe_engine_reg[ra][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(18),
      Q => \exe_engine_reg[ra][31]_0\(17)
    );
\exe_engine_reg[ra][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(19),
      Q => \exe_engine_reg[ra][31]_0\(18)
    );
\exe_engine_reg[ra][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(1),
      Q => \exe_engine_reg[ra][31]_0\(0)
    );
\exe_engine_reg[ra][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(20),
      Q => \exe_engine_reg[ra][31]_0\(19)
    );
\exe_engine_reg[ra][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(21),
      Q => \exe_engine_reg[ra][31]_0\(20)
    );
\exe_engine_reg[ra][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(22),
      Q => \exe_engine_reg[ra][31]_0\(21)
    );
\exe_engine_reg[ra][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(23),
      Q => \exe_engine_reg[ra][31]_0\(22)
    );
\exe_engine_reg[ra][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(24),
      Q => \exe_engine_reg[ra][31]_0\(23)
    );
\exe_engine_reg[ra][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(25),
      Q => \exe_engine_reg[ra][31]_0\(24)
    );
\exe_engine_reg[ra][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(26),
      Q => \exe_engine_reg[ra][31]_0\(25)
    );
\exe_engine_reg[ra][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(27),
      Q => \exe_engine_reg[ra][31]_0\(26)
    );
\exe_engine_reg[ra][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(28),
      Q => \exe_engine_reg[ra][31]_0\(27)
    );
\exe_engine_reg[ra][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(29),
      Q => \exe_engine_reg[ra][31]_0\(28)
    );
\exe_engine_reg[ra][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(2),
      Q => \exe_engine_reg[ra][31]_0\(1)
    );
\exe_engine_reg[ra][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(30),
      Q => \exe_engine_reg[ra][31]_0\(29)
    );
\exe_engine_reg[ra][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(31),
      Q => \exe_engine_reg[ra][31]_0\(30)
    );
\exe_engine_reg[ra][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(3),
      Q => \exe_engine_reg[ra][31]_0\(2)
    );
\exe_engine_reg[ra][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(4),
      Q => \exe_engine_reg[ra][31]_0\(3)
    );
\exe_engine_reg[ra][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(5),
      Q => \exe_engine_reg[ra][31]_0\(4)
    );
\exe_engine_reg[ra][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(6),
      Q => \exe_engine_reg[ra][31]_0\(5)
    );
\exe_engine_reg[ra][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(7),
      Q => \exe_engine_reg[ra][31]_0\(6)
    );
\exe_engine_reg[ra][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(8),
      Q => \exe_engine_reg[ra][31]_0\(7)
    );
\exe_engine_reg[ra][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \exe_engine_nxt[ra]\(9),
      Q => \exe_engine_reg[ra][31]_0\(8)
    );
\i__carry__7_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E5"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^q\(0),
      O => \exe_engine_reg[ir][14]_2\
    );
\i__carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \ctrl[ir_funct3]\(2),
      I3 => cp_valid_1,
      I4 => sdpram_reg_i_105(0),
      O => DI(0)
    );
\i__carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A8"
    )
        port map (
      I0 => cp_valid_1,
      I1 => \ctrl[ir_funct3]\(2),
      I2 => \^exe_engine_reg[ir][13]_rep_0\,
      I3 => \^q\(0),
      O => \FSM_onehot_ctrl_reg[state][2]\
    );
\immediate[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \immediate[11]_i_3_n_0\,
      I1 => \ctrl[rf_rd]\(0),
      I2 => \exe_engine_reg[ir_n_0_][6]\,
      I3 => \immediate[11]_i_5_n_0\,
      I4 => \^fsm_sequential_exe_engine_reg[state][2]_2\,
      I5 => \^q\(1),
      O => \immediate[0]_i_1_n_0\
    );
\immediate[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88AAA8A00000000"
    )
        port map (
      I0 => \^fsm_sequential_exe_engine_reg[state][2]_2\,
      I1 => \ctrl[if_fence]_i_2_n_0\,
      I2 => \exe_engine_reg[ir_n_0_][4]\,
      I3 => \exe_engine_reg[ir_n_0_][3]\,
      I4 => \ctrl[ir_opcode]\(5),
      I5 => \ctrl[ir_funct12]\(10),
      O => \immediate[10]_i_1_n_0\
    );
\immediate[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \immediate[11]_i_2_n_0\,
      I1 => \ctrl[rf_rd]\(0),
      I2 => \exe_engine_reg[ir_n_0_][6]\,
      I3 => \immediate[11]_i_3_n_0\,
      I4 => \immediate[11]_i_4_n_0\,
      I5 => \immediate[11]_i_5_n_0\,
      O => \immediate[11]_i_1_n_0\
    );
\immediate[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000222200000000"
    )
        port map (
      I0 => \ctrl[ir_funct12]\(11),
      I1 => \exe_engine_reg[ir_n_0_][2]\,
      I2 => \FSM_sequential_exe_engine[state][1]_i_3_n_0\,
      I3 => \^q\(1),
      I4 => \exe_engine_reg[ir_n_0_][6]\,
      I5 => \^fsm_sequential_exe_engine_reg[state][2]_2\,
      O => \immediate[11]_i_2_n_0\
    );
\immediate[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][2]\,
      I1 => \exe_engine_reg[ir_n_0_][4]\,
      I2 => \ctrl[ir_opcode]\(5),
      I3 => \exe_engine_reg[ir_n_0_][3]\,
      I4 => \^fsm_sequential_exe_engine_reg[state][2]_2\,
      O => \immediate[11]_i_3_n_0\
    );
\immediate[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(3),
      I1 => \exe_engine_reg[state]\(0),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I4 => \ctrl[ir_funct12]\(11),
      O => \immediate[11]_i_4_n_0\
    );
\immediate[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CBFCFBFF"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][6]\,
      I1 => \exe_engine_reg[ir_n_0_][4]\,
      I2 => \exe_engine_reg[ir_n_0_][3]\,
      I3 => \exe_engine_reg[ir_n_0_][2]\,
      I4 => \ctrl[ir_opcode]\(5),
      O => \immediate[11]_i_5_n_0\
    );
\immediate[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \immediate[19]_i_2_n_0\,
      I2 => \immediate[19]_i_3_n_0\,
      O => \immediate[12]_i_1_n_0\
    );
\immediate[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^exe_engine_reg[ir][13]_rep_0\,
      I1 => \immediate[19]_i_2_n_0\,
      I2 => \immediate[19]_i_3_n_0\,
      O => \immediate[13]_i_1_n_0\
    );
\immediate[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I1 => \immediate[19]_i_2_n_0\,
      I2 => \immediate[19]_i_3_n_0\,
      O => \immediate[14]_i_1_n_0\
    );
\immediate[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ctrl[rf_rs1]\(0),
      I1 => \immediate[19]_i_2_n_0\,
      I2 => \immediate[19]_i_3_n_0\,
      O => \immediate[15]_i_1_n_0\
    );
\immediate[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ctrl[rf_rs1]\(1),
      I1 => \immediate[19]_i_2_n_0\,
      I2 => \immediate[19]_i_3_n_0\,
      O => \immediate[16]_i_1_n_0\
    );
\immediate[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ctrl[rf_rs1]\(2),
      I1 => \immediate[19]_i_2_n_0\,
      I2 => \immediate[19]_i_3_n_0\,
      O => \immediate[17]_i_1_n_0\
    );
\immediate[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ctrl[rf_rs1]\(3),
      I1 => \immediate[19]_i_2_n_0\,
      I2 => \immediate[19]_i_3_n_0\,
      O => \immediate[18]_i_1_n_0\
    );
\immediate[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ctrl[rf_rs1]\(4),
      I1 => \immediate[19]_i_2_n_0\,
      I2 => \immediate[19]_i_3_n_0\,
      O => \immediate[19]_i_1_n_0\
    );
\immediate[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008000000C000000"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(5),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_2\,
      I2 => \exe_engine_reg[ir_n_0_][3]\,
      I3 => \exe_engine_reg[ir_n_0_][4]\,
      I4 => \exe_engine_reg[ir_n_0_][2]\,
      I5 => \exe_engine_reg[ir_n_0_][6]\,
      O => \immediate[19]_i_2_n_0\
    );
\immediate[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7C7FFFF00000000"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(5),
      I1 => \exe_engine_reg[ir_n_0_][3]\,
      I2 => \exe_engine_reg[ir_n_0_][4]\,
      I3 => \exe_engine_reg[ir_n_0_][6]\,
      I4 => \exe_engine_reg[ir_n_0_][2]\,
      I5 => \immediate[11]_i_4_n_0\,
      O => \immediate[19]_i_3_n_0\
    );
\immediate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \ctrl[rf_rd]\(1),
      I1 => \immediate[11]_i_3_n_0\,
      I2 => \immediate[4]_i_2_n_0\,
      I3 => \^fsm_sequential_exe_engine_reg[state][2]_2\,
      I4 => \^q\(2),
      O => \immediate[1]_i_1_n_0\
    );
\immediate[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \immediate[30]_i_2_n_0\,
      I2 => \immediate[30]_i_3_n_0\,
      O => \immediate[20]_i_1_n_0\
    );
\immediate[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \immediate[30]_i_2_n_0\,
      I2 => \immediate[30]_i_3_n_0\,
      O => \immediate[21]_i_1_n_0\
    );
\immediate[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \immediate[30]_i_2_n_0\,
      I2 => \immediate[30]_i_3_n_0\,
      O => \immediate[22]_i_1_n_0\
    );
\immediate[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \immediate[30]_i_2_n_0\,
      I2 => \immediate[30]_i_3_n_0\,
      O => \immediate[23]_i_1_n_0\
    );
\immediate[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \immediate[30]_i_2_n_0\,
      I2 => \immediate[30]_i_3_n_0\,
      O => \immediate[24]_i_1_n_0\
    );
\immediate[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ctrl[ir_funct12]\(5),
      I1 => \immediate[30]_i_2_n_0\,
      I2 => \immediate[30]_i_3_n_0\,
      O => \immediate[25]_i_1_n_0\
    );
\immediate[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ctrl[ir_funct12]\(6),
      I1 => \immediate[30]_i_2_n_0\,
      I2 => \immediate[30]_i_3_n_0\,
      O => \immediate[26]_i_1_n_0\
    );
\immediate[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ctrl[ir_funct12]\(7),
      I1 => \immediate[30]_i_2_n_0\,
      I2 => \immediate[30]_i_3_n_0\,
      O => \immediate[27]_i_1_n_0\
    );
\immediate[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ctrl[ir_funct12]\(8),
      I1 => \immediate[30]_i_2_n_0\,
      I2 => \immediate[30]_i_3_n_0\,
      O => \immediate[28]_i_1_n_0\
    );
\immediate[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ctrl[ir_funct12]\(9),
      I1 => \immediate[30]_i_2_n_0\,
      I2 => \immediate[30]_i_3_n_0\,
      O => \immediate[29]_i_1_n_0\
    );
\immediate[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF755575557555"
    )
        port map (
      I0 => \^fsm_sequential_exe_engine_reg[state][2]_2\,
      I1 => \exe_engine_reg[ir_n_0_][3]\,
      I2 => \ctrl[rf_rd]\(2),
      I3 => \immediate[2]_i_2_n_0\,
      I4 => \^q\(3),
      I5 => \immediate[4]_i_2_n_0\,
      O => \immediate[2]_i_1_n_0\
    );
\immediate[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(5),
      I1 => \exe_engine_reg[ir_n_0_][4]\,
      I2 => \exe_engine_reg[ir_n_0_][2]\,
      O => \immediate[2]_i_2_n_0\
    );
\immediate[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ctrl[ir_funct12]\(10),
      I1 => \immediate[30]_i_2_n_0\,
      I2 => \immediate[30]_i_3_n_0\,
      O => \immediate[30]_i_1_n_0\
    );
\immediate[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][6]\,
      I1 => \exe_engine_reg[ir_n_0_][2]\,
      I2 => \exe_engine_reg[ir_n_0_][4]\,
      I3 => \exe_engine_reg[ir_n_0_][3]\,
      I4 => \^fsm_sequential_exe_engine_reg[state][2]_2\,
      O => \immediate[30]_i_2_n_0\
    );
\immediate[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC7000000000000"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(5),
      I1 => \exe_engine_reg[ir_n_0_][3]\,
      I2 => \exe_engine_reg[ir_n_0_][4]\,
      I3 => \ctrl[if_fence]_i_2_n_0\,
      I4 => \ctrl[ir_funct12]\(11),
      I5 => \^fsm_sequential_exe_engine_reg[state][2]_2\,
      O => \immediate[30]_i_3_n_0\
    );
\immediate[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF000000000000"
    )
        port map (
      I0 => \ctrl[if_fence]_i_2_n_0\,
      I1 => \ctrl[ir_opcode]\(5),
      I2 => \exe_engine_reg[ir_n_0_][4]\,
      I3 => \exe_engine_reg[ir_n_0_][3]\,
      I4 => \ctrl[ir_funct12]\(11),
      I5 => \^fsm_sequential_exe_engine_reg[state][2]_2\,
      O => \immediate[31]_i_1_n_0\
    );
\immediate[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \ctrl[rf_rd]\(3),
      I1 => \immediate[11]_i_3_n_0\,
      I2 => \immediate[4]_i_2_n_0\,
      I3 => \^fsm_sequential_exe_engine_reg[state][2]_2\,
      I4 => \^q\(4),
      O => \immediate[3]_i_1_n_0\
    );
\immediate[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \ctrl[rf_rd]\(4),
      I1 => \immediate[11]_i_3_n_0\,
      I2 => \immediate[4]_i_2_n_0\,
      I3 => \^fsm_sequential_exe_engine_reg[state][2]_2\,
      I4 => \^q\(5),
      O => \immediate[4]_i_1_n_0\
    );
\immediate[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFCFBFF"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][6]\,
      I1 => \exe_engine_reg[ir_n_0_][4]\,
      I2 => \exe_engine_reg[ir_n_0_][3]\,
      I3 => \exe_engine_reg[ir_n_0_][2]\,
      I4 => \ctrl[ir_opcode]\(5),
      O => \immediate[4]_i_2_n_0\
    );
\immediate[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88AAA8A00000000"
    )
        port map (
      I0 => \^fsm_sequential_exe_engine_reg[state][2]_2\,
      I1 => \ctrl[if_fence]_i_2_n_0\,
      I2 => \exe_engine_reg[ir_n_0_][4]\,
      I3 => \exe_engine_reg[ir_n_0_][3]\,
      I4 => \ctrl[ir_opcode]\(5),
      I5 => \ctrl[ir_funct12]\(5),
      O => \immediate[5]_i_1_n_0\
    );
\immediate[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88AAA8A00000000"
    )
        port map (
      I0 => \^fsm_sequential_exe_engine_reg[state][2]_2\,
      I1 => \ctrl[if_fence]_i_2_n_0\,
      I2 => \exe_engine_reg[ir_n_0_][4]\,
      I3 => \exe_engine_reg[ir_n_0_][3]\,
      I4 => \ctrl[ir_opcode]\(5),
      I5 => \ctrl[ir_funct12]\(6),
      O => \immediate[6]_i_1_n_0\
    );
\immediate[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88AAA8A00000000"
    )
        port map (
      I0 => \^fsm_sequential_exe_engine_reg[state][2]_2\,
      I1 => \ctrl[if_fence]_i_2_n_0\,
      I2 => \exe_engine_reg[ir_n_0_][4]\,
      I3 => \exe_engine_reg[ir_n_0_][3]\,
      I4 => \ctrl[ir_opcode]\(5),
      I5 => \ctrl[ir_funct12]\(7),
      O => \immediate[7]_i_1_n_0\
    );
\immediate[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88AAA8A00000000"
    )
        port map (
      I0 => \^fsm_sequential_exe_engine_reg[state][2]_2\,
      I1 => \ctrl[if_fence]_i_2_n_0\,
      I2 => \exe_engine_reg[ir_n_0_][4]\,
      I3 => \exe_engine_reg[ir_n_0_][3]\,
      I4 => \ctrl[ir_opcode]\(5),
      I5 => \ctrl[ir_funct12]\(8),
      O => \immediate[8]_i_1_n_0\
    );
\immediate[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88AAA8A00000000"
    )
        port map (
      I0 => \^fsm_sequential_exe_engine_reg[state][2]_2\,
      I1 => \ctrl[if_fence]_i_2_n_0\,
      I2 => \exe_engine_reg[ir_n_0_][4]\,
      I3 => \exe_engine_reg[ir_n_0_][3]\,
      I4 => \ctrl[ir_opcode]\(5),
      I5 => \ctrl[ir_funct12]\(9),
      O => \immediate[9]_i_1_n_0\
    );
\immediate_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[0]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(0)
    );
\immediate_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[10]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(10)
    );
\immediate_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[11]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(11)
    );
\immediate_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[12]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(12)
    );
\immediate_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[13]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(13)
    );
\immediate_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[14]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(14)
    );
\immediate_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[15]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(15)
    );
\immediate_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[16]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(16)
    );
\immediate_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[17]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(17)
    );
\immediate_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[18]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(18)
    );
\immediate_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[19]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(19)
    );
\immediate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[1]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(1)
    );
\immediate_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[20]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(20)
    );
\immediate_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[21]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(21)
    );
\immediate_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[22]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(22)
    );
\immediate_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[23]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(23)
    );
\immediate_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[24]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(24)
    );
\immediate_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[25]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(25)
    );
\immediate_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[26]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(26)
    );
\immediate_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[27]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(27)
    );
\immediate_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[28]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(28)
    );
\immediate_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[29]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(29)
    );
\immediate_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[2]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(2)
    );
\immediate_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[30]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(30)
    );
\immediate_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[31]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(31)
    );
\immediate_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[3]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(3)
    );
\immediate_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[4]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(4)
    );
\immediate_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[5]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(5)
    );
\immediate_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[6]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(6)
    );
\immediate_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[7]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(7)
    );
\immediate_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[8]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(8)
    );
\immediate_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \immediate[9]_i_1_n_0\,
      Q => \ctrl[alu_imm]\(9)
    );
\mar[11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(11),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(11),
      O => \mar[11]_i_10_n_0\
    );
\mar[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(10),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(10),
      O => \mar[11]_i_11_n_0\
    );
\mar[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(9),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(9),
      O => \mar[11]_i_12_n_0\
    );
\mar[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(8),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(8),
      O => \mar[11]_i_13_n_0\
    );
\mar[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(11),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(11),
      O => \neorv32_cpu_alu_inst/opa\(11)
    );
\mar[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(10),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(10),
      O => \neorv32_cpu_alu_inst/opa\(10)
    );
\mar[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(9),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(9),
      O => \neorv32_cpu_alu_inst/opa\(9)
    );
\mar[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(8),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(8),
      O => \neorv32_cpu_alu_inst/opa\(8)
    );
\mar[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(11),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(11),
      I3 => \mar[11]_i_10_n_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[11]_i_6_n_0\
    );
\mar[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(10),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(10),
      I3 => \mar[11]_i_11_n_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[11]_i_7_n_0\
    );
\mar[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(9),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(9),
      I3 => \mar[11]_i_12_n_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[11]_i_8_n_0\
    );
\mar[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(8),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(8),
      I3 => \mar[11]_i_13_n_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[11]_i_9_n_0\
    );
\mar[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(15),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(15),
      O => \mar[15]_i_10_n_0\
    );
\mar[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(14),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(14),
      O => \mar[15]_i_11_n_0\
    );
\mar[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(13),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(13),
      O => \mar[15]_i_12_n_0\
    );
\mar[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(12),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(12),
      O => \mar[15]_i_13_n_0\
    );
\mar[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(15),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(15),
      O => \neorv32_cpu_alu_inst/opa\(15)
    );
\mar[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(14),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(14),
      O => \neorv32_cpu_alu_inst/opa\(14)
    );
\mar[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(13),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(13),
      O => \neorv32_cpu_alu_inst/opa\(13)
    );
\mar[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(12),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(12),
      O => \neorv32_cpu_alu_inst/opa\(12)
    );
\mar[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(15),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(15),
      I3 => \mar[15]_i_10_n_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[15]_i_6_n_0\
    );
\mar[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(14),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(14),
      I3 => \mar[15]_i_11_n_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[15]_i_7_n_0\
    );
\mar[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(13),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(13),
      I3 => \mar[15]_i_12_n_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[15]_i_8_n_0\
    );
\mar[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(12),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(12),
      I3 => \mar[15]_i_13_n_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[15]_i_9_n_0\
    );
\mar[19]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(19),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(19),
      O => \mar[19]_i_10_n_0\
    );
\mar[19]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(18),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(18),
      O => \mar[19]_i_11_n_0\
    );
\mar[19]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(17),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(17),
      O => \mar[19]_i_12_n_0\
    );
\mar[19]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(16),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(16),
      O => \mar[19]_i_13_n_0\
    );
\mar[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(19),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(19),
      O => \neorv32_cpu_alu_inst/opa\(19)
    );
\mar[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(18),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(18),
      O => \neorv32_cpu_alu_inst/opa\(18)
    );
\mar[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(17),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(17),
      O => \neorv32_cpu_alu_inst/opa\(17)
    );
\mar[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(16),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(16),
      O => \neorv32_cpu_alu_inst/opa\(16)
    );
\mar[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(19),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(19),
      I3 => \mar[19]_i_10_n_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[19]_i_6_n_0\
    );
\mar[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(18),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(18),
      I3 => \mar[19]_i_11_n_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[19]_i_7_n_0\
    );
\mar[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(17),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(17),
      I3 => \mar[19]_i_12_n_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[19]_i_8_n_0\
    );
\mar[19]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(16),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(16),
      I3 => \mar[19]_i_13_n_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[19]_i_9_n_0\
    );
\mar[23]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(23),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(23),
      O => \mar[23]_i_10_n_0\
    );
\mar[23]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(22),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(22),
      O => \mar[23]_i_11_n_0\
    );
\mar[23]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(21),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(21),
      O => \mar[23]_i_12_n_0\
    );
\mar[23]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(20),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(20),
      O => \mar[23]_i_13_n_0\
    );
\mar[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(23),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(23),
      O => \neorv32_cpu_alu_inst/opa\(23)
    );
\mar[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(22),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(22),
      O => \neorv32_cpu_alu_inst/opa\(22)
    );
\mar[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(21),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(21),
      O => \neorv32_cpu_alu_inst/opa\(21)
    );
\mar[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(20),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(20),
      O => \neorv32_cpu_alu_inst/opa\(20)
    );
\mar[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(23),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(23),
      I3 => \mar[23]_i_10_n_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[23]_i_6_n_0\
    );
\mar[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(22),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(22),
      I3 => \mar[23]_i_11_n_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[23]_i_7_n_0\
    );
\mar[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(21),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(21),
      I3 => \mar[23]_i_12_n_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[23]_i_8_n_0\
    );
\mar[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(20),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(20),
      I3 => \mar[23]_i_13_n_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[23]_i_9_n_0\
    );
\mar[27]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(27),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(27),
      O => \mar[27]_i_10_n_0\
    );
\mar[27]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(26),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(26),
      O => \mar[27]_i_11_n_0\
    );
\mar[27]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(25),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(25),
      O => \mar[27]_i_12_n_0\
    );
\mar[27]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(24),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(24),
      O => \mar[27]_i_13_n_0\
    );
\mar[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(27),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(27),
      O => \neorv32_cpu_alu_inst/opa\(27)
    );
\mar[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(26),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(26),
      O => \neorv32_cpu_alu_inst/opa\(26)
    );
\mar[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(25),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(25),
      O => \neorv32_cpu_alu_inst/opa\(25)
    );
\mar[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(24),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(24),
      O => \neorv32_cpu_alu_inst/opa\(24)
    );
\mar[27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(27),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(27),
      I3 => \mar[27]_i_10_n_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[27]_i_6_n_0\
    );
\mar[27]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(26),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(26),
      I3 => \mar[27]_i_11_n_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[27]_i_7_n_0\
    );
\mar[27]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(25),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(25),
      I3 => \mar[27]_i_12_n_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[27]_i_8_n_0\
    );
\mar[27]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(24),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(24),
      I3 => \mar[27]_i_13_n_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[27]_i_9_n_0\
    );
\mar[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I2 => \exe_engine_reg[state]\(3),
      I3 => \exe_engine_reg[state]\(0),
      O => \^fsm_sequential_exe_engine_reg[state][2]_3\(0)
    );
\mar[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(28),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(28),
      I3 => \mar[31]_i_14_n_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[31]_i_10_n_0\
    );
\mar[31]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(31),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(31),
      O => \mar[31]_i_11_n_0\
    );
\mar[31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(30),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(30),
      O => \mar[31]_i_12_n_0\
    );
\mar[31]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(29),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(29),
      O => \mar[31]_i_13_n_0\
    );
\mar[31]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(28),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(28),
      O => \mar[31]_i_14_n_0\
    );
\mar[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(31),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(31),
      O => \neorv32_cpu_alu_inst/opa\(31)
    );
\mar[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(30),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(30),
      O => \neorv32_cpu_alu_inst/opa\(30)
    );
\mar[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(29),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(29),
      O => \neorv32_cpu_alu_inst/opa\(29)
    );
\mar[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(28),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(28),
      O => \neorv32_cpu_alu_inst/opa\(28)
    );
\mar[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(31),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(31),
      I3 => \mar[31]_i_11_n_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[31]_i_7_n_0\
    );
\mar[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(30),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(30),
      I3 => \mar[31]_i_12_n_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[31]_i_8_n_0\
    );
\mar[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(29),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(29),
      I3 => \mar[31]_i_13_n_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[31]_i_9_n_0\
    );
\mar[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(1),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(1),
      O => \mar[3]_i_10_n_0\
    );
\mar[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(3),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(3),
      O => \neorv32_cpu_alu_inst/opa\(3)
    );
\mar[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(2),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(2),
      O => \neorv32_cpu_alu_inst/opa\(2)
    );
\mar[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(1),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(1),
      O => \neorv32_cpu_alu_inst/opa\(1)
    );
\mar[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(3),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(3),
      I3 => \^immediate_reg[3]_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[3]_i_6_n_0\
    );
\mar[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(2),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(2),
      I3 => \^immediate_reg[2]_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[3]_i_7_n_0\
    );
\mar[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(1),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(1),
      I3 => \mar[3]_i_10_n_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[3]_i_8_n_0\
    );
\mar[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B444BBBB4BBB444"
    )
        port map (
      I0 => \^ctrl[alu_opa_mux]\,
      I1 => DOADO(0),
      I2 => \ctrl[alu_imm]\(0),
      I3 => \ctrl[alu_opb_mux]\,
      I4 => DOBDO(0),
      I5 => \ctrl[alu_sub]\,
      O => \mar[3]_i_9_n_0\
    );
\mar[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(7),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(7),
      O => \mar[7]_i_10_n_0\
    );
\mar[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(6),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(6),
      O => \mar[7]_i_11_n_0\
    );
\mar[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(5),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(5),
      O => \mar[7]_i_12_n_0\
    );
\mar[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(7),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(7),
      O => \neorv32_cpu_alu_inst/opa\(7)
    );
\mar[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(6),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(6),
      O => \neorv32_cpu_alu_inst/opa\(6)
    );
\mar[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(5),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(5),
      O => \neorv32_cpu_alu_inst/opa\(5)
    );
\mar[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[pc_cur]\(4),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => DOADO(4),
      O => \neorv32_cpu_alu_inst/opa\(4)
    );
\mar[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(7),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(7),
      I3 => \mar[7]_i_10_n_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[7]_i_6_n_0\
    );
\mar[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(6),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(6),
      I3 => \mar[7]_i_11_n_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[7]_i_7_n_0\
    );
\mar[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(5),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(5),
      I3 => \mar[7]_i_12_n_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[7]_i_8_n_0\
    );
\mar[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOADO(4),
      I1 => \^ctrl[alu_opa_mux]\,
      I2 => \ctrl[pc_cur]\(4),
      I3 => \^immediate_reg[4]_0\,
      I4 => \ctrl[alu_sub]\,
      O => \mar[7]_i_9_n_0\
    );
\mar_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mar_reg[7]_i_1_n_0\,
      CO(3) => \mar_reg[11]_i_1_n_0\,
      CO(2) => \mar_reg[11]_i_1_n_1\,
      CO(1) => \mar_reg[11]_i_1_n_2\,
      CO(0) => \mar_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \neorv32_cpu_alu_inst/opa\(11 downto 8),
      O(3 downto 0) => \^alu_add\(11 downto 8),
      S(3) => \mar[11]_i_6_n_0\,
      S(2) => \mar[11]_i_7_n_0\,
      S(1) => \mar[11]_i_8_n_0\,
      S(0) => \mar[11]_i_9_n_0\
    );
\mar_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mar_reg[11]_i_1_n_0\,
      CO(3) => \mar_reg[15]_i_1_n_0\,
      CO(2) => \mar_reg[15]_i_1_n_1\,
      CO(1) => \mar_reg[15]_i_1_n_2\,
      CO(0) => \mar_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \neorv32_cpu_alu_inst/opa\(15 downto 12),
      O(3 downto 0) => \^alu_add\(15 downto 12),
      S(3) => \mar[15]_i_6_n_0\,
      S(2) => \mar[15]_i_7_n_0\,
      S(1) => \mar[15]_i_8_n_0\,
      S(0) => \mar[15]_i_9_n_0\
    );
\mar_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mar_reg[15]_i_1_n_0\,
      CO(3) => \mar_reg[19]_i_1_n_0\,
      CO(2) => \mar_reg[19]_i_1_n_1\,
      CO(1) => \mar_reg[19]_i_1_n_2\,
      CO(0) => \mar_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \neorv32_cpu_alu_inst/opa\(19 downto 16),
      O(3 downto 0) => \^alu_add\(19 downto 16),
      S(3) => \mar[19]_i_6_n_0\,
      S(2) => \mar[19]_i_7_n_0\,
      S(1) => \mar[19]_i_8_n_0\,
      S(0) => \mar[19]_i_9_n_0\
    );
\mar_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mar_reg[19]_i_1_n_0\,
      CO(3) => \mar_reg[23]_i_1_n_0\,
      CO(2) => \mar_reg[23]_i_1_n_1\,
      CO(1) => \mar_reg[23]_i_1_n_2\,
      CO(0) => \mar_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \neorv32_cpu_alu_inst/opa\(23 downto 20),
      O(3 downto 0) => \^alu_add\(23 downto 20),
      S(3) => \mar[23]_i_6_n_0\,
      S(2) => \mar[23]_i_7_n_0\,
      S(1) => \mar[23]_i_8_n_0\,
      S(0) => \mar[23]_i_9_n_0\
    );
\mar_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mar_reg[23]_i_1_n_0\,
      CO(3) => \mar_reg[27]_i_1_n_0\,
      CO(2) => \mar_reg[27]_i_1_n_1\,
      CO(1) => \mar_reg[27]_i_1_n_2\,
      CO(0) => \mar_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \neorv32_cpu_alu_inst/opa\(27 downto 24),
      O(3 downto 0) => \^alu_add\(27 downto 24),
      S(3) => \mar[27]_i_6_n_0\,
      S(2) => \mar[27]_i_7_n_0\,
      S(1) => \mar[27]_i_8_n_0\,
      S(0) => \mar[27]_i_9_n_0\
    );
\mar_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mar_reg[27]_i_1_n_0\,
      CO(3) => \mar_reg[31]_i_2_n_0\,
      CO(2) => \mar_reg[31]_i_2_n_1\,
      CO(1) => \mar_reg[31]_i_2_n_2\,
      CO(0) => \mar_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \neorv32_cpu_alu_inst/opa\(31 downto 28),
      O(3 downto 0) => \^alu_add\(31 downto 28),
      S(3) => \mar[31]_i_7_n_0\,
      S(2) => \mar[31]_i_8_n_0\,
      S(1) => \mar[31]_i_9_n_0\,
      S(0) => \mar[31]_i_10_n_0\
    );
\mar_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mar_reg[3]_i_1_n_0\,
      CO(2) => \mar_reg[3]_i_1_n_1\,
      CO(1) => \mar_reg[3]_i_1_n_2\,
      CO(0) => \mar_reg[3]_i_1_n_3\,
      CYINIT => \ctrl[alu_sub]\,
      DI(3 downto 1) => \neorv32_cpu_alu_inst/opa\(3 downto 1),
      DI(0) => \mar_reg[3]\(0),
      O(3 downto 0) => \^alu_add\(3 downto 0),
      S(3) => \mar[3]_i_6_n_0\,
      S(2) => \mar[3]_i_7_n_0\,
      S(1) => \mar[3]_i_8_n_0\,
      S(0) => \mar[3]_i_9_n_0\
    );
\mar_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mar_reg[3]_i_1_n_0\,
      CO(3) => \mar_reg[7]_i_1_n_0\,
      CO(2) => \mar_reg[7]_i_1_n_1\,
      CO(1) => \mar_reg[7]_i_1_n_2\,
      CO(0) => \mar_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \neorv32_cpu_alu_inst/opa\(7 downto 4),
      O(3 downto 0) => \^alu_add\(7 downto 4),
      S(3) => \mar[7]_i_6_n_0\,
      S(2) => \mar[7]_i_7_n_0\,
      S(1) => \mar[7]_i_8_n_0\,
      S(0) => \mar[7]_i_9_n_0\
    );
misaligned_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8A8"
    )
        port map (
      I0 => \^alu_add\(0),
      I1 => \^q\(0),
      I2 => \ctrl[ir_funct3]\(1),
      I3 => \^alu_add\(1),
      O => \exe_engine_reg[ir][12]_0\
    );
\monitor_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      I4 => \monitor_cnt_reg_n_0_[0]\,
      O => monitor_cnt(0)
    );
\monitor_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080008000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(3),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I3 => \exe_engine_reg[state]\(0),
      I4 => \monitor_cnt_reg_n_0_[0]\,
      I5 => \monitor_cnt_reg_n_0_[1]\,
      O => monitor_cnt(1)
    );
\monitor_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \monitor_cnt[9]_i_3_n_0\,
      I1 => \monitor_cnt_reg_n_0_[1]\,
      I2 => \monitor_cnt_reg_n_0_[0]\,
      I3 => \monitor_cnt_reg_n_0_[2]\,
      O => monitor_cnt(2)
    );
\monitor_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \monitor_cnt[9]_i_3_n_0\,
      I1 => \monitor_cnt_reg_n_0_[2]\,
      I2 => \monitor_cnt_reg_n_0_[0]\,
      I3 => \monitor_cnt_reg_n_0_[1]\,
      I4 => \monitor_cnt_reg_n_0_[3]\,
      O => monitor_cnt(3)
    );
\monitor_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \monitor_cnt_reg_n_0_[2]\,
      I1 => \monitor_cnt_reg_n_0_[0]\,
      I2 => \monitor_cnt_reg_n_0_[1]\,
      I3 => \monitor_cnt_reg_n_0_[3]\,
      I4 => \monitor_cnt[9]_i_3_n_0\,
      I5 => \monitor_cnt_reg_n_0_[4]\,
      O => monitor_cnt(4)
    );
\monitor_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000004000000"
    )
        port map (
      I0 => \monitor_cnt[5]_i_2_n_0\,
      I1 => \exe_engine_reg[state]\(0),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I3 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I4 => \exe_engine_reg[state]\(3),
      I5 => \monitor_cnt_reg_n_0_[5]\,
      O => monitor_cnt(5)
    );
\monitor_cnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \monitor_cnt_reg_n_0_[3]\,
      I1 => \monitor_cnt_reg_n_0_[1]\,
      I2 => \monitor_cnt_reg_n_0_[0]\,
      I3 => \monitor_cnt_reg_n_0_[2]\,
      I4 => \monitor_cnt_reg_n_0_[4]\,
      O => \monitor_cnt[5]_i_2_n_0\
    );
\monitor_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000004000000"
    )
        port map (
      I0 => \monitor_cnt[9]_i_2_n_0\,
      I1 => \exe_engine_reg[state]\(0),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I3 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I4 => \exe_engine_reg[state]\(3),
      I5 => \monitor_cnt_reg_n_0_[6]\,
      O => monitor_cnt(6)
    );
\monitor_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \monitor_cnt[9]_i_2_n_0\,
      I1 => \monitor_cnt_reg_n_0_[6]\,
      I2 => \monitor_cnt[9]_i_3_n_0\,
      I3 => \monitor_cnt_reg_n_0_[7]\,
      O => monitor_cnt(7)
    );
\monitor_cnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF002000"
    )
        port map (
      I0 => \monitor_cnt_reg_n_0_[6]\,
      I1 => \monitor_cnt[9]_i_2_n_0\,
      I2 => \monitor_cnt_reg_n_0_[7]\,
      I3 => \monitor_cnt[9]_i_3_n_0\,
      I4 => \monitor_cnt_reg_n_0_[8]\,
      O => monitor_cnt(8)
    );
\monitor_cnt[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF000020000000"
    )
        port map (
      I0 => \monitor_cnt_reg_n_0_[7]\,
      I1 => \monitor_cnt[9]_i_2_n_0\,
      I2 => \monitor_cnt_reg_n_0_[6]\,
      I3 => \monitor_cnt_reg_n_0_[8]\,
      I4 => \monitor_cnt[9]_i_3_n_0\,
      I5 => monitor_exc,
      O => monitor_cnt(9)
    );
\monitor_cnt[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \monitor_cnt_reg_n_0_[4]\,
      I1 => \monitor_cnt_reg_n_0_[2]\,
      I2 => \monitor_cnt_reg_n_0_[0]\,
      I3 => \monitor_cnt_reg_n_0_[1]\,
      I4 => \monitor_cnt_reg_n_0_[3]\,
      I5 => \monitor_cnt_reg_n_0_[5]\,
      O => \monitor_cnt[9]_i_2_n_0\
    );
\monitor_cnt[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \exe_engine_reg[state]\(3),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I3 => \exe_engine_reg[state]\(0),
      O => \monitor_cnt[9]_i_3_n_0\
    );
\monitor_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => monitor_cnt(0),
      Q => \monitor_cnt_reg_n_0_[0]\
    );
\monitor_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => monitor_cnt(1),
      Q => \monitor_cnt_reg_n_0_[1]\
    );
\monitor_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => monitor_cnt(2),
      Q => \monitor_cnt_reg_n_0_[2]\
    );
\monitor_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => monitor_cnt(3),
      Q => \monitor_cnt_reg_n_0_[3]\
    );
\monitor_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => monitor_cnt(4),
      Q => \monitor_cnt_reg_n_0_[4]\
    );
\monitor_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => monitor_cnt(5),
      Q => \monitor_cnt_reg_n_0_[5]\
    );
\monitor_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => monitor_cnt(6),
      Q => \monitor_cnt_reg_n_0_[6]\
    );
\monitor_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => monitor_cnt(7),
      Q => \monitor_cnt_reg_n_0_[7]\
    );
\monitor_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => monitor_cnt(8),
      Q => \monitor_cnt_reg_n_0_[8]\
    );
\monitor_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => monitor_cnt(9),
      Q => monitor_exc
    );
\multiplier_core_serial.mul[res][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(0),
      I3 => sdpram_reg_i_105(1),
      O => \exe_engine_reg[ir][14]_0\(0)
    );
\multiplier_core_serial.mul[res][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(10),
      I3 => sdpram_reg_i_105(11),
      O => \exe_engine_reg[ir][14]_0\(10)
    );
\multiplier_core_serial.mul[res][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(11),
      I3 => sdpram_reg_i_105(12),
      O => \exe_engine_reg[ir][14]_0\(11)
    );
\multiplier_core_serial.mul[res][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(12),
      I3 => sdpram_reg_i_105(13),
      O => \exe_engine_reg[ir][14]_0\(12)
    );
\multiplier_core_serial.mul[res][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(13),
      I3 => sdpram_reg_i_105(14),
      O => \exe_engine_reg[ir][14]_0\(13)
    );
\multiplier_core_serial.mul[res][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(14),
      I3 => sdpram_reg_i_105(15),
      O => \exe_engine_reg[ir][14]_0\(14)
    );
\multiplier_core_serial.mul[res][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(15),
      I3 => sdpram_reg_i_105(16),
      O => \exe_engine_reg[ir][14]_0\(15)
    );
\multiplier_core_serial.mul[res][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(16),
      I3 => sdpram_reg_i_105(17),
      O => \exe_engine_reg[ir][14]_0\(16)
    );
\multiplier_core_serial.mul[res][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(17),
      I3 => sdpram_reg_i_105(18),
      O => \exe_engine_reg[ir][14]_0\(17)
    );
\multiplier_core_serial.mul[res][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(18),
      I3 => sdpram_reg_i_105(19),
      O => \exe_engine_reg[ir][14]_0\(18)
    );
\multiplier_core_serial.mul[res][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(19),
      I3 => sdpram_reg_i_105(20),
      O => \exe_engine_reg[ir][14]_0\(19)
    );
\multiplier_core_serial.mul[res][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(1),
      I3 => sdpram_reg_i_105(2),
      O => \exe_engine_reg[ir][14]_0\(1)
    );
\multiplier_core_serial.mul[res][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(20),
      I3 => sdpram_reg_i_105(21),
      O => \exe_engine_reg[ir][14]_0\(20)
    );
\multiplier_core_serial.mul[res][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(21),
      I3 => sdpram_reg_i_105(22),
      O => \exe_engine_reg[ir][14]_0\(21)
    );
\multiplier_core_serial.mul[res][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(22),
      I3 => sdpram_reg_i_105(23),
      O => \exe_engine_reg[ir][14]_0\(22)
    );
\multiplier_core_serial.mul[res][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(23),
      I3 => sdpram_reg_i_105(24),
      O => \exe_engine_reg[ir][14]_0\(23)
    );
\multiplier_core_serial.mul[res][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(24),
      I3 => sdpram_reg_i_105(25),
      O => \exe_engine_reg[ir][14]_0\(24)
    );
\multiplier_core_serial.mul[res][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(25),
      I3 => sdpram_reg_i_105(26),
      O => \exe_engine_reg[ir][14]_0\(25)
    );
\multiplier_core_serial.mul[res][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(26),
      I3 => sdpram_reg_i_105(27),
      O => \exe_engine_reg[ir][14]_0\(26)
    );
\multiplier_core_serial.mul[res][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(27),
      I3 => sdpram_reg_i_105(28),
      O => \exe_engine_reg[ir][14]_0\(27)
    );
\multiplier_core_serial.mul[res][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(28),
      I3 => sdpram_reg_i_105(29),
      O => \exe_engine_reg[ir][14]_0\(28)
    );
\multiplier_core_serial.mul[res][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(29),
      I3 => sdpram_reg_i_105(30),
      O => \exe_engine_reg[ir][14]_0\(29)
    );
\multiplier_core_serial.mul[res][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(2),
      I3 => sdpram_reg_i_105(3),
      O => \exe_engine_reg[ir][14]_0\(2)
    );
\multiplier_core_serial.mul[res][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(30),
      I3 => sdpram_reg_i_105(31),
      O => \exe_engine_reg[ir][14]_0\(30)
    );
\multiplier_core_serial.mul[res][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(31),
      I3 => \mul[add]\(0),
      O => \exe_engine_reg[ir][14]_0\(31)
    );
\multiplier_core_serial.mul[res][32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(1),
      O => \exe_engine_reg[ir][14]_0\(32)
    );
\multiplier_core_serial.mul[res][33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(2),
      O => \exe_engine_reg[ir][14]_0\(33)
    );
\multiplier_core_serial.mul[res][34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(3),
      O => \exe_engine_reg[ir][14]_0\(34)
    );
\multiplier_core_serial.mul[res][35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(4),
      O => \exe_engine_reg[ir][14]_0\(35)
    );
\multiplier_core_serial.mul[res][36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(5),
      O => \exe_engine_reg[ir][14]_0\(36)
    );
\multiplier_core_serial.mul[res][37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(6),
      O => \exe_engine_reg[ir][14]_0\(37)
    );
\multiplier_core_serial.mul[res][38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(7),
      O => \exe_engine_reg[ir][14]_0\(38)
    );
\multiplier_core_serial.mul[res][39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(8),
      O => \exe_engine_reg[ir][14]_0\(39)
    );
\multiplier_core_serial.mul[res][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(3),
      I3 => sdpram_reg_i_105(4),
      O => \exe_engine_reg[ir][14]_0\(3)
    );
\multiplier_core_serial.mul[res][40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(9),
      O => \exe_engine_reg[ir][14]_0\(40)
    );
\multiplier_core_serial.mul[res][41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(10),
      O => \exe_engine_reg[ir][14]_0\(41)
    );
\multiplier_core_serial.mul[res][42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(11),
      O => \exe_engine_reg[ir][14]_0\(42)
    );
\multiplier_core_serial.mul[res][43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(12),
      O => \exe_engine_reg[ir][14]_0\(43)
    );
\multiplier_core_serial.mul[res][44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(13),
      O => \exe_engine_reg[ir][14]_0\(44)
    );
\multiplier_core_serial.mul[res][45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(14),
      O => \exe_engine_reg[ir][14]_0\(45)
    );
\multiplier_core_serial.mul[res][46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(15),
      O => \exe_engine_reg[ir][14]_0\(46)
    );
\multiplier_core_serial.mul[res][47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(16),
      O => \exe_engine_reg[ir][14]_0\(47)
    );
\multiplier_core_serial.mul[res][48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(17),
      O => \exe_engine_reg[ir][14]_0\(48)
    );
\multiplier_core_serial.mul[res][49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(18),
      O => \exe_engine_reg[ir][14]_0\(49)
    );
\multiplier_core_serial.mul[res][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(4),
      I3 => sdpram_reg_i_105(5),
      O => \exe_engine_reg[ir][14]_0\(4)
    );
\multiplier_core_serial.mul[res][50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(19),
      O => \exe_engine_reg[ir][14]_0\(50)
    );
\multiplier_core_serial.mul[res][51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(20),
      O => \exe_engine_reg[ir][14]_0\(51)
    );
\multiplier_core_serial.mul[res][52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(21),
      O => \exe_engine_reg[ir][14]_0\(52)
    );
\multiplier_core_serial.mul[res][53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(22),
      O => \exe_engine_reg[ir][14]_0\(53)
    );
\multiplier_core_serial.mul[res][54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(23),
      O => \exe_engine_reg[ir][14]_0\(54)
    );
\multiplier_core_serial.mul[res][55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(24),
      O => \exe_engine_reg[ir][14]_0\(55)
    );
\multiplier_core_serial.mul[res][56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(25),
      O => \exe_engine_reg[ir][14]_0\(56)
    );
\multiplier_core_serial.mul[res][57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(26),
      O => \exe_engine_reg[ir][14]_0\(57)
    );
\multiplier_core_serial.mul[res][58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(27),
      O => \exe_engine_reg[ir][14]_0\(58)
    );
\multiplier_core_serial.mul[res][59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(28),
      O => \exe_engine_reg[ir][14]_0\(59)
    );
\multiplier_core_serial.mul[res][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(5),
      I3 => sdpram_reg_i_105(6),
      O => \exe_engine_reg[ir][14]_0\(5)
    );
\multiplier_core_serial.mul[res][60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(29),
      O => \exe_engine_reg[ir][14]_0\(60)
    );
\multiplier_core_serial.mul[res][61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(30),
      O => \exe_engine_reg[ir][14]_0\(61)
    );
\multiplier_core_serial.mul[res][62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(31),
      O => \exe_engine_reg[ir][14]_0\(62)
    );
\multiplier_core_serial.mul[res][63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \multiplier_core_serial.mul_reg[res][0]\,
      O => \exe_engine_reg[ir][14]_1\(0)
    );
\multiplier_core_serial.mul[res][63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => \mul[add]\(32),
      O => \exe_engine_reg[ir][14]_0\(63)
    );
\multiplier_core_serial.mul[res][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(6),
      I3 => sdpram_reg_i_105(7),
      O => \exe_engine_reg[ir][14]_0\(6)
    );
\multiplier_core_serial.mul[res][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(7),
      I3 => sdpram_reg_i_105(8),
      O => \exe_engine_reg[ir][14]_0\(7)
    );
\multiplier_core_serial.mul[res][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(8),
      I3 => sdpram_reg_i_105(9),
      O => \exe_engine_reg[ir][14]_0\(8)
    );
\multiplier_core_serial.mul[res][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ctrl[ir_funct3]\(2),
      I1 => \^exe_engine_reg[ir][31]_0\,
      I2 => DOADO(9),
      I3 => sdpram_reg_i_105(10),
      O => \exe_engine_reg[ir][14]_0\(9)
    );
\neorv32_cpu_cp_shifter_inst/serial_shifter.shifter[busy]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => \^valid_cmd\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \serial_shifter.shifter_reg[busy]_0\,
      I3 => \serial_shifter.shifter_reg[busy]__0\,
      O => \serial_shifter.shifter_reg[busy]\
    );
pending_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAA"
    )
        port map (
      I0 => \^ctrl_o[lsu_req]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \cpu_d_rsp[0][ack]\,
      I3 => pending_reg,
      O => \ctrl_reg[lsu_req]_0\
    );
\r_pnt[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I2 => \exe_engine_reg[state]\(0),
      I3 => \exe_engine_reg[state]\(3),
      O => \^fsm_sequential_exe_engine_reg[state][2]_2\
    );
\rdata_o[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \rdata_o_reg[24]\,
      I1 => \csr_reg[mtval][31]_0\(0),
      I2 => \^q\(0),
      I3 => \rdata_o_reg[24]_0\,
      I4 => \^exe_engine_reg[ir][13]_rep__0_2\,
      O => \mar_reg[0]\
    );
\rdata_o[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I1 => pending_reg,
      O => \exe_engine_reg[ir][13]_rep__0_3\
    );
\rdata_o[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => \^exe_engine_reg[ir][13]_rep__0_2\,
      I1 => \rdata_o_reg[24]_0\,
      I2 => \^q\(0),
      I3 => \csr_reg[mtval][31]_0\(0),
      I4 => \rdata_o_reg[24]\,
      O => \exe_engine_reg[ir][12]_1\
    );
\rdata_o[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I1 => pending_reg,
      I2 => \^exe_engine_reg[ir][14]_rep__0_0\,
      O => \^exe_engine_reg[ir][13]_rep__0_2\
    );
\rdata_o[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I1 => pending_reg,
      I2 => \csr_reg[mtval][31]_0\(0),
      I3 => \^q\(0),
      O => \exe_engine_reg[ir][13]_rep__0_1\
    );
sdpram_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ctrl[rf_rs1]\(4),
      I1 => \ctrl[rf_wb_en]\,
      I2 => \ctrl[rf_rd]\(4),
      I3 => \ctrl[rf_zero_we]\,
      O => ADDRARDADDR(4)
    );
sdpram_reg_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(1),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(1),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(1),
      O => \ctrl_reg[alu_op][1]_30\
    );
sdpram_reg_i_102: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFA000A0"
    )
        port map (
      I0 => \^alu_add\(0),
      I1 => sdpram_reg_i_136_n_7,
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \^ctrl_reg[alu_op][2]_0\(1),
      I4 => sdpram_reg_1,
      O => \ctrl_reg[alu_op][0]_0\
    );
sdpram_reg_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(0),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(0),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(0),
      O => \ctrl_reg[alu_op][1]_31\
    );
sdpram_reg_i_104: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \ctrl[rf_rd]\(3),
      I1 => \ctrl[rf_rd]\(1),
      I2 => \ctrl[rf_rd]\(0),
      I3 => \ctrl[rf_rd]\(4),
      I4 => \ctrl[rf_rd]\(2),
      O => \neorv32_cpu_regfile_inst/rd_zero__3\
    );
sdpram_reg_i_136: unisim.vcomponents.CARRY4
     port map (
      CI => \mar_reg[31]_i_2_n_0\,
      CO(3 downto 0) => NLW_sdpram_reg_i_136_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_sdpram_reg_i_136_O_UNCONNECTED(3 downto 1),
      O(0) => sdpram_reg_i_136_n_7,
      S(3 downto 1) => B"000",
      S(0) => sdpram_reg_i_208_n_0
    );
sdpram_reg_i_140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__1_1\,
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(62),
      I4 => sdpram_reg_i_105(31),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__1_0\
    );
sdpram_reg_i_142: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__1_1\,
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(61),
      I4 => sdpram_reg_i_105(30),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__1_2\
    );
sdpram_reg_i_144: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__1_1\,
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(60),
      I4 => sdpram_reg_i_105(29),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__1_3\
    );
sdpram_reg_i_147: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__1_1\,
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(59),
      I4 => sdpram_reg_i_105(28),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__1_4\
    );
sdpram_reg_i_149: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__1_1\,
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(58),
      I4 => sdpram_reg_i_105(27),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__1_5\
    );
sdpram_reg_i_151: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__1_1\,
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(57),
      I4 => sdpram_reg_i_105(26),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__1_6\
    );
sdpram_reg_i_153: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__1_1\,
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(56),
      I4 => sdpram_reg_i_105(25),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__1_7\
    );
sdpram_reg_i_156: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__1_1\,
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(55),
      I4 => sdpram_reg_i_105(24),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__1_8\
    );
sdpram_reg_i_158: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__1_1\,
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(54),
      I4 => sdpram_reg_i_105(23),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__1_9\
    );
sdpram_reg_i_160: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__1_1\,
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(53),
      I4 => sdpram_reg_i_105(22),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__1_10\
    );
sdpram_reg_i_162: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__1_1\,
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(52),
      I4 => sdpram_reg_i_105(21),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__1_11\
    );
sdpram_reg_i_165: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__1_1\,
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(51),
      I4 => sdpram_reg_i_105(20),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__1_12\
    );
sdpram_reg_i_167: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__1_1\,
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(50),
      I4 => sdpram_reg_i_105(19),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__1_13\
    );
sdpram_reg_i_169: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__1_1\,
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(49),
      I4 => sdpram_reg_i_105(18),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__1_14\
    );
sdpram_reg_i_171: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__1_1\,
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(48),
      I4 => sdpram_reg_i_105(17),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__1_15\
    );
sdpram_reg_i_174: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__1_1\,
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(47),
      I4 => sdpram_reg_i_105(16),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__1_16\
    );
sdpram_reg_i_176: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__1_1\,
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(46),
      I4 => sdpram_reg_i_105(15),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__1_17\
    );
sdpram_reg_i_178: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__1_1\,
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(45),
      I4 => sdpram_reg_i_105(14),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__1_18\
    );
sdpram_reg_i_180: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__1_1\,
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(44),
      I4 => sdpram_reg_i_105(13),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__1_19\
    );
sdpram_reg_i_183: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__1_1\,
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(43),
      I4 => sdpram_reg_i_105(12),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__1_20\
    );
sdpram_reg_i_185: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__1_1\,
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(42),
      I4 => sdpram_reg_i_105(11),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__1_21\
    );
sdpram_reg_i_187: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(41),
      I4 => sdpram_reg_i_105(10),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__2_0\
    );
sdpram_reg_i_189: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(40),
      I4 => sdpram_reg_i_105(9),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__2_2\
    );
sdpram_reg_i_192: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(39),
      I4 => sdpram_reg_i_105(8),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__2_3\
    );
sdpram_reg_i_194: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(38),
      I4 => sdpram_reg_i_105(7),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__2_4\
    );
sdpram_reg_i_196: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(37),
      I4 => sdpram_reg_i_105(6),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__2_5\
    );
sdpram_reg_i_198: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(36),
      I4 => sdpram_reg_i_105(5),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__2_6\
    );
sdpram_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ctrl[rf_rs1]\(3),
      I1 => \ctrl[rf_wb_en]\,
      I2 => \ctrl[rf_rd]\(3),
      I3 => \ctrl[rf_zero_we]\,
      O => ADDRARDADDR(3)
    );
sdpram_reg_i_201: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(35),
      I4 => sdpram_reg_i_105(4),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__2_7\
    );
sdpram_reg_i_203: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(34),
      I4 => sdpram_reg_i_105(3),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__2_8\
    );
sdpram_reg_i_205: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(33),
      I4 => sdpram_reg_i_105(2),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__2_9\
    );
sdpram_reg_i_207: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540155FFFFFFFF"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__2_1\,
      I1 => \^exe_engine_reg[ir][13]_rep__0_0\,
      I2 => \^q\(0),
      I3 => sdpram_reg_i_105(32),
      I4 => sdpram_reg_i_105(1),
      I5 => \ctrl_reg[out_en]\,
      O => \exe_engine_reg[ir][14]_rep__2_10\
    );
sdpram_reg_i_208: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9C6C9C9C9C6C6C6"
    )
        port map (
      I0 => \mar[31]_i_11_n_0\,
      I1 => \ctrl[alu_sub]\,
      I2 => \^ctrl[alu_unsigned]\,
      I3 => \ctrl[pc_cur]\(31),
      I4 => \^ctrl[alu_opa_mux]\,
      I5 => DOADO(31),
      O => sdpram_reg_i_208_n_0
    );
sdpram_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ctrl[rf_rs1]\(2),
      I1 => \ctrl[rf_wb_en]\,
      I2 => \ctrl[rf_rd]\(2),
      I3 => \ctrl[rf_zero_we]\,
      O => ADDRARDADDR(2)
    );
sdpram_reg_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \neorv32_cpu_regfile_inst/rd_zero__3\,
      I1 => \ctrl[rf_wb_en]\,
      I2 => \ctrl[rf_zero_we]\,
      O => WEA(0)
    );
sdpram_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \csr[we]_i_2_n_0\,
      I1 => \ctrl_reg[rf_wb_en]__0\,
      I2 => p_4_in,
      I3 => \trap_ctrl_reg[exc_buf_n_0_][8]\,
      I4 => \trap_ctrl_reg[exc_buf_n_0_][5]\,
      I5 => p_0_in0_in,
      O => \ctrl[rf_wb_en]\
    );
sdpram_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ctrl[rf_rs1]\(1),
      I1 => \ctrl[rf_wb_en]\,
      I2 => \ctrl[rf_rd]\(1),
      I3 => \ctrl[rf_zero_we]\,
      O => ADDRARDADDR(1)
    );
sdpram_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(31),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(31),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(31),
      O => \ctrl_reg[alu_op][1]_0\
    );
sdpram_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(30),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(30),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(30),
      O => \ctrl_reg[alu_op][1]_1\
    );
sdpram_reg_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(29),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(29),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(29),
      O => \ctrl_reg[alu_op][1]_2\
    );
sdpram_reg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(28),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(28),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(28),
      O => \ctrl_reg[alu_op][1]_3\
    );
sdpram_reg_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(27),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(27),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(27),
      O => \ctrl_reg[alu_op][1]_4\
    );
sdpram_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ctrl[rf_rs1]\(0),
      I1 => \ctrl[rf_wb_en]\,
      I2 => \ctrl[rf_rd]\(0),
      I3 => \ctrl[rf_zero_we]\,
      O => ADDRARDADDR(0)
    );
sdpram_reg_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(26),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(26),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(26),
      O => \ctrl_reg[alu_op][1]_5\
    );
sdpram_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(25),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(25),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(25),
      O => \ctrl_reg[alu_op][1]_6\
    );
sdpram_reg_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(24),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(24),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(24),
      O => \ctrl_reg[alu_op][1]_7\
    );
sdpram_reg_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(23),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(23),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(23),
      O => \ctrl_reg[alu_op][1]_8\
    );
sdpram_reg_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(22),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(22),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(22),
      O => \ctrl_reg[alu_op][1]_9\
    );
sdpram_reg_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(21),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(21),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(21),
      O => \ctrl_reg[alu_op][1]_10\
    );
sdpram_reg_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(20),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(20),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(20),
      O => \ctrl_reg[alu_op][1]_11\
    );
sdpram_reg_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(19),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(19),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(19),
      O => \ctrl_reg[alu_op][1]_12\
    );
sdpram_reg_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(18),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(18),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(18),
      O => \ctrl_reg[alu_op][1]_13\
    );
sdpram_reg_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(17),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(17),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(17),
      O => \ctrl_reg[alu_op][1]_14\
    );
sdpram_reg_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(16),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(16),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(16),
      O => \ctrl_reg[alu_op][1]_15\
    );
sdpram_reg_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(15),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(15),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(15),
      O => \ctrl_reg[alu_op][1]_16\
    );
sdpram_reg_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(14),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(14),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(14),
      O => \ctrl_reg[alu_op][1]_17\
    );
sdpram_reg_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(13),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(13),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(13),
      O => \ctrl_reg[alu_op][1]_18\
    );
sdpram_reg_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(12),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(12),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(12),
      O => \ctrl_reg[alu_op][1]_19\
    );
sdpram_reg_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(11),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(11),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(11),
      O => \ctrl_reg[alu_op][1]_20\
    );
sdpram_reg_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(10),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(10),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(10),
      O => \ctrl_reg[alu_op][1]_21\
    );
sdpram_reg_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(9),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(9),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(9),
      O => \ctrl_reg[alu_op][1]_22\
    );
sdpram_reg_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(8),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(8),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(8),
      O => \ctrl_reg[alu_op][1]_23\
    );
sdpram_reg_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(7),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(7),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(7),
      O => \ctrl_reg[alu_op][1]_24\
    );
sdpram_reg_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(6),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(6),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(6),
      O => \ctrl_reg[alu_op][1]_25\
    );
sdpram_reg_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(5),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(5),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(5),
      O => \ctrl_reg[alu_op][1]_26\
    );
sdpram_reg_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(4),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(4),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(4),
      O => \ctrl_reg[alu_op][1]_27\
    );
sdpram_reg_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(3),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(3),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(3),
      O => \ctrl_reg[alu_op][1]_28\
    );
sdpram_reg_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F9F9F484848"
    )
        port map (
      I0 => \^ctrl_reg[alu_op][2]_0\(1),
      I1 => DOADO(2),
      I2 => \^ctrl_reg[alu_op][2]_0\(0),
      I3 => \ctrl[alu_imm]\(2),
      I4 => \ctrl[alu_opb_mux]\,
      I5 => DOBDO(2),
      O => \ctrl_reg[alu_op][1]_29\
    );
\serial_shifter.shifter[cnt][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B800B8FF"
    )
        port map (
      I0 => \ctrl[alu_imm]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(0),
      I3 => \^valid_cmd\,
      I4 => \serial_shifter.shifter_reg[cnt][1]\(0),
      O => \immediate_reg[1]_0\(0)
    );
\serial_shifter.shifter[cnt][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B8FF"
    )
        port map (
      I0 => \ctrl[alu_imm]\(1),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(1),
      I3 => \^valid_cmd\,
      I4 => \serial_shifter.shifter_reg[cnt][1]\(1),
      I5 => \serial_shifter.shifter_reg[cnt][1]\(0),
      O => \immediate_reg[1]_0\(1)
    );
\serial_shifter.shifter[cnt][2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(2),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(2),
      O => \^immediate_reg[2]_0\
    );
\serial_shifter.shifter[cnt][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(3),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(3),
      O => \^immediate_reg[3]_0\
    );
\serial_shifter.shifter[cnt][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \serial_shifter.shifter[cnt][4]_i_6_n_0\,
      I1 => \serial_shifter.shifter[cnt][4]_i_7_n_0\,
      I2 => \^exe_engine_reg[ir][13]_rep_0\,
      I3 => \^q\(0),
      I4 => \ctrl[ir_funct12]\(5),
      O => \^valid_cmd\
    );
\serial_shifter.shifter[cnt][4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[alu_imm]\(4),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(4),
      O => \^immediate_reg[4]_0\
    );
\serial_shifter.shifter[cnt][4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ctrl[ir_funct12]\(7),
      I1 => \ctrl[ir_funct12]\(6),
      I2 => \ctrl[ir_funct12]\(9),
      I3 => \ctrl[ir_funct12]\(8),
      O => \serial_shifter.shifter[cnt][4]_i_6_n_0\
    );
\serial_shifter.shifter[cnt][4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF4F"
    )
        port map (
      I0 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I1 => \ctrl[ir_funct12]\(10),
      I2 => \ctrl_reg[alu_cp_alu]__0\,
      I3 => \csr[we]_i_2_n_0\,
      I4 => \ctrl[ir_funct12]\(11),
      O => \serial_shifter.shifter[cnt][4]_i_7_n_0\
    );
\serial_shifter.shifter[sreg][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => DOADO(0),
      I1 => \^valid_cmd\,
      I2 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(1),
      O => sdpram_reg(0)
    );
\serial_shifter.shifter[sreg][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(10),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(11),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(9),
      O => sdpram_reg(10)
    );
\serial_shifter.shifter[sreg][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(11),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(12),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(10),
      O => sdpram_reg(11)
    );
\serial_shifter.shifter[sreg][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(12),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(13),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(11),
      O => sdpram_reg(12)
    );
\serial_shifter.shifter[sreg][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(13),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(14),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(12),
      O => sdpram_reg(13)
    );
\serial_shifter.shifter[sreg][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(14),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(15),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(13),
      O => sdpram_reg(14)
    );
\serial_shifter.shifter[sreg][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(15),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(16),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(14),
      O => sdpram_reg(15)
    );
\serial_shifter.shifter[sreg][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(16),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(17),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(15),
      O => sdpram_reg(16)
    );
\serial_shifter.shifter[sreg][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(17),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(18),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(16),
      O => sdpram_reg(17)
    );
\serial_shifter.shifter[sreg][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(18),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(19),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(17),
      O => sdpram_reg(18)
    );
\serial_shifter.shifter[sreg][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(19),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(20),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(18),
      O => sdpram_reg(19)
    );
\serial_shifter.shifter[sreg][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(1),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(2),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(0),
      O => sdpram_reg(1)
    );
\serial_shifter.shifter[sreg][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(20),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(21),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(19),
      O => sdpram_reg(20)
    );
\serial_shifter.shifter[sreg][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(21),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(22),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(20),
      O => sdpram_reg(21)
    );
\serial_shifter.shifter[sreg][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(22),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(23),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(21),
      O => sdpram_reg(22)
    );
\serial_shifter.shifter[sreg][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(23),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(24),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(22),
      O => sdpram_reg(23)
    );
\serial_shifter.shifter[sreg][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(24),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(25),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(23),
      O => sdpram_reg(24)
    );
\serial_shifter.shifter[sreg][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(25),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(26),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(24),
      O => sdpram_reg(25)
    );
\serial_shifter.shifter[sreg][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(26),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(27),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(25),
      O => sdpram_reg(26)
    );
\serial_shifter.shifter[sreg][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(27),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(28),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(26),
      O => sdpram_reg(27)
    );
\serial_shifter.shifter[sreg][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(28),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(29),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(27),
      O => sdpram_reg(28)
    );
\serial_shifter.shifter[sreg][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(29),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(30),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(28),
      O => sdpram_reg(29)
    );
\serial_shifter.shifter[sreg][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(2),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(3),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(1),
      O => sdpram_reg(2)
    );
\serial_shifter.shifter[sreg][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(30),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(31),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(29),
      O => sdpram_reg(30)
    );
\serial_shifter.shifter[sreg][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => DOADO(31),
      I1 => \^valid_cmd\,
      I2 => \ctrl[ir_funct12]\(10),
      I3 => \serial_shifter.shifter_reg[sreg][31]\(31),
      I4 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I5 => \serial_shifter.shifter_reg[sreg][31]\(30),
      O => sdpram_reg(31)
    );
\serial_shifter.shifter[sreg][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(3),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(4),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(2),
      O => sdpram_reg(3)
    );
\serial_shifter.shifter[sreg][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(4),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(5),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(3),
      O => sdpram_reg(4)
    );
\serial_shifter.shifter[sreg][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(5),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(6),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(4),
      O => sdpram_reg(5)
    );
\serial_shifter.shifter[sreg][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(6),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(7),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(5),
      O => sdpram_reg(6)
    );
\serial_shifter.shifter[sreg][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(7),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(8),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(6),
      O => sdpram_reg(7)
    );
\serial_shifter.shifter[sreg][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(8),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(9),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(7),
      O => sdpram_reg(8)
    );
\serial_shifter.shifter[sreg][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(9),
      I1 => \^valid_cmd\,
      I2 => \serial_shifter.shifter_reg[sreg][31]\(10),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \serial_shifter.shifter_reg[sreg][31]\(8),
      O => sdpram_reg(9)
    );
\trap_ctrl[cause][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000FE"
    )
        port map (
      I0 => \trap_ctrl[cause][0]_i_2_n_0\,
      I1 => p_6_in,
      I2 => p_7_in,
      I3 => p_9_in,
      I4 => p_8_in,
      I5 => \trap_ctrl_reg[exc_buf_n_0_][0]\,
      O => \trap_ctrl[cause]\(0)
    );
\trap_ctrl[cause][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110111011111110"
    )
        port map (
      I0 => p_4_in,
      I1 => \trap_ctrl_reg[exc_buf_n_0_][5]\,
      I2 => p_0_in0_in,
      I3 => \trap_ctrl_reg[exc_buf_n_0_][8]\,
      I4 => \trap_ctrl[cause][0]_i_3_n_0\,
      I5 => \trap_ctrl[cause][6]_i_2_n_0\,
      O => \trap_ctrl[cause][0]_i_2_n_0\
    );
\trap_ctrl[cause][0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_15_in23_in,
      I1 => \trap_ctrl_reg[irq_buf_n_0_][0]\,
      I2 => p_16_in,
      O => \trap_ctrl[cause][0]_i_3_n_0\
    );
\trap_ctrl[cause][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAAAFE"
    )
        port map (
      I0 => \trap_ctrl[cause][1]_i_2_n_0\,
      I1 => p_6_in,
      I2 => p_7_in,
      I3 => p_8_in,
      I4 => \trap_ctrl_reg[exc_buf_n_0_][0]\,
      I5 => p_9_in,
      O => \trap_ctrl[cause]\(1)
    );
\trap_ctrl[cause][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00005510"
    )
        port map (
      I0 => p_4_in,
      I1 => \trap_ctrl_reg[exc_buf_n_0_][8]\,
      I2 => \trap_ctrl[cause][1]_i_3_n_0\,
      I3 => p_0_in0_in,
      I4 => \trap_ctrl[cause][1]_i_4_n_0\,
      I5 => \trap_ctrl_reg[exc_buf_n_0_][5]\,
      O => \trap_ctrl[cause][1]_i_2_n_0\
    );
\trap_ctrl[cause][1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF54"
    )
        port map (
      I0 => p_6_in18_in,
      I1 => \trap_ctrl[cause][0]_i_3_n_0\,
      I2 => p_0_in12_in,
      I3 => p_8_in20_in,
      I4 => p_12_in,
      O => \trap_ctrl[cause][1]_i_3_n_0\
    );
\trap_ctrl[cause][1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \trap_ctrl_reg[exc_buf_n_0_][0]\,
      I1 => p_8_in,
      O => \trap_ctrl[cause][1]_i_4_n_0\
    );
\trap_ctrl[cause][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000F00000002"
    )
        port map (
      I0 => \trap_ctrl[cause][2]_i_2_n_0\,
      I1 => p_12_in,
      I2 => p_6_in,
      I3 => p_7_in,
      I4 => \csr[we]_i_2_n_0\,
      I5 => \trap_ctrl[cause][2]_i_3_n_0\,
      O => \trap_ctrl[cause]\(2)
    );
\trap_ctrl[cause][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550100"
    )
        port map (
      I0 => p_6_in18_in,
      I1 => \trap_ctrl_reg[irq_buf_n_0_][0]\,
      I2 => p_15_in23_in,
      I3 => p_16_in,
      I4 => p_0_in12_in,
      I5 => p_8_in20_in,
      O => \trap_ctrl[cause][2]_i_2_n_0\
    );
\trap_ctrl[cause][2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \trap_ctrl_reg[exc_buf_n_0_][5]\,
      I2 => \trap_ctrl_reg[exc_buf_n_0_][8]\,
      I3 => p_4_in,
      O => \trap_ctrl[cause][2]_i_3_n_0\
    );
\trap_ctrl[cause][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEEEEA"
    )
        port map (
      I0 => p_7_in,
      I1 => \trap_ctrl[cause][3]_i_2_n_0\,
      I2 => p_15_in23_in,
      I3 => p_6_in18_in,
      I4 => p_0_in12_in,
      I5 => \csr[we]_i_2_n_0\,
      O => \trap_ctrl[cause]\(3)
    );
\trap_ctrl[cause][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_6_in,
      I1 => p_12_in,
      I2 => p_8_in20_in,
      I3 => \trap_ctrl[cause][2]_i_3_n_0\,
      O => \trap_ctrl[cause][3]_i_2_n_0\
    );
\trap_ctrl[cause][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => p_6_in18_in,
      I1 => p_0_in12_in,
      I2 => p_12_in,
      I3 => p_8_in20_in,
      I4 => \exe_engine[ir][31]_i_3_n_0\,
      O => \trap_ctrl[cause]\(4)
    );
\trap_ctrl[cause][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => p_15_in23_in,
      I1 => \trap_ctrl_reg[irq_buf_n_0_][0]\,
      I2 => p_16_in,
      I3 => \trap_ctrl[cause][6]_i_2_n_0\,
      I4 => \exe_engine[ir][31]_i_3_n_0\,
      O => \trap_ctrl[cause]\(6)
    );
\trap_ctrl[cause][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_8_in20_in,
      I1 => p_12_in,
      I2 => p_0_in12_in,
      I3 => p_6_in18_in,
      O => \trap_ctrl[cause][6]_i_2_n_0\
    );
\trap_ctrl[env_pending]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFEFF0000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \exe_engine_reg[state]\(3),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I4 => \trap_ctrl_reg[env_pending]__0\,
      I5 => \trap_ctrl[env_pending]_i_2_n_0\,
      O => \trap_ctrl[env_pending]_i_1_n_0\
    );
\trap_ctrl[env_pending]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF888A0000"
    )
        port map (
      I0 => \FSM_sequential_exe_engine[state][3]_i_14_n_0\,
      I1 => \FSM_sequential_exe_engine[state][2]_i_3_n_0\,
      I2 => \trap_ctrl[env_pending]_i_3_n_0\,
      I3 => \trap_ctrl[env_pending]_i_4_n_0\,
      I4 => \csr_reg[mstatus_mie]__0\,
      I5 => \exe_engine[ir][31]_i_3_n_0\,
      O => \trap_ctrl[env_pending]_i_2_n_0\
    );
\trap_ctrl[env_pending]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \exe_engine_reg[state]\(3),
      O => \trap_ctrl[env_pending]_i_3_n_0\
    );
\trap_ctrl[env_pending]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      O => \trap_ctrl[env_pending]_i_4_n_0\
    );
\trap_ctrl[exc_buf][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => \trap_ctrl_reg[exc_buf_n_0_][0]\,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => p_6_in,
      I3 => p_7_in,
      I4 => \trap_ctrl_reg[env_pending]__0\,
      I5 => \trap_ctrl[exc_buf][0]_i_2_n_0\,
      O => p_16_out(0)
    );
\trap_ctrl[exc_buf][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \trap_ctrl[cause][2]_i_3_n_0\,
      I1 => \exe_engine_reg[ir][13]_rep__0_4\,
      I2 => rdata_o(16),
      I3 => p_8_in,
      I4 => p_9_in,
      I5 => \^fsm_sequential_exe_engine_reg[state][2]_2\,
      O => \trap_ctrl[exc_buf][0]_i_2_n_0\
    );
\trap_ctrl[exc_buf][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \trap_ctrl[exc_buf][1]_i_2_n_0\,
      I1 => \trap_ctrl[exc_buf][1]_i_3_n_0\,
      I2 => \trap_ctrl[exc_buf][1]_i_4_n_0\,
      I3 => \trap_ctrl[exc_buf][1]_i_5_n_0\,
      I4 => \trap_ctrl[exc_buf][1]_i_6_n_0\,
      I5 => \trap_ctrl[exc_buf][1]_i_7_n_0\,
      O => p_16_out(1)
    );
\trap_ctrl[exc_buf][1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FF0E0000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \ctrl[ir_funct12]\(8),
      I3 => \trap_ctrl[exc_buf][1]_i_30_n_0\,
      I4 => \trap_ctrl[exc_buf][1]_i_9_n_0\,
      I5 => \trap_ctrl[exc_buf][1]_i_31_n_0\,
      O => \trap_ctrl[exc_buf][1]_i_10_n_0\
    );
\trap_ctrl[exc_buf][1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2080"
    )
        port map (
      I0 => \exe_engine_reg[state]\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I3 => \exe_engine_reg[state]\(3),
      O => \trap_ctrl[exc_buf][1]_i_11_n_0\
    );
\trap_ctrl[exc_buf][1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^q\(0),
      I1 => \trap_ctrl[exc_buf][1]_i_9_n_0\,
      I2 => \^exe_engine_reg[ir][13]_rep_0\,
      I3 => \csr[we]_i_3_n_0\,
      O => \trap_ctrl[exc_buf][1]_i_12_n_0\
    );
\trap_ctrl[exc_buf][1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0F0C0FE00000000"
    )
        port map (
      I0 => \trap_ctrl[exc_buf][1]_i_32_n_0\,
      I1 => \ctrl[rf_rs1]\(4),
      I2 => \ctrl[ir_funct12]\(10),
      I3 => \^exe_engine_reg[ir][13]_rep_0\,
      I4 => \^q\(0),
      I5 => \trap_ctrl[exc_buf][1]_i_9_n_0\,
      O => \trap_ctrl[exc_buf][1]_i_13_n_0\
    );
\trap_ctrl[exc_buf][1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FEF0F0FFFEF0F0"
    )
        port map (
      I0 => \^exe_engine_reg[ir][13]_rep_0\,
      I1 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I2 => \exe_engine_reg[ir_n_0_][4]\,
      I3 => \ctrl[ir_opcode]\(5),
      I4 => \exe_engine_reg[ir_n_0_][2]\,
      I5 => \exe_engine_reg[ir_n_0_][6]\,
      O => \trap_ctrl[exc_buf][1]_i_14_n_0\
    );
\trap_ctrl[exc_buf][1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808000800080008"
    )
        port map (
      I0 => \trap_ctrl[exc_buf][1]_i_23_n_0\,
      I1 => \ctrl[alu_sub]_i_2_n_0\,
      I2 => \exe_engine_reg[ir_n_0_][3]\,
      I3 => \exe_engine_reg[ir_n_0_][4]\,
      I4 => \trap_ctrl[exc_buf][1]_i_21_n_0\,
      I5 => \ctrl[ir_opcode]\(5),
      O => \trap_ctrl[exc_buf][1]_i_15_n_0\
    );
\trap_ctrl[exc_buf][1]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \ctrl[ir_funct12]\(6),
      I4 => \trap_ctrl[exc_buf][1]_i_9_n_0\,
      O => \trap_ctrl[exc_buf][1]_i_16_n_0\
    );
\trap_ctrl[exc_buf][1]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => \ctrl[ir_funct12]\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \ctrl[ir_funct12]\(6),
      I4 => \trap_ctrl[exc_buf][1]_i_9_n_0\,
      O => \trap_ctrl[exc_buf][1]_i_17_n_0\
    );
\trap_ctrl[exc_buf][1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000008A0000"
    )
        port map (
      I0 => \ctrl[ir_funct12]\(9),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \trap_ctrl[exc_buf][1]_i_9_n_0\,
      I5 => \^exe_engine_reg[ir][13]_rep_0\,
      O => \trap_ctrl[exc_buf][1]_i_18_n_0\
    );
\trap_ctrl[exc_buf][1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => \ctrl[ir_funct12]\(9),
      I1 => \ctrl[ir_funct12]\(8),
      I2 => \^q\(3),
      I3 => \^q\(1),
      O => \trap_ctrl[exc_buf][1]_i_19_n_0\
    );
\trap_ctrl[exc_buf][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEEEAAAA"
    )
        port map (
      I0 => \trap_ctrl[exc_buf][1]_i_8_n_0\,
      I1 => \^q\(0),
      I2 => \ctrl[ir_funct12]\(8),
      I3 => \ctrl[ir_funct12]\(9),
      I4 => \trap_ctrl[exc_buf][1]_i_9_n_0\,
      I5 => \trap_ctrl[exc_buf][1]_i_10_n_0\,
      O => \trap_ctrl[exc_buf][1]_i_2_n_0\
    );
\trap_ctrl[exc_buf][1]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ctrl[ir_funct12]\(11),
      I1 => \ctrl[ir_funct12]\(6),
      I2 => \ctrl[ir_funct12]\(7),
      O => \trap_ctrl[exc_buf][1]_i_20_n_0\
    );
\trap_ctrl[exc_buf][1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00007F00"
    )
        port map (
      I0 => \ctrl[ir_funct12]\(11),
      I1 => \ctrl[ir_funct12]\(10),
      I2 => \^q\(5),
      I3 => \^q\(2),
      I4 => \ctrl[ir_funct12]\(6),
      I5 => \trap_ctrl[exc_buf][1]_i_33_n_0\,
      O => \trap_ctrl[exc_buf][1]_i_21_n_0\
    );
\trap_ctrl[exc_buf][1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000020F000002020"
    )
        port map (
      I0 => \trap_ctrl[exc_buf][1]_i_34_n_0\,
      I1 => \exe_engine_reg[ir_n_0_][6]\,
      I2 => \trap_ctrl[exc_buf][1]_i_11_n_0\,
      I3 => \exe_engine_reg[ir_n_0_][4]\,
      I4 => \exe_engine_reg[ir_n_0_][3]\,
      I5 => \trap_ctrl[exc_buf][1]_i_35_n_0\,
      O => \trap_ctrl[exc_buf][1]_i_22_n_0\
    );
\trap_ctrl[exc_buf][1]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"48000000"
    )
        port map (
      I0 => \exe_engine_reg[state]\(3),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I3 => \exe_engine_reg[state]\(0),
      I4 => \exe_engine_reg[ir_n_0_][6]\,
      O => \trap_ctrl[exc_buf][1]_i_23_n_0\
    );
\trap_ctrl[exc_buf][1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF00000EEE00000"
    )
        port map (
      I0 => \ctrl[rf_rs1]\(2),
      I1 => \ctrl[rf_rs1]\(1),
      I2 => \ctrl[ir_funct12]\(10),
      I3 => \trap_ctrl[exc_buf][1]_i_36_n_0\,
      I4 => \trap_ctrl[exc_buf][1]_i_9_n_0\,
      I5 => \ctrl[rf_rs1]\(0),
      O => \trap_ctrl[exc_buf][1]_i_24_n_0\
    );
\trap_ctrl[exc_buf][1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F080C080C080C080"
    )
        port map (
      I0 => \ctrl[ir_funct12]\(5),
      I1 => \^q\(5),
      I2 => \trap_ctrl[exc_buf][1]_i_9_n_0\,
      I3 => \ctrl[ir_funct12]\(6),
      I4 => \^q\(3),
      I5 => \^q\(1),
      O => \trap_ctrl[exc_buf][1]_i_25_n_0\
    );
\trap_ctrl[exc_buf][1]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^exe_engine_reg[ir][13]_rep_0\,
      I1 => \trap_ctrl[exc_buf][1]_i_9_n_0\,
      I2 => \^q\(0),
      O => \trap_ctrl[exc_buf][1]_i_26_n_0\
    );
\trap_ctrl[exc_buf][1]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \ctrl[ir_funct12]\(10),
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^q\(0),
      I3 => \trap_ctrl[exc_buf][1]_i_9_n_0\,
      O => \trap_ctrl[exc_buf][1]_i_27_n_0\
    );
\trap_ctrl[exc_buf][1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4F4F404"
    )
        port map (
      I0 => \^exe_engine_reg[ir][13]_rep_0\,
      I1 => \^q\(0),
      I2 => \ctrl[ir_funct12]\(6),
      I3 => \ctrl[ir_funct12]\(11),
      I4 => \ctrl[ir_funct12]\(10),
      I5 => \^q\(3),
      O => \trap_ctrl[exc_buf][1]_i_28_n_0\
    );
\trap_ctrl[exc_buf][1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440000000000000"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][3]\,
      I1 => \exe_engine_reg[ir_n_0_][2]\,
      I2 => \^q\(0),
      I3 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I4 => \exe_engine_reg[ir_n_0_][6]\,
      I5 => \trap_ctrl[exc_buf][1]_i_11_n_0\,
      O => \trap_ctrl[exc_buf][1]_i_29_n_0\
    );
\trap_ctrl[exc_buf][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFCF4FCFC"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][1]\,
      I1 => \trap_ctrl[exc_buf][1]_i_11_n_0\,
      I2 => \trap_ctrl[exc_buf][1]_i_12_n_0\,
      I3 => monitor_exc,
      I4 => \exe_engine_reg[ir_n_0_][0]\,
      I5 => \trap_ctrl[exc_buf][1]_i_13_n_0\,
      O => \trap_ctrl[exc_buf][1]_i_3_n_0\
    );
\trap_ctrl[exc_buf][1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => \ctrl[ir_funct12]\(10),
      I1 => \ctrl[ir_funct12]\(11),
      I2 => \^q\(2),
      I3 => \ctrl[ir_funct12]\(7),
      I4 => \^q\(3),
      I5 => \^q\(1),
      O => \trap_ctrl[exc_buf][1]_i_30_n_0\
    );
\trap_ctrl[exc_buf][1]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7E7E00"
    )
        port map (
      I0 => \ctrl[ir_funct12]\(11),
      I1 => \ctrl[ir_funct12]\(10),
      I2 => \^q\(5),
      I3 => \^q\(3),
      I4 => \^q\(1),
      O => \trap_ctrl[exc_buf][1]_i_31_n_0\
    );
\trap_ctrl[exc_buf][1]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \ctrl[ir_funct12]\(6),
      I1 => \ctrl[ir_funct12]\(5),
      I2 => \ctrl[ir_funct12]\(11),
      O => \trap_ctrl[exc_buf][1]_i_32_n_0\
    );
\trap_ctrl[exc_buf][1]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ctrl[ir_funct12]\(8),
      I1 => \ctrl[ir_funct12]\(9),
      O => \trap_ctrl[exc_buf][1]_i_33_n_0\
    );
\trap_ctrl[exc_buf][1]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F080808"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \exe_engine_reg[ir_n_0_][4]\,
      I3 => \ctrl[ir_opcode]\(5),
      I4 => \^exe_engine_reg[ir][14]_rep__0_0\,
      O => \trap_ctrl[exc_buf][1]_i_34_n_0\
    );
\trap_ctrl[exc_buf][1]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4040FF40"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(5),
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I3 => \exe_engine_reg[ir_n_0_][2]\,
      I4 => \exe_engine_reg[ir_n_0_][6]\,
      O => \trap_ctrl[exc_buf][1]_i_35_n_0\
    );
\trap_ctrl[exc_buf][1]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^exe_engine_reg[ir][13]_rep_0\,
      I1 => \^q\(0),
      O => \trap_ctrl[exc_buf][1]_i_36_n_0\
    );
\trap_ctrl[exc_buf][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => \trap_ctrl[exc_buf][1]_i_14_n_0\,
      I1 => \trap_ctrl[exc_buf][1]_i_11_n_0\,
      I2 => \exe_engine_reg[ir_n_0_][3]\,
      I3 => \trap_ctrl[exc_buf][1]_i_15_n_0\,
      I4 => \trap_ctrl[exc_buf][1]_i_16_n_0\,
      I5 => \trap_ctrl[exc_buf][1]_i_17_n_0\,
      O => \trap_ctrl[exc_buf][1]_i_4_n_0\
    );
\trap_ctrl[exc_buf][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFEAAFEAAFEAA"
    )
        port map (
      I0 => \trap_ctrl[exc_buf][1]_i_18_n_0\,
      I1 => \trap_ctrl[exc_buf][1]_i_19_n_0\,
      I2 => \trap_ctrl[exc_buf][1]_i_20_n_0\,
      I3 => \trap_ctrl[exc_buf][1]_i_9_n_0\,
      I4 => \trap_ctrl[exc_buf][1]_i_21_n_0\,
      I5 => \^exe_engine_reg[ir][14]_rep__0_0\,
      O => \trap_ctrl[exc_buf][1]_i_5_n_0\
    );
\trap_ctrl[exc_buf][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEF4FFF0F0F0F0"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][2]\,
      I1 => \exe_engine_reg[ir_n_0_][3]\,
      I2 => \trap_ctrl[exc_buf][1]_i_22_n_0\,
      I3 => \ctrl[ir_opcode]\(5),
      I4 => \exe_engine_reg[ir_n_0_][4]\,
      I5 => \trap_ctrl[exc_buf][1]_i_23_n_0\,
      O => \trap_ctrl[exc_buf][1]_i_6_n_0\
    );
\trap_ctrl[exc_buf][1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \trap_ctrl[exc_buf][1]_i_24_n_0\,
      I1 => \trap_ctrl[exc_buf][1]_i_25_n_0\,
      I2 => \^q\(5),
      I3 => \trap_ctrl[exc_buf][1]_i_26_n_0\,
      I4 => \trap_ctrl[exc_buf][1]_i_27_n_0\,
      I5 => \ctrl[rf_rs1]\(3),
      O => \trap_ctrl[exc_buf][1]_i_7_n_0\
    );
\trap_ctrl[exc_buf][1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => p_9_in,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \^q\(2),
      I3 => \trap_ctrl[exc_buf][1]_i_28_n_0\,
      I4 => \trap_ctrl[exc_buf][1]_i_9_n_0\,
      I5 => \trap_ctrl[exc_buf][1]_i_29_n_0\,
      O => \trap_ctrl[exc_buf][1]_i_8_n_0\
    );
\trap_ctrl[exc_buf][1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \exe_engine_reg[ir_n_0_][6]\,
      I1 => \trap_ctrl[exc_buf][1]_i_11_n_0\,
      I2 => \ctrl[ir_opcode]\(5),
      I3 => \exe_engine_reg[ir_n_0_][4]\,
      O => \trap_ctrl[exc_buf][1]_i_9_n_0\
    );
\trap_ctrl[exc_buf][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => p_8_in,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \FSM_sequential_exe_engine[state][0]_i_5_n_0\,
      I3 => \trap_ctrl[exc_buf][2]_i_2_n_0\,
      I4 => \^alu_add\(1),
      O => p_16_out(2)
    );
\trap_ctrl[exc_buf][2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \exe_engine_reg[state]\(3),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I2 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I3 => \exe_engine_reg[state]\(0),
      O => \trap_ctrl[exc_buf][2]_i_2_n_0\
    );
\trap_ctrl[exc_buf][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => p_7_in,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \trap_ctrl[exc_buf][4]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \trap_ctrl[exc_buf][3]_i_2_n_0\,
      I5 => \trap_ctrl[exc_buf][4]_i_4_n_0\,
      O => p_16_out(3)
    );
\trap_ctrl[exc_buf][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      O => \trap_ctrl[exc_buf][3]_i_2_n_0\
    );
\trap_ctrl[exc_buf][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F888888888888"
    )
        port map (
      I0 => p_6_in,
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      I2 => \trap_ctrl[exc_buf][4]_i_2_n_0\,
      I3 => \trap_ctrl[exc_buf][4]_i_3_n_0\,
      I4 => \^q\(1),
      I5 => \trap_ctrl[exc_buf][4]_i_4_n_0\,
      O => p_16_out(4)
    );
\trap_ctrl[exc_buf][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^exe_engine_reg[ir][13]_rep_0\,
      I2 => \^exe_engine_reg[ir][14]_rep__0_0\,
      I3 => p_9_in,
      I4 => \trap_ctrl_reg[exc_buf_n_0_][0]\,
      I5 => p_8_in,
      O => \trap_ctrl[exc_buf][4]_i_2_n_0\
    );
\trap_ctrl[exc_buf][4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \trap_ctrl[exc_buf][4]_i_3_n_0\
    );
\trap_ctrl[exc_buf][4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I2 => \exe_engine_reg[state]\(3),
      I3 => \exe_engine_reg[state]\(0),
      O => \trap_ctrl[exc_buf][4]_i_4_n_0\
    );
\trap_ctrl[exc_buf][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800000"
    )
        port map (
      I0 => pending_reg,
      I1 => \^ctrl[lsu_rw]\,
      I2 => misaligned,
      I3 => \trap_ctrl_reg[exc_buf_n_0_][5]\,
      I4 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      O => p_16_out(5)
    );
\trap_ctrl[exc_buf][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF400000"
    )
        port map (
      I0 => \^ctrl[lsu_rw]\,
      I1 => pending_reg,
      I2 => misaligned,
      I3 => p_4_in,
      I4 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      O => p_16_out(6)
    );
\trap_ctrl[exc_buf][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800000"
    )
        port map (
      I0 => pending_reg,
      I1 => \^ctrl[lsu_rw]\,
      I2 => \cpu_d_rsp[0][err]\,
      I3 => p_0_in0_in,
      I4 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      O => p_16_out(7)
    );
\trap_ctrl[exc_buf][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF400000"
    )
        port map (
      I0 => \^ctrl[lsu_rw]\,
      I1 => pending_reg,
      I2 => \cpu_d_rsp[0][err]\,
      I3 => \trap_ctrl_reg[exc_buf_n_0_][8]\,
      I4 => \^fsm_sequential_exe_engine_reg[state][2]_1\,
      O => p_16_out(8)
    );
\trap_ctrl[exc_buf][8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^fsm_sequential_exe_engine_reg[state][2]_0\(1),
      I1 => \^fsm_sequential_exe_engine_reg[state][2]_0\(0),
      I2 => \exe_engine_reg[state]\(3),
      I3 => \exe_engine_reg[state]\(0),
      O => \^fsm_sequential_exe_engine_reg[state][2]_1\
    );
\trap_ctrl[irq_buf][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \csr_reg[mie_msi]__0\,
      I1 => \trap_ctrl_reg[irq_pnd_n_0_][0]\,
      I2 => \trap_ctrl_reg[env_pending]__0\,
      I3 => \trap_ctrl_reg[irq_buf_n_0_][0]\,
      O => p_53_out(0)
    );
\trap_ctrl[irq_buf][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_31_in,
      I1 => p_32_in,
      I2 => \trap_ctrl_reg[env_pending]__0\,
      I3 => p_6_in18_in,
      O => p_53_out(11)
    );
\trap_ctrl[irq_buf][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_49_in,
      I1 => p_50_in,
      I2 => \trap_ctrl_reg[env_pending]__0\,
      I3 => p_0_in12_in,
      O => p_53_out(17)
    );
\trap_ctrl[irq_buf][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \csr_reg[mie_mti]__0\,
      I1 => p_3_in,
      I2 => \trap_ctrl_reg[env_pending]__0\,
      I3 => p_16_in,
      O => p_53_out(1)
    );
\trap_ctrl[irq_buf][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \csr_reg[mie_mei]__0\,
      I1 => p_5_in,
      I2 => \trap_ctrl_reg[env_pending]__0\,
      I3 => p_15_in23_in,
      O => p_53_out(2)
    );
\trap_ctrl[irq_buf][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_13_in24_in,
      I1 => p_14_in25_in,
      I2 => \trap_ctrl_reg[env_pending]__0\,
      I3 => p_12_in,
      O => p_53_out(5)
    );
\trap_ctrl[irq_buf][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_25_in,
      I1 => p_26_in,
      I2 => \trap_ctrl_reg[env_pending]__0\,
      I3 => p_8_in20_in,
      O => p_53_out(9)
    );
\trap_ctrl_reg[cause][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \trap_ctrl[cause]\(0),
      Q => \trap_ctrl_reg[cause_n_0_][0]\
    );
\trap_ctrl_reg[cause][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \trap_ctrl[cause]\(1),
      Q => \trap_ctrl_reg[cause_n_0_][1]\
    );
\trap_ctrl_reg[cause][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \trap_ctrl[cause]\(2),
      Q => \trap_ctrl_reg[cause_n_0_][2]\
    );
\trap_ctrl_reg[cause][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \trap_ctrl[cause]\(3),
      Q => \trap_ctrl_reg[cause_n_0_][3]\
    );
\trap_ctrl_reg[cause][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \trap_ctrl[cause]\(4),
      Q => \trap_ctrl_reg[cause_n_0_][4]\
    );
\trap_ctrl_reg[cause][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \trap_ctrl[cause]\(6),
      Q => p_0_in122_in
    );
\trap_ctrl_reg[env_pending]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \trap_ctrl[env_pending]_i_1_n_0\,
      Q => \trap_ctrl_reg[env_pending]__0\
    );
\trap_ctrl_reg[exc_buf][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => p_16_out(0),
      Q => \trap_ctrl_reg[exc_buf_n_0_][0]\
    );
\trap_ctrl_reg[exc_buf][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => p_16_out(1),
      Q => p_9_in
    );
\trap_ctrl_reg[exc_buf][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => p_16_out(2),
      Q => p_8_in
    );
\trap_ctrl_reg[exc_buf][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => p_16_out(3),
      Q => p_7_in
    );
\trap_ctrl_reg[exc_buf][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => p_16_out(4),
      Q => p_6_in
    );
\trap_ctrl_reg[exc_buf][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => p_16_out(5),
      Q => \trap_ctrl_reg[exc_buf_n_0_][5]\
    );
\trap_ctrl_reg[exc_buf][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => p_16_out(6),
      Q => p_4_in
    );
\trap_ctrl_reg[exc_buf][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => p_16_out(7),
      Q => p_0_in0_in
    );
\trap_ctrl_reg[exc_buf][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => p_16_out(8),
      Q => \trap_ctrl_reg[exc_buf_n_0_][8]\
    );
\trap_ctrl_reg[irq_buf][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => p_53_out(0),
      Q => \trap_ctrl_reg[irq_buf_n_0_][0]\
    );
\trap_ctrl_reg[irq_buf][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => p_53_out(11),
      Q => p_6_in18_in
    );
\trap_ctrl_reg[irq_buf][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => p_53_out(17),
      Q => p_0_in12_in
    );
\trap_ctrl_reg[irq_buf][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => p_53_out(1),
      Q => p_16_in
    );
\trap_ctrl_reg[irq_buf][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => p_53_out(2),
      Q => p_15_in23_in
    );
\trap_ctrl_reg[irq_buf][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => p_53_out(5),
      Q => p_12_in
    );
\trap_ctrl_reg[irq_buf][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => p_53_out(9),
      Q => p_8_in20_in
    );
\trap_ctrl_reg[irq_pnd][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \trap_ctrl_reg[irq_pnd][17]_0\(0),
      Q => \trap_ctrl_reg[irq_pnd_n_0_][0]\
    );
\trap_ctrl_reg[irq_pnd][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \trap_ctrl_reg[irq_pnd][17]_0\(5),
      Q => p_32_in
    );
\trap_ctrl_reg[irq_pnd][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \trap_ctrl_reg[irq_pnd][17]_0\(6),
      Q => p_50_in
    );
\trap_ctrl_reg[irq_pnd][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \trap_ctrl_reg[irq_pnd][17]_0\(1),
      Q => p_3_in
    );
\trap_ctrl_reg[irq_pnd][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \trap_ctrl_reg[irq_pnd][17]_0\(2),
      Q => p_5_in
    );
\trap_ctrl_reg[irq_pnd][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \trap_ctrl_reg[irq_pnd][17]_0\(3),
      Q => p_14_in25_in
    );
\trap_ctrl_reg[irq_pnd][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \trap_ctrl_reg[irq_pnd][17]_0\(4),
      Q => p_26_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_cpu_cp_muldiv is
  port (
    \ctrl_reg[out_en]\ : out STD_LOGIC;
    \FSM_onehot_ctrl_reg[state][2]_0\ : out STD_LOGIC;
    \mul[add]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 62 downto 0 );
    \FSM_onehot_ctrl_reg[state][1]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl_reg[out_en]__0_0\ : out STD_LOGIC;
    \divider_core_serial.div_reg[quotient][30]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \divider_core_serial.div_reg[sign_mod]_0\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_1\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_2\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_3\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_4\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_5\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_6\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_7\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_8\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_9\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_10\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_11\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_12\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_13\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_14\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_15\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_16\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_17\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_18\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_19\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_20\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_21\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_22\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_23\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_24\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_25\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_26\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_27\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_28\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_29\ : out STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_30\ : out STD_LOGIC;
    \FSM_onehot_ctrl_reg[state][0]_0\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \divider_core_serial.div_reg[sign_mod]_31\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \divider_core_serial.div_reg[remainder][31]_0\ : in STD_LOGIC;
    \divider_core_serial.div_reg[remainder][31]_1\ : in STD_LOGIC;
    \FSM_onehot_ctrl_reg[state][2]_1\ : in STD_LOGIC;
    rs2_o : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \_inferred__4/i__carry__7_0\ : in STD_LOGIC;
    \_inferred__4/i__carry_0\ : in STD_LOGIC;
    sdpram_reg_i_102 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \serial_shifter.shifter_reg[done_ff]\ : in STD_LOGIC;
    sdpram_reg_i_102_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpram_reg_i_199_0 : in STD_LOGIC;
    sdpram_reg_i_199_1 : in STD_LOGIC;
    sdpram_reg_i_137_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpram_reg_i_83 : in STD_LOGIC;
    sdpram_reg_i_101 : in STD_LOGIC;
    sdpram_reg_i_128_0 : in STD_LOGIC;
    sdpram_reg_i_99 : in STD_LOGIC;
    sdpram_reg_i_97 : in STD_LOGIC;
    sdpram_reg_i_95 : in STD_LOGIC;
    sdpram_reg_i_93 : in STD_LOGIC;
    sdpram_reg_i_91 : in STD_LOGIC;
    sdpram_reg_i_89 : in STD_LOGIC;
    sdpram_reg_i_87 : in STD_LOGIC;
    sdpram_reg_i_85 : in STD_LOGIC;
    sdpram_reg_i_83_0 : in STD_LOGIC;
    sdpram_reg_i_190_0 : in STD_LOGIC;
    sdpram_reg_i_81 : in STD_LOGIC;
    sdpram_reg_i_79 : in STD_LOGIC;
    sdpram_reg_i_77 : in STD_LOGIC;
    sdpram_reg_i_75 : in STD_LOGIC;
    sdpram_reg_i_73 : in STD_LOGIC;
    sdpram_reg_i_71 : in STD_LOGIC;
    sdpram_reg_i_69 : in STD_LOGIC;
    sdpram_reg_i_67 : in STD_LOGIC;
    sdpram_reg_i_65 : in STD_LOGIC;
    sdpram_reg_i_63 : in STD_LOGIC;
    sdpram_reg_i_61 : in STD_LOGIC;
    sdpram_reg_i_59 : in STD_LOGIC;
    sdpram_reg_i_57 : in STD_LOGIC;
    sdpram_reg_i_55 : in STD_LOGIC;
    sdpram_reg_i_53 : in STD_LOGIC;
    sdpram_reg_i_51 : in STD_LOGIC;
    sdpram_reg_i_49 : in STD_LOGIC;
    sdpram_reg_i_47 : in STD_LOGIC;
    sdpram_reg_i_45 : in STD_LOGIC;
    sdpram_reg_i_43 : in STD_LOGIC;
    sdpram_reg_i_41 : in STD_LOGIC;
    \divider_core_serial.div_reg[remainder][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \divider_core_serial.div_reg[quotient][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \divider_core_serial.div_reg[rs2_abs][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \multiplier_core_serial.mul_reg[res][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \multiplier_core_serial.mul_reg[res][63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end system_neorv32_vivado_ip_0_0_neorv32_cpu_cp_muldiv;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_cpu_cp_muldiv is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_ctrl[state][0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_ctrl[state][1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_ctrl[state][2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_ctrl[state][2]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_ctrl_reg[state][0]_0\ : STD_LOGIC;
  signal \^fsm_onehot_ctrl_reg[state][1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_ctrl_reg[state][2]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \_inferred__4/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__4/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__4/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__4/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__4/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__4/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__4/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__4/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__4/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__4/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__4/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__4/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__4/i__carry__3_n_0\ : STD_LOGIC;
  signal \_inferred__4/i__carry__3_n_1\ : STD_LOGIC;
  signal \_inferred__4/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__4/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__4/i__carry__4_n_0\ : STD_LOGIC;
  signal \_inferred__4/i__carry__4_n_1\ : STD_LOGIC;
  signal \_inferred__4/i__carry__4_n_2\ : STD_LOGIC;
  signal \_inferred__4/i__carry__4_n_3\ : STD_LOGIC;
  signal \_inferred__4/i__carry__5_n_0\ : STD_LOGIC;
  signal \_inferred__4/i__carry__5_n_1\ : STD_LOGIC;
  signal \_inferred__4/i__carry__5_n_2\ : STD_LOGIC;
  signal \_inferred__4/i__carry__5_n_3\ : STD_LOGIC;
  signal \_inferred__4/i__carry__6_n_0\ : STD_LOGIC;
  signal \_inferred__4/i__carry__6_n_1\ : STD_LOGIC;
  signal \_inferred__4/i__carry__6_n_2\ : STD_LOGIC;
  signal \_inferred__4/i__carry__6_n_3\ : STD_LOGIC;
  signal \_inferred__4/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__4/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__4/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__4/i__carry_n_3\ : STD_LOGIC;
  signal \ctrl[cnt]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ctrl[cnt][1]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl[cnt][2]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl[cnt][4]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl_reg[cnt_n_0_][0]\ : STD_LOGIC;
  signal \ctrl_reg[cnt_n_0_][2]\ : STD_LOGIC;
  signal \ctrl_reg[cnt_n_0_][3]\ : STD_LOGIC;
  signal \^ctrl_reg[out_en]\ : STD_LOGIC;
  signal \div[sub]_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__0_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__0_n_1\ : STD_LOGIC;
  signal \div[sub]_carry__0_n_2\ : STD_LOGIC;
  signal \div[sub]_carry__0_n_3\ : STD_LOGIC;
  signal \div[sub]_carry__0_n_4\ : STD_LOGIC;
  signal \div[sub]_carry__0_n_5\ : STD_LOGIC;
  signal \div[sub]_carry__0_n_6\ : STD_LOGIC;
  signal \div[sub]_carry__0_n_7\ : STD_LOGIC;
  signal \div[sub]_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__1_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__1_n_1\ : STD_LOGIC;
  signal \div[sub]_carry__1_n_2\ : STD_LOGIC;
  signal \div[sub]_carry__1_n_3\ : STD_LOGIC;
  signal \div[sub]_carry__1_n_4\ : STD_LOGIC;
  signal \div[sub]_carry__1_n_5\ : STD_LOGIC;
  signal \div[sub]_carry__1_n_6\ : STD_LOGIC;
  signal \div[sub]_carry__1_n_7\ : STD_LOGIC;
  signal \div[sub]_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__2_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__2_n_1\ : STD_LOGIC;
  signal \div[sub]_carry__2_n_2\ : STD_LOGIC;
  signal \div[sub]_carry__2_n_3\ : STD_LOGIC;
  signal \div[sub]_carry__2_n_4\ : STD_LOGIC;
  signal \div[sub]_carry__2_n_5\ : STD_LOGIC;
  signal \div[sub]_carry__2_n_6\ : STD_LOGIC;
  signal \div[sub]_carry__2_n_7\ : STD_LOGIC;
  signal \div[sub]_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__3_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__3_n_1\ : STD_LOGIC;
  signal \div[sub]_carry__3_n_2\ : STD_LOGIC;
  signal \div[sub]_carry__3_n_3\ : STD_LOGIC;
  signal \div[sub]_carry__3_n_4\ : STD_LOGIC;
  signal \div[sub]_carry__3_n_5\ : STD_LOGIC;
  signal \div[sub]_carry__3_n_6\ : STD_LOGIC;
  signal \div[sub]_carry__3_n_7\ : STD_LOGIC;
  signal \div[sub]_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__4_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__4_n_1\ : STD_LOGIC;
  signal \div[sub]_carry__4_n_2\ : STD_LOGIC;
  signal \div[sub]_carry__4_n_3\ : STD_LOGIC;
  signal \div[sub]_carry__4_n_4\ : STD_LOGIC;
  signal \div[sub]_carry__4_n_5\ : STD_LOGIC;
  signal \div[sub]_carry__4_n_6\ : STD_LOGIC;
  signal \div[sub]_carry__4_n_7\ : STD_LOGIC;
  signal \div[sub]_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__5_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__5_n_1\ : STD_LOGIC;
  signal \div[sub]_carry__5_n_2\ : STD_LOGIC;
  signal \div[sub]_carry__5_n_3\ : STD_LOGIC;
  signal \div[sub]_carry__5_n_4\ : STD_LOGIC;
  signal \div[sub]_carry__5_n_5\ : STD_LOGIC;
  signal \div[sub]_carry__5_n_6\ : STD_LOGIC;
  signal \div[sub]_carry__5_n_7\ : STD_LOGIC;
  signal \div[sub]_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__6_n_0\ : STD_LOGIC;
  signal \div[sub]_carry__6_n_1\ : STD_LOGIC;
  signal \div[sub]_carry__6_n_2\ : STD_LOGIC;
  signal \div[sub]_carry__6_n_3\ : STD_LOGIC;
  signal \div[sub]_carry__6_n_4\ : STD_LOGIC;
  signal \div[sub]_carry__6_n_5\ : STD_LOGIC;
  signal \div[sub]_carry__6_n_6\ : STD_LOGIC;
  signal \div[sub]_carry__6_n_7\ : STD_LOGIC;
  signal \div[sub]_carry_i_1_n_0\ : STD_LOGIC;
  signal \div[sub]_carry_i_2_n_0\ : STD_LOGIC;
  signal \div[sub]_carry_i_3_n_0\ : STD_LOGIC;
  signal \div[sub]_carry_i_4_n_0\ : STD_LOGIC;
  signal \div[sub]_carry_n_0\ : STD_LOGIC;
  signal \div[sub]_carry_n_1\ : STD_LOGIC;
  signal \div[sub]_carry_n_2\ : STD_LOGIC;
  signal \div[sub]_carry_n_3\ : STD_LOGIC;
  signal \div[sub]_carry_n_4\ : STD_LOGIC;
  signal \div[sub]_carry_n_5\ : STD_LOGIC;
  signal \div[sub]_carry_n_6\ : STD_LOGIC;
  signal \div[sub]_carry_n_7\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][0]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][10]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][11]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][12]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][13]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][14]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][15]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][16]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][17]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][18]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][19]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][1]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][20]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][21]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][22]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][23]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][24]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][25]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][26]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][27]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][28]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][29]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][2]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][30]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][31]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][3]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][4]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][5]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][6]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][7]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][8]_i_1_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[remainder][9]_i_1_n_0\ : STD_LOGIC;
  signal \^divider_core_serial.div_reg[quotient][30]_0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \divider_core_serial.div_reg[remainder]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \divider_core_serial.div_reg[rs2_abs]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \divider_core_serial.div_reg[sign_mod]__0\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__7_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in0 : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal sdpram_reg_i_138_n_2 : STD_LOGIC;
  signal sdpram_reg_i_138_n_3 : STD_LOGIC;
  signal sdpram_reg_i_138_n_5 : STD_LOGIC;
  signal sdpram_reg_i_138_n_6 : STD_LOGIC;
  signal sdpram_reg_i_138_n_7 : STD_LOGIC;
  signal sdpram_reg_i_139_n_0 : STD_LOGIC;
  signal sdpram_reg_i_141_n_0 : STD_LOGIC;
  signal sdpram_reg_i_143_n_0 : STD_LOGIC;
  signal sdpram_reg_i_145_n_0 : STD_LOGIC;
  signal sdpram_reg_i_145_n_1 : STD_LOGIC;
  signal sdpram_reg_i_145_n_2 : STD_LOGIC;
  signal sdpram_reg_i_145_n_3 : STD_LOGIC;
  signal sdpram_reg_i_145_n_4 : STD_LOGIC;
  signal sdpram_reg_i_145_n_5 : STD_LOGIC;
  signal sdpram_reg_i_145_n_6 : STD_LOGIC;
  signal sdpram_reg_i_145_n_7 : STD_LOGIC;
  signal sdpram_reg_i_146_n_0 : STD_LOGIC;
  signal sdpram_reg_i_148_n_0 : STD_LOGIC;
  signal sdpram_reg_i_150_n_0 : STD_LOGIC;
  signal sdpram_reg_i_152_n_0 : STD_LOGIC;
  signal sdpram_reg_i_154_n_0 : STD_LOGIC;
  signal sdpram_reg_i_154_n_1 : STD_LOGIC;
  signal sdpram_reg_i_154_n_2 : STD_LOGIC;
  signal sdpram_reg_i_154_n_3 : STD_LOGIC;
  signal sdpram_reg_i_154_n_4 : STD_LOGIC;
  signal sdpram_reg_i_154_n_5 : STD_LOGIC;
  signal sdpram_reg_i_154_n_6 : STD_LOGIC;
  signal sdpram_reg_i_154_n_7 : STD_LOGIC;
  signal sdpram_reg_i_155_n_0 : STD_LOGIC;
  signal sdpram_reg_i_157_n_0 : STD_LOGIC;
  signal sdpram_reg_i_159_n_0 : STD_LOGIC;
  signal sdpram_reg_i_161_n_0 : STD_LOGIC;
  signal sdpram_reg_i_163_n_0 : STD_LOGIC;
  signal sdpram_reg_i_163_n_1 : STD_LOGIC;
  signal sdpram_reg_i_163_n_2 : STD_LOGIC;
  signal sdpram_reg_i_163_n_3 : STD_LOGIC;
  signal sdpram_reg_i_163_n_4 : STD_LOGIC;
  signal sdpram_reg_i_163_n_5 : STD_LOGIC;
  signal sdpram_reg_i_163_n_6 : STD_LOGIC;
  signal sdpram_reg_i_163_n_7 : STD_LOGIC;
  signal sdpram_reg_i_164_n_0 : STD_LOGIC;
  signal sdpram_reg_i_166_n_0 : STD_LOGIC;
  signal sdpram_reg_i_168_n_0 : STD_LOGIC;
  signal sdpram_reg_i_170_n_0 : STD_LOGIC;
  signal sdpram_reg_i_172_n_0 : STD_LOGIC;
  signal sdpram_reg_i_172_n_1 : STD_LOGIC;
  signal sdpram_reg_i_172_n_2 : STD_LOGIC;
  signal sdpram_reg_i_172_n_3 : STD_LOGIC;
  signal sdpram_reg_i_172_n_4 : STD_LOGIC;
  signal sdpram_reg_i_172_n_5 : STD_LOGIC;
  signal sdpram_reg_i_172_n_6 : STD_LOGIC;
  signal sdpram_reg_i_172_n_7 : STD_LOGIC;
  signal sdpram_reg_i_173_n_0 : STD_LOGIC;
  signal sdpram_reg_i_175_n_0 : STD_LOGIC;
  signal sdpram_reg_i_177_n_0 : STD_LOGIC;
  signal sdpram_reg_i_179_n_0 : STD_LOGIC;
  signal sdpram_reg_i_181_n_0 : STD_LOGIC;
  signal sdpram_reg_i_181_n_1 : STD_LOGIC;
  signal sdpram_reg_i_181_n_2 : STD_LOGIC;
  signal sdpram_reg_i_181_n_3 : STD_LOGIC;
  signal sdpram_reg_i_181_n_4 : STD_LOGIC;
  signal sdpram_reg_i_181_n_5 : STD_LOGIC;
  signal sdpram_reg_i_181_n_6 : STD_LOGIC;
  signal sdpram_reg_i_181_n_7 : STD_LOGIC;
  signal sdpram_reg_i_182_n_0 : STD_LOGIC;
  signal sdpram_reg_i_184_n_0 : STD_LOGIC;
  signal sdpram_reg_i_186_n_0 : STD_LOGIC;
  signal sdpram_reg_i_188_n_0 : STD_LOGIC;
  signal sdpram_reg_i_190_n_0 : STD_LOGIC;
  signal sdpram_reg_i_190_n_1 : STD_LOGIC;
  signal sdpram_reg_i_190_n_2 : STD_LOGIC;
  signal sdpram_reg_i_190_n_3 : STD_LOGIC;
  signal sdpram_reg_i_190_n_4 : STD_LOGIC;
  signal sdpram_reg_i_190_n_5 : STD_LOGIC;
  signal sdpram_reg_i_190_n_6 : STD_LOGIC;
  signal sdpram_reg_i_190_n_7 : STD_LOGIC;
  signal sdpram_reg_i_191_n_0 : STD_LOGIC;
  signal sdpram_reg_i_193_n_0 : STD_LOGIC;
  signal sdpram_reg_i_195_n_0 : STD_LOGIC;
  signal sdpram_reg_i_197_n_0 : STD_LOGIC;
  signal sdpram_reg_i_199_n_0 : STD_LOGIC;
  signal sdpram_reg_i_199_n_1 : STD_LOGIC;
  signal sdpram_reg_i_199_n_2 : STD_LOGIC;
  signal sdpram_reg_i_199_n_3 : STD_LOGIC;
  signal sdpram_reg_i_199_n_4 : STD_LOGIC;
  signal sdpram_reg_i_199_n_5 : STD_LOGIC;
  signal sdpram_reg_i_199_n_6 : STD_LOGIC;
  signal sdpram_reg_i_199_n_7 : STD_LOGIC;
  signal sdpram_reg_i_200_n_0 : STD_LOGIC;
  signal sdpram_reg_i_202_n_0 : STD_LOGIC;
  signal sdpram_reg_i_204_n_0 : STD_LOGIC;
  signal sdpram_reg_i_206_n_0 : STD_LOGIC;
  signal sdpram_reg_i_209_n_0 : STD_LOGIC;
  signal sdpram_reg_i_210_n_0 : STD_LOGIC;
  signal sdpram_reg_i_211_n_0 : STD_LOGIC;
  signal sdpram_reg_i_212_n_0 : STD_LOGIC;
  signal sdpram_reg_i_213_n_0 : STD_LOGIC;
  signal sdpram_reg_i_214_n_0 : STD_LOGIC;
  signal sdpram_reg_i_215_n_0 : STD_LOGIC;
  signal sdpram_reg_i_216_n_0 : STD_LOGIC;
  signal sdpram_reg_i_217_n_0 : STD_LOGIC;
  signal sdpram_reg_i_218_n_0 : STD_LOGIC;
  signal sdpram_reg_i_219_n_0 : STD_LOGIC;
  signal sdpram_reg_i_220_n_0 : STD_LOGIC;
  signal sdpram_reg_i_221_n_0 : STD_LOGIC;
  signal sdpram_reg_i_222_n_0 : STD_LOGIC;
  signal sdpram_reg_i_223_n_0 : STD_LOGIC;
  signal sdpram_reg_i_224_n_0 : STD_LOGIC;
  signal sdpram_reg_i_225_n_0 : STD_LOGIC;
  signal sdpram_reg_i_226_n_0 : STD_LOGIC;
  signal sdpram_reg_i_227_n_0 : STD_LOGIC;
  signal sdpram_reg_i_228_n_0 : STD_LOGIC;
  signal sdpram_reg_i_229_n_0 : STD_LOGIC;
  signal sdpram_reg_i_230_n_0 : STD_LOGIC;
  signal sdpram_reg_i_231_n_0 : STD_LOGIC;
  signal sdpram_reg_i_232_n_0 : STD_LOGIC;
  signal sdpram_reg_i_233_n_0 : STD_LOGIC;
  signal sdpram_reg_i_234_n_0 : STD_LOGIC;
  signal sdpram_reg_i_235_n_0 : STD_LOGIC;
  signal sdpram_reg_i_236_n_0 : STD_LOGIC;
  signal sdpram_reg_i_237_n_0 : STD_LOGIC;
  signal sdpram_reg_i_238_n_0 : STD_LOGIC;
  signal sdpram_reg_i_239_n_0 : STD_LOGIC;
  signal sdpram_reg_i_240_n_0 : STD_LOGIC;
  signal sdpram_reg_i_241_n_0 : STD_LOGIC;
  signal \NLW__inferred__4/i__carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__4/i__carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_divider_core_serial.div_reg[quotient][0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_divider_core_serial.div_reg[quotient][0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sdpram_reg_i_138_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_sdpram_reg_i_138_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_ctrl[state][1]_i_1\ : label is "soft_lutpair7";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_ctrl_reg[state][0]\ : label is "iSTATE:001,s_busy:010,s_done:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_ctrl_reg[state][1]\ : label is "iSTATE:001,s_busy:010,s_done:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_ctrl_reg[state][2]\ : label is "iSTATE:001,s_busy:010,s_done:100,";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \_inferred__4/i__carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__4/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__4/i__carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__4/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__4/i__carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__4/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__4/i__carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__4/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__4/i__carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__4/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__4/i__carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__4/i__carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__4/i__carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__4/i__carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__4/i__carry__6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__4/i__carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__4/i__carry__7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__4/i__carry__7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \ctrl[cnt][0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ctrl[cnt][1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ctrl[cnt][2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ctrl[cnt][4]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ctrl[cnt][4]_i_2\ : label is "soft_lutpair8";
  attribute ADDER_THRESHOLD of sdpram_reg_i_138 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of sdpram_reg_i_138 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of sdpram_reg_i_145 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of sdpram_reg_i_145 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of sdpram_reg_i_154 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of sdpram_reg_i_154 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of sdpram_reg_i_163 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of sdpram_reg_i_163 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of sdpram_reg_i_172 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of sdpram_reg_i_172 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of sdpram_reg_i_181 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of sdpram_reg_i_181 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of sdpram_reg_i_190 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of sdpram_reg_i_190 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of sdpram_reg_i_199 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of sdpram_reg_i_199 : label is "{SYNTH-8 {cell *THIS*}}";
begin
  CO(0) <= \^co\(0);
  \FSM_onehot_ctrl_reg[state][0]_0\ <= \^fsm_onehot_ctrl_reg[state][0]_0\;
  \FSM_onehot_ctrl_reg[state][1]_0\ <= \^fsm_onehot_ctrl_reg[state][1]_0\;
  \FSM_onehot_ctrl_reg[state][2]_0\ <= \^fsm_onehot_ctrl_reg[state][2]_0\;
  Q(62 downto 0) <= \^q\(62 downto 0);
  \ctrl_reg[out_en]\ <= \^ctrl_reg[out_en]\;
  \divider_core_serial.div_reg[quotient][30]_0\(30 downto 0) <= \^divider_core_serial.div_reg[quotient][30]_0\(30 downto 0);
\FSM_onehot_ctrl[state][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^fsm_onehot_ctrl_reg[state][2]_0\,
      I1 => \FSM_onehot_ctrl[state][2]_i_2_n_0\,
      I2 => \^fsm_onehot_ctrl_reg[state][0]_0\,
      O => \FSM_onehot_ctrl[state][0]_i_1_n_0\
    );
\FSM_onehot_ctrl[state][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => \^fsm_onehot_ctrl_reg[state][2]_0\,
      I1 => \FSM_onehot_ctrl[state][2]_i_2_n_0\,
      I2 => \^fsm_onehot_ctrl_reg[state][1]_0\,
      O => \FSM_onehot_ctrl[state][1]_i_1_n_0\
    );
\FSM_onehot_ctrl[state][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^fsm_onehot_ctrl_reg[state][1]_0\,
      I1 => \FSM_onehot_ctrl[state][2]_i_2_n_0\,
      I2 => \^fsm_onehot_ctrl_reg[state][2]_0\,
      O => \FSM_onehot_ctrl[state][2]_i_1_n_0\
    );
\FSM_onehot_ctrl[state][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5700FFFF57FF"
    )
        port map (
      I0 => \FSM_onehot_ctrl_reg[state][2]_1\,
      I1 => \ctrl[cnt][4]_i_2_n_0\,
      I2 => p_0_in1_in,
      I3 => \^fsm_onehot_ctrl_reg[state][1]_0\,
      I4 => \^fsm_onehot_ctrl_reg[state][2]_0\,
      I5 => \divider_core_serial.div_reg[remainder][31]_0\,
      O => \FSM_onehot_ctrl[state][2]_i_2_n_0\
    );
\FSM_onehot_ctrl_reg[state][0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_ctrl[state][0]_i_1_n_0\,
      PRE => rstn_sys,
      Q => \^fsm_onehot_ctrl_reg[state][0]_0\
    );
\FSM_onehot_ctrl_reg[state][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \FSM_onehot_ctrl[state][1]_i_1_n_0\,
      Q => \^fsm_onehot_ctrl_reg[state][1]_0\
    );
\FSM_onehot_ctrl_reg[state][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \FSM_onehot_ctrl[state][2]_i_1_n_0\,
      Q => \^fsm_onehot_ctrl_reg[state][2]_0\
    );
\_inferred__4/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__4/i__carry_n_0\,
      CO(2) => \_inferred__4/i__carry_n_1\,
      CO(1) => \_inferred__4/i__carry_n_2\,
      CO(0) => \_inferred__4/i__carry_n_3\,
      CYINIT => \p_0_in__0\(0),
      DI(3 downto 1) => \^q\(34 downto 32),
      DI(0) => DI(0),
      O(3 downto 0) => \mul[add]\(3 downto 0),
      S(3) => \i__carry_i_2_n_0\,
      S(2) => \i__carry_i_3_n_0\,
      S(1) => \i__carry_i_4_n_0\,
      S(0) => S(0)
    );
\_inferred__4/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__4/i__carry_n_0\,
      CO(3) => \_inferred__4/i__carry__0_n_0\,
      CO(2) => \_inferred__4/i__carry__0_n_1\,
      CO(1) => \_inferred__4/i__carry__0_n_2\,
      CO(0) => \_inferred__4/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(38 downto 35),
      O(3 downto 0) => \mul[add]\(7 downto 4),
      S(3) => \i__carry__0_i_1_n_0\,
      S(2) => \i__carry__0_i_2_n_0\,
      S(1) => \i__carry__0_i_3_n_0\,
      S(0) => \i__carry__0_i_4_n_0\
    );
\_inferred__4/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__4/i__carry__0_n_0\,
      CO(3) => \_inferred__4/i__carry__1_n_0\,
      CO(2) => \_inferred__4/i__carry__1_n_1\,
      CO(1) => \_inferred__4/i__carry__1_n_2\,
      CO(0) => \_inferred__4/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(42 downto 39),
      O(3 downto 0) => \mul[add]\(11 downto 8),
      S(3) => \i__carry__1_i_1_n_0\,
      S(2) => \i__carry__1_i_2_n_0\,
      S(1) => \i__carry__1_i_3_n_0\,
      S(0) => \i__carry__1_i_4_n_0\
    );
\_inferred__4/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__4/i__carry__1_n_0\,
      CO(3) => \_inferred__4/i__carry__2_n_0\,
      CO(2) => \_inferred__4/i__carry__2_n_1\,
      CO(1) => \_inferred__4/i__carry__2_n_2\,
      CO(0) => \_inferred__4/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(46 downto 43),
      O(3 downto 0) => \mul[add]\(15 downto 12),
      S(3) => \i__carry__2_i_1_n_0\,
      S(2) => \i__carry__2_i_2_n_0\,
      S(1) => \i__carry__2_i_3_n_0\,
      S(0) => \i__carry__2_i_4_n_0\
    );
\_inferred__4/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__4/i__carry__2_n_0\,
      CO(3) => \_inferred__4/i__carry__3_n_0\,
      CO(2) => \_inferred__4/i__carry__3_n_1\,
      CO(1) => \_inferred__4/i__carry__3_n_2\,
      CO(0) => \_inferred__4/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(50 downto 47),
      O(3 downto 0) => \mul[add]\(19 downto 16),
      S(3) => \i__carry__3_i_1_n_0\,
      S(2) => \i__carry__3_i_2_n_0\,
      S(1) => \i__carry__3_i_3_n_0\,
      S(0) => \i__carry__3_i_4_n_0\
    );
\_inferred__4/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__4/i__carry__3_n_0\,
      CO(3) => \_inferred__4/i__carry__4_n_0\,
      CO(2) => \_inferred__4/i__carry__4_n_1\,
      CO(1) => \_inferred__4/i__carry__4_n_2\,
      CO(0) => \_inferred__4/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(54 downto 51),
      O(3 downto 0) => \mul[add]\(23 downto 20),
      S(3) => \i__carry__4_i_1_n_0\,
      S(2) => \i__carry__4_i_2_n_0\,
      S(1) => \i__carry__4_i_3_n_0\,
      S(0) => \i__carry__4_i_4_n_0\
    );
\_inferred__4/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__4/i__carry__4_n_0\,
      CO(3) => \_inferred__4/i__carry__5_n_0\,
      CO(2) => \_inferred__4/i__carry__5_n_1\,
      CO(1) => \_inferred__4/i__carry__5_n_2\,
      CO(0) => \_inferred__4/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(58 downto 55),
      O(3 downto 0) => \mul[add]\(27 downto 24),
      S(3) => \i__carry__5_i_1_n_0\,
      S(2) => \i__carry__5_i_2_n_0\,
      S(1) => \i__carry__5_i_3_n_0\,
      S(0) => \i__carry__5_i_4_n_0\
    );
\_inferred__4/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__4/i__carry__5_n_0\,
      CO(3) => \_inferred__4/i__carry__6_n_0\,
      CO(2) => \_inferred__4/i__carry__6_n_1\,
      CO(1) => \_inferred__4/i__carry__6_n_2\,
      CO(0) => \_inferred__4/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(62 downto 59),
      O(3 downto 0) => \mul[add]\(31 downto 28),
      S(3) => \i__carry__6_i_1_n_0\,
      S(2) => \i__carry__6_i_2_n_0\,
      S(1) => \i__carry__6_i_3_n_0\,
      S(0) => \i__carry__6_i_4_n_0\
    );
\_inferred__4/i__carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__4/i__carry__6_n_0\,
      CO(3 downto 0) => \NLW__inferred__4/i__carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW__inferred__4/i__carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => \mul[add]\(32),
      S(3 downto 1) => B"000",
      S(0) => \i__carry__7_i_1_n_0\
    );
\ctrl[cnt][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fsm_onehot_ctrl_reg[state][1]_0\,
      I1 => \ctrl_reg[cnt_n_0_][0]\,
      O => \ctrl[cnt]\(0)
    );
\ctrl[cnt][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F9FF"
    )
        port map (
      I0 => p_2_in,
      I1 => \ctrl_reg[cnt_n_0_][0]\,
      I2 => \^fsm_onehot_ctrl_reg[state][2]_0\,
      I3 => \^fsm_onehot_ctrl_reg[state][1]_0\,
      O => \ctrl[cnt][1]_i_1_n_0\
    );
\ctrl[cnt][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA9FFFF"
    )
        port map (
      I0 => \ctrl_reg[cnt_n_0_][2]\,
      I1 => \ctrl_reg[cnt_n_0_][0]\,
      I2 => p_2_in,
      I3 => \^fsm_onehot_ctrl_reg[state][2]_0\,
      I4 => \^fsm_onehot_ctrl_reg[state][1]_0\,
      O => \ctrl[cnt][2]_i_1_n_0\
    );
\ctrl[cnt][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA9FFFFFFFF"
    )
        port map (
      I0 => \ctrl_reg[cnt_n_0_][3]\,
      I1 => p_2_in,
      I2 => \ctrl_reg[cnt_n_0_][0]\,
      I3 => \ctrl_reg[cnt_n_0_][2]\,
      I4 => \^fsm_onehot_ctrl_reg[state][2]_0\,
      I5 => \^fsm_onehot_ctrl_reg[state][1]_0\,
      O => \ctrl[cnt]\(3)
    );
\ctrl[cnt][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F9FF"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \ctrl[cnt][4]_i_2_n_0\,
      I2 => \^fsm_onehot_ctrl_reg[state][2]_0\,
      I3 => \^fsm_onehot_ctrl_reg[state][1]_0\,
      O => \ctrl[cnt]\(4)
    );
\ctrl[cnt][4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ctrl_reg[cnt_n_0_][3]\,
      I1 => p_2_in,
      I2 => \ctrl_reg[cnt_n_0_][0]\,
      I3 => \ctrl_reg[cnt_n_0_][2]\,
      O => \ctrl[cnt][4]_i_2_n_0\
    );
\ctrl_reg[cnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl[cnt]\(0),
      Q => \ctrl_reg[cnt_n_0_][0]\
    );
\ctrl_reg[cnt][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl[cnt][1]_i_1_n_0\,
      Q => p_2_in
    );
\ctrl_reg[cnt][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl[cnt][2]_i_1_n_0\,
      Q => \ctrl_reg[cnt_n_0_][2]\
    );
\ctrl_reg[cnt][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl[cnt]\(3),
      Q => \ctrl_reg[cnt_n_0_][3]\
    );
\ctrl_reg[cnt][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl[cnt]\(4),
      Q => p_0_in1_in
    );
\ctrl_reg[out_en]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fsm_onehot_ctrl_reg[state][2]_0\,
      Q => \^ctrl_reg[out_en]\
    );
\div[sub]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \div[sub]_carry_n_0\,
      CO(2) => \div[sub]_carry_n_1\,
      CO(1) => \div[sub]_carry_n_2\,
      CO(0) => \div[sub]_carry_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => \divider_core_serial.div_reg[remainder]\(2 downto 0),
      DI(0) => p_1_in0,
      O(3) => \div[sub]_carry_n_4\,
      O(2) => \div[sub]_carry_n_5\,
      O(1) => \div[sub]_carry_n_6\,
      O(0) => \div[sub]_carry_n_7\,
      S(3) => \div[sub]_carry_i_1_n_0\,
      S(2) => \div[sub]_carry_i_2_n_0\,
      S(1) => \div[sub]_carry_i_3_n_0\,
      S(0) => \div[sub]_carry_i_4_n_0\
    );
\div[sub]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \div[sub]_carry_n_0\,
      CO(3) => \div[sub]_carry__0_n_0\,
      CO(2) => \div[sub]_carry__0_n_1\,
      CO(1) => \div[sub]_carry__0_n_2\,
      CO(0) => \div[sub]_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \divider_core_serial.div_reg[remainder]\(6 downto 3),
      O(3) => \div[sub]_carry__0_n_4\,
      O(2) => \div[sub]_carry__0_n_5\,
      O(1) => \div[sub]_carry__0_n_6\,
      O(0) => \div[sub]_carry__0_n_7\,
      S(3) => \div[sub]_carry__0_i_1_n_0\,
      S(2) => \div[sub]_carry__0_i_2_n_0\,
      S(1) => \div[sub]_carry__0_i_3_n_0\,
      S(0) => \div[sub]_carry__0_i_4_n_0\
    );
\div[sub]_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(6),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(7),
      O => \div[sub]_carry__0_i_1_n_0\
    );
\div[sub]_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(5),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(6),
      O => \div[sub]_carry__0_i_2_n_0\
    );
\div[sub]_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(4),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(5),
      O => \div[sub]_carry__0_i_3_n_0\
    );
\div[sub]_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(3),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(4),
      O => \div[sub]_carry__0_i_4_n_0\
    );
\div[sub]_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \div[sub]_carry__0_n_0\,
      CO(3) => \div[sub]_carry__1_n_0\,
      CO(2) => \div[sub]_carry__1_n_1\,
      CO(1) => \div[sub]_carry__1_n_2\,
      CO(0) => \div[sub]_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \divider_core_serial.div_reg[remainder]\(10 downto 7),
      O(3) => \div[sub]_carry__1_n_4\,
      O(2) => \div[sub]_carry__1_n_5\,
      O(1) => \div[sub]_carry__1_n_6\,
      O(0) => \div[sub]_carry__1_n_7\,
      S(3) => \div[sub]_carry__1_i_1_n_0\,
      S(2) => \div[sub]_carry__1_i_2_n_0\,
      S(1) => \div[sub]_carry__1_i_3_n_0\,
      S(0) => \div[sub]_carry__1_i_4_n_0\
    );
\div[sub]_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(10),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(11),
      O => \div[sub]_carry__1_i_1_n_0\
    );
\div[sub]_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(9),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(10),
      O => \div[sub]_carry__1_i_2_n_0\
    );
\div[sub]_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(8),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(9),
      O => \div[sub]_carry__1_i_3_n_0\
    );
\div[sub]_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(7),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(8),
      O => \div[sub]_carry__1_i_4_n_0\
    );
\div[sub]_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \div[sub]_carry__1_n_0\,
      CO(3) => \div[sub]_carry__2_n_0\,
      CO(2) => \div[sub]_carry__2_n_1\,
      CO(1) => \div[sub]_carry__2_n_2\,
      CO(0) => \div[sub]_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \divider_core_serial.div_reg[remainder]\(14 downto 11),
      O(3) => \div[sub]_carry__2_n_4\,
      O(2) => \div[sub]_carry__2_n_5\,
      O(1) => \div[sub]_carry__2_n_6\,
      O(0) => \div[sub]_carry__2_n_7\,
      S(3) => \div[sub]_carry__2_i_1_n_0\,
      S(2) => \div[sub]_carry__2_i_2_n_0\,
      S(1) => \div[sub]_carry__2_i_3_n_0\,
      S(0) => \div[sub]_carry__2_i_4_n_0\
    );
\div[sub]_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(14),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(15),
      O => \div[sub]_carry__2_i_1_n_0\
    );
\div[sub]_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(13),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(14),
      O => \div[sub]_carry__2_i_2_n_0\
    );
\div[sub]_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(12),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(13),
      O => \div[sub]_carry__2_i_3_n_0\
    );
\div[sub]_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(11),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(12),
      O => \div[sub]_carry__2_i_4_n_0\
    );
\div[sub]_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \div[sub]_carry__2_n_0\,
      CO(3) => \div[sub]_carry__3_n_0\,
      CO(2) => \div[sub]_carry__3_n_1\,
      CO(1) => \div[sub]_carry__3_n_2\,
      CO(0) => \div[sub]_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \divider_core_serial.div_reg[remainder]\(18 downto 15),
      O(3) => \div[sub]_carry__3_n_4\,
      O(2) => \div[sub]_carry__3_n_5\,
      O(1) => \div[sub]_carry__3_n_6\,
      O(0) => \div[sub]_carry__3_n_7\,
      S(3) => \div[sub]_carry__3_i_1_n_0\,
      S(2) => \div[sub]_carry__3_i_2_n_0\,
      S(1) => \div[sub]_carry__3_i_3_n_0\,
      S(0) => \div[sub]_carry__3_i_4_n_0\
    );
\div[sub]_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(18),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(19),
      O => \div[sub]_carry__3_i_1_n_0\
    );
\div[sub]_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(17),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(18),
      O => \div[sub]_carry__3_i_2_n_0\
    );
\div[sub]_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(16),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(17),
      O => \div[sub]_carry__3_i_3_n_0\
    );
\div[sub]_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(15),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(16),
      O => \div[sub]_carry__3_i_4_n_0\
    );
\div[sub]_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \div[sub]_carry__3_n_0\,
      CO(3) => \div[sub]_carry__4_n_0\,
      CO(2) => \div[sub]_carry__4_n_1\,
      CO(1) => \div[sub]_carry__4_n_2\,
      CO(0) => \div[sub]_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \divider_core_serial.div_reg[remainder]\(22 downto 19),
      O(3) => \div[sub]_carry__4_n_4\,
      O(2) => \div[sub]_carry__4_n_5\,
      O(1) => \div[sub]_carry__4_n_6\,
      O(0) => \div[sub]_carry__4_n_7\,
      S(3) => \div[sub]_carry__4_i_1_n_0\,
      S(2) => \div[sub]_carry__4_i_2_n_0\,
      S(1) => \div[sub]_carry__4_i_3_n_0\,
      S(0) => \div[sub]_carry__4_i_4_n_0\
    );
\div[sub]_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(22),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(23),
      O => \div[sub]_carry__4_i_1_n_0\
    );
\div[sub]_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(21),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(22),
      O => \div[sub]_carry__4_i_2_n_0\
    );
\div[sub]_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(20),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(21),
      O => \div[sub]_carry__4_i_3_n_0\
    );
\div[sub]_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(19),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(20),
      O => \div[sub]_carry__4_i_4_n_0\
    );
\div[sub]_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \div[sub]_carry__4_n_0\,
      CO(3) => \div[sub]_carry__5_n_0\,
      CO(2) => \div[sub]_carry__5_n_1\,
      CO(1) => \div[sub]_carry__5_n_2\,
      CO(0) => \div[sub]_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \divider_core_serial.div_reg[remainder]\(26 downto 23),
      O(3) => \div[sub]_carry__5_n_4\,
      O(2) => \div[sub]_carry__5_n_5\,
      O(1) => \div[sub]_carry__5_n_6\,
      O(0) => \div[sub]_carry__5_n_7\,
      S(3) => \div[sub]_carry__5_i_1_n_0\,
      S(2) => \div[sub]_carry__5_i_2_n_0\,
      S(1) => \div[sub]_carry__5_i_3_n_0\,
      S(0) => \div[sub]_carry__5_i_4_n_0\
    );
\div[sub]_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(26),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(27),
      O => \div[sub]_carry__5_i_1_n_0\
    );
\div[sub]_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(25),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(26),
      O => \div[sub]_carry__5_i_2_n_0\
    );
\div[sub]_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(24),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(25),
      O => \div[sub]_carry__5_i_3_n_0\
    );
\div[sub]_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(23),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(24),
      O => \div[sub]_carry__5_i_4_n_0\
    );
\div[sub]_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \div[sub]_carry__5_n_0\,
      CO(3) => \div[sub]_carry__6_n_0\,
      CO(2) => \div[sub]_carry__6_n_1\,
      CO(1) => \div[sub]_carry__6_n_2\,
      CO(0) => \div[sub]_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \divider_core_serial.div_reg[remainder]\(30 downto 27),
      O(3) => \div[sub]_carry__6_n_4\,
      O(2) => \div[sub]_carry__6_n_5\,
      O(1) => \div[sub]_carry__6_n_6\,
      O(0) => \div[sub]_carry__6_n_7\,
      S(3) => \div[sub]_carry__6_i_1_n_0\,
      S(2) => \div[sub]_carry__6_i_2_n_0\,
      S(1) => \div[sub]_carry__6_i_3_n_0\,
      S(0) => \div[sub]_carry__6_i_4_n_0\
    );
\div[sub]_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(30),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(31),
      O => \div[sub]_carry__6_i_1_n_0\
    );
\div[sub]_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(29),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(30),
      O => \div[sub]_carry__6_i_2_n_0\
    );
\div[sub]_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(28),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(29),
      O => \div[sub]_carry__6_i_3_n_0\
    );
\div[sub]_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(27),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(28),
      O => \div[sub]_carry__6_i_4_n_0\
    );
\div[sub]_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(2),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(3),
      O => \div[sub]_carry_i_1_n_0\
    );
\div[sub]_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(1),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(2),
      O => \div[sub]_carry_i_2_n_0\
    );
\div[sub]_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(0),
      I1 => \divider_core_serial.div_reg[rs2_abs]\(1),
      O => \div[sub]_carry_i_3_n_0\
    );
\div[sub]_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in0,
      I1 => \divider_core_serial.div_reg[rs2_abs]\(0),
      O => \div[sub]_carry_i_4_n_0\
    );
\divider_core_serial.div[remainder][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => p_1_in0,
      I3 => \^co\(0),
      I4 => \div[sub]_carry_n_7\,
      O => \divider_core_serial.div[remainder][0]_i_1_n_0\
    );
\divider_core_serial.div[remainder][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(9),
      I3 => \^co\(0),
      I4 => \div[sub]_carry__1_n_5\,
      O => \divider_core_serial.div[remainder][10]_i_1_n_0\
    );
\divider_core_serial.div[remainder][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(10),
      I3 => \^co\(0),
      I4 => \div[sub]_carry__1_n_4\,
      O => \divider_core_serial.div[remainder][11]_i_1_n_0\
    );
\divider_core_serial.div[remainder][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(11),
      I3 => \^co\(0),
      I4 => \div[sub]_carry__2_n_7\,
      O => \divider_core_serial.div[remainder][12]_i_1_n_0\
    );
\divider_core_serial.div[remainder][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(12),
      I3 => \^co\(0),
      I4 => \div[sub]_carry__2_n_6\,
      O => \divider_core_serial.div[remainder][13]_i_1_n_0\
    );
\divider_core_serial.div[remainder][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(13),
      I3 => \^co\(0),
      I4 => \div[sub]_carry__2_n_5\,
      O => \divider_core_serial.div[remainder][14]_i_1_n_0\
    );
\divider_core_serial.div[remainder][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(14),
      I3 => \^co\(0),
      I4 => \div[sub]_carry__2_n_4\,
      O => \divider_core_serial.div[remainder][15]_i_1_n_0\
    );
\divider_core_serial.div[remainder][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(15),
      I3 => \^co\(0),
      I4 => \div[sub]_carry__3_n_7\,
      O => \divider_core_serial.div[remainder][16]_i_1_n_0\
    );
\divider_core_serial.div[remainder][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(16),
      I3 => \^co\(0),
      I4 => \div[sub]_carry__3_n_6\,
      O => \divider_core_serial.div[remainder][17]_i_1_n_0\
    );
\divider_core_serial.div[remainder][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(17),
      I3 => \^co\(0),
      I4 => \div[sub]_carry__3_n_5\,
      O => \divider_core_serial.div[remainder][18]_i_1_n_0\
    );
\divider_core_serial.div[remainder][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(18),
      I3 => \^co\(0),
      I4 => \div[sub]_carry__3_n_4\,
      O => \divider_core_serial.div[remainder][19]_i_1_n_0\
    );
\divider_core_serial.div[remainder][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(0),
      I3 => \^co\(0),
      I4 => \div[sub]_carry_n_6\,
      O => \divider_core_serial.div[remainder][1]_i_1_n_0\
    );
\divider_core_serial.div[remainder][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(19),
      I3 => \^co\(0),
      I4 => \div[sub]_carry__4_n_7\,
      O => \divider_core_serial.div[remainder][20]_i_1_n_0\
    );
\divider_core_serial.div[remainder][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(20),
      I3 => \^co\(0),
      I4 => \div[sub]_carry__4_n_6\,
      O => \divider_core_serial.div[remainder][21]_i_1_n_0\
    );
\divider_core_serial.div[remainder][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(21),
      I3 => \^co\(0),
      I4 => \div[sub]_carry__4_n_5\,
      O => \divider_core_serial.div[remainder][22]_i_1_n_0\
    );
\divider_core_serial.div[remainder][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(22),
      I3 => \^co\(0),
      I4 => \div[sub]_carry__4_n_4\,
      O => \divider_core_serial.div[remainder][23]_i_1_n_0\
    );
\divider_core_serial.div[remainder][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(23),
      I3 => \^co\(0),
      I4 => \div[sub]_carry__5_n_7\,
      O => \divider_core_serial.div[remainder][24]_i_1_n_0\
    );
\divider_core_serial.div[remainder][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(24),
      I3 => \^co\(0),
      I4 => \div[sub]_carry__5_n_6\,
      O => \divider_core_serial.div[remainder][25]_i_1_n_0\
    );
\divider_core_serial.div[remainder][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(25),
      I3 => \^co\(0),
      I4 => \div[sub]_carry__5_n_5\,
      O => \divider_core_serial.div[remainder][26]_i_1_n_0\
    );
\divider_core_serial.div[remainder][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(26),
      I3 => \^co\(0),
      I4 => \div[sub]_carry__5_n_4\,
      O => \divider_core_serial.div[remainder][27]_i_1_n_0\
    );
\divider_core_serial.div[remainder][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(27),
      I3 => \^co\(0),
      I4 => \div[sub]_carry__6_n_7\,
      O => \divider_core_serial.div[remainder][28]_i_1_n_0\
    );
\divider_core_serial.div[remainder][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(28),
      I3 => \^co\(0),
      I4 => \div[sub]_carry__6_n_6\,
      O => \divider_core_serial.div[remainder][29]_i_1_n_0\
    );
\divider_core_serial.div[remainder][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(1),
      I3 => \^co\(0),
      I4 => \div[sub]_carry_n_5\,
      O => \divider_core_serial.div[remainder][2]_i_1_n_0\
    );
\divider_core_serial.div[remainder][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(29),
      I3 => \^co\(0),
      I4 => \div[sub]_carry__6_n_5\,
      O => \divider_core_serial.div[remainder][30]_i_1_n_0\
    );
\divider_core_serial.div[remainder][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(30),
      I3 => \^co\(0),
      I4 => \div[sub]_carry__6_n_4\,
      O => \divider_core_serial.div[remainder][31]_i_1_n_0\
    );
\divider_core_serial.div[remainder][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(2),
      I3 => \^co\(0),
      I4 => \div[sub]_carry_n_4\,
      O => \divider_core_serial.div[remainder][3]_i_1_n_0\
    );
\divider_core_serial.div[remainder][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(3),
      I3 => \^co\(0),
      I4 => \div[sub]_carry__0_n_7\,
      O => \divider_core_serial.div[remainder][4]_i_1_n_0\
    );
\divider_core_serial.div[remainder][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(4),
      I3 => \^co\(0),
      I4 => \div[sub]_carry__0_n_6\,
      O => \divider_core_serial.div[remainder][5]_i_1_n_0\
    );
\divider_core_serial.div[remainder][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(5),
      I3 => \^co\(0),
      I4 => \div[sub]_carry__0_n_5\,
      O => \divider_core_serial.div[remainder][6]_i_1_n_0\
    );
\divider_core_serial.div[remainder][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(6),
      I3 => \^co\(0),
      I4 => \div[sub]_carry__0_n_4\,
      O => \divider_core_serial.div[remainder][7]_i_1_n_0\
    );
\divider_core_serial.div[remainder][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(7),
      I3 => \^co\(0),
      I4 => \div[sub]_carry__1_n_7\,
      O => \divider_core_serial.div[remainder][8]_i_1_n_0\
    );
\divider_core_serial.div[remainder][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB000B0"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder][31]_0\,
      I1 => \divider_core_serial.div_reg[remainder][31]_1\,
      I2 => \divider_core_serial.div_reg[remainder]\(8),
      I3 => \^co\(0),
      I4 => \div[sub]_carry__1_n_6\,
      O => \divider_core_serial.div[remainder][9]_i_1_n_0\
    );
\divider_core_serial.div_reg[quotient][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(0),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(0)
    );
\divider_core_serial.div_reg[quotient][0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \div[sub]_carry__6_n_0\,
      CO(3 downto 1) => \NLW_divider_core_serial.div_reg[quotient][0]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^co\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_divider_core_serial.div_reg[quotient][0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\divider_core_serial.div_reg[quotient][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(10),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(10)
    );
\divider_core_serial.div_reg[quotient][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(11),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(11)
    );
\divider_core_serial.div_reg[quotient][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(12),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(12)
    );
\divider_core_serial.div_reg[quotient][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(13),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(13)
    );
\divider_core_serial.div_reg[quotient][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(14),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(14)
    );
\divider_core_serial.div_reg[quotient][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(15),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(15)
    );
\divider_core_serial.div_reg[quotient][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(16),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(16)
    );
\divider_core_serial.div_reg[quotient][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(17),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(17)
    );
\divider_core_serial.div_reg[quotient][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(18),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(18)
    );
\divider_core_serial.div_reg[quotient][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(19),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(19)
    );
\divider_core_serial.div_reg[quotient][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(1),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(1)
    );
\divider_core_serial.div_reg[quotient][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(20),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(20)
    );
\divider_core_serial.div_reg[quotient][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(21),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(21)
    );
\divider_core_serial.div_reg[quotient][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(22),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(22)
    );
\divider_core_serial.div_reg[quotient][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(23),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(23)
    );
\divider_core_serial.div_reg[quotient][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(24),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(24)
    );
\divider_core_serial.div_reg[quotient][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(25),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(25)
    );
\divider_core_serial.div_reg[quotient][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(26),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(26)
    );
\divider_core_serial.div_reg[quotient][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(27),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(27)
    );
\divider_core_serial.div_reg[quotient][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(28),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(28)
    );
\divider_core_serial.div_reg[quotient][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(29),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(29)
    );
\divider_core_serial.div_reg[quotient][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(2),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(2)
    );
\divider_core_serial.div_reg[quotient][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(30),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(30)
    );
\divider_core_serial.div_reg[quotient][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(31),
      Q => p_1_in0
    );
\divider_core_serial.div_reg[quotient][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(3),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(3)
    );
\divider_core_serial.div_reg[quotient][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(4),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(4)
    );
\divider_core_serial.div_reg[quotient][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(5),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(5)
    );
\divider_core_serial.div_reg[quotient][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(6),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(6)
    );
\divider_core_serial.div_reg[quotient][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(7),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(7)
    );
\divider_core_serial.div_reg[quotient][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(8),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(8)
    );
\divider_core_serial.div_reg[quotient][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[quotient][31]_0\(9),
      Q => \^divider_core_serial.div_reg[quotient][30]_0\(9)
    );
\divider_core_serial.div_reg[remainder][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][0]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(0)
    );
\divider_core_serial.div_reg[remainder][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][10]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(10)
    );
\divider_core_serial.div_reg[remainder][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][11]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(11)
    );
\divider_core_serial.div_reg[remainder][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][12]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(12)
    );
\divider_core_serial.div_reg[remainder][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][13]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(13)
    );
\divider_core_serial.div_reg[remainder][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][14]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(14)
    );
\divider_core_serial.div_reg[remainder][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][15]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(15)
    );
\divider_core_serial.div_reg[remainder][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][16]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(16)
    );
\divider_core_serial.div_reg[remainder][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][17]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(17)
    );
\divider_core_serial.div_reg[remainder][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][18]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(18)
    );
\divider_core_serial.div_reg[remainder][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][19]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(19)
    );
\divider_core_serial.div_reg[remainder][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][1]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(1)
    );
\divider_core_serial.div_reg[remainder][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][20]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(20)
    );
\divider_core_serial.div_reg[remainder][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][21]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(21)
    );
\divider_core_serial.div_reg[remainder][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][22]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(22)
    );
\divider_core_serial.div_reg[remainder][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][23]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(23)
    );
\divider_core_serial.div_reg[remainder][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][24]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(24)
    );
\divider_core_serial.div_reg[remainder][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][25]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(25)
    );
\divider_core_serial.div_reg[remainder][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][26]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(26)
    );
\divider_core_serial.div_reg[remainder][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][27]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(27)
    );
\divider_core_serial.div_reg[remainder][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][28]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(28)
    );
\divider_core_serial.div_reg[remainder][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][29]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(29)
    );
\divider_core_serial.div_reg[remainder][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][2]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(2)
    );
\divider_core_serial.div_reg[remainder][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][30]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(30)
    );
\divider_core_serial.div_reg[remainder][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][31]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(31)
    );
\divider_core_serial.div_reg[remainder][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][3]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(3)
    );
\divider_core_serial.div_reg[remainder][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][4]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(4)
    );
\divider_core_serial.div_reg[remainder][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][5]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(5)
    );
\divider_core_serial.div_reg[remainder][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][6]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(6)
    );
\divider_core_serial.div_reg[remainder][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][7]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(7)
    );
\divider_core_serial.div_reg[remainder][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][8]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(8)
    );
\divider_core_serial.div_reg[remainder][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \divider_core_serial.div_reg[remainder][0]_0\(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div[remainder][9]_i_1_n_0\,
      Q => \divider_core_serial.div_reg[remainder]\(9)
    );
\divider_core_serial.div_reg[rs2_abs][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(0),
      Q => \divider_core_serial.div_reg[rs2_abs]\(0)
    );
\divider_core_serial.div_reg[rs2_abs][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(10),
      Q => \divider_core_serial.div_reg[rs2_abs]\(10)
    );
\divider_core_serial.div_reg[rs2_abs][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(11),
      Q => \divider_core_serial.div_reg[rs2_abs]\(11)
    );
\divider_core_serial.div_reg[rs2_abs][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(12),
      Q => \divider_core_serial.div_reg[rs2_abs]\(12)
    );
\divider_core_serial.div_reg[rs2_abs][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(13),
      Q => \divider_core_serial.div_reg[rs2_abs]\(13)
    );
\divider_core_serial.div_reg[rs2_abs][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(14),
      Q => \divider_core_serial.div_reg[rs2_abs]\(14)
    );
\divider_core_serial.div_reg[rs2_abs][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(15),
      Q => \divider_core_serial.div_reg[rs2_abs]\(15)
    );
\divider_core_serial.div_reg[rs2_abs][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(16),
      Q => \divider_core_serial.div_reg[rs2_abs]\(16)
    );
\divider_core_serial.div_reg[rs2_abs][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(17),
      Q => \divider_core_serial.div_reg[rs2_abs]\(17)
    );
\divider_core_serial.div_reg[rs2_abs][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(18),
      Q => \divider_core_serial.div_reg[rs2_abs]\(18)
    );
\divider_core_serial.div_reg[rs2_abs][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(19),
      Q => \divider_core_serial.div_reg[rs2_abs]\(19)
    );
\divider_core_serial.div_reg[rs2_abs][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(1),
      Q => \divider_core_serial.div_reg[rs2_abs]\(1)
    );
\divider_core_serial.div_reg[rs2_abs][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(20),
      Q => \divider_core_serial.div_reg[rs2_abs]\(20)
    );
\divider_core_serial.div_reg[rs2_abs][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(21),
      Q => \divider_core_serial.div_reg[rs2_abs]\(21)
    );
\divider_core_serial.div_reg[rs2_abs][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(22),
      Q => \divider_core_serial.div_reg[rs2_abs]\(22)
    );
\divider_core_serial.div_reg[rs2_abs][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(23),
      Q => \divider_core_serial.div_reg[rs2_abs]\(23)
    );
\divider_core_serial.div_reg[rs2_abs][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(24),
      Q => \divider_core_serial.div_reg[rs2_abs]\(24)
    );
\divider_core_serial.div_reg[rs2_abs][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(25),
      Q => \divider_core_serial.div_reg[rs2_abs]\(25)
    );
\divider_core_serial.div_reg[rs2_abs][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(26),
      Q => \divider_core_serial.div_reg[rs2_abs]\(26)
    );
\divider_core_serial.div_reg[rs2_abs][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(27),
      Q => \divider_core_serial.div_reg[rs2_abs]\(27)
    );
\divider_core_serial.div_reg[rs2_abs][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(28),
      Q => \divider_core_serial.div_reg[rs2_abs]\(28)
    );
\divider_core_serial.div_reg[rs2_abs][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(29),
      Q => \divider_core_serial.div_reg[rs2_abs]\(29)
    );
\divider_core_serial.div_reg[rs2_abs][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(2),
      Q => \divider_core_serial.div_reg[rs2_abs]\(2)
    );
\divider_core_serial.div_reg[rs2_abs][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(30),
      Q => \divider_core_serial.div_reg[rs2_abs]\(30)
    );
\divider_core_serial.div_reg[rs2_abs][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(31),
      Q => \divider_core_serial.div_reg[rs2_abs]\(31)
    );
\divider_core_serial.div_reg[rs2_abs][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(3),
      Q => \divider_core_serial.div_reg[rs2_abs]\(3)
    );
\divider_core_serial.div_reg[rs2_abs][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(4),
      Q => \divider_core_serial.div_reg[rs2_abs]\(4)
    );
\divider_core_serial.div_reg[rs2_abs][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(5),
      Q => \divider_core_serial.div_reg[rs2_abs]\(5)
    );
\divider_core_serial.div_reg[rs2_abs][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(6),
      Q => \divider_core_serial.div_reg[rs2_abs]\(6)
    );
\divider_core_serial.div_reg[rs2_abs][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(7),
      Q => \divider_core_serial.div_reg[rs2_abs]\(7)
    );
\divider_core_serial.div_reg[rs2_abs][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(8),
      Q => \divider_core_serial.div_reg[rs2_abs]\(8)
    );
\divider_core_serial.div_reg[rs2_abs][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[rs2_abs][31]_0\(9),
      Q => \divider_core_serial.div_reg[rs2_abs]\(9)
    );
\divider_core_serial.div_reg[sign_mod]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \divider_core_serial.div_reg[sign_mod]_31\,
      Q => \divider_core_serial.div_reg[sign_mod]__0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(6),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(38),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(5),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(37),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(4),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(36),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(3),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(35),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(10),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(42),
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(9),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(41),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(8),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(40),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(7),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(39),
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(14),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(46),
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(13),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(45),
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(12),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(44),
      O => \i__carry__2_i_3_n_0\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(11),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(43),
      O => \i__carry__2_i_4_n_0\
    );
\i__carry__3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(18),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(50),
      O => \i__carry__3_i_1_n_0\
    );
\i__carry__3_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(17),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(49),
      O => \i__carry__3_i_2_n_0\
    );
\i__carry__3_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(16),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(48),
      O => \i__carry__3_i_3_n_0\
    );
\i__carry__3_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(15),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(47),
      O => \i__carry__3_i_4_n_0\
    );
\i__carry__4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(22),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(54),
      O => \i__carry__4_i_1_n_0\
    );
\i__carry__4_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(21),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(53),
      O => \i__carry__4_i_2_n_0\
    );
\i__carry__4_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(20),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(52),
      O => \i__carry__4_i_3_n_0\
    );
\i__carry__4_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(19),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(51),
      O => \i__carry__4_i_4_n_0\
    );
\i__carry__5_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(26),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(58),
      O => \i__carry__5_i_1_n_0\
    );
\i__carry__5_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(25),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(57),
      O => \i__carry__5_i_2_n_0\
    );
\i__carry__5_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(24),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(56),
      O => \i__carry__5_i_3_n_0\
    );
\i__carry__5_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(23),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(55),
      O => \i__carry__5_i_4_n_0\
    );
\i__carry__6_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => rs2_o(30),
      I1 => \_inferred__4/i__carry_0\,
      I2 => \^q\(0),
      I3 => \^q\(62),
      O => \i__carry__6_i_1_n_0\
    );
\i__carry__6_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(29),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(61),
      O => \i__carry__6_i_2_n_0\
    );
\i__carry__6_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(28),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(60),
      O => \i__carry__6_i_3_n_0\
    );
\i__carry__6_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(27),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(59),
      O => \i__carry__6_i_4_n_0\
    );
\i__carry__7_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9060A0A"
    )
        port map (
      I0 => \^q\(62),
      I1 => rs2_o(30),
      I2 => \_inferred__4/i__carry__7_0\,
      I3 => \_inferred__4/i__carry_0\,
      I4 => \^q\(0),
      O => \i__carry__7_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(2),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(34),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(1),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(33),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2_o(0),
      I2 => \_inferred__4/i__carry_0\,
      I3 => \^q\(32),
      O => \i__carry_i_4_n_0\
    );
\multiplier_core_serial.mul_reg[res][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(0),
      Q => \^q\(0)
    );
\multiplier_core_serial.mul_reg[res][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(10),
      Q => \^q\(10)
    );
\multiplier_core_serial.mul_reg[res][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(11),
      Q => \^q\(11)
    );
\multiplier_core_serial.mul_reg[res][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(12),
      Q => \^q\(12)
    );
\multiplier_core_serial.mul_reg[res][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(13),
      Q => \^q\(13)
    );
\multiplier_core_serial.mul_reg[res][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(14),
      Q => \^q\(14)
    );
\multiplier_core_serial.mul_reg[res][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(15),
      Q => \^q\(15)
    );
\multiplier_core_serial.mul_reg[res][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(16),
      Q => \^q\(16)
    );
\multiplier_core_serial.mul_reg[res][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(17),
      Q => \^q\(17)
    );
\multiplier_core_serial.mul_reg[res][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(18),
      Q => \^q\(18)
    );
\multiplier_core_serial.mul_reg[res][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(19),
      Q => \^q\(19)
    );
\multiplier_core_serial.mul_reg[res][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(1),
      Q => \^q\(1)
    );
\multiplier_core_serial.mul_reg[res][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(20),
      Q => \^q\(20)
    );
\multiplier_core_serial.mul_reg[res][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(21),
      Q => \^q\(21)
    );
\multiplier_core_serial.mul_reg[res][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(22),
      Q => \^q\(22)
    );
\multiplier_core_serial.mul_reg[res][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(23),
      Q => \^q\(23)
    );
\multiplier_core_serial.mul_reg[res][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(24),
      Q => \^q\(24)
    );
\multiplier_core_serial.mul_reg[res][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(25),
      Q => \^q\(25)
    );
\multiplier_core_serial.mul_reg[res][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(26),
      Q => \^q\(26)
    );
\multiplier_core_serial.mul_reg[res][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(27),
      Q => \^q\(27)
    );
\multiplier_core_serial.mul_reg[res][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(28),
      Q => \^q\(28)
    );
\multiplier_core_serial.mul_reg[res][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(29),
      Q => \^q\(29)
    );
\multiplier_core_serial.mul_reg[res][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(2),
      Q => \^q\(2)
    );
\multiplier_core_serial.mul_reg[res][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(30),
      Q => \^q\(30)
    );
\multiplier_core_serial.mul_reg[res][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(31),
      Q => \^q\(31)
    );
\multiplier_core_serial.mul_reg[res][32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(32),
      Q => \p_0_in__0\(0)
    );
\multiplier_core_serial.mul_reg[res][33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(33),
      Q => \^q\(32)
    );
\multiplier_core_serial.mul_reg[res][34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(34),
      Q => \^q\(33)
    );
\multiplier_core_serial.mul_reg[res][35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(35),
      Q => \^q\(34)
    );
\multiplier_core_serial.mul_reg[res][36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(36),
      Q => \^q\(35)
    );
\multiplier_core_serial.mul_reg[res][37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(37),
      Q => \^q\(36)
    );
\multiplier_core_serial.mul_reg[res][38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(38),
      Q => \^q\(37)
    );
\multiplier_core_serial.mul_reg[res][39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(39),
      Q => \^q\(38)
    );
\multiplier_core_serial.mul_reg[res][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(3),
      Q => \^q\(3)
    );
\multiplier_core_serial.mul_reg[res][40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(40),
      Q => \^q\(39)
    );
\multiplier_core_serial.mul_reg[res][41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(41),
      Q => \^q\(40)
    );
\multiplier_core_serial.mul_reg[res][42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(42),
      Q => \^q\(41)
    );
\multiplier_core_serial.mul_reg[res][43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(43),
      Q => \^q\(42)
    );
\multiplier_core_serial.mul_reg[res][44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(44),
      Q => \^q\(43)
    );
\multiplier_core_serial.mul_reg[res][45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(45),
      Q => \^q\(44)
    );
\multiplier_core_serial.mul_reg[res][46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(46),
      Q => \^q\(45)
    );
\multiplier_core_serial.mul_reg[res][47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(47),
      Q => \^q\(46)
    );
\multiplier_core_serial.mul_reg[res][48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(48),
      Q => \^q\(47)
    );
\multiplier_core_serial.mul_reg[res][49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(49),
      Q => \^q\(48)
    );
\multiplier_core_serial.mul_reg[res][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(4),
      Q => \^q\(4)
    );
\multiplier_core_serial.mul_reg[res][50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(50),
      Q => \^q\(49)
    );
\multiplier_core_serial.mul_reg[res][51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(51),
      Q => \^q\(50)
    );
\multiplier_core_serial.mul_reg[res][52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(52),
      Q => \^q\(51)
    );
\multiplier_core_serial.mul_reg[res][53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(53),
      Q => \^q\(52)
    );
\multiplier_core_serial.mul_reg[res][54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(54),
      Q => \^q\(53)
    );
\multiplier_core_serial.mul_reg[res][55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(55),
      Q => \^q\(54)
    );
\multiplier_core_serial.mul_reg[res][56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(56),
      Q => \^q\(55)
    );
\multiplier_core_serial.mul_reg[res][57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(57),
      Q => \^q\(56)
    );
\multiplier_core_serial.mul_reg[res][58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(58),
      Q => \^q\(57)
    );
\multiplier_core_serial.mul_reg[res][59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(59),
      Q => \^q\(58)
    );
\multiplier_core_serial.mul_reg[res][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(5),
      Q => \^q\(5)
    );
\multiplier_core_serial.mul_reg[res][60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(60),
      Q => \^q\(59)
    );
\multiplier_core_serial.mul_reg[res][61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(61),
      Q => \^q\(60)
    );
\multiplier_core_serial.mul_reg[res][62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(62),
      Q => \^q\(61)
    );
\multiplier_core_serial.mul_reg[res][63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(63),
      Q => \^q\(62)
    );
\multiplier_core_serial.mul_reg[res][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(6),
      Q => \^q\(6)
    );
\multiplier_core_serial.mul_reg[res][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(7),
      Q => \^q\(7)
    );
\multiplier_core_serial.mul_reg[res][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(8),
      Q => \^q\(8)
    );
\multiplier_core_serial.mul_reg[res][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \multiplier_core_serial.mul_reg[res][0]_0\(0),
      CLR => rstn_sys,
      D => \multiplier_core_serial.mul_reg[res][63]_0\(9),
      Q => \^q\(9)
    );
sdpram_reg_i_105: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_138_n_5,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_190_0,
      I3 => sdpram_reg_i_139_n_0,
      I4 => sdpram_reg_i_41,
      O => \divider_core_serial.div_reg[sign_mod]_30\
    );
sdpram_reg_i_106: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_138_n_6,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_190_0,
      I3 => sdpram_reg_i_141_n_0,
      I4 => sdpram_reg_i_43,
      O => \divider_core_serial.div_reg[sign_mod]_29\
    );
sdpram_reg_i_107: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_138_n_7,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_190_0,
      I3 => sdpram_reg_i_143_n_0,
      I4 => sdpram_reg_i_45,
      O => \divider_core_serial.div_reg[sign_mod]_28\
    );
sdpram_reg_i_108: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_145_n_4,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_190_0,
      I3 => sdpram_reg_i_146_n_0,
      I4 => sdpram_reg_i_47,
      O => \divider_core_serial.div_reg[sign_mod]_27\
    );
sdpram_reg_i_109: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_145_n_5,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_190_0,
      I3 => sdpram_reg_i_148_n_0,
      I4 => sdpram_reg_i_49,
      O => \divider_core_serial.div_reg[sign_mod]_26\
    );
sdpram_reg_i_110: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_145_n_6,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_190_0,
      I3 => sdpram_reg_i_150_n_0,
      I4 => sdpram_reg_i_51,
      O => \divider_core_serial.div_reg[sign_mod]_25\
    );
sdpram_reg_i_111: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_145_n_7,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_190_0,
      I3 => sdpram_reg_i_152_n_0,
      I4 => sdpram_reg_i_53,
      O => \divider_core_serial.div_reg[sign_mod]_24\
    );
sdpram_reg_i_112: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_154_n_4,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_190_0,
      I3 => sdpram_reg_i_155_n_0,
      I4 => sdpram_reg_i_55,
      O => \divider_core_serial.div_reg[sign_mod]_23\
    );
sdpram_reg_i_113: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_154_n_5,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_190_0,
      I3 => sdpram_reg_i_157_n_0,
      I4 => sdpram_reg_i_57,
      O => \divider_core_serial.div_reg[sign_mod]_22\
    );
sdpram_reg_i_114: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_154_n_6,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_190_0,
      I3 => sdpram_reg_i_159_n_0,
      I4 => sdpram_reg_i_59,
      O => \divider_core_serial.div_reg[sign_mod]_21\
    );
sdpram_reg_i_115: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_154_n_7,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_190_0,
      I3 => sdpram_reg_i_161_n_0,
      I4 => sdpram_reg_i_61,
      O => \divider_core_serial.div_reg[sign_mod]_20\
    );
sdpram_reg_i_116: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_163_n_4,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_190_0,
      I3 => sdpram_reg_i_164_n_0,
      I4 => sdpram_reg_i_63,
      O => \divider_core_serial.div_reg[sign_mod]_19\
    );
sdpram_reg_i_117: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_163_n_5,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_190_0,
      I3 => sdpram_reg_i_166_n_0,
      I4 => sdpram_reg_i_65,
      O => \divider_core_serial.div_reg[sign_mod]_18\
    );
sdpram_reg_i_118: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_163_n_6,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_190_0,
      I3 => sdpram_reg_i_168_n_0,
      I4 => sdpram_reg_i_67,
      O => \divider_core_serial.div_reg[sign_mod]_17\
    );
sdpram_reg_i_119: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_163_n_7,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_190_0,
      I3 => sdpram_reg_i_170_n_0,
      I4 => sdpram_reg_i_69,
      O => \divider_core_serial.div_reg[sign_mod]_16\
    );
sdpram_reg_i_120: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_172_n_4,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_190_0,
      I3 => sdpram_reg_i_173_n_0,
      I4 => sdpram_reg_i_71,
      O => \divider_core_serial.div_reg[sign_mod]_15\
    );
sdpram_reg_i_121: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_172_n_5,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_190_0,
      I3 => sdpram_reg_i_175_n_0,
      I4 => sdpram_reg_i_73,
      O => \divider_core_serial.div_reg[sign_mod]_14\
    );
sdpram_reg_i_122: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_172_n_6,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_190_0,
      I3 => sdpram_reg_i_177_n_0,
      I4 => sdpram_reg_i_75,
      O => \divider_core_serial.div_reg[sign_mod]_13\
    );
sdpram_reg_i_123: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_172_n_7,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_190_0,
      I3 => sdpram_reg_i_179_n_0,
      I4 => sdpram_reg_i_77,
      O => \divider_core_serial.div_reg[sign_mod]_12\
    );
sdpram_reg_i_124: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_181_n_4,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_190_0,
      I3 => sdpram_reg_i_182_n_0,
      I4 => sdpram_reg_i_79,
      O => \divider_core_serial.div_reg[sign_mod]_11\
    );
sdpram_reg_i_125: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_181_n_5,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_190_0,
      I3 => sdpram_reg_i_184_n_0,
      I4 => sdpram_reg_i_81,
      O => \divider_core_serial.div_reg[sign_mod]_10\
    );
sdpram_reg_i_126: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_181_n_6,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_83,
      I3 => sdpram_reg_i_186_n_0,
      I4 => sdpram_reg_i_83_0,
      O => \divider_core_serial.div_reg[sign_mod]_9\
    );
sdpram_reg_i_127: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_181_n_7,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_83,
      I3 => sdpram_reg_i_188_n_0,
      I4 => sdpram_reg_i_85,
      O => \divider_core_serial.div_reg[sign_mod]_8\
    );
sdpram_reg_i_128: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_190_n_4,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_83,
      I3 => sdpram_reg_i_191_n_0,
      I4 => sdpram_reg_i_87,
      O => \divider_core_serial.div_reg[sign_mod]_7\
    );
sdpram_reg_i_129: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_190_n_5,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_83,
      I3 => sdpram_reg_i_193_n_0,
      I4 => sdpram_reg_i_89,
      O => \divider_core_serial.div_reg[sign_mod]_6\
    );
sdpram_reg_i_130: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_190_n_6,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_83,
      I3 => sdpram_reg_i_195_n_0,
      I4 => sdpram_reg_i_91,
      O => \divider_core_serial.div_reg[sign_mod]_5\
    );
sdpram_reg_i_131: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_190_n_7,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_83,
      I3 => sdpram_reg_i_197_n_0,
      I4 => sdpram_reg_i_93,
      O => \divider_core_serial.div_reg[sign_mod]_4\
    );
sdpram_reg_i_132: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_199_n_4,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_83,
      I3 => sdpram_reg_i_200_n_0,
      I4 => sdpram_reg_i_95,
      O => \divider_core_serial.div_reg[sign_mod]_3\
    );
sdpram_reg_i_133: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_199_n_5,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_83,
      I3 => sdpram_reg_i_202_n_0,
      I4 => sdpram_reg_i_97,
      O => \divider_core_serial.div_reg[sign_mod]_2\
    );
sdpram_reg_i_134: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_199_n_6,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_83,
      I3 => sdpram_reg_i_204_n_0,
      I4 => sdpram_reg_i_99,
      O => \divider_core_serial.div_reg[sign_mod]_1\
    );
sdpram_reg_i_135: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008FBF"
    )
        port map (
      I0 => sdpram_reg_i_199_n_7,
      I1 => \divider_core_serial.div_reg[sign_mod]__0\,
      I2 => sdpram_reg_i_83,
      I3 => sdpram_reg_i_206_n_0,
      I4 => sdpram_reg_i_101,
      O => \divider_core_serial.div_reg[sign_mod]_0\
    );
sdpram_reg_i_137: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF444"
    )
        port map (
      I0 => sdpram_reg_i_209_n_0,
      I1 => \^ctrl_reg[out_en]\,
      I2 => sdpram_reg_i_102(0),
      I3 => \serial_shifter.shifter_reg[done_ff]\,
      I4 => sdpram_reg_i_102_0(0),
      O => \ctrl_reg[out_en]__0_0\
    );
sdpram_reg_i_138: unisim.vcomponents.CARRY4
     port map (
      CI => sdpram_reg_i_145_n_0,
      CO(3 downto 2) => NLW_sdpram_reg_i_138_CO_UNCONNECTED(3 downto 2),
      CO(1) => sdpram_reg_i_138_n_2,
      CO(0) => sdpram_reg_i_138_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_sdpram_reg_i_138_O_UNCONNECTED(3),
      O(2) => sdpram_reg_i_138_n_5,
      O(1) => sdpram_reg_i_138_n_6,
      O(0) => sdpram_reg_i_138_n_7,
      S(3) => '0',
      S(2) => sdpram_reg_i_210_n_0,
      S(1) => sdpram_reg_i_211_n_0,
      S(0) => sdpram_reg_i_212_n_0
    );
sdpram_reg_i_139: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(31),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => p_1_in0,
      O => sdpram_reg_i_139_n_0
    );
sdpram_reg_i_141: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(30),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(30),
      O => sdpram_reg_i_141_n_0
    );
sdpram_reg_i_143: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(29),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(29),
      O => sdpram_reg_i_143_n_0
    );
sdpram_reg_i_145: unisim.vcomponents.CARRY4
     port map (
      CI => sdpram_reg_i_154_n_0,
      CO(3) => sdpram_reg_i_145_n_0,
      CO(2) => sdpram_reg_i_145_n_1,
      CO(1) => sdpram_reg_i_145_n_2,
      CO(0) => sdpram_reg_i_145_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => sdpram_reg_i_145_n_4,
      O(2) => sdpram_reg_i_145_n_5,
      O(1) => sdpram_reg_i_145_n_6,
      O(0) => sdpram_reg_i_145_n_7,
      S(3) => sdpram_reg_i_213_n_0,
      S(2) => sdpram_reg_i_214_n_0,
      S(1) => sdpram_reg_i_215_n_0,
      S(0) => sdpram_reg_i_216_n_0
    );
sdpram_reg_i_146: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(28),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(28),
      O => sdpram_reg_i_146_n_0
    );
sdpram_reg_i_148: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(27),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(27),
      O => sdpram_reg_i_148_n_0
    );
sdpram_reg_i_150: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(26),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(26),
      O => sdpram_reg_i_150_n_0
    );
sdpram_reg_i_152: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(25),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(25),
      O => sdpram_reg_i_152_n_0
    );
sdpram_reg_i_154: unisim.vcomponents.CARRY4
     port map (
      CI => sdpram_reg_i_163_n_0,
      CO(3) => sdpram_reg_i_154_n_0,
      CO(2) => sdpram_reg_i_154_n_1,
      CO(1) => sdpram_reg_i_154_n_2,
      CO(0) => sdpram_reg_i_154_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => sdpram_reg_i_154_n_4,
      O(2) => sdpram_reg_i_154_n_5,
      O(1) => sdpram_reg_i_154_n_6,
      O(0) => sdpram_reg_i_154_n_7,
      S(3) => sdpram_reg_i_217_n_0,
      S(2) => sdpram_reg_i_218_n_0,
      S(1) => sdpram_reg_i_219_n_0,
      S(0) => sdpram_reg_i_220_n_0
    );
sdpram_reg_i_155: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(24),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(24),
      O => sdpram_reg_i_155_n_0
    );
sdpram_reg_i_157: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(23),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(23),
      O => sdpram_reg_i_157_n_0
    );
sdpram_reg_i_159: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(22),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(22),
      O => sdpram_reg_i_159_n_0
    );
sdpram_reg_i_161: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(21),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(21),
      O => sdpram_reg_i_161_n_0
    );
sdpram_reg_i_163: unisim.vcomponents.CARRY4
     port map (
      CI => sdpram_reg_i_172_n_0,
      CO(3) => sdpram_reg_i_163_n_0,
      CO(2) => sdpram_reg_i_163_n_1,
      CO(1) => sdpram_reg_i_163_n_2,
      CO(0) => sdpram_reg_i_163_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => sdpram_reg_i_163_n_4,
      O(2) => sdpram_reg_i_163_n_5,
      O(1) => sdpram_reg_i_163_n_6,
      O(0) => sdpram_reg_i_163_n_7,
      S(3) => sdpram_reg_i_221_n_0,
      S(2) => sdpram_reg_i_222_n_0,
      S(1) => sdpram_reg_i_223_n_0,
      S(0) => sdpram_reg_i_224_n_0
    );
sdpram_reg_i_164: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(20),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(20),
      O => sdpram_reg_i_164_n_0
    );
sdpram_reg_i_166: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(19),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(19),
      O => sdpram_reg_i_166_n_0
    );
sdpram_reg_i_168: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(18),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(18),
      O => sdpram_reg_i_168_n_0
    );
sdpram_reg_i_170: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(17),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(17),
      O => sdpram_reg_i_170_n_0
    );
sdpram_reg_i_172: unisim.vcomponents.CARRY4
     port map (
      CI => sdpram_reg_i_181_n_0,
      CO(3) => sdpram_reg_i_172_n_0,
      CO(2) => sdpram_reg_i_172_n_1,
      CO(1) => sdpram_reg_i_172_n_2,
      CO(0) => sdpram_reg_i_172_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => sdpram_reg_i_172_n_4,
      O(2) => sdpram_reg_i_172_n_5,
      O(1) => sdpram_reg_i_172_n_6,
      O(0) => sdpram_reg_i_172_n_7,
      S(3) => sdpram_reg_i_225_n_0,
      S(2) => sdpram_reg_i_226_n_0,
      S(1) => sdpram_reg_i_227_n_0,
      S(0) => sdpram_reg_i_228_n_0
    );
sdpram_reg_i_173: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(16),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(16),
      O => sdpram_reg_i_173_n_0
    );
sdpram_reg_i_175: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(15),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(15),
      O => sdpram_reg_i_175_n_0
    );
sdpram_reg_i_177: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(14),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(14),
      O => sdpram_reg_i_177_n_0
    );
sdpram_reg_i_179: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(13),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(13),
      O => sdpram_reg_i_179_n_0
    );
sdpram_reg_i_181: unisim.vcomponents.CARRY4
     port map (
      CI => sdpram_reg_i_190_n_0,
      CO(3) => sdpram_reg_i_181_n_0,
      CO(2) => sdpram_reg_i_181_n_1,
      CO(1) => sdpram_reg_i_181_n_2,
      CO(0) => sdpram_reg_i_181_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => sdpram_reg_i_181_n_4,
      O(2) => sdpram_reg_i_181_n_5,
      O(1) => sdpram_reg_i_181_n_6,
      O(0) => sdpram_reg_i_181_n_7,
      S(3) => sdpram_reg_i_229_n_0,
      S(2) => sdpram_reg_i_230_n_0,
      S(1) => sdpram_reg_i_231_n_0,
      S(0) => sdpram_reg_i_232_n_0
    );
sdpram_reg_i_182: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(12),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(12),
      O => sdpram_reg_i_182_n_0
    );
sdpram_reg_i_184: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(11),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(11),
      O => sdpram_reg_i_184_n_0
    );
sdpram_reg_i_186: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(10),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(10),
      O => sdpram_reg_i_186_n_0
    );
sdpram_reg_i_188: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(9),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_83,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(9),
      O => sdpram_reg_i_188_n_0
    );
sdpram_reg_i_190: unisim.vcomponents.CARRY4
     port map (
      CI => sdpram_reg_i_199_n_0,
      CO(3) => sdpram_reg_i_190_n_0,
      CO(2) => sdpram_reg_i_190_n_1,
      CO(1) => sdpram_reg_i_190_n_2,
      CO(0) => sdpram_reg_i_190_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => sdpram_reg_i_190_n_4,
      O(2) => sdpram_reg_i_190_n_5,
      O(1) => sdpram_reg_i_190_n_6,
      O(0) => sdpram_reg_i_190_n_7,
      S(3) => sdpram_reg_i_233_n_0,
      S(2) => sdpram_reg_i_234_n_0,
      S(1) => sdpram_reg_i_235_n_0,
      S(0) => sdpram_reg_i_236_n_0
    );
sdpram_reg_i_191: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(8),
      I1 => sdpram_reg_i_128_0,
      I2 => sdpram_reg_i_83,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(8),
      O => sdpram_reg_i_191_n_0
    );
sdpram_reg_i_193: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(7),
      I1 => sdpram_reg_i_128_0,
      I2 => sdpram_reg_i_83,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(7),
      O => sdpram_reg_i_193_n_0
    );
sdpram_reg_i_195: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(6),
      I1 => sdpram_reg_i_128_0,
      I2 => sdpram_reg_i_83,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(6),
      O => sdpram_reg_i_195_n_0
    );
sdpram_reg_i_197: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(5),
      I1 => sdpram_reg_i_128_0,
      I2 => sdpram_reg_i_83,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(5),
      O => sdpram_reg_i_197_n_0
    );
sdpram_reg_i_199: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sdpram_reg_i_199_n_0,
      CO(2) => sdpram_reg_i_199_n_1,
      CO(1) => sdpram_reg_i_199_n_2,
      CO(0) => sdpram_reg_i_199_n_3,
      CYINIT => sdpram_reg_i_237_n_0,
      DI(3 downto 0) => B"0000",
      O(3) => sdpram_reg_i_199_n_4,
      O(2) => sdpram_reg_i_199_n_5,
      O(1) => sdpram_reg_i_199_n_6,
      O(0) => sdpram_reg_i_199_n_7,
      S(3) => sdpram_reg_i_238_n_0,
      S(2) => sdpram_reg_i_239_n_0,
      S(1) => sdpram_reg_i_240_n_0,
      S(0) => sdpram_reg_i_241_n_0
    );
sdpram_reg_i_200: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(4),
      I1 => sdpram_reg_i_128_0,
      I2 => sdpram_reg_i_83,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(4),
      O => sdpram_reg_i_200_n_0
    );
sdpram_reg_i_202: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(3),
      I1 => sdpram_reg_i_128_0,
      I2 => sdpram_reg_i_83,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(3),
      O => sdpram_reg_i_202_n_0
    );
sdpram_reg_i_204: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(2),
      I1 => sdpram_reg_i_128_0,
      I2 => sdpram_reg_i_83,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(2),
      O => sdpram_reg_i_204_n_0
    );
sdpram_reg_i_206: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(1),
      I1 => sdpram_reg_i_128_0,
      I2 => sdpram_reg_i_83,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(1),
      O => sdpram_reg_i_206_n_0
    );
sdpram_reg_i_209: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8B888B8B8BBB"
    )
        port map (
      I0 => sdpram_reg_i_237_n_0,
      I1 => sdpram_reg_i_199_0,
      I2 => \p_0_in__0\(0),
      I3 => sdpram_reg_i_199_1,
      I4 => sdpram_reg_i_137_0(0),
      I5 => \^q\(0),
      O => sdpram_reg_i_209_n_0
    );
sdpram_reg_i_210: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(31),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => p_1_in0,
      O => sdpram_reg_i_210_n_0
    );
sdpram_reg_i_211: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(30),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(30),
      O => sdpram_reg_i_211_n_0
    );
sdpram_reg_i_212: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(29),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(29),
      O => sdpram_reg_i_212_n_0
    );
sdpram_reg_i_213: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(28),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(28),
      O => sdpram_reg_i_213_n_0
    );
sdpram_reg_i_214: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(27),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(27),
      O => sdpram_reg_i_214_n_0
    );
sdpram_reg_i_215: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(26),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(26),
      O => sdpram_reg_i_215_n_0
    );
sdpram_reg_i_216: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(25),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(25),
      O => sdpram_reg_i_216_n_0
    );
sdpram_reg_i_217: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(24),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(24),
      O => sdpram_reg_i_217_n_0
    );
sdpram_reg_i_218: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(23),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(23),
      O => sdpram_reg_i_218_n_0
    );
sdpram_reg_i_219: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(22),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(22),
      O => sdpram_reg_i_219_n_0
    );
sdpram_reg_i_220: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(21),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(21),
      O => sdpram_reg_i_220_n_0
    );
sdpram_reg_i_221: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(20),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(20),
      O => sdpram_reg_i_221_n_0
    );
sdpram_reg_i_222: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(19),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(19),
      O => sdpram_reg_i_222_n_0
    );
sdpram_reg_i_223: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(18),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(18),
      O => sdpram_reg_i_223_n_0
    );
sdpram_reg_i_224: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(17),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(17),
      O => sdpram_reg_i_224_n_0
    );
sdpram_reg_i_225: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(16),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(16),
      O => sdpram_reg_i_225_n_0
    );
sdpram_reg_i_226: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(15),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(15),
      O => sdpram_reg_i_226_n_0
    );
sdpram_reg_i_227: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(14),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(14),
      O => sdpram_reg_i_227_n_0
    );
sdpram_reg_i_228: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(13),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(13),
      O => sdpram_reg_i_228_n_0
    );
sdpram_reg_i_229: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(12),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(12),
      O => sdpram_reg_i_229_n_0
    );
sdpram_reg_i_230: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(11),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(11),
      O => sdpram_reg_i_230_n_0
    );
sdpram_reg_i_231: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(10),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(10),
      O => sdpram_reg_i_231_n_0
    );
sdpram_reg_i_232: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(9),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(9),
      O => sdpram_reg_i_232_n_0
    );
sdpram_reg_i_233: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(8),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(8),
      O => sdpram_reg_i_233_n_0
    );
sdpram_reg_i_234: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(7),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(7),
      O => sdpram_reg_i_234_n_0
    );
sdpram_reg_i_235: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(6),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_190_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(6),
      O => sdpram_reg_i_235_n_0
    );
sdpram_reg_i_236: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(5),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_199_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(5),
      O => sdpram_reg_i_236_n_0
    );
sdpram_reg_i_237: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(0),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_199_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(0),
      O => sdpram_reg_i_237_n_0
    );
sdpram_reg_i_238: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(4),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_199_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(4),
      O => sdpram_reg_i_238_n_0
    );
sdpram_reg_i_239: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(3),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_199_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(3),
      O => sdpram_reg_i_239_n_0
    );
sdpram_reg_i_240: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(2),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_199_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(2),
      O => sdpram_reg_i_240_n_0
    );
sdpram_reg_i_241: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \divider_core_serial.div_reg[remainder]\(1),
      I1 => sdpram_reg_i_199_1,
      I2 => sdpram_reg_i_199_0,
      I3 => \^divider_core_serial.div_reg[quotient][30]_0\(1),
      O => sdpram_reg_i_241_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_cpu_cp_shifter is
  port (
    \serial_shifter.shifter_reg[busy]_0\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]\ : out STD_LOGIC;
    \FSM_sequential_exe_engine_reg[state][2]\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[cnt][2]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    alu_cp_done : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_0\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[sreg][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \serial_shifter.shifter_reg[done_ff]__0_1\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_2\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_3\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_4\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_5\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_6\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_7\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_8\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_9\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_10\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_11\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_12\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_13\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_14\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_15\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_16\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_17\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_18\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_19\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_20\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_21\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_22\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_23\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_24\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_25\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_26\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_27\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_28\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_29\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_30\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[busy]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \FSM_sequential_exe_engine_reg[state][0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cp_valid_1 : in STD_LOGIC;
    valid_cmd : in STD_LOGIC;
    \serial_shifter.shifter_reg[cnt][4]_0\ : in STD_LOGIC;
    \serial_shifter.shifter_reg[cnt][3]_0\ : in STD_LOGIC;
    \serial_shifter.shifter_reg[cnt][2]_1\ : in STD_LOGIC;
    sdpram_reg : in STD_LOGIC;
    sdpram_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    alu_add : in STD_LOGIC_VECTOR ( 30 downto 0 );
    sdpram_reg_1 : in STD_LOGIC;
    sdpram_reg_2 : in STD_LOGIC;
    sdpram_reg_3 : in STD_LOGIC;
    sdpram_reg_4 : in STD_LOGIC;
    sdpram_reg_5 : in STD_LOGIC;
    sdpram_reg_6 : in STD_LOGIC;
    sdpram_reg_7 : in STD_LOGIC;
    sdpram_reg_8 : in STD_LOGIC;
    sdpram_reg_9 : in STD_LOGIC;
    sdpram_reg_10 : in STD_LOGIC;
    sdpram_reg_11 : in STD_LOGIC;
    sdpram_reg_12 : in STD_LOGIC;
    sdpram_reg_13 : in STD_LOGIC;
    sdpram_reg_14 : in STD_LOGIC;
    sdpram_reg_15 : in STD_LOGIC;
    sdpram_reg_16 : in STD_LOGIC;
    sdpram_reg_17 : in STD_LOGIC;
    sdpram_reg_18 : in STD_LOGIC;
    sdpram_reg_19 : in STD_LOGIC;
    sdpram_reg_20 : in STD_LOGIC;
    sdpram_reg_21 : in STD_LOGIC;
    sdpram_reg_22 : in STD_LOGIC;
    sdpram_reg_23 : in STD_LOGIC;
    sdpram_reg_24 : in STD_LOGIC;
    sdpram_reg_25 : in STD_LOGIC;
    sdpram_reg_26 : in STD_LOGIC;
    sdpram_reg_27 : in STD_LOGIC;
    sdpram_reg_28 : in STD_LOGIC;
    sdpram_reg_29 : in STD_LOGIC;
    sdpram_reg_30 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \serial_shifter.shifter_reg[sreg][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end system_neorv32_vivado_ip_0_0_neorv32_cpu_cp_shifter;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_cpu_cp_shifter is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cp_valid_0 : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_1_in3_in : STD_LOGIC;
  signal \serial_shifter.shifter[cnt][2]_i_1_n_0\ : STD_LOGIC;
  signal \serial_shifter.shifter[cnt][3]_i_1_n_0\ : STD_LOGIC;
  signal \serial_shifter.shifter[cnt][4]_i_2_n_0\ : STD_LOGIC;
  signal \serial_shifter.shifter[cnt][4]_i_5_n_0\ : STD_LOGIC;
  signal \^serial_shifter.shifter_reg[busy]_0\ : STD_LOGIC;
  signal \^serial_shifter.shifter_reg[cnt][2]_0\ : STD_LOGIC;
  signal \serial_shifter.shifter_reg[cnt_n_0_][4]\ : STD_LOGIC;
  signal \^serial_shifter.shifter_reg[done_ff]\ : STD_LOGIC;
  signal \^serial_shifter.shifter_reg[sreg][31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \shifter[sreg]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \serial_shifter.shifter[busy]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \serial_shifter.shifter[cnt][2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \serial_shifter.shifter[cnt][4]_i_5\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \serial_shifter.shifter[done_ff]_i_1\ : label is "soft_lutpair10";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \serial_shifter.shifter_reg[busy]_0\ <= \^serial_shifter.shifter_reg[busy]_0\;
  \serial_shifter.shifter_reg[cnt][2]_0\ <= \^serial_shifter.shifter_reg[cnt][2]_0\;
  \serial_shifter.shifter_reg[done_ff]\ <= \^serial_shifter.shifter_reg[done_ff]\;
  \serial_shifter.shifter_reg[sreg][31]_0\(31 downto 0) <= \^serial_shifter.shifter_reg[sreg][31]_0\(31 downto 0);
\FSM_sequential_exe_engine[state][3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444000"
    )
        port map (
      I0 => \FSM_sequential_exe_engine_reg[state][0]\(1),
      I1 => \FSM_sequential_exe_engine_reg[state][0]\(0),
      I2 => \^serial_shifter.shifter_reg[busy]_0\,
      I3 => \^serial_shifter.shifter_reg[cnt][2]_0\,
      I4 => cp_valid_1,
      O => \FSM_sequential_exe_engine_reg[state][2]\
    );
\ctrl[rf_wb_en]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => cp_valid_1,
      I1 => p_1_in3_in,
      I2 => p_0_in2_in,
      I3 => \serial_shifter.shifter_reg[cnt_n_0_][4]\,
      I4 => \^q\(1),
      I5 => \^serial_shifter.shifter_reg[busy]_0\,
      O => alu_cp_done
    );
sdpram_reg_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(1),
      I2 => sdpram_reg,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(0),
      O => \serial_shifter.shifter_reg[done_ff]__0_0\
    );
sdpram_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(31),
      I2 => sdpram_reg_30,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(30),
      O => \serial_shifter.shifter_reg[done_ff]__0_30\
    );
sdpram_reg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(30),
      I2 => sdpram_reg_29,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(29),
      O => \serial_shifter.shifter_reg[done_ff]__0_29\
    );
sdpram_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(29),
      I2 => sdpram_reg_28,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(28),
      O => \serial_shifter.shifter_reg[done_ff]__0_28\
    );
sdpram_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(28),
      I2 => sdpram_reg_27,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(27),
      O => \serial_shifter.shifter_reg[done_ff]__0_27\
    );
sdpram_reg_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(27),
      I2 => sdpram_reg_26,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(26),
      O => \serial_shifter.shifter_reg[done_ff]__0_26\
    );
sdpram_reg_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(26),
      I2 => sdpram_reg_25,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(25),
      O => \serial_shifter.shifter_reg[done_ff]__0_25\
    );
sdpram_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(25),
      I2 => sdpram_reg_24,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(24),
      O => \serial_shifter.shifter_reg[done_ff]__0_24\
    );
sdpram_reg_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(24),
      I2 => sdpram_reg_23,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(23),
      O => \serial_shifter.shifter_reg[done_ff]__0_23\
    );
sdpram_reg_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(23),
      I2 => sdpram_reg_22,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(22),
      O => \serial_shifter.shifter_reg[done_ff]__0_22\
    );
sdpram_reg_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(22),
      I2 => sdpram_reg_21,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(21),
      O => \serial_shifter.shifter_reg[done_ff]__0_21\
    );
sdpram_reg_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(21),
      I2 => sdpram_reg_20,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(20),
      O => \serial_shifter.shifter_reg[done_ff]__0_20\
    );
sdpram_reg_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(20),
      I2 => sdpram_reg_19,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(19),
      O => \serial_shifter.shifter_reg[done_ff]__0_19\
    );
sdpram_reg_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(19),
      I2 => sdpram_reg_18,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(18),
      O => \serial_shifter.shifter_reg[done_ff]__0_18\
    );
sdpram_reg_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(18),
      I2 => sdpram_reg_17,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(17),
      O => \serial_shifter.shifter_reg[done_ff]__0_17\
    );
sdpram_reg_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(17),
      I2 => sdpram_reg_16,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(16),
      O => \serial_shifter.shifter_reg[done_ff]__0_16\
    );
sdpram_reg_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(16),
      I2 => sdpram_reg_15,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(15),
      O => \serial_shifter.shifter_reg[done_ff]__0_15\
    );
sdpram_reg_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(15),
      I2 => sdpram_reg_14,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(14),
      O => \serial_shifter.shifter_reg[done_ff]__0_14\
    );
sdpram_reg_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(14),
      I2 => sdpram_reg_13,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(13),
      O => \serial_shifter.shifter_reg[done_ff]__0_13\
    );
sdpram_reg_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(13),
      I2 => sdpram_reg_12,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(12),
      O => \serial_shifter.shifter_reg[done_ff]__0_12\
    );
sdpram_reg_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(12),
      I2 => sdpram_reg_11,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(11),
      O => \serial_shifter.shifter_reg[done_ff]__0_11\
    );
sdpram_reg_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(11),
      I2 => sdpram_reg_10,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(10),
      O => \serial_shifter.shifter_reg[done_ff]__0_10\
    );
sdpram_reg_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(10),
      I2 => sdpram_reg_9,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(9),
      O => \serial_shifter.shifter_reg[done_ff]__0_9\
    );
sdpram_reg_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(9),
      I2 => sdpram_reg_8,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(8),
      O => \serial_shifter.shifter_reg[done_ff]__0_8\
    );
sdpram_reg_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(8),
      I2 => sdpram_reg_7,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(7),
      O => \serial_shifter.shifter_reg[done_ff]__0_7\
    );
sdpram_reg_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(7),
      I2 => sdpram_reg_6,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(6),
      O => \serial_shifter.shifter_reg[done_ff]__0_6\
    );
sdpram_reg_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(6),
      I2 => sdpram_reg_5,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(5),
      O => \serial_shifter.shifter_reg[done_ff]__0_5\
    );
sdpram_reg_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(5),
      I2 => sdpram_reg_4,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(4),
      O => \serial_shifter.shifter_reg[done_ff]__0_4\
    );
sdpram_reg_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(4),
      I2 => sdpram_reg_3,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(3),
      O => \serial_shifter.shifter_reg[done_ff]__0_3\
    );
sdpram_reg_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(3),
      I2 => sdpram_reg_2,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(2),
      O => \serial_shifter.shifter_reg[done_ff]__0_2\
    );
sdpram_reg_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8000000F800"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[done_ff]\,
      I1 => \^serial_shifter.shifter_reg[sreg][31]_0\(2),
      I2 => sdpram_reg_1,
      I3 => sdpram_reg_0(1),
      I4 => sdpram_reg_0(0),
      I5 => alu_add(1),
      O => \serial_shifter.shifter_reg[done_ff]__0_1\
    );
\serial_shifter.shifter[busy]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_1_in3_in,
      I1 => p_0_in2_in,
      I2 => \serial_shifter.shifter_reg[cnt_n_0_][4]\,
      I3 => \^q\(1),
      O => \^serial_shifter.shifter_reg[cnt][2]_0\
    );
\serial_shifter.shifter[cnt][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => \serial_shifter.shifter_reg[cnt][2]_1\,
      I1 => valid_cmd,
      I2 => p_1_in3_in,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \serial_shifter.shifter[cnt][2]_i_1_n_0\
    );
\serial_shifter.shifter[cnt][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => \serial_shifter.shifter_reg[cnt][3]_0\,
      I1 => valid_cmd,
      I2 => p_0_in2_in,
      I3 => p_1_in3_in,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \serial_shifter.shifter[cnt][3]_i_1_n_0\
    );
\serial_shifter.shifter[cnt][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \serial_shifter.shifter_reg[cnt_n_0_][4]\,
      I2 => p_0_in2_in,
      I3 => p_1_in3_in,
      I4 => valid_cmd,
      I5 => \^q\(0),
      O => \shifter[sreg]\
    );
\serial_shifter.shifter[cnt][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B88BB8"
    )
        port map (
      I0 => \serial_shifter.shifter_reg[cnt][4]_0\,
      I1 => valid_cmd,
      I2 => \serial_shifter.shifter_reg[cnt_n_0_][4]\,
      I3 => \serial_shifter.shifter[cnt][4]_i_5_n_0\,
      I4 => p_0_in2_in,
      I5 => p_1_in3_in,
      O => \serial_shifter.shifter[cnt][4]_i_2_n_0\
    );
\serial_shifter.shifter[cnt][4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \serial_shifter.shifter[cnt][4]_i_5_n_0\
    );
\serial_shifter.shifter[done_ff]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^serial_shifter.shifter_reg[busy]_0\,
      I1 => \^q\(1),
      I2 => \serial_shifter.shifter_reg[cnt_n_0_][4]\,
      I3 => p_0_in2_in,
      I4 => p_1_in3_in,
      O => cp_valid_0
    );
\serial_shifter.shifter_reg[busy]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[busy]_1\,
      Q => \^serial_shifter.shifter_reg[busy]_0\
    );
\serial_shifter.shifter_reg[cnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => D(0),
      Q => \^q\(0)
    );
\serial_shifter.shifter_reg[cnt][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => D(1),
      Q => \^q\(1)
    );
\serial_shifter.shifter_reg[cnt][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter[cnt][2]_i_1_n_0\,
      Q => p_1_in3_in
    );
\serial_shifter.shifter_reg[cnt][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter[cnt][3]_i_1_n_0\,
      Q => p_0_in2_in
    );
\serial_shifter.shifter_reg[cnt][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter[cnt][4]_i_2_n_0\,
      Q => \serial_shifter.shifter_reg[cnt_n_0_][4]\
    );
\serial_shifter.shifter_reg[done_ff]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => cp_valid_0,
      Q => \^serial_shifter.shifter_reg[done_ff]\
    );
\serial_shifter.shifter_reg[sreg][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(0),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(0)
    );
\serial_shifter.shifter_reg[sreg][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(10),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(10)
    );
\serial_shifter.shifter_reg[sreg][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(11),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(11)
    );
\serial_shifter.shifter_reg[sreg][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(12),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(12)
    );
\serial_shifter.shifter_reg[sreg][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(13),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(13)
    );
\serial_shifter.shifter_reg[sreg][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(14),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(14)
    );
\serial_shifter.shifter_reg[sreg][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(15),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(15)
    );
\serial_shifter.shifter_reg[sreg][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(16),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(16)
    );
\serial_shifter.shifter_reg[sreg][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(17),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(17)
    );
\serial_shifter.shifter_reg[sreg][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(18),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(18)
    );
\serial_shifter.shifter_reg[sreg][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(19),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(19)
    );
\serial_shifter.shifter_reg[sreg][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(1),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(1)
    );
\serial_shifter.shifter_reg[sreg][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(20),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(20)
    );
\serial_shifter.shifter_reg[sreg][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(21),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(21)
    );
\serial_shifter.shifter_reg[sreg][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(22),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(22)
    );
\serial_shifter.shifter_reg[sreg][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(23),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(23)
    );
\serial_shifter.shifter_reg[sreg][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(24),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(24)
    );
\serial_shifter.shifter_reg[sreg][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(25),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(25)
    );
\serial_shifter.shifter_reg[sreg][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(26),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(26)
    );
\serial_shifter.shifter_reg[sreg][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(27),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(27)
    );
\serial_shifter.shifter_reg[sreg][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(28),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(28)
    );
\serial_shifter.shifter_reg[sreg][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(29),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(29)
    );
\serial_shifter.shifter_reg[sreg][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(2),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(2)
    );
\serial_shifter.shifter_reg[sreg][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(30),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(30)
    );
\serial_shifter.shifter_reg[sreg][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(31),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(31)
    );
\serial_shifter.shifter_reg[sreg][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(3),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(3)
    );
\serial_shifter.shifter_reg[sreg][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(4),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(4)
    );
\serial_shifter.shifter_reg[sreg][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(5),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(5)
    );
\serial_shifter.shifter_reg[sreg][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(6),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(6)
    );
\serial_shifter.shifter_reg[sreg][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(7),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(7)
    );
\serial_shifter.shifter_reg[sreg][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(8),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(8)
    );
\serial_shifter.shifter_reg[sreg][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(9),
      Q => \^serial_shifter.shifter_reg[sreg][31]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_cpu_frontend_ipb is
  port (
    \r_pnt_reg[1]_0\ : out STD_LOGIC;
    \ctrl_nxt[buf_dir]\ : out STD_LOGIC;
    \ctrl_nxt[state]0\ : out STD_LOGIC;
    \w_pnt_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_fetch_reg[state][0]\ : out STD_LOGIC;
    \FSM_onehot_fetch_reg[state][2]\ : out STD_LOGIC;
    \FSM_onehot_fetch_reg[state][2]_0\ : out STD_LOGIC;
    rdata_o : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_pnt_reg[0]_0\ : in STD_LOGIC;
    \ctrl_reg[buf_dir]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ctrl_reg[buf_req]__0\ : in STD_LOGIC;
    \FSM_onehot_fetch_reg[state][2]_1\ : in STD_LOGIC;
    \FSM_onehot_fetch_reg[state][2]_2\ : in STD_LOGIC;
    \r_pnt_reg[0]_1\ : in STD_LOGIC;
    \fetch[priv]\ : in STD_LOGIC;
    we_i : in STD_LOGIC;
    \FSM_onehot_fetch_reg[state][0]_0\ : in STD_LOGIC;
    \FSM_onehot_fetch_reg[state][2]_3\ : in STD_LOGIC;
    \w_pnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    wdata_i : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
end system_neorv32_vivado_ip_0_0_neorv32_cpu_frontend_ipb;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_cpu_frontend_ipb is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ctrl_nxt[state]0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \r_pnt[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_pnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \r_pnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \w_pnt[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \w_pnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \^w_pnt_reg[0]_0\ : STD_LOGIC;
  signal \w_pnt_reg_n_0_[0]\ : STD_LOGIC;
  signal NLW_ipb_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ipb_reg_0_1_12_16_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_ipb_reg_0_1_12_16_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ipb_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fetch[state][2]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \exe_engine[ir][31]_i_2\ : label is "soft_lutpair146";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ipb_reg_0_1_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ipb_reg_0_1_0_5 : label is 34;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ipb_reg_0_1_0_5 : label is "neorv32_cpu_frontend/prefetch_buffer[0].ipb_inst/ipb_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ipb_reg_0_1_0_5 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ipb_reg_0_1_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ipb_reg_0_1_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ipb_reg_0_1_0_5 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ipb_reg_0_1_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ipb_reg_0_1_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ipb_reg_0_1_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ipb_reg_0_1_12_16 : label is "";
  attribute RTL_RAM_BITS of ipb_reg_0_1_12_16 : label is 34;
  attribute RTL_RAM_NAME of ipb_reg_0_1_12_16 : label is "neorv32_cpu_frontend/prefetch_buffer[0].ipb_inst/ipb_reg";
  attribute RTL_RAM_STYLE of ipb_reg_0_1_12_16 : label is "auto";
  attribute RTL_RAM_TYPE of ipb_reg_0_1_12_16 : label is "RAM_SDP";
  attribute ram_addr_begin of ipb_reg_0_1_12_16 : label is 0;
  attribute ram_addr_end of ipb_reg_0_1_12_16 : label is 1;
  attribute ram_offset of ipb_reg_0_1_12_16 : label is 0;
  attribute ram_slice_begin of ipb_reg_0_1_12_16 : label is 12;
  attribute ram_slice_end of ipb_reg_0_1_12_16 : label is 16;
  attribute METHODOLOGY_DRC_VIOS of ipb_reg_0_1_6_11 : label is "";
  attribute RTL_RAM_BITS of ipb_reg_0_1_6_11 : label is 34;
  attribute RTL_RAM_NAME of ipb_reg_0_1_6_11 : label is "neorv32_cpu_frontend/prefetch_buffer[0].ipb_inst/ipb_reg";
  attribute RTL_RAM_STYLE of ipb_reg_0_1_6_11 : label is "auto";
  attribute RTL_RAM_TYPE of ipb_reg_0_1_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of ipb_reg_0_1_6_11 : label is 0;
  attribute ram_addr_end of ipb_reg_0_1_6_11 : label is 1;
  attribute ram_offset of ipb_reg_0_1_6_11 : label is 0;
  attribute ram_slice_begin of ipb_reg_0_1_6_11 : label is 6;
  attribute ram_slice_end of ipb_reg_0_1_6_11 : label is 11;
  attribute SOFT_HLUTNM of \r_pnt[0]_i_1__1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \r_pnt[1]_i_2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \w_pnt[0]_i_1__1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \w_pnt[1]_i_2\ : label is "soft_lutpair147";
begin
  E(0) <= \^e\(0);
  \ctrl_nxt[state]0\ <= \^ctrl_nxt[state]0\;
  \w_pnt_reg[0]_0\ <= \^w_pnt_reg[0]_0\;
\FSM_onehot_fetch[state][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8FFA80000FC00"
    )
        port map (
      I0 => \FSM_onehot_fetch_reg[state][2]_3\,
      I1 => \fetch[priv]\,
      I2 => we_i,
      I3 => \FSM_onehot_fetch_reg[state][2]_1\,
      I4 => \^w_pnt_reg[0]_0\,
      I5 => \FSM_onehot_fetch_reg[state][0]_0\,
      O => \FSM_onehot_fetch_reg[state][2]_0\
    );
\FSM_onehot_fetch[state][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCEEECEFEC"
    )
        port map (
      I0 => \FSM_onehot_fetch_reg[state][2]_3\,
      I1 => \fetch[priv]\,
      I2 => we_i,
      I3 => \FSM_onehot_fetch_reg[state][2]_1\,
      I4 => \^w_pnt_reg[0]_0\,
      I5 => \FSM_onehot_fetch_reg[state][0]_0\,
      O => \FSM_onehot_fetch_reg[state][2]\
    );
\FSM_onehot_fetch[state][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F101F111F000F000"
    )
        port map (
      I0 => \fetch[priv]\,
      I1 => we_i,
      I2 => \FSM_onehot_fetch_reg[state][2]_1\,
      I3 => \^w_pnt_reg[0]_0\,
      I4 => \FSM_onehot_fetch_reg[state][0]_0\,
      I5 => \FSM_onehot_fetch_reg[state][2]_3\,
      O => \FSM_onehot_fetch_reg[state][0]\
    );
\FSM_onehot_fetch[state][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F66F0000"
    )
        port map (
      I0 => \w_pnt_reg_n_0_[0]\,
      I1 => \r_pnt_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => p_1_in,
      I4 => \FSM_onehot_fetch_reg[state][2]_2\,
      O => \^w_pnt_reg[0]_0\
    );
\ctrl[buf_dir]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^ctrl_nxt[state]0\,
      I1 => \ctrl_reg[buf_dir]\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \ctrl_nxt[buf_dir]\
    );
\ctrl[buf_dir]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \ctrl_reg[buf_req]__0\,
      I1 => \^w_pnt_reg[0]_0\,
      I2 => \FSM_onehot_fetch_reg[state][2]_1\,
      O => \^ctrl_nxt[state]0\
    );
\exe_engine[ir][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in,
      I2 => \r_pnt_reg_n_0_[0]\,
      I3 => \w_pnt_reg_n_0_[0]\,
      O => \r_pnt_reg[1]_0\
    );
ipb_reg_0_1_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \r_pnt_reg_n_0_[0]\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \r_pnt_reg_n_0_[0]\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \r_pnt_reg_n_0_[0]\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \w_pnt_reg_n_0_[0]\,
      DIA(1 downto 0) => wdata_i(1 downto 0),
      DIB(1 downto 0) => wdata_i(3 downto 2),
      DIC(1 downto 0) => wdata_i(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rdata_o(1 downto 0),
      DOB(1 downto 0) => rdata_o(3 downto 2),
      DOC(1 downto 0) => rdata_o(5 downto 4),
      DOD(1 downto 0) => NLW_ipb_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => we_i
    );
ipb_reg_0_1_12_16: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \r_pnt_reg_n_0_[0]\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \r_pnt_reg_n_0_[0]\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \r_pnt_reg_n_0_[0]\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \w_pnt_reg_n_0_[0]\,
      DIA(1 downto 0) => wdata_i(13 downto 12),
      DIB(1 downto 0) => wdata_i(15 downto 14),
      DIC(1) => '0',
      DIC(0) => wdata_i(16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rdata_o(13 downto 12),
      DOB(1 downto 0) => rdata_o(15 downto 14),
      DOC(1) => NLW_ipb_reg_0_1_12_16_DOC_UNCONNECTED(1),
      DOC(0) => rdata_o(16),
      DOD(1 downto 0) => NLW_ipb_reg_0_1_12_16_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => we_i
    );
ipb_reg_0_1_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \r_pnt_reg_n_0_[0]\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \r_pnt_reg_n_0_[0]\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \r_pnt_reg_n_0_[0]\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \w_pnt_reg_n_0_[0]\,
      DIA(1 downto 0) => wdata_i(7 downto 6),
      DIB(1 downto 0) => wdata_i(9 downto 8),
      DIC(1 downto 0) => wdata_i(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rdata_o(7 downto 6),
      DOB(1 downto 0) => rdata_o(9 downto 8),
      DOC(1 downto 0) => rdata_o(11 downto 10),
      DOD(1 downto 0) => NLW_ipb_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => we_i
    );
\r_pnt[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_pnt_reg[0]_0\,
      I1 => \r_pnt_reg_n_0_[0]\,
      O => \r_pnt[0]_i_1__1_n_0\
    );
\r_pnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBABBBBBBBBABBA"
    )
        port map (
      I0 => \r_pnt_reg[0]_0\,
      I1 => \r_pnt_reg[0]_1\,
      I2 => p_1_in,
      I3 => p_0_in,
      I4 => \r_pnt_reg_n_0_[0]\,
      I5 => \w_pnt_reg_n_0_[0]\,
      O => \^e\(0)
    );
\r_pnt[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => p_1_in,
      I1 => \r_pnt_reg_n_0_[0]\,
      I2 => \r_pnt_reg[0]_0\,
      O => \r_pnt[1]_i_2_n_0\
    );
\r_pnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \r_pnt[0]_i_1__1_n_0\,
      Q => \r_pnt_reg_n_0_[0]\
    );
\r_pnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \r_pnt[1]_i_2_n_0\,
      Q => p_1_in
    );
\w_pnt[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_pnt_reg[0]_0\,
      I1 => \w_pnt_reg_n_0_[0]\,
      O => \w_pnt[0]_i_1__1_n_0\
    );
\w_pnt[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => p_0_in,
      I1 => \w_pnt_reg_n_0_[0]\,
      I2 => \r_pnt_reg[0]_0\,
      O => \w_pnt[1]_i_2_n_0\
    );
\w_pnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_pnt_reg[0]_1\(0),
      CLR => rstn_sys,
      D => \w_pnt[0]_i_1__1_n_0\,
      Q => \w_pnt_reg_n_0_[0]\
    );
\w_pnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_pnt_reg[0]_1\(0),
      CLR => rstn_sys,
      D => \w_pnt[1]_i_2_n_0\,
      Q => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_cpu_frontend_ipb_14 is
  port (
    \r_pnt_reg[1]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \frontend[instr]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \r_pnt_reg[0]_0\ : in STD_LOGIC;
    we_i : in STD_LOGIC;
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \r_pnt_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cpu_i_rsp[0][data]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_neorv32_vivado_ip_0_0_neorv32_cpu_frontend_ipb_14 : entity is "neorv32_cpu_frontend_ipb";
end system_neorv32_vivado_ip_0_0_neorv32_cpu_frontend_ipb_14;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_cpu_frontend_ipb_14 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \r_pnt[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \r_pnt[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \r_pnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \w_pnt[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \w_pnt[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \w_pnt_reg_n_0_[0]\ : STD_LOGIC;
  signal NLW_ipb_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ipb_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ipb_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ipb_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fetch[state][2]_i_4\ : label is "soft_lutpair149";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ipb_reg_0_1_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ipb_reg_0_1_0_5 : label is 32;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ipb_reg_0_1_0_5 : label is "neorv32_cpu_frontend/prefetch_buffer[1].ipb_inst/ipb_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ipb_reg_0_1_0_5 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ipb_reg_0_1_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ipb_reg_0_1_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ipb_reg_0_1_0_5 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of ipb_reg_0_1_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ipb_reg_0_1_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ipb_reg_0_1_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ipb_reg_0_1_12_15 : label is "";
  attribute RTL_RAM_BITS of ipb_reg_0_1_12_15 : label is 32;
  attribute RTL_RAM_NAME of ipb_reg_0_1_12_15 : label is "neorv32_cpu_frontend/prefetch_buffer[1].ipb_inst/ipb_reg";
  attribute RTL_RAM_STYLE of ipb_reg_0_1_12_15 : label is "auto";
  attribute RTL_RAM_TYPE of ipb_reg_0_1_12_15 : label is "RAM_SDP";
  attribute ram_addr_begin of ipb_reg_0_1_12_15 : label is 0;
  attribute ram_addr_end of ipb_reg_0_1_12_15 : label is 1;
  attribute ram_offset of ipb_reg_0_1_12_15 : label is 0;
  attribute ram_slice_begin of ipb_reg_0_1_12_15 : label is 12;
  attribute ram_slice_end of ipb_reg_0_1_12_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of ipb_reg_0_1_6_11 : label is "";
  attribute RTL_RAM_BITS of ipb_reg_0_1_6_11 : label is 32;
  attribute RTL_RAM_NAME of ipb_reg_0_1_6_11 : label is "neorv32_cpu_frontend/prefetch_buffer[1].ipb_inst/ipb_reg";
  attribute RTL_RAM_STYLE of ipb_reg_0_1_6_11 : label is "auto";
  attribute RTL_RAM_TYPE of ipb_reg_0_1_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of ipb_reg_0_1_6_11 : label is 0;
  attribute ram_addr_end of ipb_reg_0_1_6_11 : label is 1;
  attribute ram_offset of ipb_reg_0_1_6_11 : label is 0;
  attribute ram_slice_begin of ipb_reg_0_1_6_11 : label is 6;
  attribute ram_slice_end of ipb_reg_0_1_6_11 : label is 11;
  attribute SOFT_HLUTNM of \r_pnt[1]_i_1__2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \w_pnt[0]_i_1__2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \w_pnt[1]_i_1__2\ : label is "soft_lutpair150";
begin
  E(0) <= \^e\(0);
\FSM_onehot_fetch[state][2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9FF9"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in,
      I2 => \r_pnt_reg_n_0_[0]\,
      I3 => \w_pnt_reg_n_0_[0]\,
      O => \r_pnt_reg[1]_0\
    );
ipb_reg_0_1_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \r_pnt_reg_n_0_[0]\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \r_pnt_reg_n_0_[0]\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \r_pnt_reg_n_0_[0]\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \w_pnt_reg_n_0_[0]\,
      DIA(1 downto 0) => \cpu_i_rsp[0][data]\(1 downto 0),
      DIB(1 downto 0) => \cpu_i_rsp[0][data]\(3 downto 2),
      DIC(1 downto 0) => \cpu_i_rsp[0][data]\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \frontend[instr]\(1 downto 0),
      DOB(1 downto 0) => \frontend[instr]\(3 downto 2),
      DOC(1 downto 0) => \frontend[instr]\(5 downto 4),
      DOD(1 downto 0) => NLW_ipb_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => we_i
    );
ipb_reg_0_1_12_15: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \r_pnt_reg_n_0_[0]\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \r_pnt_reg_n_0_[0]\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \r_pnt_reg_n_0_[0]\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \w_pnt_reg_n_0_[0]\,
      DIA(1 downto 0) => \cpu_i_rsp[0][data]\(13 downto 12),
      DIB(1 downto 0) => \cpu_i_rsp[0][data]\(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \frontend[instr]\(13 downto 12),
      DOB(1 downto 0) => \frontend[instr]\(15 downto 14),
      DOC(1 downto 0) => NLW_ipb_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ipb_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => we_i
    );
ipb_reg_0_1_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \r_pnt_reg_n_0_[0]\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \r_pnt_reg_n_0_[0]\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \r_pnt_reg_n_0_[0]\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \w_pnt_reg_n_0_[0]\,
      DIA(1 downto 0) => \cpu_i_rsp[0][data]\(7 downto 6),
      DIB(1 downto 0) => \cpu_i_rsp[0][data]\(9 downto 8),
      DIC(1 downto 0) => \cpu_i_rsp[0][data]\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \frontend[instr]\(7 downto 6),
      DOB(1 downto 0) => \frontend[instr]\(9 downto 8),
      DOC(1 downto 0) => \frontend[instr]\(11 downto 10),
      DOD(1 downto 0) => NLW_ipb_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => we_i
    );
\r_pnt[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_pnt_reg[0]_0\,
      I1 => \r_pnt_reg_n_0_[0]\,
      O => \r_pnt[0]_i_1__2_n_0\
    );
\r_pnt[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => p_1_in,
      I1 => \r_pnt_reg_n_0_[0]\,
      I2 => \r_pnt_reg[0]_0\,
      O => \r_pnt[1]_i_1__2_n_0\
    );
\r_pnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_pnt_reg[1]_1\(0),
      CLR => rstn_sys,
      D => \r_pnt[0]_i_1__2_n_0\,
      Q => \r_pnt_reg_n_0_[0]\
    );
\r_pnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_pnt_reg[1]_1\(0),
      CLR => rstn_sys,
      D => \r_pnt[1]_i_1__2_n_0\,
      Q => p_1_in
    );
\w_pnt[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_pnt_reg[0]_0\,
      I1 => \w_pnt_reg_n_0_[0]\,
      O => \w_pnt[0]_i_1__2_n_0\
    );
\w_pnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \r_pnt_reg[0]_0\,
      I1 => we_i,
      O => \^e\(0)
    );
\w_pnt[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => p_0_in,
      I1 => \w_pnt_reg_n_0_[0]\,
      I2 => \r_pnt_reg[0]_0\,
      O => \w_pnt[1]_i_1__2_n_0\
    );
\w_pnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \w_pnt[0]_i_1__2_n_0\,
      Q => \w_pnt_reg_n_0_[0]\
    );
\w_pnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \w_pnt[1]_i_1__2_n_0\,
      Q => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_cpu_lsu is
  port (
    misaligned : out STD_LOGIC;
    \dbus_req_o[meta]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cpu_d_req[0][rw]\ : out STD_LOGIC;
    pending_reg_0 : out STD_LOGIC;
    \ctrl_nxt[buf_dir]_0\ : out STD_LOGIC;
    \mar_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mar_reg[1]_0\ : out STD_LOGIC;
    \mar_reg[1]_1\ : out STD_LOGIC;
    \mar_reg[1]_2\ : out STD_LOGIC;
    \mar_reg[1]_3\ : out STD_LOGIC;
    \mar_reg[1]_4\ : out STD_LOGIC;
    \mar_reg[1]_5\ : out STD_LOGIC;
    \mar_reg[1]_6\ : out STD_LOGIC;
    \exe_engine_reg[ir][12]\ : out STD_LOGIC;
    \rdata_o_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \dbus_req_o_reg[data][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \dbus_req_o_reg[ben][3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    misaligned_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \ctrl[lsu_rw]\ : in STD_LOGIC;
    pending_reg_1 : in STD_LOGIC;
    \ctrl_reg[buf_dir]\ : in STD_LOGIC;
    \cpu_d_rsp[0][data]\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_o_reg[15]_0\ : in STD_LOGIC;
    \rdata_o_reg[7]_0\ : in STD_LOGIC;
    \rdata_o_reg[23]_0\ : in STD_LOGIC;
    \rdata_o_reg[8]_0\ : in STD_LOGIC;
    \rdata_o_reg[23]_1\ : in STD_LOGIC;
    \rdata_o_reg[31]_1\ : in STD_LOGIC;
    \rdata_o_reg[31]_2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_o_reg[30]_0\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \dbus_req_o_reg[data][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dbus_req_o_reg[ben][3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end system_neorv32_vivado_ip_0_0_neorv32_cpu_lsu;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_cpu_lsu is
  signal \^exe_engine_reg[ir][12]\ : STD_LOGIC;
  signal \^mar_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^pending_reg_0\ : STD_LOGIC;
  signal \rdata_o[10]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_o[11]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_o[12]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_o[13]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_o[14]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_o[14]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_o[14]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_o[15]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_o[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_o[15]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_o[15]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_o[23]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_o[23]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_o[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_o[31]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_o[31]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_o[6]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_o[6]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_o[7]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_o[8]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_o[9]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rdata_o[14]_i_3\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \rdata_o[14]_i_6\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \rdata_o[15]_i_4\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \rdata_o[31]_i_6\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \rdata_o[6]_i_3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \rdata_o[6]_i_5\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \rdata_o[7]_i_3\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \rdata_o[7]_i_5\ : label is "soft_lutpair152";
begin
  \exe_engine_reg[ir][12]\ <= \^exe_engine_reg[ir][12]\;
  \mar_reg[31]_0\(31 downto 0) <= \^mar_reg[31]_0\(31 downto 0);
  pending_reg_0 <= \^pending_reg_0\;
\ctrl[buf_dir]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \ctrl_reg[buf_dir]\,
      I1 => \^mar_reg[31]_0\(30),
      I2 => \^mar_reg[31]_0\(31),
      I3 => \^mar_reg[31]_0\(28),
      I4 => \^mar_reg[31]_0\(29),
      O => \ctrl_nxt[buf_dir]_0\
    );
\dbus_req_o_reg[ben][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[ben][3]_1\(0),
      Q => \dbus_req_o_reg[ben][3]_0\(0)
    );
\dbus_req_o_reg[ben][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[ben][3]_1\(1),
      Q => \dbus_req_o_reg[ben][3]_0\(1)
    );
\dbus_req_o_reg[ben][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[ben][3]_1\(2),
      Q => \dbus_req_o_reg[ben][3]_0\(2)
    );
\dbus_req_o_reg[ben][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[ben][3]_1\(3),
      Q => \dbus_req_o_reg[ben][3]_0\(3)
    );
\dbus_req_o_reg[data][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(0),
      Q => \dbus_req_o_reg[data][31]_0\(0)
    );
\dbus_req_o_reg[data][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(10),
      Q => \dbus_req_o_reg[data][31]_0\(10)
    );
\dbus_req_o_reg[data][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(11),
      Q => \dbus_req_o_reg[data][31]_0\(11)
    );
\dbus_req_o_reg[data][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(12),
      Q => \dbus_req_o_reg[data][31]_0\(12)
    );
\dbus_req_o_reg[data][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(13),
      Q => \dbus_req_o_reg[data][31]_0\(13)
    );
\dbus_req_o_reg[data][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(14),
      Q => \dbus_req_o_reg[data][31]_0\(14)
    );
\dbus_req_o_reg[data][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(15),
      Q => \dbus_req_o_reg[data][31]_0\(15)
    );
\dbus_req_o_reg[data][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(16),
      Q => \dbus_req_o_reg[data][31]_0\(16)
    );
\dbus_req_o_reg[data][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(17),
      Q => \dbus_req_o_reg[data][31]_0\(17)
    );
\dbus_req_o_reg[data][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(18),
      Q => \dbus_req_o_reg[data][31]_0\(18)
    );
\dbus_req_o_reg[data][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(19),
      Q => \dbus_req_o_reg[data][31]_0\(19)
    );
\dbus_req_o_reg[data][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(1),
      Q => \dbus_req_o_reg[data][31]_0\(1)
    );
\dbus_req_o_reg[data][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(20),
      Q => \dbus_req_o_reg[data][31]_0\(20)
    );
\dbus_req_o_reg[data][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(21),
      Q => \dbus_req_o_reg[data][31]_0\(21)
    );
\dbus_req_o_reg[data][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(22),
      Q => \dbus_req_o_reg[data][31]_0\(22)
    );
\dbus_req_o_reg[data][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(23),
      Q => \dbus_req_o_reg[data][31]_0\(23)
    );
\dbus_req_o_reg[data][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(24),
      Q => \dbus_req_o_reg[data][31]_0\(24)
    );
\dbus_req_o_reg[data][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(25),
      Q => \dbus_req_o_reg[data][31]_0\(25)
    );
\dbus_req_o_reg[data][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(26),
      Q => \dbus_req_o_reg[data][31]_0\(26)
    );
\dbus_req_o_reg[data][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(27),
      Q => \dbus_req_o_reg[data][31]_0\(27)
    );
\dbus_req_o_reg[data][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(28),
      Q => \dbus_req_o_reg[data][31]_0\(28)
    );
\dbus_req_o_reg[data][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(29),
      Q => \dbus_req_o_reg[data][31]_0\(29)
    );
\dbus_req_o_reg[data][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(2),
      Q => \dbus_req_o_reg[data][31]_0\(2)
    );
\dbus_req_o_reg[data][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(30),
      Q => \dbus_req_o_reg[data][31]_0\(30)
    );
\dbus_req_o_reg[data][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(31),
      Q => \dbus_req_o_reg[data][31]_0\(31)
    );
\dbus_req_o_reg[data][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(3),
      Q => \dbus_req_o_reg[data][31]_0\(3)
    );
\dbus_req_o_reg[data][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(4),
      Q => \dbus_req_o_reg[data][31]_0\(4)
    );
\dbus_req_o_reg[data][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(5),
      Q => \dbus_req_o_reg[data][31]_0\(5)
    );
\dbus_req_o_reg[data][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(6),
      Q => \dbus_req_o_reg[data][31]_0\(6)
    );
\dbus_req_o_reg[data][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(7),
      Q => \dbus_req_o_reg[data][31]_0\(7)
    );
\dbus_req_o_reg[data][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(8),
      Q => \dbus_req_o_reg[data][31]_0\(8)
    );
\dbus_req_o_reg[data][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \dbus_req_o_reg[data][31]_1\(9),
      Q => \dbus_req_o_reg[data][31]_0\(9)
    );
\dbus_req_o_reg[meta][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => '1',
      Q => \dbus_req_o[meta]\(0)
    );
\dbus_req_o_reg[rw]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl[lsu_rw]\,
      Q => \cpu_d_req[0][rw]\
    );
\mar_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(0),
      Q => \^mar_reg[31]_0\(0)
    );
\mar_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(10),
      Q => \^mar_reg[31]_0\(10)
    );
\mar_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(11),
      Q => \^mar_reg[31]_0\(11)
    );
\mar_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(12),
      Q => \^mar_reg[31]_0\(12)
    );
\mar_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(13),
      Q => \^mar_reg[31]_0\(13)
    );
\mar_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(14),
      Q => \^mar_reg[31]_0\(14)
    );
\mar_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(15),
      Q => \^mar_reg[31]_0\(15)
    );
\mar_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(16),
      Q => \^mar_reg[31]_0\(16)
    );
\mar_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(17),
      Q => \^mar_reg[31]_0\(17)
    );
\mar_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(18),
      Q => \^mar_reg[31]_0\(18)
    );
\mar_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(19),
      Q => \^mar_reg[31]_0\(19)
    );
\mar_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(1),
      Q => \^mar_reg[31]_0\(1)
    );
\mar_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(20),
      Q => \^mar_reg[31]_0\(20)
    );
\mar_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(21),
      Q => \^mar_reg[31]_0\(21)
    );
\mar_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(22),
      Q => \^mar_reg[31]_0\(22)
    );
\mar_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(23),
      Q => \^mar_reg[31]_0\(23)
    );
\mar_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(24),
      Q => \^mar_reg[31]_0\(24)
    );
\mar_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(25),
      Q => \^mar_reg[31]_0\(25)
    );
\mar_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(26),
      Q => \^mar_reg[31]_0\(26)
    );
\mar_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(27),
      Q => \^mar_reg[31]_0\(27)
    );
\mar_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(28),
      Q => \^mar_reg[31]_0\(28)
    );
\mar_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(29),
      Q => \^mar_reg[31]_0\(29)
    );
\mar_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(2),
      Q => \^mar_reg[31]_0\(2)
    );
\mar_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(30),
      Q => \^mar_reg[31]_0\(30)
    );
\mar_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(31),
      Q => \^mar_reg[31]_0\(31)
    );
\mar_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(3),
      Q => \^mar_reg[31]_0\(3)
    );
\mar_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(4),
      Q => \^mar_reg[31]_0\(4)
    );
\mar_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(5),
      Q => \^mar_reg[31]_0\(5)
    );
\mar_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(6),
      Q => \^mar_reg[31]_0\(6)
    );
\mar_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(7),
      Q => \^mar_reg[31]_0\(7)
    );
\mar_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(8),
      Q => \^mar_reg[31]_0\(8)
    );
\mar_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(9),
      Q => \^mar_reg[31]_0\(9)
    );
misaligned_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => misaligned_reg_0,
      Q => misaligned
    );
pending_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => pending_reg_1,
      Q => \^pending_reg_0\
    );
\rdata_o[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_o[6]_i_3_n_0\,
      I1 => \cpu_d_rsp[0][data]\(17),
      I2 => \rdata_o[7]_i_3_n_0\,
      I3 => \cpu_d_rsp[0][data]\(9),
      I4 => \cpu_d_rsp[0][data]\(1),
      I5 => \rdata_o[6]_i_5_n_0\,
      O => \mar_reg[1]_0\
    );
\rdata_o[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata_o_reg[8]_0\,
      I1 => \rdata_o[14]_i_3_n_0\,
      I2 => \cpu_d_rsp[0][data]\(19),
      I3 => \cpu_d_rsp[0][data]\(3),
      I4 => \rdata_o[14]_i_6_n_0\,
      O => \rdata_o[10]_i_1_n_0\
    );
\rdata_o[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata_o_reg[8]_0\,
      I1 => \rdata_o[14]_i_3_n_0\,
      I2 => \cpu_d_rsp[0][data]\(20),
      I3 => \cpu_d_rsp[0][data]\(4),
      I4 => \rdata_o[14]_i_6_n_0\,
      O => \rdata_o[11]_i_1_n_0\
    );
\rdata_o[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata_o_reg[8]_0\,
      I1 => \rdata_o[14]_i_3_n_0\,
      I2 => \cpu_d_rsp[0][data]\(21),
      I3 => \cpu_d_rsp[0][data]\(5),
      I4 => \rdata_o[14]_i_6_n_0\,
      O => \rdata_o[12]_i_1_n_0\
    );
\rdata_o[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata_o_reg[8]_0\,
      I1 => \rdata_o[14]_i_3_n_0\,
      I2 => \cpu_d_rsp[0][data]\(22),
      I3 => \cpu_d_rsp[0][data]\(6),
      I4 => \rdata_o[14]_i_6_n_0\,
      O => \rdata_o[13]_i_1_n_0\
    );
\rdata_o[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata_o_reg[8]_0\,
      I1 => \rdata_o[14]_i_3_n_0\,
      I2 => \cpu_d_rsp[0][data]\(23),
      I3 => \cpu_d_rsp[0][data]\(7),
      I4 => \rdata_o[14]_i_6_n_0\,
      O => \rdata_o[14]_i_1_n_0\
    );
\rdata_o[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^mar_reg[31]_0\(1),
      I1 => \^pending_reg_0\,
      I2 => \rdata_o_reg[15]_0\,
      I3 => Q(0),
      O => \rdata_o[14]_i_3_n_0\
    );
\rdata_o[14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \^mar_reg[31]_0\(1),
      I1 => Q(0),
      I2 => \^pending_reg_0\,
      I3 => \rdata_o_reg[15]_0\,
      O => \rdata_o[14]_i_6_n_0\
    );
\rdata_o[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAAAAAA"
    )
        port map (
      I0 => \rdata_o[15]_i_2_n_0\,
      I1 => \cpu_d_rsp[0][data]\(24),
      I2 => \^mar_reg[31]_0\(1),
      I3 => \^pending_reg_0\,
      I4 => \rdata_o_reg[15]_0\,
      I5 => Q(0),
      O => \rdata_o[15]_i_1_n_0\
    );
\rdata_o[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF008000"
    )
        port map (
      I0 => \^mar_reg[31]_0\(0),
      I1 => \^mar_reg[31]_0\(1),
      I2 => \cpu_d_rsp[0][data]\(24),
      I3 => \rdata_o_reg[23]_1\,
      I4 => \rdata_o[15]_i_4_n_0\,
      I5 => \rdata_o[15]_i_5_n_0\,
      O => \rdata_o[15]_i_2_n_0\
    );
\rdata_o[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \cpu_d_rsp[0][data]\(0),
      I1 => \^mar_reg[31]_0\(1),
      I2 => \cpu_d_rsp[0][data]\(16),
      I3 => Q(0),
      I4 => \^mar_reg[31]_0\(0),
      O => \rdata_o[15]_i_4_n_0\
    );
\rdata_o[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAA00000000"
    )
        port map (
      I0 => \rdata_o[14]_i_6_n_0\,
      I1 => \^pending_reg_0\,
      I2 => \rdata_o_reg[31]_2\,
      I3 => \^mar_reg[31]_0\(1),
      I4 => \^mar_reg[31]_0\(0),
      I5 => \cpu_d_rsp[0][data]\(8),
      O => \rdata_o[15]_i_5_n_0\
    );
\rdata_o[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_o[6]_i_3_n_0\,
      I1 => \cpu_d_rsp[0][data]\(18),
      I2 => \rdata_o[7]_i_3_n_0\,
      I3 => \cpu_d_rsp[0][data]\(10),
      I4 => \cpu_d_rsp[0][data]\(2),
      I5 => \rdata_o[6]_i_5_n_0\,
      O => \mar_reg[1]_1\
    );
\rdata_o[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAEAAAAAAAEAA"
    )
        port map (
      I0 => \rdata_o[23]_i_2_n_0\,
      I1 => \cpu_d_rsp[0][data]\(0),
      I2 => \^mar_reg[31]_0\(1),
      I3 => \rdata_o_reg[23]_1\,
      I4 => \rdata_o[31]_i_6_n_0\,
      I5 => \rdata_o_reg[23]_0\,
      O => \rdata_o[23]_i_1_n_0\
    );
\rdata_o[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00BA0000000000"
    )
        port map (
      I0 => \rdata_o_reg[15]_0\,
      I1 => \rdata_o[31]_i_6_n_0\,
      I2 => \^mar_reg[31]_0\(1),
      I3 => \cpu_d_rsp[0][data]\(16),
      I4 => \rdata_o_reg[31]_2\,
      I5 => \^pending_reg_0\,
      O => \rdata_o[23]_i_2_n_0\
    );
\rdata_o[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_o[6]_i_3_n_0\,
      I1 => \cpu_d_rsp[0][data]\(19),
      I2 => \rdata_o[7]_i_3_n_0\,
      I3 => \cpu_d_rsp[0][data]\(11),
      I4 => \cpu_d_rsp[0][data]\(3),
      I5 => \rdata_o[6]_i_5_n_0\,
      O => \mar_reg[1]_2\
    );
\rdata_o[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAFFAAAAAA"
    )
        port map (
      I0 => \rdata_o[31]_i_2_n_0\,
      I1 => \cpu_d_rsp[0][data]\(8),
      I2 => \^mar_reg[31]_0\(1),
      I3 => \rdata_o_reg[23]_1\,
      I4 => \rdata_o_reg[31]_1\,
      I5 => \rdata_o[31]_i_6_n_0\,
      O => \rdata_o[31]_i_1_n_0\
    );
\rdata_o[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00EA0000000000"
    )
        port map (
      I0 => \rdata_o_reg[15]_0\,
      I1 => \rdata_o[31]_i_6_n_0\,
      I2 => \^mar_reg[31]_0\(1),
      I3 => \cpu_d_rsp[0][data]\(24),
      I4 => \rdata_o_reg[31]_2\,
      I5 => \^pending_reg_0\,
      O => \rdata_o[31]_i_2_n_0\
    );
\rdata_o[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^mar_reg[31]_0\(0),
      I1 => Q(0),
      O => \rdata_o[31]_i_6_n_0\
    );
\rdata_o[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_o[6]_i_3_n_0\,
      I1 => \cpu_d_rsp[0][data]\(20),
      I2 => \rdata_o[7]_i_3_n_0\,
      I3 => \cpu_d_rsp[0][data]\(12),
      I4 => \cpu_d_rsp[0][data]\(4),
      I5 => \rdata_o[6]_i_5_n_0\,
      O => \mar_reg[1]_3\
    );
\rdata_o[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_o[6]_i_3_n_0\,
      I1 => \cpu_d_rsp[0][data]\(21),
      I2 => \rdata_o[7]_i_3_n_0\,
      I3 => \cpu_d_rsp[0][data]\(13),
      I4 => \cpu_d_rsp[0][data]\(5),
      I5 => \rdata_o[6]_i_5_n_0\,
      O => \mar_reg[1]_4\
    );
\rdata_o[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_o[6]_i_3_n_0\,
      I1 => \cpu_d_rsp[0][data]\(22),
      I2 => \rdata_o[7]_i_3_n_0\,
      I3 => \cpu_d_rsp[0][data]\(14),
      I4 => \cpu_d_rsp[0][data]\(6),
      I5 => \rdata_o[6]_i_5_n_0\,
      O => \mar_reg[1]_5\
    );
\rdata_o[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_o[6]_i_3_n_0\,
      I1 => \cpu_d_rsp[0][data]\(23),
      I2 => \rdata_o[7]_i_3_n_0\,
      I3 => \cpu_d_rsp[0][data]\(15),
      I4 => \cpu_d_rsp[0][data]\(7),
      I5 => \rdata_o[6]_i_5_n_0\,
      O => \mar_reg[1]_6\
    );
\rdata_o[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \^mar_reg[31]_0\(1),
      I1 => \^pending_reg_0\,
      I2 => \rdata_o_reg[15]_0\,
      I3 => \^mar_reg[31]_0\(0),
      I4 => Q(0),
      O => \rdata_o[6]_i_3_n_0\
    );
\rdata_o[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => Q(0),
      I1 => \^mar_reg[31]_0\(0),
      I2 => \^pending_reg_0\,
      I3 => \rdata_o_reg[15]_0\,
      I4 => \^mar_reg[31]_0\(1),
      O => \rdata_o[6]_i_5_n_0\
    );
\rdata_o[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_o_reg[7]_0\,
      I1 => \rdata_o_reg[23]_0\,
      I2 => \rdata_o[7]_i_3_n_0\,
      I3 => \cpu_d_rsp[0][data]\(16),
      I4 => \cpu_d_rsp[0][data]\(0),
      I5 => \^exe_engine_reg[ir][12]\,
      O => \rdata_o[7]_i_1_n_0\
    );
\rdata_o[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080008"
    )
        port map (
      I0 => \^mar_reg[31]_0\(1),
      I1 => \^pending_reg_0\,
      I2 => \rdata_o_reg[15]_0\,
      I3 => \^mar_reg[31]_0\(0),
      I4 => Q(0),
      O => \rdata_o[7]_i_3_n_0\
    );
\rdata_o[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000B00"
    )
        port map (
      I0 => Q(0),
      I1 => \^mar_reg[31]_0\(0),
      I2 => \^mar_reg[31]_0\(1),
      I3 => \^pending_reg_0\,
      I4 => \rdata_o_reg[15]_0\,
      O => \^exe_engine_reg[ir][12]\
    );
\rdata_o[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata_o_reg[8]_0\,
      I1 => \rdata_o[14]_i_3_n_0\,
      I2 => \cpu_d_rsp[0][data]\(17),
      I3 => \cpu_d_rsp[0][data]\(1),
      I4 => \rdata_o[14]_i_6_n_0\,
      O => \rdata_o[8]_i_1_n_0\
    );
\rdata_o[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata_o_reg[8]_0\,
      I1 => \rdata_o[14]_i_3_n_0\,
      I2 => \cpu_d_rsp[0][data]\(18),
      I3 => \cpu_d_rsp[0][data]\(2),
      I4 => \rdata_o[14]_i_6_n_0\,
      O => \rdata_o[9]_i_1_n_0\
    );
\rdata_o_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o_reg[30]_0\(0),
      Q => \rdata_o_reg[31]_0\(0)
    );
\rdata_o_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o[10]_i_1_n_0\,
      Q => \rdata_o_reg[31]_0\(10)
    );
\rdata_o_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o[11]_i_1_n_0\,
      Q => \rdata_o_reg[31]_0\(11)
    );
\rdata_o_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o[12]_i_1_n_0\,
      Q => \rdata_o_reg[31]_0\(12)
    );
\rdata_o_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o[13]_i_1_n_0\,
      Q => \rdata_o_reg[31]_0\(13)
    );
\rdata_o_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o[14]_i_1_n_0\,
      Q => \rdata_o_reg[31]_0\(14)
    );
\rdata_o_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o[15]_i_1_n_0\,
      Q => \rdata_o_reg[31]_0\(15)
    );
\rdata_o_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o_reg[30]_0\(7),
      Q => \rdata_o_reg[31]_0\(16)
    );
\rdata_o_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o_reg[30]_0\(8),
      Q => \rdata_o_reg[31]_0\(17)
    );
\rdata_o_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o_reg[30]_0\(9),
      Q => \rdata_o_reg[31]_0\(18)
    );
\rdata_o_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o_reg[30]_0\(10),
      Q => \rdata_o_reg[31]_0\(19)
    );
\rdata_o_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o_reg[30]_0\(1),
      Q => \rdata_o_reg[31]_0\(1)
    );
\rdata_o_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o_reg[30]_0\(11),
      Q => \rdata_o_reg[31]_0\(20)
    );
\rdata_o_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o_reg[30]_0\(12),
      Q => \rdata_o_reg[31]_0\(21)
    );
\rdata_o_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o_reg[30]_0\(13),
      Q => \rdata_o_reg[31]_0\(22)
    );
\rdata_o_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o[23]_i_1_n_0\,
      Q => \rdata_o_reg[31]_0\(23)
    );
\rdata_o_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o_reg[30]_0\(14),
      Q => \rdata_o_reg[31]_0\(24)
    );
\rdata_o_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o_reg[30]_0\(15),
      Q => \rdata_o_reg[31]_0\(25)
    );
\rdata_o_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o_reg[30]_0\(16),
      Q => \rdata_o_reg[31]_0\(26)
    );
\rdata_o_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o_reg[30]_0\(17),
      Q => \rdata_o_reg[31]_0\(27)
    );
\rdata_o_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o_reg[30]_0\(18),
      Q => \rdata_o_reg[31]_0\(28)
    );
\rdata_o_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o_reg[30]_0\(19),
      Q => \rdata_o_reg[31]_0\(29)
    );
\rdata_o_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o_reg[30]_0\(2),
      Q => \rdata_o_reg[31]_0\(2)
    );
\rdata_o_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o_reg[30]_0\(20),
      Q => \rdata_o_reg[31]_0\(30)
    );
\rdata_o_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o[31]_i_1_n_0\,
      Q => \rdata_o_reg[31]_0\(31)
    );
\rdata_o_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o_reg[30]_0\(3),
      Q => \rdata_o_reg[31]_0\(3)
    );
\rdata_o_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o_reg[30]_0\(4),
      Q => \rdata_o_reg[31]_0\(4)
    );
\rdata_o_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o_reg[30]_0\(5),
      Q => \rdata_o_reg[31]_0\(5)
    );
\rdata_o_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o_reg[30]_0\(6),
      Q => \rdata_o_reg[31]_0\(6)
    );
\rdata_o_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o[7]_i_1_n_0\,
      Q => \rdata_o_reg[31]_0\(7)
    );
\rdata_o_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o[8]_i_1_n_0\,
      Q => \rdata_o_reg[31]_0\(8)
    );
\rdata_o_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rdata_o[9]_i_1_n_0\,
      Q => \rdata_o_reg[31]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_gpio is
  port (
    \iodev_rsp[4][ack]\ : out STD_LOGIC;
    \irq_pol_reg[0]_0\ : out STD_LOGIC;
    \irq_pol_reg[1]_0\ : out STD_LOGIC;
    \irq_pol_reg[2]_0\ : out STD_LOGIC;
    \irq_pol_reg[3]_0\ : out STD_LOGIC;
    \irq_pol_reg[4]_0\ : out STD_LOGIC;
    \irq_pol_reg[5]_0\ : out STD_LOGIC;
    \irq_pol_reg[6]_0\ : out STD_LOGIC;
    \irq_pol_reg[7]_0\ : out STD_LOGIC;
    \irq_pol_reg[8]_0\ : out STD_LOGIC;
    \irq_pol_reg[9]_0\ : out STD_LOGIC;
    \irq_pol_reg[10]_0\ : out STD_LOGIC;
    \irq_pol_reg[11]_0\ : out STD_LOGIC;
    \irq_pol_reg[12]_0\ : out STD_LOGIC;
    \irq_pol_reg[13]_0\ : out STD_LOGIC;
    \irq_pol_reg[14]_0\ : out STD_LOGIC;
    \irq_pol_reg[15]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    irq_fast_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    gpio_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \bus_rsp_o_reg[data][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \iodev_req[4][stb]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \dev_00_req_o[addr]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \irq_typ_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \irq_pol_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \irq_en_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \irq_clrn_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gpio_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bus_rsp_o_reg[data][15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end system_neorv32_vivado_ip_0_0_neorv32_gpio;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_gpio is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal irq_clrn : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \irq_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \irq_en_reg_n_0_[10]\ : STD_LOGIC;
  signal \irq_en_reg_n_0_[11]\ : STD_LOGIC;
  signal \irq_en_reg_n_0_[12]\ : STD_LOGIC;
  signal \irq_en_reg_n_0_[13]\ : STD_LOGIC;
  signal \irq_en_reg_n_0_[14]\ : STD_LOGIC;
  signal \irq_en_reg_n_0_[15]\ : STD_LOGIC;
  signal \irq_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \irq_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \irq_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \irq_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \irq_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \irq_en_reg_n_0_[6]\ : STD_LOGIC;
  signal \irq_en_reg_n_0_[7]\ : STD_LOGIC;
  signal \irq_en_reg_n_0_[8]\ : STD_LOGIC;
  signal \irq_en_reg_n_0_[9]\ : STD_LOGIC;
  signal irq_pend0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \irq_pend[0]_i_2_n_0\ : STD_LOGIC;
  signal \irq_pend[10]_i_2_n_0\ : STD_LOGIC;
  signal \irq_pend[11]_i_2_n_0\ : STD_LOGIC;
  signal \irq_pend[12]_i_2_n_0\ : STD_LOGIC;
  signal \irq_pend[13]_i_2_n_0\ : STD_LOGIC;
  signal \irq_pend[14]_i_2_n_0\ : STD_LOGIC;
  signal \irq_pend[15]_i_2_n_0\ : STD_LOGIC;
  signal \irq_pend[1]_i_2_n_0\ : STD_LOGIC;
  signal \irq_pend[2]_i_2_n_0\ : STD_LOGIC;
  signal \irq_pend[3]_i_2_n_0\ : STD_LOGIC;
  signal \irq_pend[4]_i_2_n_0\ : STD_LOGIC;
  signal \irq_pend[5]_i_2_n_0\ : STD_LOGIC;
  signal \irq_pend[6]_i_2_n_0\ : STD_LOGIC;
  signal \irq_pend[7]_i_2_n_0\ : STD_LOGIC;
  signal \irq_pend[8]_i_2_n_0\ : STD_LOGIC;
  signal \irq_pend[9]_i_2_n_0\ : STD_LOGIC;
  signal \irq_pend_reg_n_0_[0]\ : STD_LOGIC;
  signal \irq_pend_reg_n_0_[10]\ : STD_LOGIC;
  signal \irq_pend_reg_n_0_[11]\ : STD_LOGIC;
  signal \irq_pend_reg_n_0_[15]\ : STD_LOGIC;
  signal \irq_pend_reg_n_0_[1]\ : STD_LOGIC;
  signal \irq_pend_reg_n_0_[2]\ : STD_LOGIC;
  signal \irq_pend_reg_n_0_[4]\ : STD_LOGIC;
  signal \irq_pend_reg_n_0_[5]\ : STD_LOGIC;
  signal \irq_pend_reg_n_0_[7]\ : STD_LOGIC;
  signal \irq_pend_reg_n_0_[8]\ : STD_LOGIC;
  signal \irq_pol_reg_n_0_[0]\ : STD_LOGIC;
  signal \irq_pol_reg_n_0_[10]\ : STD_LOGIC;
  signal \irq_pol_reg_n_0_[11]\ : STD_LOGIC;
  signal \irq_pol_reg_n_0_[12]\ : STD_LOGIC;
  signal \irq_pol_reg_n_0_[13]\ : STD_LOGIC;
  signal \irq_pol_reg_n_0_[14]\ : STD_LOGIC;
  signal \irq_pol_reg_n_0_[15]\ : STD_LOGIC;
  signal \irq_pol_reg_n_0_[1]\ : STD_LOGIC;
  signal \irq_pol_reg_n_0_[2]\ : STD_LOGIC;
  signal \irq_pol_reg_n_0_[3]\ : STD_LOGIC;
  signal \irq_pol_reg_n_0_[6]\ : STD_LOGIC;
  signal \irq_pol_reg_n_0_[7]\ : STD_LOGIC;
  signal \irq_pol_reg_n_0_[8]\ : STD_LOGIC;
  signal \irq_pol_reg_n_0_[9]\ : STD_LOGIC;
  signal \irq_typ_reg_n_0_[0]\ : STD_LOGIC;
  signal \irq_typ_reg_n_0_[10]\ : STD_LOGIC;
  signal \irq_typ_reg_n_0_[11]\ : STD_LOGIC;
  signal \irq_typ_reg_n_0_[12]\ : STD_LOGIC;
  signal \irq_typ_reg_n_0_[13]\ : STD_LOGIC;
  signal \irq_typ_reg_n_0_[14]\ : STD_LOGIC;
  signal \irq_typ_reg_n_0_[15]\ : STD_LOGIC;
  signal \irq_typ_reg_n_0_[1]\ : STD_LOGIC;
  signal \irq_typ_reg_n_0_[2]\ : STD_LOGIC;
  signal \irq_typ_reg_n_0_[3]\ : STD_LOGIC;
  signal \irq_typ_reg_n_0_[6]\ : STD_LOGIC;
  signal \irq_typ_reg_n_0_[7]\ : STD_LOGIC;
  signal \irq_typ_reg_n_0_[8]\ : STD_LOGIC;
  signal \irq_typ_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_15_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_18_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_24_in : STD_LOGIC;
  signal p_26_in : STD_LOGIC;
  signal p_28_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_30_in : STD_LOGIC;
  signal p_32_in : STD_LOGIC;
  signal p_34_in : STD_LOGIC;
  signal p_36_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \port_in2_reg_n_0_[0]\ : STD_LOGIC;
  signal \trap_ctrl[irq_pnd][11]_i_2_n_0\ : STD_LOGIC;
  signal \trap_ctrl[irq_pnd][11]_i_3_n_0\ : STD_LOGIC;
  signal \trap_ctrl[irq_pnd][11]_i_4_n_0\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
\bus_rsp_o[data][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \irq_pol_reg_n_0_[0]\,
      I1 => \irq_pend_reg_n_0_[0]\,
      I2 => \dev_00_req_o[addr]\(1),
      I3 => \dev_00_req_o[addr]\(0),
      I4 => \irq_typ_reg_n_0_[0]\,
      I5 => \irq_en_reg_n_0_[0]\,
      O => \irq_pol_reg[0]_0\
    );
\bus_rsp_o[data][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \irq_pol_reg_n_0_[10]\,
      I1 => \irq_pend_reg_n_0_[10]\,
      I2 => \dev_00_req_o[addr]\(1),
      I3 => \dev_00_req_o[addr]\(0),
      I4 => \irq_typ_reg_n_0_[10]\,
      I5 => \irq_en_reg_n_0_[10]\,
      O => \irq_pol_reg[10]_0\
    );
\bus_rsp_o[data][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \irq_pol_reg_n_0_[11]\,
      I1 => \irq_pend_reg_n_0_[11]\,
      I2 => \dev_00_req_o[addr]\(1),
      I3 => \dev_00_req_o[addr]\(0),
      I4 => \irq_typ_reg_n_0_[11]\,
      I5 => \irq_en_reg_n_0_[11]\,
      O => \irq_pol_reg[11]_0\
    );
\bus_rsp_o[data][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \irq_pol_reg_n_0_[12]\,
      I1 => p_2_in,
      I2 => \dev_00_req_o[addr]\(1),
      I3 => \dev_00_req_o[addr]\(0),
      I4 => \irq_typ_reg_n_0_[12]\,
      I5 => \irq_en_reg_n_0_[12]\,
      O => \irq_pol_reg[12]_0\
    );
\bus_rsp_o[data][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \irq_pol_reg_n_0_[13]\,
      I1 => p_1_in,
      I2 => \dev_00_req_o[addr]\(1),
      I3 => \dev_00_req_o[addr]\(0),
      I4 => \irq_typ_reg_n_0_[13]\,
      I5 => \irq_en_reg_n_0_[13]\,
      O => \irq_pol_reg[13]_0\
    );
\bus_rsp_o[data][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \irq_pol_reg_n_0_[14]\,
      I1 => p_0_in,
      I2 => \dev_00_req_o[addr]\(1),
      I3 => \dev_00_req_o[addr]\(0),
      I4 => \irq_typ_reg_n_0_[14]\,
      I5 => \irq_en_reg_n_0_[14]\,
      O => \irq_pol_reg[14]_0\
    );
\bus_rsp_o[data][15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \irq_pol_reg_n_0_[15]\,
      I1 => \irq_pend_reg_n_0_[15]\,
      I2 => \dev_00_req_o[addr]\(1),
      I3 => \dev_00_req_o[addr]\(0),
      I4 => \irq_typ_reg_n_0_[15]\,
      I5 => \irq_en_reg_n_0_[15]\,
      O => \irq_pol_reg[15]_0\
    );
\bus_rsp_o[data][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \irq_pol_reg_n_0_[1]\,
      I1 => \irq_pend_reg_n_0_[1]\,
      I2 => \dev_00_req_o[addr]\(1),
      I3 => \dev_00_req_o[addr]\(0),
      I4 => \irq_typ_reg_n_0_[1]\,
      I5 => \irq_en_reg_n_0_[1]\,
      O => \irq_pol_reg[1]_0\
    );
\bus_rsp_o[data][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \irq_pol_reg_n_0_[2]\,
      I1 => \irq_pend_reg_n_0_[2]\,
      I2 => \dev_00_req_o[addr]\(1),
      I3 => \dev_00_req_o[addr]\(0),
      I4 => \irq_typ_reg_n_0_[2]\,
      I5 => \irq_en_reg_n_0_[2]\,
      O => \irq_pol_reg[2]_0\
    );
\bus_rsp_o[data][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \irq_pol_reg_n_0_[3]\,
      I1 => p_11_in,
      I2 => \dev_00_req_o[addr]\(1),
      I3 => \dev_00_req_o[addr]\(0),
      I4 => \irq_typ_reg_n_0_[3]\,
      I5 => \irq_en_reg_n_0_[3]\,
      O => \irq_pol_reg[3]_0\
    );
\bus_rsp_o[data][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_14_in(0),
      I1 => \irq_pend_reg_n_0_[4]\,
      I2 => \dev_00_req_o[addr]\(1),
      I3 => \dev_00_req_o[addr]\(0),
      I4 => p_14_in(1),
      I5 => \irq_en_reg_n_0_[4]\,
      O => \irq_pol_reg[4]_0\
    );
\bus_rsp_o[data][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_17_in(0),
      I1 => \irq_pend_reg_n_0_[5]\,
      I2 => \dev_00_req_o[addr]\(1),
      I3 => \dev_00_req_o[addr]\(0),
      I4 => p_17_in(1),
      I5 => \irq_en_reg_n_0_[5]\,
      O => \irq_pol_reg[5]_0\
    );
\bus_rsp_o[data][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \irq_pol_reg_n_0_[6]\,
      I1 => p_8_in,
      I2 => \dev_00_req_o[addr]\(1),
      I3 => \dev_00_req_o[addr]\(0),
      I4 => \irq_typ_reg_n_0_[6]\,
      I5 => \irq_en_reg_n_0_[6]\,
      O => \irq_pol_reg[6]_0\
    );
\bus_rsp_o[data][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \irq_pol_reg_n_0_[7]\,
      I1 => \irq_pend_reg_n_0_[7]\,
      I2 => \dev_00_req_o[addr]\(1),
      I3 => \dev_00_req_o[addr]\(0),
      I4 => \irq_typ_reg_n_0_[7]\,
      I5 => \irq_en_reg_n_0_[7]\,
      O => \irq_pol_reg[7]_0\
    );
\bus_rsp_o[data][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \irq_pol_reg_n_0_[8]\,
      I1 => \irq_pend_reg_n_0_[8]\,
      I2 => \dev_00_req_o[addr]\(1),
      I3 => \dev_00_req_o[addr]\(0),
      I4 => \irq_typ_reg_n_0_[8]\,
      I5 => \irq_en_reg_n_0_[8]\,
      O => \irq_pol_reg[8]_0\
    );
\bus_rsp_o[data][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \irq_pol_reg_n_0_[9]\,
      I1 => p_5_in,
      I2 => \dev_00_req_o[addr]\(1),
      I3 => \dev_00_req_o[addr]\(0),
      I4 => \irq_typ_reg_n_0_[9]\,
      I5 => \irq_en_reg_n_0_[9]\,
      O => \irq_pol_reg[9]_0\
    );
\bus_rsp_o_reg[ack]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \iodev_req[4][stb]\,
      Q => \iodev_rsp[4][ack]\
    );
\bus_rsp_o_reg[data][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][15]_1\(0),
      Q => \bus_rsp_o_reg[data][15]_0\(0)
    );
\bus_rsp_o_reg[data][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][15]_1\(10),
      Q => \bus_rsp_o_reg[data][15]_0\(10)
    );
\bus_rsp_o_reg[data][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][15]_1\(11),
      Q => \bus_rsp_o_reg[data][15]_0\(11)
    );
\bus_rsp_o_reg[data][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][15]_1\(12),
      Q => \bus_rsp_o_reg[data][15]_0\(12)
    );
\bus_rsp_o_reg[data][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][15]_1\(13),
      Q => \bus_rsp_o_reg[data][15]_0\(13)
    );
\bus_rsp_o_reg[data][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][15]_1\(14),
      Q => \bus_rsp_o_reg[data][15]_0\(14)
    );
\bus_rsp_o_reg[data][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][15]_1\(15),
      Q => \bus_rsp_o_reg[data][15]_0\(15)
    );
\bus_rsp_o_reg[data][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][15]_1\(1),
      Q => \bus_rsp_o_reg[data][15]_0\(1)
    );
\bus_rsp_o_reg[data][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][15]_1\(2),
      Q => \bus_rsp_o_reg[data][15]_0\(2)
    );
\bus_rsp_o_reg[data][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][15]_1\(3),
      Q => \bus_rsp_o_reg[data][15]_0\(3)
    );
\bus_rsp_o_reg[data][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][15]_1\(4),
      Q => \bus_rsp_o_reg[data][15]_0\(4)
    );
\bus_rsp_o_reg[data][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][15]_1\(5),
      Q => \bus_rsp_o_reg[data][15]_0\(5)
    );
\bus_rsp_o_reg[data][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][15]_1\(6),
      Q => \bus_rsp_o_reg[data][15]_0\(6)
    );
\bus_rsp_o_reg[data][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][15]_1\(7),
      Q => \bus_rsp_o_reg[data][15]_0\(7)
    );
\bus_rsp_o_reg[data][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][15]_1\(8),
      Q => \bus_rsp_o_reg[data][15]_0\(8)
    );
\bus_rsp_o_reg[data][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][15]_1\(9),
      Q => \bus_rsp_o_reg[data][15]_0\(9)
    );
\irq_clrn_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \irq_clrn_reg[15]_0\(0),
      Q => irq_clrn(0)
    );
\irq_clrn_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \irq_clrn_reg[15]_0\(10),
      Q => irq_clrn(10)
    );
\irq_clrn_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \irq_clrn_reg[15]_0\(11),
      Q => irq_clrn(11)
    );
\irq_clrn_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \irq_clrn_reg[15]_0\(12),
      Q => irq_clrn(12)
    );
\irq_clrn_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \irq_clrn_reg[15]_0\(13),
      Q => irq_clrn(13)
    );
\irq_clrn_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \irq_clrn_reg[15]_0\(14),
      Q => irq_clrn(14)
    );
\irq_clrn_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \irq_clrn_reg[15]_0\(15),
      Q => irq_clrn(15)
    );
\irq_clrn_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \irq_clrn_reg[15]_0\(1),
      Q => irq_clrn(1)
    );
\irq_clrn_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \irq_clrn_reg[15]_0\(2),
      Q => irq_clrn(2)
    );
\irq_clrn_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \irq_clrn_reg[15]_0\(3),
      Q => irq_clrn(3)
    );
\irq_clrn_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \irq_clrn_reg[15]_0\(4),
      Q => irq_clrn(4)
    );
\irq_clrn_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \irq_clrn_reg[15]_0\(5),
      Q => irq_clrn(5)
    );
\irq_clrn_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \irq_clrn_reg[15]_0\(6),
      Q => irq_clrn(6)
    );
\irq_clrn_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \irq_clrn_reg[15]_0\(7),
      Q => irq_clrn(7)
    );
\irq_clrn_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \irq_clrn_reg[15]_0\(8),
      Q => irq_clrn(8)
    );
\irq_clrn_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \irq_clrn_reg[15]_0\(9),
      Q => irq_clrn(9)
    );
\irq_en_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_en_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(0),
      Q => \irq_en_reg_n_0_[0]\
    );
\irq_en_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_en_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(10),
      Q => \irq_en_reg_n_0_[10]\
    );
\irq_en_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_en_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(11),
      Q => \irq_en_reg_n_0_[11]\
    );
\irq_en_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_en_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(12),
      Q => \irq_en_reg_n_0_[12]\
    );
\irq_en_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_en_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(13),
      Q => \irq_en_reg_n_0_[13]\
    );
\irq_en_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_en_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(14),
      Q => \irq_en_reg_n_0_[14]\
    );
\irq_en_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_en_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(15),
      Q => \irq_en_reg_n_0_[15]\
    );
\irq_en_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_en_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(1),
      Q => \irq_en_reg_n_0_[1]\
    );
\irq_en_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_en_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(2),
      Q => \irq_en_reg_n_0_[2]\
    );
\irq_en_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_en_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(3),
      Q => \irq_en_reg_n_0_[3]\
    );
\irq_en_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_en_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(4),
      Q => \irq_en_reg_n_0_[4]\
    );
\irq_en_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_en_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(5),
      Q => \irq_en_reg_n_0_[5]\
    );
\irq_en_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_en_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(6),
      Q => \irq_en_reg_n_0_[6]\
    );
\irq_en_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_en_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(7),
      Q => \irq_en_reg_n_0_[7]\
    );
\irq_en_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_en_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(8),
      Q => \irq_en_reg_n_0_[8]\
    );
\irq_en_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_en_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(9),
      Q => \irq_en_reg_n_0_[9]\
    );
\irq_pend[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAEFAAAAAAAA"
    )
        port map (
      I0 => \irq_pend[0]_i_2_n_0\,
      I1 => \port_in2_reg_n_0_[0]\,
      I2 => \irq_typ_reg_n_0_[0]\,
      I3 => \^q\(0),
      I4 => \irq_pol_reg_n_0_[0]\,
      I5 => \irq_en_reg_n_0_[0]\,
      O => irq_pend0(0)
    );
\irq_pend[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => irq_clrn(0),
      I1 => \irq_pend_reg_n_0_[0]\,
      I2 => \irq_en_reg_n_0_[0]\,
      O => \irq_pend[0]_i_2_n_0\
    );
\irq_pend[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAEFAAAAAAAA"
    )
        port map (
      I0 => \irq_pend[10]_i_2_n_0\,
      I1 => p_28_in,
      I2 => \irq_typ_reg_n_0_[10]\,
      I3 => \^q\(10),
      I4 => \irq_pol_reg_n_0_[10]\,
      I5 => \irq_en_reg_n_0_[10]\,
      O => irq_pend0(10)
    );
\irq_pend[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => irq_clrn(10),
      I1 => \irq_pend_reg_n_0_[10]\,
      I2 => \irq_en_reg_n_0_[10]\,
      O => \irq_pend[10]_i_2_n_0\
    );
\irq_pend[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAEFAAAAAAAA"
    )
        port map (
      I0 => \irq_pend[11]_i_2_n_0\,
      I1 => p_26_in,
      I2 => \irq_typ_reg_n_0_[11]\,
      I3 => \^q\(11),
      I4 => \irq_pol_reg_n_0_[11]\,
      I5 => \irq_en_reg_n_0_[11]\,
      O => irq_pend0(11)
    );
\irq_pend[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => irq_clrn(11),
      I1 => \irq_pend_reg_n_0_[11]\,
      I2 => \irq_en_reg_n_0_[11]\,
      O => \irq_pend[11]_i_2_n_0\
    );
\irq_pend[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAEFAAAAAAAA"
    )
        port map (
      I0 => \irq_pend[12]_i_2_n_0\,
      I1 => p_24_in,
      I2 => \irq_typ_reg_n_0_[12]\,
      I3 => \^q\(12),
      I4 => \irq_pol_reg_n_0_[12]\,
      I5 => \irq_en_reg_n_0_[12]\,
      O => irq_pend0(12)
    );
\irq_pend[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => irq_clrn(12),
      I1 => p_2_in,
      I2 => \irq_en_reg_n_0_[12]\,
      O => \irq_pend[12]_i_2_n_0\
    );
\irq_pend[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAEFAAAAAAAA"
    )
        port map (
      I0 => \irq_pend[13]_i_2_n_0\,
      I1 => p_22_in,
      I2 => \irq_typ_reg_n_0_[13]\,
      I3 => \^q\(13),
      I4 => \irq_pol_reg_n_0_[13]\,
      I5 => \irq_en_reg_n_0_[13]\,
      O => irq_pend0(13)
    );
\irq_pend[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => irq_clrn(13),
      I1 => p_1_in,
      I2 => \irq_en_reg_n_0_[13]\,
      O => \irq_pend[13]_i_2_n_0\
    );
\irq_pend[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAEFAAAAAAAA"
    )
        port map (
      I0 => \irq_pend[14]_i_2_n_0\,
      I1 => p_20_in,
      I2 => \irq_typ_reg_n_0_[14]\,
      I3 => \^q\(14),
      I4 => \irq_pol_reg_n_0_[14]\,
      I5 => \irq_en_reg_n_0_[14]\,
      O => irq_pend0(14)
    );
\irq_pend[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => irq_clrn(14),
      I1 => p_0_in,
      I2 => \irq_en_reg_n_0_[14]\,
      O => \irq_pend[14]_i_2_n_0\
    );
\irq_pend[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAEFAAAAAAAA"
    )
        port map (
      I0 => \irq_pend[15]_i_2_n_0\,
      I1 => p_18_in,
      I2 => \irq_typ_reg_n_0_[15]\,
      I3 => \^q\(15),
      I4 => \irq_pol_reg_n_0_[15]\,
      I5 => \irq_en_reg_n_0_[15]\,
      O => irq_pend0(15)
    );
\irq_pend[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => irq_clrn(15),
      I1 => \irq_pend_reg_n_0_[15]\,
      I2 => \irq_en_reg_n_0_[15]\,
      O => \irq_pend[15]_i_2_n_0\
    );
\irq_pend[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAEFAAAAAAAA"
    )
        port map (
      I0 => \irq_pend[1]_i_2_n_0\,
      I1 => p_3_in,
      I2 => \irq_typ_reg_n_0_[1]\,
      I3 => \^q\(1),
      I4 => \irq_pol_reg_n_0_[1]\,
      I5 => \irq_en_reg_n_0_[1]\,
      O => irq_pend0(1)
    );
\irq_pend[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => irq_clrn(1),
      I1 => \irq_pend_reg_n_0_[1]\,
      I2 => \irq_en_reg_n_0_[1]\,
      O => \irq_pend[1]_i_2_n_0\
    );
\irq_pend[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAEFAAAAAAAA"
    )
        port map (
      I0 => \irq_pend[2]_i_2_n_0\,
      I1 => p_6_in,
      I2 => \irq_typ_reg_n_0_[2]\,
      I3 => \^q\(2),
      I4 => \irq_pol_reg_n_0_[2]\,
      I5 => \irq_en_reg_n_0_[2]\,
      O => irq_pend0(2)
    );
\irq_pend[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => irq_clrn(2),
      I1 => \irq_pend_reg_n_0_[2]\,
      I2 => \irq_en_reg_n_0_[2]\,
      O => \irq_pend[2]_i_2_n_0\
    );
\irq_pend[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAEFAAAAAAAA"
    )
        port map (
      I0 => \irq_pend[3]_i_2_n_0\,
      I1 => p_9_in,
      I2 => \irq_typ_reg_n_0_[3]\,
      I3 => \^q\(3),
      I4 => \irq_pol_reg_n_0_[3]\,
      I5 => \irq_en_reg_n_0_[3]\,
      O => irq_pend0(3)
    );
\irq_pend[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => irq_clrn(3),
      I1 => p_11_in,
      I2 => \irq_en_reg_n_0_[3]\,
      O => \irq_pend[3]_i_2_n_0\
    );
\irq_pend[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAEFAAAAAAAA"
    )
        port map (
      I0 => \irq_pend[4]_i_2_n_0\,
      I1 => p_12_in,
      I2 => p_14_in(1),
      I3 => \^q\(4),
      I4 => p_14_in(0),
      I5 => \irq_en_reg_n_0_[4]\,
      O => irq_pend0(4)
    );
\irq_pend[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => irq_clrn(4),
      I1 => \irq_pend_reg_n_0_[4]\,
      I2 => \irq_en_reg_n_0_[4]\,
      O => \irq_pend[4]_i_2_n_0\
    );
\irq_pend[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAEFAAAAAAAA"
    )
        port map (
      I0 => \irq_pend[5]_i_2_n_0\,
      I1 => p_15_in,
      I2 => p_17_in(1),
      I3 => \^q\(5),
      I4 => p_17_in(0),
      I5 => \irq_en_reg_n_0_[5]\,
      O => irq_pend0(5)
    );
\irq_pend[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => irq_clrn(5),
      I1 => \irq_pend_reg_n_0_[5]\,
      I2 => \irq_en_reg_n_0_[5]\,
      O => \irq_pend[5]_i_2_n_0\
    );
\irq_pend[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAEFAAAAAAAA"
    )
        port map (
      I0 => \irq_pend[6]_i_2_n_0\,
      I1 => p_36_in,
      I2 => \irq_typ_reg_n_0_[6]\,
      I3 => \^q\(6),
      I4 => \irq_pol_reg_n_0_[6]\,
      I5 => \irq_en_reg_n_0_[6]\,
      O => irq_pend0(6)
    );
\irq_pend[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => irq_clrn(6),
      I1 => p_8_in,
      I2 => \irq_en_reg_n_0_[6]\,
      O => \irq_pend[6]_i_2_n_0\
    );
\irq_pend[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAEFAAAAAAAA"
    )
        port map (
      I0 => \irq_pend[7]_i_2_n_0\,
      I1 => p_34_in,
      I2 => \irq_typ_reg_n_0_[7]\,
      I3 => \^q\(7),
      I4 => \irq_pol_reg_n_0_[7]\,
      I5 => \irq_en_reg_n_0_[7]\,
      O => irq_pend0(7)
    );
\irq_pend[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => irq_clrn(7),
      I1 => \irq_pend_reg_n_0_[7]\,
      I2 => \irq_en_reg_n_0_[7]\,
      O => \irq_pend[7]_i_2_n_0\
    );
\irq_pend[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAEFAAAAAAAA"
    )
        port map (
      I0 => \irq_pend[8]_i_2_n_0\,
      I1 => p_32_in,
      I2 => \irq_typ_reg_n_0_[8]\,
      I3 => \^q\(8),
      I4 => \irq_pol_reg_n_0_[8]\,
      I5 => \irq_en_reg_n_0_[8]\,
      O => irq_pend0(8)
    );
\irq_pend[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => irq_clrn(8),
      I1 => \irq_pend_reg_n_0_[8]\,
      I2 => \irq_en_reg_n_0_[8]\,
      O => \irq_pend[8]_i_2_n_0\
    );
\irq_pend[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAEFAAAAAAAA"
    )
        port map (
      I0 => \irq_pend[9]_i_2_n_0\,
      I1 => p_30_in,
      I2 => \irq_typ_reg_n_0_[9]\,
      I3 => \^q\(9),
      I4 => \irq_pol_reg_n_0_[9]\,
      I5 => \irq_en_reg_n_0_[9]\,
      O => irq_pend0(9)
    );
\irq_pend[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => irq_clrn(9),
      I1 => p_5_in,
      I2 => \irq_en_reg_n_0_[9]\,
      O => \irq_pend[9]_i_2_n_0\
    );
\irq_pend_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => irq_pend0(0),
      Q => \irq_pend_reg_n_0_[0]\
    );
\irq_pend_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => irq_pend0(10),
      Q => \irq_pend_reg_n_0_[10]\
    );
\irq_pend_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => irq_pend0(11),
      Q => \irq_pend_reg_n_0_[11]\
    );
\irq_pend_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => irq_pend0(12),
      Q => p_2_in
    );
\irq_pend_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => irq_pend0(13),
      Q => p_1_in
    );
\irq_pend_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => irq_pend0(14),
      Q => p_0_in
    );
\irq_pend_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => irq_pend0(15),
      Q => \irq_pend_reg_n_0_[15]\
    );
\irq_pend_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => irq_pend0(1),
      Q => \irq_pend_reg_n_0_[1]\
    );
\irq_pend_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => irq_pend0(2),
      Q => \irq_pend_reg_n_0_[2]\
    );
\irq_pend_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => irq_pend0(3),
      Q => p_11_in
    );
\irq_pend_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => irq_pend0(4),
      Q => \irq_pend_reg_n_0_[4]\
    );
\irq_pend_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => irq_pend0(5),
      Q => \irq_pend_reg_n_0_[5]\
    );
\irq_pend_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => irq_pend0(6),
      Q => p_8_in
    );
\irq_pend_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => irq_pend0(7),
      Q => \irq_pend_reg_n_0_[7]\
    );
\irq_pend_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => irq_pend0(8),
      Q => \irq_pend_reg_n_0_[8]\
    );
\irq_pend_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => irq_pend0(9),
      Q => p_5_in
    );
\irq_pol_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_pol_reg[15]_1\(0),
      CLR => rstn_sys,
      D => D(0),
      Q => \irq_pol_reg_n_0_[0]\
    );
\irq_pol_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_pol_reg[15]_1\(0),
      CLR => rstn_sys,
      D => D(10),
      Q => \irq_pol_reg_n_0_[10]\
    );
\irq_pol_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_pol_reg[15]_1\(0),
      CLR => rstn_sys,
      D => D(11),
      Q => \irq_pol_reg_n_0_[11]\
    );
\irq_pol_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_pol_reg[15]_1\(0),
      CLR => rstn_sys,
      D => D(12),
      Q => \irq_pol_reg_n_0_[12]\
    );
\irq_pol_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_pol_reg[15]_1\(0),
      CLR => rstn_sys,
      D => D(13),
      Q => \irq_pol_reg_n_0_[13]\
    );
\irq_pol_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_pol_reg[15]_1\(0),
      CLR => rstn_sys,
      D => D(14),
      Q => \irq_pol_reg_n_0_[14]\
    );
\irq_pol_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_pol_reg[15]_1\(0),
      CLR => rstn_sys,
      D => D(15),
      Q => \irq_pol_reg_n_0_[15]\
    );
\irq_pol_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_pol_reg[15]_1\(0),
      CLR => rstn_sys,
      D => D(1),
      Q => \irq_pol_reg_n_0_[1]\
    );
\irq_pol_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_pol_reg[15]_1\(0),
      CLR => rstn_sys,
      D => D(2),
      Q => \irq_pol_reg_n_0_[2]\
    );
\irq_pol_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_pol_reg[15]_1\(0),
      CLR => rstn_sys,
      D => D(3),
      Q => \irq_pol_reg_n_0_[3]\
    );
\irq_pol_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_pol_reg[15]_1\(0),
      CLR => rstn_sys,
      D => D(4),
      Q => p_14_in(0)
    );
\irq_pol_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_pol_reg[15]_1\(0),
      CLR => rstn_sys,
      D => D(5),
      Q => p_17_in(0)
    );
\irq_pol_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_pol_reg[15]_1\(0),
      CLR => rstn_sys,
      D => D(6),
      Q => \irq_pol_reg_n_0_[6]\
    );
\irq_pol_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_pol_reg[15]_1\(0),
      CLR => rstn_sys,
      D => D(7),
      Q => \irq_pol_reg_n_0_[7]\
    );
\irq_pol_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_pol_reg[15]_1\(0),
      CLR => rstn_sys,
      D => D(8),
      Q => \irq_pol_reg_n_0_[8]\
    );
\irq_pol_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_pol_reg[15]_1\(0),
      CLR => rstn_sys,
      D => D(9),
      Q => \irq_pol_reg_n_0_[9]\
    );
\irq_typ_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_typ_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(0),
      Q => \irq_typ_reg_n_0_[0]\
    );
\irq_typ_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_typ_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(10),
      Q => \irq_typ_reg_n_0_[10]\
    );
\irq_typ_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_typ_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(11),
      Q => \irq_typ_reg_n_0_[11]\
    );
\irq_typ_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_typ_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(12),
      Q => \irq_typ_reg_n_0_[12]\
    );
\irq_typ_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_typ_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(13),
      Q => \irq_typ_reg_n_0_[13]\
    );
\irq_typ_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_typ_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(14),
      Q => \irq_typ_reg_n_0_[14]\
    );
\irq_typ_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_typ_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(15),
      Q => \irq_typ_reg_n_0_[15]\
    );
\irq_typ_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_typ_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(1),
      Q => \irq_typ_reg_n_0_[1]\
    );
\irq_typ_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_typ_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(2),
      Q => \irq_typ_reg_n_0_[2]\
    );
\irq_typ_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_typ_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(3),
      Q => \irq_typ_reg_n_0_[3]\
    );
\irq_typ_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_typ_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(4),
      Q => p_14_in(1)
    );
\irq_typ_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_typ_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(5),
      Q => p_17_in(1)
    );
\irq_typ_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_typ_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(6),
      Q => \irq_typ_reg_n_0_[6]\
    );
\irq_typ_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_typ_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(7),
      Q => \irq_typ_reg_n_0_[7]\
    );
\irq_typ_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_typ_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(8),
      Q => \irq_typ_reg_n_0_[8]\
    );
\irq_typ_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \irq_typ_reg[15]_0\(0),
      CLR => rstn_sys,
      D => D(9),
      Q => \irq_typ_reg_n_0_[9]\
    );
\port_in2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^q\(0),
      Q => \port_in2_reg_n_0_[0]\
    );
\port_in2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^q\(10),
      Q => p_28_in
    );
\port_in2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^q\(11),
      Q => p_26_in
    );
\port_in2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^q\(12),
      Q => p_24_in
    );
\port_in2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^q\(13),
      Q => p_22_in
    );
\port_in2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^q\(14),
      Q => p_20_in
    );
\port_in2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^q\(15),
      Q => p_18_in
    );
\port_in2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^q\(1),
      Q => p_3_in
    );
\port_in2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^q\(2),
      Q => p_6_in
    );
\port_in2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^q\(3),
      Q => p_9_in
    );
\port_in2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^q\(4),
      Q => p_12_in
    );
\port_in2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^q\(5),
      Q => p_15_in
    );
\port_in2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^q\(6),
      Q => p_36_in
    );
\port_in2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^q\(7),
      Q => p_34_in
    );
\port_in2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^q\(8),
      Q => p_32_in
    );
\port_in2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^q\(9),
      Q => p_30_in
    );
\port_in_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => gpio_i(0),
      Q => \^q\(0)
    );
\port_in_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => gpio_i(10),
      Q => \^q\(10)
    );
\port_in_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => gpio_i(11),
      Q => \^q\(11)
    );
\port_in_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => gpio_i(12),
      Q => \^q\(12)
    );
\port_in_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => gpio_i(13),
      Q => \^q\(13)
    );
\port_in_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => gpio_i(14),
      Q => \^q\(14)
    );
\port_in_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => gpio_i(15),
      Q => \^q\(15)
    );
\port_in_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => gpio_i(1),
      Q => \^q\(1)
    );
\port_in_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => gpio_i(2),
      Q => \^q\(2)
    );
\port_in_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => gpio_i(3),
      Q => \^q\(3)
    );
\port_in_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => gpio_i(4),
      Q => \^q\(4)
    );
\port_in_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => gpio_i(5),
      Q => \^q\(5)
    );
\port_in_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => gpio_i(6),
      Q => \^q\(6)
    );
\port_in_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => gpio_i(7),
      Q => \^q\(7)
    );
\port_in_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => gpio_i(8),
      Q => \^q\(8)
    );
\port_in_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => gpio_i(9),
      Q => \^q\(9)
    );
\port_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(0),
      Q => gpio_o(0)
    );
\port_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(10),
      Q => gpio_o(10)
    );
\port_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(11),
      Q => gpio_o(11)
    );
\port_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(12),
      Q => gpio_o(12)
    );
\port_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(13),
      Q => gpio_o(13)
    );
\port_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(14),
      Q => gpio_o(14)
    );
\port_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(15),
      Q => gpio_o(15)
    );
\port_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(1),
      Q => gpio_o(1)
    );
\port_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(2),
      Q => gpio_o(2)
    );
\port_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(3),
      Q => gpio_o(3)
    );
\port_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(4),
      Q => gpio_o(4)
    );
\port_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(5),
      Q => gpio_o(5)
    );
\port_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(6),
      Q => gpio_o(6)
    );
\port_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(7),
      Q => gpio_o(7)
    );
\port_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(8),
      Q => gpio_o(8)
    );
\port_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(9),
      Q => gpio_o(9)
    );
\trap_ctrl[irq_pnd][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \trap_ctrl[irq_pnd][11]_i_2_n_0\,
      I1 => p_0_in,
      I2 => p_1_in,
      I3 => p_2_in,
      I4 => \irq_pend_reg_n_0_[11]\,
      I5 => \trap_ctrl[irq_pnd][11]_i_3_n_0\,
      O => irq_fast_i(0)
    );
\trap_ctrl[irq_pnd][11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \irq_pend_reg_n_0_[10]\,
      I1 => p_5_in,
      I2 => \irq_pend_reg_n_0_[8]\,
      I3 => \irq_pend_reg_n_0_[7]\,
      O => \trap_ctrl[irq_pnd][11]_i_2_n_0\
    );
\trap_ctrl[irq_pnd][11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_11_in,
      I1 => \irq_pend_reg_n_0_[4]\,
      I2 => \irq_pend_reg_n_0_[5]\,
      I3 => p_8_in,
      I4 => \trap_ctrl[irq_pnd][11]_i_4_n_0\,
      O => \trap_ctrl[irq_pnd][11]_i_3_n_0\
    );
\trap_ctrl[irq_pnd][11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \irq_pend_reg_n_0_[2]\,
      I1 => \irq_pend_reg_n_0_[1]\,
      I2 => \irq_pend_reg_n_0_[0]\,
      I3 => \irq_pend_reg_n_0_[15]\,
      O => \trap_ctrl[irq_pnd][11]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_prim_fifo is
  port (
    \rx_fifo[avail]\ : out STD_LOGIC;
    re0 : out STD_LOGIC;
    \r_pnt_reg[6]_0\ : out STD_LOGIC;
    uart_rtsn_o0 : out STD_LOGIC;
    \rx_engine_reg[done]\ : out STD_LOGIC;
    rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \r_pnt_reg[6]_1\ : in STD_LOGIC;
    \w_pnt_reg[6]_0\ : in STD_LOGIC;
    \w_pnt_reg[6]_1\ : in STD_LOGIC;
    \rx_engine_reg[done]__0\ : in STD_LOGIC;
    \r_pnt_reg[4]_0\ : in STD_LOGIC;
    \ctrl_reg[hwfc_en]__0\ : in STD_LOGIC;
    rx_overrun_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end system_neorv32_vivado_ip_0_0_neorv32_prim_fifo;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_prim_fifo is
  signal \fifo_status_large.avail_i_2__0_n_0\ : STD_LOGIC;
  signal \fifo_status_large.avail_i_3__0_n_0\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal r_nxt : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \r_pnt[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_pnt[6]_i_3__0_n_0\ : STD_LOGIC;
  signal r_pnt_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^r_pnt_reg[6]_0\ : STD_LOGIC;
  signal \^re0\ : STD_LOGIC;
  signal \w_nxt__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \w_pnt[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \w_pnt[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \w_pnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \w_pnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \w_pnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \w_pnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \w_pnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \w_pnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \w_pnt_reg_n_0_[6]\ : STD_LOGIC;
  signal we_0 : STD_LOGIC;
  signal \NLW_fifo_memory_large.fifo_reg_0_63_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_memory_large.fifo_reg_0_63_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_memory_large.fifo_reg_0_63_6_7_DOC_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_memory_large.fifo_reg_0_63_6_7_DOD_UNCONNECTED\ : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \fifo_memory_large.fifo_reg_0_63_0_2\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \fifo_memory_large.fifo_reg_0_63_0_2\ : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \fifo_memory_large.fifo_reg_0_63_0_2\ : label is "neorv32_uart/rx_engine_fifo_inst/fifo_memory_large.fifo_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of \fifo_memory_large.fifo_reg_0_63_0_2\ : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \fifo_memory_large.fifo_reg_0_63_0_2\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \fifo_memory_large.fifo_reg_0_63_0_2\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \fifo_memory_large.fifo_reg_0_63_0_2\ : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of \fifo_memory_large.fifo_reg_0_63_0_2\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \fifo_memory_large.fifo_reg_0_63_0_2\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \fifo_memory_large.fifo_reg_0_63_0_2\ : label is 2;
  attribute METHODOLOGY_DRC_VIOS of \fifo_memory_large.fifo_reg_0_63_3_5\ : label is "";
  attribute RTL_RAM_BITS of \fifo_memory_large.fifo_reg_0_63_3_5\ : label is 512;
  attribute RTL_RAM_NAME of \fifo_memory_large.fifo_reg_0_63_3_5\ : label is "neorv32_uart/rx_engine_fifo_inst/fifo_memory_large.fifo_reg";
  attribute RTL_RAM_STYLE of \fifo_memory_large.fifo_reg_0_63_3_5\ : label is "auto";
  attribute RTL_RAM_TYPE of \fifo_memory_large.fifo_reg_0_63_3_5\ : label is "RAM_SDP";
  attribute ram_addr_begin of \fifo_memory_large.fifo_reg_0_63_3_5\ : label is 0;
  attribute ram_addr_end of \fifo_memory_large.fifo_reg_0_63_3_5\ : label is 63;
  attribute ram_offset of \fifo_memory_large.fifo_reg_0_63_3_5\ : label is 0;
  attribute ram_slice_begin of \fifo_memory_large.fifo_reg_0_63_3_5\ : label is 3;
  attribute ram_slice_end of \fifo_memory_large.fifo_reg_0_63_3_5\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \fifo_memory_large.fifo_reg_0_63_6_7\ : label is "";
  attribute RTL_RAM_BITS of \fifo_memory_large.fifo_reg_0_63_6_7\ : label is 512;
  attribute RTL_RAM_NAME of \fifo_memory_large.fifo_reg_0_63_6_7\ : label is "neorv32_uart/rx_engine_fifo_inst/fifo_memory_large.fifo_reg";
  attribute RTL_RAM_STYLE of \fifo_memory_large.fifo_reg_0_63_6_7\ : label is "auto";
  attribute RTL_RAM_TYPE of \fifo_memory_large.fifo_reg_0_63_6_7\ : label is "RAM_SDP";
  attribute ram_addr_begin of \fifo_memory_large.fifo_reg_0_63_6_7\ : label is 0;
  attribute ram_addr_end of \fifo_memory_large.fifo_reg_0_63_6_7\ : label is 63;
  attribute ram_offset of \fifo_memory_large.fifo_reg_0_63_6_7\ : label is 0;
  attribute ram_slice_begin of \fifo_memory_large.fifo_reg_0_63_6_7\ : label is 6;
  attribute ram_slice_end of \fifo_memory_large.fifo_reg_0_63_6_7\ : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_status_large.avail_i_1__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \r_pnt[1]_i_1__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \r_pnt[2]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \r_pnt[5]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \r_pnt[6]_i_2__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of rx_overrun_i_1 : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of uart_rtsn_o_i_1 : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of uart_rtsn_o_i_2 : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \w_pnt[1]_i_1__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \w_pnt[2]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \w_pnt[5]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \w_pnt[6]_i_2\ : label is "soft_lutpair253";
begin
  \r_pnt_reg[6]_0\ <= \^r_pnt_reg[6]_0\;
  re0 <= \^re0\;
\fifo_memory_large.fifo_reg_0_63_0_2\: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => r_pnt_reg(5 downto 0),
      ADDRB(5 downto 0) => r_pnt_reg(5 downto 0),
      ADDRC(5 downto 0) => r_pnt_reg(5 downto 0),
      ADDRD(5) => \w_pnt_reg_n_0_[5]\,
      ADDRD(4) => \w_pnt_reg_n_0_[4]\,
      ADDRD(3) => \w_pnt_reg_n_0_[3]\,
      ADDRD(2) => \w_pnt_reg_n_0_[2]\,
      ADDRD(1) => \w_pnt_reg_n_0_[1]\,
      ADDRD(0) => \w_pnt_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => p_2_out(0),
      DOB => p_2_out(1),
      DOC => p_2_out(2),
      DOD => \NLW_fifo_memory_large.fifo_reg_0_63_0_2_DOD_UNCONNECTED\,
      WCLK => clk,
      WE => we_0
    );
\fifo_memory_large.fifo_reg_0_63_0_2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_engine_reg[done]__0\,
      I1 => \^r_pnt_reg[6]_0\,
      O => we_0
    );
\fifo_memory_large.fifo_reg_0_63_3_5\: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => r_pnt_reg(5 downto 0),
      ADDRB(5 downto 0) => r_pnt_reg(5 downto 0),
      ADDRC(5 downto 0) => r_pnt_reg(5 downto 0),
      ADDRD(5) => \w_pnt_reg_n_0_[5]\,
      ADDRD(4) => \w_pnt_reg_n_0_[4]\,
      ADDRD(3) => \w_pnt_reg_n_0_[3]\,
      ADDRD(2) => \w_pnt_reg_n_0_[2]\,
      ADDRD(1) => \w_pnt_reg_n_0_[1]\,
      ADDRD(0) => \w_pnt_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => p_2_out(3),
      DOB => p_2_out(4),
      DOC => p_2_out(5),
      DOD => \NLW_fifo_memory_large.fifo_reg_0_63_3_5_DOD_UNCONNECTED\,
      WCLK => clk,
      WE => we_0
    );
\fifo_memory_large.fifo_reg_0_63_6_7\: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => r_pnt_reg(5 downto 0),
      ADDRB(5 downto 0) => r_pnt_reg(5 downto 0),
      ADDRC(5 downto 0) => r_pnt_reg(5 downto 0),
      ADDRD(5) => \w_pnt_reg_n_0_[5]\,
      ADDRD(4) => \w_pnt_reg_n_0_[4]\,
      ADDRD(3) => \w_pnt_reg_n_0_[3]\,
      ADDRD(2) => \w_pnt_reg_n_0_[2]\,
      ADDRD(1) => \w_pnt_reg_n_0_[1]\,
      ADDRD(0) => \w_pnt_reg_n_0_[0]\,
      DIA => Q(6),
      DIB => Q(7),
      DIC => '0',
      DID => '0',
      DOA => p_2_out(6),
      DOB => p_2_out(7),
      DOC => \NLW_fifo_memory_large.fifo_reg_0_63_6_7_DOC_UNCONNECTED\,
      DOD => \NLW_fifo_memory_large.fifo_reg_0_63_6_7_DOD_UNCONNECTED\,
      WCLK => clk,
      WE => we_0
    );
\fifo_memory_large.rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_2_out(0),
      Q => rdata(0),
      R => '0'
    );
\fifo_memory_large.rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_2_out(1),
      Q => rdata(1),
      R => '0'
    );
\fifo_memory_large.rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_2_out(2),
      Q => rdata(2),
      R => '0'
    );
\fifo_memory_large.rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_2_out(3),
      Q => rdata(3),
      R => '0'
    );
\fifo_memory_large.rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_2_out(4),
      Q => rdata(4),
      R => '0'
    );
\fifo_memory_large.rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_2_out(5),
      Q => rdata(5),
      R => '0'
    );
\fifo_memory_large.rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_2_out(6),
      Q => rdata(6),
      R => '0'
    );
\fifo_memory_large.rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_2_out(7),
      Q => rdata(7),
      R => '0'
    );
\fifo_status_large.avail_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFE"
    )
        port map (
      I0 => \fifo_status_large.avail_i_2__0_n_0\,
      I1 => \fifo_status_large.avail_i_3__0_n_0\,
      I2 => r_pnt_reg(6),
      I3 => \w_pnt_reg_n_0_[6]\,
      O => \^re0\
    );
\fifo_status_large.avail_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => r_pnt_reg(3),
      I1 => \w_pnt_reg_n_0_[3]\,
      I2 => \w_pnt_reg_n_0_[4]\,
      I3 => r_pnt_reg(4),
      I4 => \w_pnt_reg_n_0_[5]\,
      I5 => r_pnt_reg(5),
      O => \fifo_status_large.avail_i_2__0_n_0\
    );
\fifo_status_large.avail_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => r_pnt_reg(0),
      I1 => \w_pnt_reg_n_0_[0]\,
      I2 => \w_pnt_reg_n_0_[1]\,
      I3 => r_pnt_reg(1),
      I4 => \w_pnt_reg_n_0_[2]\,
      I5 => r_pnt_reg(2),
      O => \fifo_status_large.avail_i_3__0_n_0\
    );
\fifo_status_large.avail_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^re0\,
      Q => \rx_fifo[avail]\
    );
\r_pnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \w_pnt_reg[6]_0\,
      I1 => \w_pnt_reg[6]_1\,
      I2 => r_pnt_reg(0),
      O => r_nxt(0)
    );
\r_pnt[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \w_pnt_reg[6]_0\,
      I1 => \w_pnt_reg[6]_1\,
      I2 => r_pnt_reg(1),
      I3 => r_pnt_reg(0),
      O => r_nxt(1)
    );
\r_pnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444000"
    )
        port map (
      I0 => \w_pnt_reg[6]_0\,
      I1 => \w_pnt_reg[6]_1\,
      I2 => r_pnt_reg(0),
      I3 => r_pnt_reg(1),
      I4 => r_pnt_reg(2),
      O => r_nxt(2)
    );
\r_pnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444440000000"
    )
        port map (
      I0 => \w_pnt_reg[6]_0\,
      I1 => \w_pnt_reg[6]_1\,
      I2 => r_pnt_reg(1),
      I3 => r_pnt_reg(0),
      I4 => r_pnt_reg(2),
      I5 => r_pnt_reg(3),
      O => r_nxt(3)
    );
\r_pnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \r_pnt_reg[4]_0\,
      I1 => r_pnt_reg(2),
      I2 => r_pnt_reg(0),
      I3 => r_pnt_reg(1),
      I4 => r_pnt_reg(3),
      I5 => r_pnt_reg(4),
      O => r_nxt(4)
    );
\r_pnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \w_pnt_reg[6]_0\,
      I1 => \w_pnt_reg[6]_1\,
      I2 => \r_pnt[6]_i_3__0_n_0\,
      I3 => r_pnt_reg(5),
      O => r_nxt(5)
    );
\r_pnt[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00780000"
    )
        port map (
      I0 => \r_pnt[6]_i_3__0_n_0\,
      I1 => r_pnt_reg(5),
      I2 => r_pnt_reg(6),
      I3 => \w_pnt_reg[6]_0\,
      I4 => \w_pnt_reg[6]_1\,
      O => \r_pnt[6]_i_2__0_n_0\
    );
\r_pnt[6]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => r_pnt_reg(4),
      I1 => r_pnt_reg(3),
      I2 => r_pnt_reg(1),
      I3 => r_pnt_reg(0),
      I4 => r_pnt_reg(2),
      O => \r_pnt[6]_i_3__0_n_0\
    );
\r_pnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_pnt_reg[6]_1\,
      CLR => rstn_sys,
      D => r_nxt(0),
      Q => r_pnt_reg(0)
    );
\r_pnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_pnt_reg[6]_1\,
      CLR => rstn_sys,
      D => r_nxt(1),
      Q => r_pnt_reg(1)
    );
\r_pnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_pnt_reg[6]_1\,
      CLR => rstn_sys,
      D => r_nxt(2),
      Q => r_pnt_reg(2)
    );
\r_pnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_pnt_reg[6]_1\,
      CLR => rstn_sys,
      D => r_nxt(3),
      Q => r_pnt_reg(3)
    );
\r_pnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_pnt_reg[6]_1\,
      CLR => rstn_sys,
      D => r_nxt(4),
      Q => r_pnt_reg(4)
    );
\r_pnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_pnt_reg[6]_1\,
      CLR => rstn_sys,
      D => r_nxt(5),
      Q => r_pnt_reg(5)
    );
\r_pnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_pnt_reg[6]_1\,
      CLR => rstn_sys,
      D => \r_pnt[6]_i_2__0_n_0\,
      Q => r_pnt_reg(6)
    );
rx_overrun_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \^r_pnt_reg[6]_0\,
      I1 => \rx_engine_reg[done]__0\,
      I2 => \w_pnt_reg[6]_1\,
      I3 => rx_overrun_reg,
      O => \rx_engine_reg[done]\
    );
uart_rtsn_o_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \ctrl_reg[hwfc_en]__0\,
      I1 => \w_pnt_reg[6]_1\,
      I2 => \^r_pnt_reg[6]_0\,
      O => uart_rtsn_o0
    );
uart_rtsn_o_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEF"
    )
        port map (
      I0 => \fifo_status_large.avail_i_2__0_n_0\,
      I1 => \fifo_status_large.avail_i_3__0_n_0\,
      I2 => r_pnt_reg(6),
      I3 => \w_pnt_reg_n_0_[6]\,
      O => \^r_pnt_reg[6]_0\
    );
\w_pnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \w_pnt_reg[6]_0\,
      I1 => \w_pnt_reg[6]_1\,
      I2 => \w_pnt_reg_n_0_[0]\,
      O => \w_nxt__0\(0)
    );
\w_pnt[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \w_pnt_reg[6]_0\,
      I1 => \w_pnt_reg[6]_1\,
      I2 => \w_pnt_reg_n_0_[1]\,
      I3 => \w_pnt_reg_n_0_[0]\,
      O => \w_nxt__0\(1)
    );
\w_pnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444000"
    )
        port map (
      I0 => \w_pnt_reg[6]_0\,
      I1 => \w_pnt_reg[6]_1\,
      I2 => \w_pnt_reg_n_0_[0]\,
      I3 => \w_pnt_reg_n_0_[1]\,
      I4 => \w_pnt_reg_n_0_[2]\,
      O => \w_nxt__0\(2)
    );
\w_pnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444440000000"
    )
        port map (
      I0 => \w_pnt_reg[6]_0\,
      I1 => \w_pnt_reg[6]_1\,
      I2 => \w_pnt_reg_n_0_[1]\,
      I3 => \w_pnt_reg_n_0_[0]\,
      I4 => \w_pnt_reg_n_0_[2]\,
      I5 => \w_pnt_reg_n_0_[3]\,
      O => \w_nxt__0\(3)
    );
\w_pnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \r_pnt_reg[4]_0\,
      I1 => \w_pnt_reg_n_0_[2]\,
      I2 => \w_pnt_reg_n_0_[0]\,
      I3 => \w_pnt_reg_n_0_[1]\,
      I4 => \w_pnt_reg_n_0_[3]\,
      I5 => \w_pnt_reg_n_0_[4]\,
      O => \w_nxt__0\(4)
    );
\w_pnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \w_pnt_reg[6]_0\,
      I1 => \w_pnt_reg[6]_1\,
      I2 => \w_pnt[6]_i_3__0_n_0\,
      I3 => \w_pnt_reg_n_0_[5]\,
      O => \w_nxt__0\(5)
    );
\w_pnt[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FF"
    )
        port map (
      I0 => \rx_engine_reg[done]__0\,
      I1 => \^r_pnt_reg[6]_0\,
      I2 => \w_pnt_reg[6]_0\,
      I3 => \w_pnt_reg[6]_1\,
      O => \w_pnt[6]_i_1__0_n_0\
    );
\w_pnt[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444000"
    )
        port map (
      I0 => \w_pnt_reg[6]_0\,
      I1 => \w_pnt_reg[6]_1\,
      I2 => \w_pnt[6]_i_3__0_n_0\,
      I3 => \w_pnt_reg_n_0_[5]\,
      I4 => \w_pnt_reg_n_0_[6]\,
      O => \w_nxt__0\(6)
    );
\w_pnt[6]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \w_pnt_reg_n_0_[4]\,
      I1 => \w_pnt_reg_n_0_[3]\,
      I2 => \w_pnt_reg_n_0_[1]\,
      I3 => \w_pnt_reg_n_0_[0]\,
      I4 => \w_pnt_reg_n_0_[2]\,
      O => \w_pnt[6]_i_3__0_n_0\
    );
\w_pnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_pnt[6]_i_1__0_n_0\,
      CLR => rstn_sys,
      D => \w_nxt__0\(0),
      Q => \w_pnt_reg_n_0_[0]\
    );
\w_pnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_pnt[6]_i_1__0_n_0\,
      CLR => rstn_sys,
      D => \w_nxt__0\(1),
      Q => \w_pnt_reg_n_0_[1]\
    );
\w_pnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_pnt[6]_i_1__0_n_0\,
      CLR => rstn_sys,
      D => \w_nxt__0\(2),
      Q => \w_pnt_reg_n_0_[2]\
    );
\w_pnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_pnt[6]_i_1__0_n_0\,
      CLR => rstn_sys,
      D => \w_nxt__0\(3),
      Q => \w_pnt_reg_n_0_[3]\
    );
\w_pnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_pnt[6]_i_1__0_n_0\,
      CLR => rstn_sys,
      D => \w_nxt__0\(4),
      Q => \w_pnt_reg_n_0_[4]\
    );
\w_pnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_pnt[6]_i_1__0_n_0\,
      CLR => rstn_sys,
      D => \w_nxt__0\(5),
      Q => \w_pnt_reg_n_0_[5]\
    );
\w_pnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_pnt[6]_i_1__0_n_0\,
      CLR => rstn_sys,
      D => \w_nxt__0\(6),
      Q => \w_pnt_reg_n_0_[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_prim_fifo_3 is
  port (
    \tx_fifo[avail]\ : out STD_LOGIC;
    \r_pnt_reg[6]_0\ : out STD_LOGIC;
    irq_o0 : out STD_LOGIC;
    \ctrl_reg[enable]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \fifo_status_large.avail_reg_0\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \r_pnt_reg[6]_1\ : in STD_LOGIC;
    \r_pnt_reg[6]_2\ : in STD_LOGIC;
    \dev_00_req_o[addr]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iodev_req[11][stb]\ : in STD_LOGIC;
    \dev_12_req_o[rw]\ : in STD_LOGIC;
    \tx_engine_reg[state][0]\ : in STD_LOGIC;
    irq_o_reg : in STD_LOGIC;
    \ctrl_reg[irq_rx_full]__0\ : in STD_LOGIC;
    \ctrl_reg[irq_tx_nfull]__0\ : in STD_LOGIC;
    \ctrl_reg[irq_tx_empty]__0\ : in STD_LOGIC;
    \rx_fifo[avail]\ : in STD_LOGIC;
    \ctrl_reg[irq_rx_nempty]__0\ : in STD_LOGIC;
    \tx_engine_reg[sreg][1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \tx_engine_reg[state][0]_0\ : in STD_LOGIC;
    \tx_engine_reg[state][0]_1\ : in STD_LOGIC;
    \tx_engine_reg[state][0]_2\ : in STD_LOGIC;
    \dev_12_req_o[data]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_neorv32_vivado_ip_0_0_neorv32_prim_fifo_3 : entity is "neorv32_prim_fifo";
end system_neorv32_vivado_ip_0_0_neorv32_prim_fifo_3;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_prim_fifo_3 is
  signal \^ctrl_reg[enable]\ : STD_LOGIC;
  signal \fifo_status_large.avail_i_2_n_0\ : STD_LOGIC;
  signal \fifo_status_large.avail_i_3_n_0\ : STD_LOGIC;
  signal \fifo_status_large.avail_i_4_n_0\ : STD_LOGIC;
  signal irq_o_i_2_n_0 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \p_2_out__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal r_nxt : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \r_pnt[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_pnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \r_pnt[6]_i_3_n_0\ : STD_LOGIC;
  signal \^r_pnt_reg[6]_0\ : STD_LOGIC;
  signal \r_pnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_pnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_pnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_pnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \r_pnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \r_pnt_reg_n_0_[5]\ : STD_LOGIC;
  signal rdata_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal re0 : STD_LOGIC;
  signal \^tx_fifo[avail]\ : STD_LOGIC;
  signal w_nxt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \w_pnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \w_pnt[6]_i_3_n_0\ : STD_LOGIC;
  signal \w_pnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \w_pnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \w_pnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \w_pnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \w_pnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \w_pnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \NLW_fifo_memory_large.fifo_reg_0_63_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_memory_large.fifo_reg_0_63_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_memory_large.fifo_reg_0_63_6_7_DOC_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_memory_large.fifo_reg_0_63_6_7_DOD_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_rsp_o[data][19]_i_2\ : label is "soft_lutpair260";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \fifo_memory_large.fifo_reg_0_63_0_2\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \fifo_memory_large.fifo_reg_0_63_0_2\ : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \fifo_memory_large.fifo_reg_0_63_0_2\ : label is "neorv32_uart/tx_engine_fifo_inst/fifo_memory_large.fifo_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of \fifo_memory_large.fifo_reg_0_63_0_2\ : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \fifo_memory_large.fifo_reg_0_63_0_2\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \fifo_memory_large.fifo_reg_0_63_0_2\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \fifo_memory_large.fifo_reg_0_63_0_2\ : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of \fifo_memory_large.fifo_reg_0_63_0_2\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \fifo_memory_large.fifo_reg_0_63_0_2\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \fifo_memory_large.fifo_reg_0_63_0_2\ : label is 2;
  attribute METHODOLOGY_DRC_VIOS of \fifo_memory_large.fifo_reg_0_63_3_5\ : label is "";
  attribute RTL_RAM_BITS of \fifo_memory_large.fifo_reg_0_63_3_5\ : label is 512;
  attribute RTL_RAM_NAME of \fifo_memory_large.fifo_reg_0_63_3_5\ : label is "neorv32_uart/tx_engine_fifo_inst/fifo_memory_large.fifo_reg";
  attribute RTL_RAM_STYLE of \fifo_memory_large.fifo_reg_0_63_3_5\ : label is "auto";
  attribute RTL_RAM_TYPE of \fifo_memory_large.fifo_reg_0_63_3_5\ : label is "RAM_SDP";
  attribute ram_addr_begin of \fifo_memory_large.fifo_reg_0_63_3_5\ : label is 0;
  attribute ram_addr_end of \fifo_memory_large.fifo_reg_0_63_3_5\ : label is 63;
  attribute ram_offset of \fifo_memory_large.fifo_reg_0_63_3_5\ : label is 0;
  attribute ram_slice_begin of \fifo_memory_large.fifo_reg_0_63_3_5\ : label is 3;
  attribute ram_slice_end of \fifo_memory_large.fifo_reg_0_63_3_5\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \fifo_memory_large.fifo_reg_0_63_6_7\ : label is "";
  attribute RTL_RAM_BITS of \fifo_memory_large.fifo_reg_0_63_6_7\ : label is 512;
  attribute RTL_RAM_NAME of \fifo_memory_large.fifo_reg_0_63_6_7\ : label is "neorv32_uart/tx_engine_fifo_inst/fifo_memory_large.fifo_reg";
  attribute RTL_RAM_STYLE of \fifo_memory_large.fifo_reg_0_63_6_7\ : label is "auto";
  attribute RTL_RAM_TYPE of \fifo_memory_large.fifo_reg_0_63_6_7\ : label is "RAM_SDP";
  attribute ram_addr_begin of \fifo_memory_large.fifo_reg_0_63_6_7\ : label is 0;
  attribute ram_addr_end of \fifo_memory_large.fifo_reg_0_63_6_7\ : label is 63;
  attribute ram_offset of \fifo_memory_large.fifo_reg_0_63_6_7\ : label is 0;
  attribute ram_slice_begin of \fifo_memory_large.fifo_reg_0_63_6_7\ : label is 6;
  attribute ram_slice_end of \fifo_memory_large.fifo_reg_0_63_6_7\ : label is 7;
  attribute SOFT_HLUTNM of \fifo_status_large.avail_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \r_pnt[0]_i_1__0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \r_pnt[1]_i_1__1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \r_pnt[2]_i_1__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \r_pnt[5]_i_1__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \r_pnt[6]_i_2\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \tx_engine[sreg][1]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \tx_engine[sreg][2]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \tx_engine[sreg][3]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \tx_engine[sreg][4]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \tx_engine[sreg][5]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \tx_engine[sreg][6]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \tx_engine[sreg][7]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \tx_engine[sreg][8]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \w_pnt[1]_i_1__1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \w_pnt[2]_i_1__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \w_pnt[4]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \w_pnt[5]_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \w_pnt[6]_i_2__0\ : label is "soft_lutpair259";
begin
  \ctrl_reg[enable]\ <= \^ctrl_reg[enable]\;
  \r_pnt_reg[6]_0\ <= \^r_pnt_reg[6]_0\;
  \tx_fifo[avail]\ <= \^tx_fifo[avail]\;
\bus_rsp_o[data][19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => \fifo_status_large.avail_i_2_n_0\,
      I1 => p_1_in,
      I2 => \p_0_in__0\,
      O => \^r_pnt_reg[6]_0\
    );
\fifo_memory_large.fifo_reg_0_63_0_2\: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \r_pnt_reg_n_0_[5]\,
      ADDRA(4) => \r_pnt_reg_n_0_[4]\,
      ADDRA(3) => \r_pnt_reg_n_0_[3]\,
      ADDRA(2) => \r_pnt_reg_n_0_[2]\,
      ADDRA(1) => \r_pnt_reg_n_0_[1]\,
      ADDRA(0) => \r_pnt_reg_n_0_[0]\,
      ADDRB(5) => \r_pnt_reg_n_0_[5]\,
      ADDRB(4) => \r_pnt_reg_n_0_[4]\,
      ADDRB(3) => \r_pnt_reg_n_0_[3]\,
      ADDRB(2) => \r_pnt_reg_n_0_[2]\,
      ADDRB(1) => \r_pnt_reg_n_0_[1]\,
      ADDRB(0) => \r_pnt_reg_n_0_[0]\,
      ADDRC(5) => \r_pnt_reg_n_0_[5]\,
      ADDRC(4) => \r_pnt_reg_n_0_[4]\,
      ADDRC(3) => \r_pnt_reg_n_0_[3]\,
      ADDRC(2) => \r_pnt_reg_n_0_[2]\,
      ADDRC(1) => \r_pnt_reg_n_0_[1]\,
      ADDRC(0) => \r_pnt_reg_n_0_[0]\,
      ADDRD(5) => \w_pnt_reg_n_0_[5]\,
      ADDRD(4) => \w_pnt_reg_n_0_[4]\,
      ADDRD(3) => \w_pnt_reg_n_0_[3]\,
      ADDRD(2) => \w_pnt_reg_n_0_[2]\,
      ADDRD(1) => \w_pnt_reg_n_0_[1]\,
      ADDRD(0) => \w_pnt_reg_n_0_[0]\,
      DIA => \dev_12_req_o[data]\(0),
      DIB => \dev_12_req_o[data]\(1),
      DIC => \dev_12_req_o[data]\(2),
      DID => '0',
      DOA => \p_2_out__0\(0),
      DOB => \p_2_out__0\(1),
      DOC => \p_2_out__0\(2),
      DOD => \NLW_fifo_memory_large.fifo_reg_0_63_0_2_DOD_UNCONNECTED\,
      WCLK => clk,
      WE => we
    );
\fifo_memory_large.fifo_reg_0_63_3_5\: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \r_pnt_reg_n_0_[5]\,
      ADDRA(4) => \r_pnt_reg_n_0_[4]\,
      ADDRA(3) => \r_pnt_reg_n_0_[3]\,
      ADDRA(2) => \r_pnt_reg_n_0_[2]\,
      ADDRA(1) => \r_pnt_reg_n_0_[1]\,
      ADDRA(0) => \r_pnt_reg_n_0_[0]\,
      ADDRB(5) => \r_pnt_reg_n_0_[5]\,
      ADDRB(4) => \r_pnt_reg_n_0_[4]\,
      ADDRB(3) => \r_pnt_reg_n_0_[3]\,
      ADDRB(2) => \r_pnt_reg_n_0_[2]\,
      ADDRB(1) => \r_pnt_reg_n_0_[1]\,
      ADDRB(0) => \r_pnt_reg_n_0_[0]\,
      ADDRC(5) => \r_pnt_reg_n_0_[5]\,
      ADDRC(4) => \r_pnt_reg_n_0_[4]\,
      ADDRC(3) => \r_pnt_reg_n_0_[3]\,
      ADDRC(2) => \r_pnt_reg_n_0_[2]\,
      ADDRC(1) => \r_pnt_reg_n_0_[1]\,
      ADDRC(0) => \r_pnt_reg_n_0_[0]\,
      ADDRD(5) => \w_pnt_reg_n_0_[5]\,
      ADDRD(4) => \w_pnt_reg_n_0_[4]\,
      ADDRD(3) => \w_pnt_reg_n_0_[3]\,
      ADDRD(2) => \w_pnt_reg_n_0_[2]\,
      ADDRD(1) => \w_pnt_reg_n_0_[1]\,
      ADDRD(0) => \w_pnt_reg_n_0_[0]\,
      DIA => \dev_12_req_o[data]\(3),
      DIB => \dev_12_req_o[data]\(4),
      DIC => \dev_12_req_o[data]\(5),
      DID => '0',
      DOA => \p_2_out__0\(3),
      DOB => \p_2_out__0\(4),
      DOC => \p_2_out__0\(5),
      DOD => \NLW_fifo_memory_large.fifo_reg_0_63_3_5_DOD_UNCONNECTED\,
      WCLK => clk,
      WE => we
    );
\fifo_memory_large.fifo_reg_0_63_6_7\: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \r_pnt_reg_n_0_[5]\,
      ADDRA(4) => \r_pnt_reg_n_0_[4]\,
      ADDRA(3) => \r_pnt_reg_n_0_[3]\,
      ADDRA(2) => \r_pnt_reg_n_0_[2]\,
      ADDRA(1) => \r_pnt_reg_n_0_[1]\,
      ADDRA(0) => \r_pnt_reg_n_0_[0]\,
      ADDRB(5) => \r_pnt_reg_n_0_[5]\,
      ADDRB(4) => \r_pnt_reg_n_0_[4]\,
      ADDRB(3) => \r_pnt_reg_n_0_[3]\,
      ADDRB(2) => \r_pnt_reg_n_0_[2]\,
      ADDRB(1) => \r_pnt_reg_n_0_[1]\,
      ADDRB(0) => \r_pnt_reg_n_0_[0]\,
      ADDRC(5) => \r_pnt_reg_n_0_[5]\,
      ADDRC(4) => \r_pnt_reg_n_0_[4]\,
      ADDRC(3) => \r_pnt_reg_n_0_[3]\,
      ADDRC(2) => \r_pnt_reg_n_0_[2]\,
      ADDRC(1) => \r_pnt_reg_n_0_[1]\,
      ADDRC(0) => \r_pnt_reg_n_0_[0]\,
      ADDRD(5) => \w_pnt_reg_n_0_[5]\,
      ADDRD(4) => \w_pnt_reg_n_0_[4]\,
      ADDRD(3) => \w_pnt_reg_n_0_[3]\,
      ADDRD(2) => \w_pnt_reg_n_0_[2]\,
      ADDRD(1) => \w_pnt_reg_n_0_[1]\,
      ADDRD(0) => \w_pnt_reg_n_0_[0]\,
      DIA => \dev_12_req_o[data]\(6),
      DIB => \dev_12_req_o[data]\(7),
      DIC => '0',
      DID => '0',
      DOA => \p_2_out__0\(6),
      DOB => \p_2_out__0\(7),
      DOC => \NLW_fifo_memory_large.fifo_reg_0_63_6_7_DOC_UNCONNECTED\,
      DOD => \NLW_fifo_memory_large.fifo_reg_0_63_6_7_DOD_UNCONNECTED\,
      WCLK => clk,
      WE => we
    );
\fifo_memory_large.rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_2_out__0\(0),
      Q => rdata_1(0),
      R => '0'
    );
\fifo_memory_large.rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_2_out__0\(1),
      Q => rdata_1(1),
      R => '0'
    );
\fifo_memory_large.rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_2_out__0\(2),
      Q => rdata_1(2),
      R => '0'
    );
\fifo_memory_large.rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_2_out__0\(3),
      Q => rdata_1(3),
      R => '0'
    );
\fifo_memory_large.rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_2_out__0\(4),
      Q => rdata_1(4),
      R => '0'
    );
\fifo_memory_large.rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_2_out__0\(5),
      Q => rdata_1(5),
      R => '0'
    );
\fifo_memory_large.rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_2_out__0\(6),
      Q => rdata_1(6),
      R => '0'
    );
\fifo_memory_large.rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_2_out__0\(7),
      Q => rdata_1(7),
      R => '0'
    );
\fifo_status_large.avail_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => \fifo_status_large.avail_i_2_n_0\,
      I1 => p_1_in,
      I2 => \p_0_in__0\,
      O => re0
    );
\fifo_status_large.avail_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \fifo_status_large.avail_i_3_n_0\,
      I1 => \fifo_status_large.avail_i_4_n_0\,
      O => \fifo_status_large.avail_i_2_n_0\
    );
\fifo_status_large.avail_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \r_pnt_reg_n_0_[0]\,
      I1 => \w_pnt_reg_n_0_[0]\,
      I2 => \w_pnt_reg_n_0_[1]\,
      I3 => \r_pnt_reg_n_0_[1]\,
      I4 => \w_pnt_reg_n_0_[2]\,
      I5 => \r_pnt_reg_n_0_[2]\,
      O => \fifo_status_large.avail_i_3_n_0\
    );
\fifo_status_large.avail_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \r_pnt_reg_n_0_[3]\,
      I1 => \w_pnt_reg_n_0_[3]\,
      I2 => \w_pnt_reg_n_0_[5]\,
      I3 => \r_pnt_reg_n_0_[5]\,
      I4 => \w_pnt_reg_n_0_[4]\,
      I5 => \r_pnt_reg_n_0_[4]\,
      O => \fifo_status_large.avail_i_4_n_0\
    );
\fifo_status_large.avail_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => re0,
      Q => \^tx_fifo[avail]\
    );
irq_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA20AA20AA20"
    )
        port map (
      I0 => \r_pnt_reg[6]_2\,
      I1 => irq_o_reg,
      I2 => \ctrl_reg[irq_rx_full]__0\,
      I3 => irq_o_i_2_n_0,
      I4 => \ctrl_reg[irq_tx_nfull]__0\,
      I5 => \^r_pnt_reg[6]_0\,
      O => irq_o0
    );
irq_o_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^tx_fifo[avail]\,
      I1 => \ctrl_reg[irq_tx_empty]__0\,
      I2 => \rx_fifo[avail]\,
      I3 => \ctrl_reg[irq_rx_nempty]__0\,
      O => irq_o_i_2_n_0
    );
\r_pnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \r_pnt_reg[6]_1\,
      I1 => \r_pnt_reg[6]_2\,
      I2 => \r_pnt_reg_n_0_[0]\,
      O => r_nxt(0)
    );
\r_pnt[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \r_pnt_reg[6]_1\,
      I1 => \r_pnt_reg[6]_2\,
      I2 => \r_pnt_reg_n_0_[1]\,
      I3 => \r_pnt_reg_n_0_[0]\,
      O => r_nxt(1)
    );
\r_pnt[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444000"
    )
        port map (
      I0 => \r_pnt_reg[6]_1\,
      I1 => \r_pnt_reg[6]_2\,
      I2 => \r_pnt_reg_n_0_[0]\,
      I3 => \r_pnt_reg_n_0_[1]\,
      I4 => \r_pnt_reg_n_0_[2]\,
      O => r_nxt(2)
    );
\r_pnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444440000000"
    )
        port map (
      I0 => \r_pnt_reg[6]_1\,
      I1 => \r_pnt_reg[6]_2\,
      I2 => \r_pnt_reg_n_0_[1]\,
      I3 => \r_pnt_reg_n_0_[0]\,
      I4 => \r_pnt_reg_n_0_[2]\,
      I5 => \r_pnt_reg_n_0_[3]\,
      O => r_nxt(3)
    );
\r_pnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \^ctrl_reg[enable]\,
      I1 => \r_pnt_reg_n_0_[2]\,
      I2 => \r_pnt_reg_n_0_[0]\,
      I3 => \r_pnt_reg_n_0_[1]\,
      I4 => \r_pnt_reg_n_0_[3]\,
      I5 => \r_pnt_reg_n_0_[4]\,
      O => r_nxt(4)
    );
\r_pnt[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \r_pnt_reg[6]_1\,
      I1 => \r_pnt_reg[6]_2\,
      I2 => \r_pnt[6]_i_3_n_0\,
      I3 => \r_pnt_reg_n_0_[5]\,
      O => r_nxt(5)
    );
\r_pnt[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBE00FFFFFFFF"
    )
        port map (
      I0 => \fifo_status_large.avail_i_2_n_0\,
      I1 => p_1_in,
      I2 => \p_0_in__0\,
      I3 => \tx_engine_reg[state][0]\,
      I4 => \r_pnt_reg[6]_1\,
      I5 => \r_pnt_reg[6]_2\,
      O => \r_pnt[6]_i_1__0_n_0\
    );
\r_pnt[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00780000"
    )
        port map (
      I0 => \r_pnt[6]_i_3_n_0\,
      I1 => \r_pnt_reg_n_0_[5]\,
      I2 => p_1_in,
      I3 => \r_pnt_reg[6]_1\,
      I4 => \r_pnt_reg[6]_2\,
      O => \r_pnt[6]_i_2_n_0\
    );
\r_pnt[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \r_pnt_reg_n_0_[4]\,
      I1 => \r_pnt_reg_n_0_[3]\,
      I2 => \r_pnt_reg_n_0_[1]\,
      I3 => \r_pnt_reg_n_0_[0]\,
      I4 => \r_pnt_reg_n_0_[2]\,
      O => \r_pnt[6]_i_3_n_0\
    );
\r_pnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_pnt[6]_i_1__0_n_0\,
      CLR => rstn_sys,
      D => r_nxt(0),
      Q => \r_pnt_reg_n_0_[0]\
    );
\r_pnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_pnt[6]_i_1__0_n_0\,
      CLR => rstn_sys,
      D => r_nxt(1),
      Q => \r_pnt_reg_n_0_[1]\
    );
\r_pnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_pnt[6]_i_1__0_n_0\,
      CLR => rstn_sys,
      D => r_nxt(2),
      Q => \r_pnt_reg_n_0_[2]\
    );
\r_pnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_pnt[6]_i_1__0_n_0\,
      CLR => rstn_sys,
      D => r_nxt(3),
      Q => \r_pnt_reg_n_0_[3]\
    );
\r_pnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_pnt[6]_i_1__0_n_0\,
      CLR => rstn_sys,
      D => r_nxt(4),
      Q => \r_pnt_reg_n_0_[4]\
    );
\r_pnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_pnt[6]_i_1__0_n_0\,
      CLR => rstn_sys,
      D => r_nxt(5),
      Q => \r_pnt_reg_n_0_[5]\
    );
\r_pnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \r_pnt[6]_i_1__0_n_0\,
      CLR => rstn_sys,
      D => \r_pnt[6]_i_2_n_0\,
      Q => p_1_in
    );
\tx_engine[sreg][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \tx_engine_reg[sreg][1]\,
      I2 => rdata_1(0),
      O => D(0)
    );
\tx_engine[sreg][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \tx_engine_reg[sreg][1]\,
      I2 => rdata_1(1),
      O => D(1)
    );
\tx_engine[sreg][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \tx_engine_reg[sreg][1]\,
      I2 => rdata_1(2),
      O => D(2)
    );
\tx_engine[sreg][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \tx_engine_reg[sreg][1]\,
      I2 => rdata_1(3),
      O => D(3)
    );
\tx_engine[sreg][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \tx_engine_reg[sreg][1]\,
      I2 => rdata_1(4),
      O => D(4)
    );
\tx_engine[sreg][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \tx_engine_reg[sreg][1]\,
      I2 => rdata_1(5),
      O => D(5)
    );
\tx_engine[sreg][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \tx_engine_reg[sreg][1]\,
      I2 => rdata_1(6),
      O => D(6)
    );
\tx_engine[sreg][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tx_engine_reg[sreg][1]\,
      I1 => rdata_1(7),
      O => D(7)
    );
\tx_engine[state][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500FF0055000400"
    )
        port map (
      I0 => \tx_engine_reg[state][0]_0\,
      I1 => \^tx_fifo[avail]\,
      I2 => \tx_engine_reg[state][0]\,
      I3 => \tx_engine_reg[state][0]_1\,
      I4 => \tx_engine_reg[state][0]_2\,
      I5 => \tx_engine_reg[sreg][1]\,
      O => \fifo_status_large.avail_reg_0\
    );
\w_pnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \r_pnt_reg[6]_1\,
      I1 => \r_pnt_reg[6]_2\,
      I2 => \w_pnt_reg_n_0_[0]\,
      O => w_nxt(0)
    );
\w_pnt[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \r_pnt_reg[6]_1\,
      I1 => \r_pnt_reg[6]_2\,
      I2 => \w_pnt_reg_n_0_[1]\,
      I3 => \w_pnt_reg_n_0_[0]\,
      O => w_nxt(1)
    );
\w_pnt[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444000"
    )
        port map (
      I0 => \r_pnt_reg[6]_1\,
      I1 => \r_pnt_reg[6]_2\,
      I2 => \w_pnt_reg_n_0_[0]\,
      I3 => \w_pnt_reg_n_0_[1]\,
      I4 => \w_pnt_reg_n_0_[2]\,
      O => w_nxt(2)
    );
\w_pnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444440000000"
    )
        port map (
      I0 => \r_pnt_reg[6]_1\,
      I1 => \r_pnt_reg[6]_2\,
      I2 => \w_pnt_reg_n_0_[1]\,
      I3 => \w_pnt_reg_n_0_[0]\,
      I4 => \w_pnt_reg_n_0_[2]\,
      I5 => \w_pnt_reg_n_0_[3]\,
      O => w_nxt(3)
    );
\w_pnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \^ctrl_reg[enable]\,
      I1 => \w_pnt_reg_n_0_[2]\,
      I2 => \w_pnt_reg_n_0_[0]\,
      I3 => \w_pnt_reg_n_0_[1]\,
      I4 => \w_pnt_reg_n_0_[3]\,
      I5 => \w_pnt_reg_n_0_[4]\,
      O => w_nxt(4)
    );
\w_pnt[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_pnt_reg[6]_2\,
      I1 => \r_pnt_reg[6]_1\,
      O => \^ctrl_reg[enable]\
    );
\w_pnt[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \r_pnt_reg[6]_1\,
      I1 => \r_pnt_reg[6]_2\,
      I2 => \w_pnt[6]_i_3_n_0\,
      I3 => \w_pnt_reg_n_0_[5]\,
      O => w_nxt(5)
    );
\w_pnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8000FFFFFFFF"
    )
        port map (
      I0 => \^r_pnt_reg[6]_0\,
      I1 => \dev_00_req_o[addr]\(0),
      I2 => \iodev_req[11][stb]\,
      I3 => \dev_12_req_o[rw]\,
      I4 => \r_pnt_reg[6]_1\,
      I5 => \r_pnt_reg[6]_2\,
      O => \w_pnt[6]_i_1_n_0\
    );
\w_pnt[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444000"
    )
        port map (
      I0 => \r_pnt_reg[6]_1\,
      I1 => \r_pnt_reg[6]_2\,
      I2 => \w_pnt[6]_i_3_n_0\,
      I3 => \w_pnt_reg_n_0_[5]\,
      I4 => \p_0_in__0\,
      O => w_nxt(6)
    );
\w_pnt[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \w_pnt_reg_n_0_[4]\,
      I1 => \w_pnt_reg_n_0_[3]\,
      I2 => \w_pnt_reg_n_0_[1]\,
      I3 => \w_pnt_reg_n_0_[0]\,
      I4 => \w_pnt_reg_n_0_[2]\,
      O => \w_pnt[6]_i_3_n_0\
    );
\w_pnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_pnt[6]_i_1_n_0\,
      CLR => rstn_sys,
      D => w_nxt(0),
      Q => \w_pnt_reg_n_0_[0]\
    );
\w_pnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_pnt[6]_i_1_n_0\,
      CLR => rstn_sys,
      D => w_nxt(1),
      Q => \w_pnt_reg_n_0_[1]\
    );
\w_pnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_pnt[6]_i_1_n_0\,
      CLR => rstn_sys,
      D => w_nxt(2),
      Q => \w_pnt_reg_n_0_[2]\
    );
\w_pnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_pnt[6]_i_1_n_0\,
      CLR => rstn_sys,
      D => w_nxt(3),
      Q => \w_pnt_reg_n_0_[3]\
    );
\w_pnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_pnt[6]_i_1_n_0\,
      CLR => rstn_sys,
      D => w_nxt(4),
      Q => \w_pnt_reg_n_0_[4]\
    );
\w_pnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_pnt[6]_i_1_n_0\,
      CLR => rstn_sys,
      D => w_nxt(5),
      Q => \w_pnt_reg_n_0_[5]\
    );
\w_pnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \w_pnt[6]_i_1_n_0\,
      CLR => rstn_sys,
      D => w_nxt(6),
      Q => \p_0_in__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_neorv32_vivado_ip_0_0_neorv32_prim_fifo__parameterized0\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_pnt_reg[0]_0\ : out STD_LOGIC;
    \w_pnt_reg[0]_0\ : out STD_LOGIC;
    \rtx_engine_reg[state][2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    \r_pnt_reg[0]_1\ : out STD_LOGIC;
    \rtx_engine_reg[state][2]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rtx_engine_reg[sreg][6]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \fifo_memory_small.fifo_reg[0][8]_0\ : out STD_LOGIC;
    \rtx_engine_reg[sreg][7]\ : in STD_LOGIC;
    irq_o_reg : in STD_LOGIC;
    \r_pnt_reg[0]_2\ : in STD_LOGIC;
    spi_clk_en : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rtx_engine_reg[sdi_sync]__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \iodev_req[8][stb]\ : in STD_LOGIC;
    \dev_00_req_o[addr]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dev_12_req_o[rw]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \fifo_memory_small.fifo_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_memory_small.fifo_reg[0][8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_neorv32_vivado_ip_0_0_neorv32_prim_fifo__parameterized0\ : entity is "neorv32_prim_fifo";
end \system_neorv32_vivado_ip_0_0_neorv32_prim_fifo__parameterized0\;

architecture STRUCTURE of \system_neorv32_vivado_ip_0_0_neorv32_prim_fifo__parameterized0\ is
  signal \^empty\ : STD_LOGIC;
  signal \fifo_memory_small.fifo_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \fifo_memory_small.fifo_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \fifo_memory_small.fifo_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \fifo_memory_small.fifo_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \r_pnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \^r_pnt_reg[0]_0\ : STD_LOGIC;
  signal \tx_fifo[rdata]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \w_pnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \^w_pnt_reg[0]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \irq_o_i_1__1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \rtx_engine[cs_ctrl][0]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \rtx_engine[cs_ctrl][1]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \rtx_engine[cs_ctrl][2]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \rtx_engine[cs_ctrl][3]_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \rtx_engine[sreg][0]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \rtx_engine[sreg][1]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \rtx_engine[sreg][2]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \rtx_engine[sreg][3]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \rtx_engine[sreg][4]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \rtx_engine[sreg][5]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \rtx_engine[sreg][6]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \rtx_engine[sreg][7]_i_2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \rtx_engine[sreg][7]_i_3\ : label is "soft_lutpair235";
begin
  empty <= \^empty\;
  \r_pnt_reg[0]_0\ <= \^r_pnt_reg[0]_0\;
  \w_pnt_reg[0]_0\ <= \^w_pnt_reg[0]_0\;
\fifo_memory_small.fifo_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][8]_1\(0),
      Q => \tx_fifo[rdata]\(0)
    );
\fifo_memory_small.fifo_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][8]_1\(1),
      Q => \tx_fifo[rdata]\(1)
    );
\fifo_memory_small.fifo_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][8]_1\(2),
      Q => \tx_fifo[rdata]\(2)
    );
\fifo_memory_small.fifo_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][8]_1\(3),
      Q => \tx_fifo[rdata]\(3)
    );
\fifo_memory_small.fifo_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][8]_1\(4),
      Q => \fifo_memory_small.fifo_reg_n_0_[0][4]\
    );
\fifo_memory_small.fifo_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][8]_1\(5),
      Q => \fifo_memory_small.fifo_reg_n_0_[0][5]\
    );
\fifo_memory_small.fifo_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][8]_1\(6),
      Q => \fifo_memory_small.fifo_reg_n_0_[0][6]\
    );
\fifo_memory_small.fifo_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][8]_1\(7),
      Q => \fifo_memory_small.fifo_reg_n_0_[0][7]\
    );
\fifo_memory_small.fifo_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][8]_1\(8),
      Q => \tx_fifo[rdata]\(8)
    );
\irq_o_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000090"
    )
        port map (
      I0 => \^r_pnt_reg[0]_0\,
      I1 => \^w_pnt_reg[0]_0\,
      I2 => D(0),
      I3 => irq_o_reg,
      I4 => \rtx_engine_reg[sreg][7]\,
      O => \r_pnt_reg[0]_1\
    );
\r_pnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCAC00000000"
    )
        port map (
      I0 => \^w_pnt_reg[0]_0\,
      I1 => \^r_pnt_reg[0]_0\,
      I2 => \r_pnt_reg[0]_2\,
      I3 => irq_o_reg,
      I4 => \rtx_engine_reg[sreg][7]\,
      I5 => D(0),
      O => \r_pnt[0]_i_1_n_0\
    );
\r_pnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \r_pnt[0]_i_1_n_0\,
      Q => \^r_pnt_reg[0]_0\
    );
\rtx_engine[cs_ctrl][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_pnt_reg[0]_2\,
      I1 => \tx_fifo[rdata]\(0),
      O => \rtx_engine_reg[state][2]_0\(0)
    );
\rtx_engine[cs_ctrl][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_pnt_reg[0]_2\,
      I1 => \tx_fifo[rdata]\(1),
      O => \rtx_engine_reg[state][2]_0\(1)
    );
\rtx_engine[cs_ctrl][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_pnt_reg[0]_2\,
      I1 => \tx_fifo[rdata]\(2),
      O => \rtx_engine_reg[state][2]_0\(2)
    );
\rtx_engine[cs_ctrl][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00101000FFFFFFFF"
    )
        port map (
      I0 => \rtx_engine_reg[sreg][7]\,
      I1 => irq_o_reg,
      I2 => \tx_fifo[rdata]\(8),
      I3 => \^r_pnt_reg[0]_0\,
      I4 => \^w_pnt_reg[0]_0\,
      I5 => \r_pnt_reg[0]_2\,
      O => E(0)
    );
\rtx_engine[cs_ctrl][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_pnt_reg[0]_2\,
      I1 => \tx_fifo[rdata]\(3),
      O => \rtx_engine_reg[state][2]_0\(3)
    );
\rtx_engine[sreg][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rtx_engine_reg[sdi_sync]__0\,
      I1 => \rtx_engine_reg[sreg][7]\,
      I2 => \tx_fifo[rdata]\(0),
      O => \rtx_engine_reg[sreg][6]\(0)
    );
\rtx_engine[sreg][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \rtx_engine_reg[sreg][7]\,
      I2 => \tx_fifo[rdata]\(1),
      O => \rtx_engine_reg[sreg][6]\(1)
    );
\rtx_engine[sreg][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \rtx_engine_reg[sreg][7]\,
      I2 => \tx_fifo[rdata]\(2),
      O => \rtx_engine_reg[sreg][6]\(2)
    );
\rtx_engine[sreg][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \rtx_engine_reg[sreg][7]\,
      I2 => \tx_fifo[rdata]\(3),
      O => \rtx_engine_reg[sreg][6]\(3)
    );
\rtx_engine[sreg][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \rtx_engine_reg[sreg][7]\,
      I2 => \fifo_memory_small.fifo_reg_n_0_[0][4]\,
      O => \rtx_engine_reg[sreg][6]\(4)
    );
\rtx_engine[sreg][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \rtx_engine_reg[sreg][7]\,
      I2 => \fifo_memory_small.fifo_reg_n_0_[0][5]\,
      O => \rtx_engine_reg[sreg][6]\(5)
    );
\rtx_engine[sreg][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \rtx_engine_reg[sreg][7]\,
      I2 => \fifo_memory_small.fifo_reg_n_0_[0][6]\,
      O => \rtx_engine_reg[sreg][6]\(6)
    );
\rtx_engine[sreg][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000200000002"
    )
        port map (
      I0 => \r_pnt_reg[0]_2\,
      I1 => \rtx_engine_reg[sreg][7]\,
      I2 => \^empty\,
      I3 => \tx_fifo[rdata]\(8),
      I4 => irq_o_reg,
      I5 => spi_clk_en,
      O => \rtx_engine_reg[state][2]\(0)
    );
\rtx_engine[sreg][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \rtx_engine_reg[sreg][7]\,
      I2 => \fifo_memory_small.fifo_reg_n_0_[0][7]\,
      O => \rtx_engine_reg[sreg][6]\(7)
    );
\rtx_engine[sreg][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^w_pnt_reg[0]_0\,
      I1 => \^r_pnt_reg[0]_0\,
      O => \^empty\
    );
\rtx_engine[state][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00010F000F010"
    )
        port map (
      I0 => \^empty\,
      I1 => \tx_fifo[rdata]\(8),
      I2 => \r_pnt_reg[0]_2\,
      I3 => irq_o_reg,
      I4 => \rtx_engine_reg[sreg][7]\,
      I5 => spi_clk_en,
      O => \fifo_memory_small.fifo_reg[0][8]_0\
    );
\w_pnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AAAAAAA00000000"
    )
        port map (
      I0 => \^w_pnt_reg[0]_0\,
      I1 => \^r_pnt_reg[0]_0\,
      I2 => \iodev_req[8][stb]\,
      I3 => \dev_00_req_o[addr]\(0),
      I4 => \dev_12_req_o[rw]\,
      I5 => D(0),
      O => \w_pnt[0]_i_1_n_0\
    );
\w_pnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \w_pnt[0]_i_1_n_0\,
      Q => \^w_pnt_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_neorv32_vivado_ip_0_0_neorv32_prim_fifo__parameterized1\ is
  port (
    \r_pnt_reg[0]_0\ : out STD_LOGIC;
    \w_pnt_reg[0]_0\ : out STD_LOGIC;
    \fifo_memory_small.fifo_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \w_pnt_reg[0]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \iodev_req[8][stb]\ : in STD_LOGIC;
    \dev_00_req_o[addr]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dev_12_req_o[rw]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_neorv32_vivado_ip_0_0_neorv32_prim_fifo__parameterized1\ : entity is "neorv32_prim_fifo";
end \system_neorv32_vivado_ip_0_0_neorv32_prim_fifo__parameterized1\;

architecture STRUCTURE of \system_neorv32_vivado_ip_0_0_neorv32_prim_fifo__parameterized1\ is
  signal \r_pnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \^r_pnt_reg[0]_0\ : STD_LOGIC;
  signal \w_pnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \^w_pnt_reg[0]_0\ : STD_LOGIC;
  signal we : STD_LOGIC;
begin
  \r_pnt_reg[0]_0\ <= \^r_pnt_reg[0]_0\;
  \w_pnt_reg[0]_0\ <= \^w_pnt_reg[0]_0\;
\fifo_memory_small.fifo[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \w_pnt_reg[0]_1\,
      I1 => \^r_pnt_reg[0]_0\,
      I2 => \^w_pnt_reg[0]_0\,
      O => we
    );
\fifo_memory_small.fifo_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => Q(0),
      Q => \fifo_memory_small.fifo_reg[0][7]_0\(0)
    );
\fifo_memory_small.fifo_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => Q(1),
      Q => \fifo_memory_small.fifo_reg[0][7]_0\(1)
    );
\fifo_memory_small.fifo_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => Q(2),
      Q => \fifo_memory_small.fifo_reg[0][7]_0\(2)
    );
\fifo_memory_small.fifo_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => Q(3),
      Q => \fifo_memory_small.fifo_reg[0][7]_0\(3)
    );
\fifo_memory_small.fifo_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => Q(4),
      Q => \fifo_memory_small.fifo_reg[0][7]_0\(4)
    );
\fifo_memory_small.fifo_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => Q(5),
      Q => \fifo_memory_small.fifo_reg[0][7]_0\(5)
    );
\fifo_memory_small.fifo_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => Q(6),
      Q => \fifo_memory_small.fifo_reg[0][7]_0\(6)
    );
\fifo_memory_small.fifo_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => Q(7),
      Q => \fifo_memory_small.fifo_reg[0][7]_0\(7)
    );
\r_pnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCACCC00000000"
    )
        port map (
      I0 => \^w_pnt_reg[0]_0\,
      I1 => \^r_pnt_reg[0]_0\,
      I2 => \iodev_req[8][stb]\,
      I3 => \dev_00_req_o[addr]\(0),
      I4 => \dev_12_req_o[rw]\,
      I5 => D(0),
      O => \r_pnt[0]_i_1_n_0\
    );
\r_pnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \r_pnt[0]_i_1_n_0\,
      Q => \^r_pnt_reg[0]_0\
    );
\w_pnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A00"
    )
        port map (
      I0 => \^w_pnt_reg[0]_0\,
      I1 => \^r_pnt_reg[0]_0\,
      I2 => \w_pnt_reg[0]_1\,
      I3 => D(0),
      O => \w_pnt[0]_i_1_n_0\
    );
\w_pnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \w_pnt[0]_i_1_n_0\,
      Q => \^w_pnt_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_neorv32_vivado_ip_0_0_neorv32_prim_fifo__parameterized2\ is
  port (
    r_pnt : out STD_LOGIC;
    w_pnt : out STD_LOGIC;
    \w_pnt_reg[0]_0\ : out STD_LOGIC;
    \ctrl_reg[enable]\ : out STD_LOGIC;
    \fifo_memory_small.fifo_reg[0][36]_0\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    s1_axis_tvalid : in STD_LOGIC;
    \w_pnt_reg[0]_1\ : in STD_LOGIC;
    \dev_00_req_o[addr]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dev_12_req_o[rw]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \iodev_req[17][stb]\ : in STD_LOGIC;
    \fifo_memory_small.fifo_reg[0][36]_1\ : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_neorv32_vivado_ip_0_0_neorv32_prim_fifo__parameterized2\ : entity is "neorv32_prim_fifo";
end \system_neorv32_vivado_ip_0_0_neorv32_prim_fifo__parameterized2\;

architecture STRUCTURE of \system_neorv32_vivado_ip_0_0_neorv32_prim_fifo__parameterized2\ is
  signal \fifo_memory_small.fifo_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \^r_pnt\ : STD_LOGIC;
  signal \r_pnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \^w_pnt\ : STD_LOGIC;
  signal \w_pnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal we : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of s1_axis_tready_INST_0 : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \w_pnt[0]_i_1__0\ : label is "soft_lutpair233";
begin
  r_pnt <= \^r_pnt\;
  w_pnt <= \^w_pnt\;
\bus_rsp_o[data][0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \w_pnt_reg[0]_1\,
      I1 => \dev_00_req_o[addr]\(0),
      I2 => Q(0),
      I3 => \dev_00_req_o[addr]\(1),
      I4 => \fifo_memory_small.fifo_reg_n_0_[0][0]\,
      I5 => \dev_12_req_o[rw]\,
      O => \ctrl_reg[enable]\
    );
\fifo_memory_small.fifo[0][36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => s1_axis_tvalid,
      I1 => \^r_pnt\,
      I2 => \^w_pnt\,
      O => we
    );
\fifo_memory_small.fifo_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(0),
      Q => \fifo_memory_small.fifo_reg_n_0_[0][0]\
    );
\fifo_memory_small.fifo_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(10),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(9)
    );
\fifo_memory_small.fifo_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(11),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(10)
    );
\fifo_memory_small.fifo_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(12),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(11)
    );
\fifo_memory_small.fifo_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(13),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(12)
    );
\fifo_memory_small.fifo_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(14),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(13)
    );
\fifo_memory_small.fifo_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(15),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(14)
    );
\fifo_memory_small.fifo_reg[0][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(16),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(15)
    );
\fifo_memory_small.fifo_reg[0][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(17),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(16)
    );
\fifo_memory_small.fifo_reg[0][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(18),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(17)
    );
\fifo_memory_small.fifo_reg[0][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(19),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(18)
    );
\fifo_memory_small.fifo_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(1),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(0)
    );
\fifo_memory_small.fifo_reg[0][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(20),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(19)
    );
\fifo_memory_small.fifo_reg[0][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(21),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(20)
    );
\fifo_memory_small.fifo_reg[0][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(22),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(21)
    );
\fifo_memory_small.fifo_reg[0][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(23),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(22)
    );
\fifo_memory_small.fifo_reg[0][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(24),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(23)
    );
\fifo_memory_small.fifo_reg[0][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(25),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(24)
    );
\fifo_memory_small.fifo_reg[0][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(26),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(25)
    );
\fifo_memory_small.fifo_reg[0][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(27),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(26)
    );
\fifo_memory_small.fifo_reg[0][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(28),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(27)
    );
\fifo_memory_small.fifo_reg[0][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(29),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(28)
    );
\fifo_memory_small.fifo_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(2),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(1)
    );
\fifo_memory_small.fifo_reg[0][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(30),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(29)
    );
\fifo_memory_small.fifo_reg[0][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(31),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(30)
    );
\fifo_memory_small.fifo_reg[0][32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(32),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(31)
    );
\fifo_memory_small.fifo_reg[0][33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(33),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(32)
    );
\fifo_memory_small.fifo_reg[0][34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(34),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(33)
    );
\fifo_memory_small.fifo_reg[0][35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(35),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(34)
    );
\fifo_memory_small.fifo_reg[0][36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(36),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(35)
    );
\fifo_memory_small.fifo_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(3),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(2)
    );
\fifo_memory_small.fifo_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(4),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(3)
    );
\fifo_memory_small.fifo_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(5),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(4)
    );
\fifo_memory_small.fifo_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(6),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(5)
    );
\fifo_memory_small.fifo_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(7),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(6)
    );
\fifo_memory_small.fifo_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(8),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(7)
    );
\fifo_memory_small.fifo_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => we,
      CLR => rstn_sys,
      D => \fifo_memory_small.fifo_reg[0][36]_1\(9),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(8)
    );
\r_pnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCACCC00000000"
    )
        port map (
      I0 => \^w_pnt\,
      I1 => \^r_pnt\,
      I2 => \iodev_req[17][stb]\,
      I3 => \dev_00_req_o[addr]\(1),
      I4 => \dev_12_req_o[rw]\,
      I5 => \w_pnt_reg[0]_1\,
      O => \r_pnt[0]_i_1__0_n_0\
    );
\r_pnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \r_pnt[0]_i_1__0_n_0\,
      Q => \^r_pnt\
    );
s1_axis_tready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^w_pnt\,
      I1 => \^r_pnt\,
      O => \w_pnt_reg[0]_0\
    );
\w_pnt[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A00"
    )
        port map (
      I0 => \^w_pnt\,
      I1 => \^r_pnt\,
      I2 => s1_axis_tvalid,
      I3 => \w_pnt_reg[0]_1\,
      O => \w_pnt[0]_i_1__0_n_0\
    );
\w_pnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \w_pnt[0]_i_1__0_n_0\,
      Q => \^w_pnt\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_neorv32_vivado_ip_0_0_neorv32_prim_fifo__parameterized2_4\ is
  port (
    \w_pnt_reg[0]_0\ : out STD_LOGIC;
    irq_o0 : out STD_LOGIC;
    \w_pnt_reg[0]_1\ : out STD_LOGIC;
    \r_pnt_reg[0]_0\ : out STD_LOGIC;
    s0_axis_tvalid : out STD_LOGIC;
    \fifo_memory_small.fifo_reg[0][36]_0\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    \w_pnt_reg[0]_2\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    irq_o_reg : in STD_LOGIC;
    \ctrl_reg[irq_rx_nempty]__0\ : in STD_LOGIC;
    \ctrl_reg[irq_tx_nfull]__0\ : in STD_LOGIC;
    irq_o_reg_0 : in STD_LOGIC;
    \ctrl_reg[irq_tx_empty]__0\ : in STD_LOGIC;
    w_pnt : in STD_LOGIC;
    r_pnt : in STD_LOGIC;
    \ctrl_reg[irq_rx_full]__0\ : in STD_LOGIC;
    s0_axis_tready : in STD_LOGIC;
    \fifo_memory_small.fifo_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_neorv32_vivado_ip_0_0_neorv32_prim_fifo__parameterized2_4\ : entity is "neorv32_prim_fifo";
end \system_neorv32_vivado_ip_0_0_neorv32_prim_fifo__parameterized2_4\;

architecture STRUCTURE of \system_neorv32_vivado_ip_0_0_neorv32_prim_fifo__parameterized2_4\ is
  signal \irq_o_i_2__0_n_0\ : STD_LOGIC;
  signal \r_pnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \^r_pnt_reg[0]_0\ : STD_LOGIC;
  signal \^w_pnt_reg[0]_0\ : STD_LOGIC;
  signal \^w_pnt_reg[0]_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_pnt[0]_i_1__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of s0_axis_tvalid_INST_0 : label is "soft_lutpair234";
begin
  \r_pnt_reg[0]_0\ <= \^r_pnt_reg[0]_0\;
  \w_pnt_reg[0]_0\ <= \^w_pnt_reg[0]_0\;
  \w_pnt_reg[0]_1\ <= \^w_pnt_reg[0]_1\;
\bus_rsp_o[data][11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^w_pnt_reg[0]_0\,
      I1 => \^r_pnt_reg[0]_0\,
      O => \^w_pnt_reg[0]_1\
    );
\fifo_memory_small.fifo_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(0),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(0)
    );
\fifo_memory_small.fifo_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(10),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(10)
    );
\fifo_memory_small.fifo_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(11),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(11)
    );
\fifo_memory_small.fifo_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(12),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(12)
    );
\fifo_memory_small.fifo_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(13),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(13)
    );
\fifo_memory_small.fifo_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(14),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(14)
    );
\fifo_memory_small.fifo_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(15),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(15)
    );
\fifo_memory_small.fifo_reg[0][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(16),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(16)
    );
\fifo_memory_small.fifo_reg[0][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(17),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(17)
    );
\fifo_memory_small.fifo_reg[0][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(18),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(18)
    );
\fifo_memory_small.fifo_reg[0][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(19),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(19)
    );
\fifo_memory_small.fifo_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(1),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(1)
    );
\fifo_memory_small.fifo_reg[0][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(20),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(20)
    );
\fifo_memory_small.fifo_reg[0][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(21),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(21)
    );
\fifo_memory_small.fifo_reg[0][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(22),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(22)
    );
\fifo_memory_small.fifo_reg[0][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(23),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(23)
    );
\fifo_memory_small.fifo_reg[0][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(24),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(24)
    );
\fifo_memory_small.fifo_reg[0][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(25),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(25)
    );
\fifo_memory_small.fifo_reg[0][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(26),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(26)
    );
\fifo_memory_small.fifo_reg[0][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(27),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(27)
    );
\fifo_memory_small.fifo_reg[0][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(28),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(28)
    );
\fifo_memory_small.fifo_reg[0][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(29),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(29)
    );
\fifo_memory_small.fifo_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(2),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(2)
    );
\fifo_memory_small.fifo_reg[0][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(30),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(30)
    );
\fifo_memory_small.fifo_reg[0][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(31),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(31)
    );
\fifo_memory_small.fifo_reg[0][32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(32),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(32)
    );
\fifo_memory_small.fifo_reg[0][33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(33),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(33)
    );
\fifo_memory_small.fifo_reg[0][34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(34),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(34)
    );
\fifo_memory_small.fifo_reg[0][35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(35),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(35)
    );
\fifo_memory_small.fifo_reg[0][36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(36),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(36)
    );
\fifo_memory_small.fifo_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(3),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(3)
    );
\fifo_memory_small.fifo_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(4),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(4)
    );
\fifo_memory_small.fifo_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(5),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(5)
    );
\fifo_memory_small.fifo_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(6),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(6)
    );
\fifo_memory_small.fifo_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(7),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(7)
    );
\fifo_memory_small.fifo_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(8),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(8)
    );
\fifo_memory_small.fifo_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fifo_memory_small.fifo_reg[0][0]_0\(0),
      CLR => rstn_sys,
      D => D(9),
      Q => \fifo_memory_small.fifo_reg[0][36]_0\(9)
    );
\irq_o_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBABABA00000000"
    )
        port map (
      I0 => \irq_o_i_2__0_n_0\,
      I1 => irq_o_reg,
      I2 => \ctrl_reg[irq_rx_nempty]__0\,
      I3 => \ctrl_reg[irq_tx_nfull]__0\,
      I4 => \^w_pnt_reg[0]_1\,
      I5 => irq_o_reg_0,
      O => irq_o0
    );
\irq_o_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82FFFF8282828282"
    )
        port map (
      I0 => \ctrl_reg[irq_tx_empty]__0\,
      I1 => \^w_pnt_reg[0]_0\,
      I2 => \^r_pnt_reg[0]_0\,
      I3 => w_pnt,
      I4 => r_pnt,
      I5 => \ctrl_reg[irq_rx_full]__0\,
      O => \irq_o_i_2__0_n_0\
    );
\r_pnt[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC00"
    )
        port map (
      I0 => \^w_pnt_reg[0]_0\,
      I1 => \^r_pnt_reg[0]_0\,
      I2 => s0_axis_tready,
      I3 => irq_o_reg_0,
      O => \r_pnt[0]_i_1__0_n_0\
    );
\r_pnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \r_pnt[0]_i_1__0_n_0\,
      Q => \^r_pnt_reg[0]_0\
    );
s0_axis_tvalid_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^r_pnt_reg[0]_0\,
      I1 => \^w_pnt_reg[0]_0\,
      O => s0_axis_tvalid
    );
\w_pnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \w_pnt_reg[0]_2\,
      Q => \^w_pnt_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_prim_sdpram is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdpram_reg_0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    sdpram_reg_1 : out STD_LOGIC;
    sdpram_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdpram_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdpram_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdpram_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdpram_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdpram_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdpram_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdpram_reg_9 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    alu_cmp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdpram_reg_10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dbus_req_o_reg[data][15]\ : in STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]\ : in STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_0\ : in STD_LOGIC;
    \ctrl[alu_unsigned]\ : in STD_LOGIC;
    \ctrl[alu_opa_mux]\ : in STD_LOGIC;
    \_inferred__4/i__carry\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end system_neorv32_vivado_ip_0_0_neorv32_prim_sdpram;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_prim_sdpram is
  signal \^doado\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \FSM_sequential_exe_engine[state][0]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_22_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_23_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_24_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_25_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_26_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_28_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_29_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_30_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_31_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_33_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_34_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_35_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_36_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_37_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_38_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_39_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_40_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_41_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_42_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_43_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_44_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_46_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_47_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_48_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_49_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_50_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_51_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_52_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_53_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_54_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_55_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_56_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_57_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_58_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_59_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_60_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][0]_i_61_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine_reg[state][0]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine_reg[state][0]_i_11_n_1\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine_reg[state][0]_i_11_n_2\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine_reg[state][0]_i_11_n_3\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine_reg[state][0]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine_reg[state][0]_i_14_n_1\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine_reg[state][0]_i_14_n_2\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine_reg[state][0]_i_14_n_3\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine_reg[state][0]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine_reg[state][0]_i_18_n_1\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine_reg[state][0]_i_18_n_2\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine_reg[state][0]_i_18_n_3\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine_reg[state][0]_i_27_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine_reg[state][0]_i_27_n_1\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine_reg[state][0]_i_27_n_2\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine_reg[state][0]_i_27_n_3\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine_reg[state][0]_i_32_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine_reg[state][0]_i_32_n_1\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine_reg[state][0]_i_32_n_2\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine_reg[state][0]_i_32_n_3\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine_reg[state][0]_i_45_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine_reg[state][0]_i_45_n_1\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine_reg[state][0]_i_45_n_2\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine_reg[state][0]_i_45_n_3\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine_reg[state][0]_i_8_n_2\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine_reg[state][0]_i_8_n_3\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][12]_i_3_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][12]_i_4_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][12]_i_5_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][12]_i_6_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][16]_i_3_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][16]_i_4_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][16]_i_5_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][16]_i_6_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][20]_i_3_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][20]_i_4_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][20]_i_5_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][20]_i_6_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][24]_i_3_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][24]_i_4_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][24]_i_5_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][24]_i_6_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][28]_i_3_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][28]_i_4_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][28]_i_5_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][28]_i_6_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][31]_i_7_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][31]_i_8_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][31]_i_9_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][4]_i_3_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][4]_i_4_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][4]_i_5_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][4]_i_6_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][4]_i_7_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][8]_i_3_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][8]_i_4_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][8]_i_5_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[quotient][8]_i_6_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[sign_mod]_i_10_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[sign_mod]_i_11_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[sign_mod]_i_4_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[sign_mod]_i_5_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[sign_mod]_i_6_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[sign_mod]_i_7_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[sign_mod]_i_8_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div[sign_mod]_i_9_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][12]_i_2_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][12]_i_2_n_1\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][12]_i_2_n_2\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][12]_i_2_n_3\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][16]_i_2_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][16]_i_2_n_1\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][16]_i_2_n_2\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][16]_i_2_n_3\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][20]_i_2_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][20]_i_2_n_1\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][20]_i_2_n_2\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][20]_i_2_n_3\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][24]_i_2_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][24]_i_2_n_1\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][24]_i_2_n_2\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][24]_i_2_n_3\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][28]_i_2_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][28]_i_2_n_1\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][28]_i_2_n_2\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][28]_i_2_n_3\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][31]_i_5_n_2\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][31]_i_5_n_3\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][4]_i_2_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][4]_i_2_n_1\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][4]_i_2_n_2\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][4]_i_2_n_3\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][8]_i_2_n_0\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][8]_i_2_n_1\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][8]_i_2_n_2\ : STD_LOGIC;
  signal \divider_core_serial.div_reg[quotient][8]_i_2_n_3\ : STD_LOGIC;
  signal \NLW_FSM_sequential_exe_engine_reg[state][0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_exe_engine_reg[state][0]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_exe_engine_reg[state][0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_exe_engine_reg[state][0]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_exe_engine_reg[state][0]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_exe_engine_reg[state][0]_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_exe_engine_reg[state][0]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_FSM_sequential_exe_engine_reg[state][0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_exe_engine_reg[state][0]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_FSM_sequential_exe_engine_reg[state][0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_divider_core_serial.div_reg[quotient][31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_divider_core_serial.div_reg[quotient][31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sdpram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sdpram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sdpram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sdpram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sdpram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sdpram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sdpram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sdpram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sdpram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sdpram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_exe_engine_reg[state][0]_i_11\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \FSM_sequential_exe_engine_reg[state][0]_i_11\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \FSM_sequential_exe_engine_reg[state][0]_i_14\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_exe_engine_reg[state][0]_i_18\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \FSM_sequential_exe_engine_reg[state][0]_i_18\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \FSM_sequential_exe_engine_reg[state][0]_i_27\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_exe_engine_reg[state][0]_i_32\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \FSM_sequential_exe_engine_reg[state][0]_i_32\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_exe_engine_reg[state][0]_i_45\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \FSM_sequential_exe_engine_reg[state][0]_i_45\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_exe_engine_reg[state][0]_i_7\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \FSM_sequential_exe_engine_reg[state][0]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \FSM_sequential_exe_engine_reg[state][0]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dbus_req_o[data][10]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \dbus_req_o[data][11]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \dbus_req_o[data][12]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \dbus_req_o[data][13]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \dbus_req_o[data][14]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \dbus_req_o[data][15]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \dbus_req_o[data][16]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \dbus_req_o[data][17]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \dbus_req_o[data][18]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \dbus_req_o[data][19]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \dbus_req_o[data][20]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \dbus_req_o[data][21]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \dbus_req_o[data][22]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \dbus_req_o[data][23]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \dbus_req_o[data][24]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \dbus_req_o[data][25]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \dbus_req_o[data][26]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \dbus_req_o[data][27]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \dbus_req_o[data][28]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \dbus_req_o[data][29]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \dbus_req_o[data][30]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \dbus_req_o[data][31]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \dbus_req_o[data][8]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \dbus_req_o[data][9]_i_1\ : label is "soft_lutpair156";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \divider_core_serial.div_reg[quotient][12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \divider_core_serial.div_reg[quotient][16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \divider_core_serial.div_reg[quotient][20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \divider_core_serial.div_reg[quotient][24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \divider_core_serial.div_reg[quotient][28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \divider_core_serial.div_reg[quotient][31]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \divider_core_serial.div_reg[quotient][4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \divider_core_serial.div_reg[quotient][8]_i_2\ : label is 35;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sdpram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sdpram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS of sdpram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sdpram_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sdpram_reg : label is "neorv32_cpu/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of sdpram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sdpram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sdpram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sdpram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sdpram_reg : label is 992;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sdpram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sdpram_reg : label is 31;
begin
  DOADO(31 downto 0) <= \^doado\(31 downto 0);
  DOBDO(31 downto 0) <= \^dobdo\(31 downto 0);
\FSM_sequential_exe_engine[state][0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ctrl[alu_unsigned]\,
      I1 => \^doado\(31),
      I2 => \^dobdo\(31),
      O => \FSM_sequential_exe_engine[state][0]_i_12_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \^dobdo\(31),
      I1 => \ctrl[alu_unsigned]\,
      I2 => \^doado\(31),
      O => \FSM_sequential_exe_engine[state][0]_i_13_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^doado\(31),
      I1 => \^dobdo\(31),
      I2 => \^dobdo\(30),
      I3 => \^doado\(30),
      O => \FSM_sequential_exe_engine[state][0]_i_15_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^doado\(28),
      I1 => \^dobdo\(28),
      I2 => \^doado\(29),
      I3 => \^dobdo\(29),
      I4 => \^dobdo\(27),
      I5 => \^doado\(27),
      O => \FSM_sequential_exe_engine[state][0]_i_16_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^dobdo\(26),
      I1 => \^doado\(26),
      I2 => \^doado\(24),
      I3 => \^dobdo\(24),
      I4 => \^doado\(25),
      I5 => \^dobdo\(25),
      O => \FSM_sequential_exe_engine[state][0]_i_17_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^dobdo\(31),
      I1 => \^doado\(31),
      I2 => \^dobdo\(30),
      I3 => \^doado\(30),
      O => \FSM_sequential_exe_engine[state][0]_i_19_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^doado\(29),
      I1 => \^dobdo\(29),
      I2 => \^dobdo\(28),
      I3 => \^doado\(28),
      O => \FSM_sequential_exe_engine[state][0]_i_20_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^doado\(27),
      I1 => \^dobdo\(27),
      I2 => \^dobdo\(26),
      I3 => \^doado\(26),
      O => \FSM_sequential_exe_engine[state][0]_i_21_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^doado\(25),
      I1 => \^dobdo\(25),
      I2 => \^dobdo\(24),
      I3 => \^doado\(24),
      O => \FSM_sequential_exe_engine[state][0]_i_22_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^doado\(31),
      I1 => \^dobdo\(31),
      I2 => \^dobdo\(30),
      I3 => \^doado\(30),
      O => \FSM_sequential_exe_engine[state][0]_i_23_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(29),
      I1 => \^doado\(29),
      I2 => \^dobdo\(28),
      I3 => \^doado\(28),
      O => \FSM_sequential_exe_engine[state][0]_i_24_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(26),
      I1 => \^doado\(26),
      I2 => \^dobdo\(27),
      I3 => \^doado\(27),
      O => \FSM_sequential_exe_engine[state][0]_i_25_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(25),
      I1 => \^doado\(25),
      I2 => \^dobdo\(24),
      I3 => \^doado\(24),
      O => \FSM_sequential_exe_engine[state][0]_i_26_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^doado\(22),
      I1 => \^dobdo\(22),
      I2 => \^doado\(23),
      I3 => \^dobdo\(23),
      I4 => \^dobdo\(21),
      I5 => \^doado\(21),
      O => \FSM_sequential_exe_engine[state][0]_i_28_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^dobdo\(20),
      I1 => \^doado\(20),
      I2 => \^doado\(18),
      I3 => \^dobdo\(18),
      I4 => \^doado\(19),
      I5 => \^dobdo\(19),
      O => \FSM_sequential_exe_engine[state][0]_i_29_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^doado\(16),
      I1 => \^dobdo\(16),
      I2 => \^doado\(17),
      I3 => \^dobdo\(17),
      I4 => \^dobdo\(15),
      I5 => \^doado\(15),
      O => \FSM_sequential_exe_engine[state][0]_i_30_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^dobdo\(14),
      I1 => \^doado\(14),
      I2 => \^doado\(12),
      I3 => \^dobdo\(12),
      I4 => \^doado\(13),
      I5 => \^dobdo\(13),
      O => \FSM_sequential_exe_engine[state][0]_i_31_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^doado\(23),
      I1 => \^dobdo\(23),
      I2 => \^dobdo\(22),
      I3 => \^doado\(22),
      O => \FSM_sequential_exe_engine[state][0]_i_33_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^doado\(21),
      I1 => \^dobdo\(21),
      I2 => \^dobdo\(20),
      I3 => \^doado\(20),
      O => \FSM_sequential_exe_engine[state][0]_i_34_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^doado\(19),
      I1 => \^dobdo\(19),
      I2 => \^dobdo\(18),
      I3 => \^doado\(18),
      O => \FSM_sequential_exe_engine[state][0]_i_35_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^doado\(17),
      I1 => \^dobdo\(17),
      I2 => \^dobdo\(16),
      I3 => \^doado\(16),
      O => \FSM_sequential_exe_engine[state][0]_i_36_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(23),
      I1 => \^doado\(23),
      I2 => \^dobdo\(22),
      I3 => \^doado\(22),
      O => \FSM_sequential_exe_engine[state][0]_i_37_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(20),
      I1 => \^doado\(20),
      I2 => \^dobdo\(21),
      I3 => \^doado\(21),
      O => \FSM_sequential_exe_engine[state][0]_i_38_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(19),
      I1 => \^doado\(19),
      I2 => \^dobdo\(18),
      I3 => \^doado\(18),
      O => \FSM_sequential_exe_engine[state][0]_i_39_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(17),
      I1 => \^doado\(17),
      I2 => \^dobdo\(16),
      I3 => \^doado\(16),
      O => \FSM_sequential_exe_engine[state][0]_i_40_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^doado\(10),
      I1 => \^dobdo\(10),
      I2 => \^doado\(11),
      I3 => \^dobdo\(11),
      I4 => \^dobdo\(9),
      I5 => \^doado\(9),
      O => \FSM_sequential_exe_engine[state][0]_i_41_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^dobdo\(8),
      I1 => \^doado\(8),
      I2 => \^doado\(6),
      I3 => \^dobdo\(6),
      I4 => \^doado\(7),
      I5 => \^dobdo\(7),
      O => \FSM_sequential_exe_engine[state][0]_i_42_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \^dobdo\(4),
      I2 => \^doado\(5),
      I3 => \^dobdo\(5),
      I4 => \^dobdo\(3),
      I5 => \^doado\(3),
      O => \FSM_sequential_exe_engine[state][0]_i_43_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \^doado\(2),
      I2 => \^dobdo\(0),
      I3 => \^doado\(0),
      I4 => \^doado\(1),
      I5 => \^dobdo\(1),
      O => \FSM_sequential_exe_engine[state][0]_i_44_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^doado\(15),
      I1 => \^dobdo\(15),
      I2 => \^dobdo\(14),
      I3 => \^doado\(14),
      O => \FSM_sequential_exe_engine[state][0]_i_46_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^doado\(13),
      I1 => \^dobdo\(13),
      I2 => \^dobdo\(12),
      I3 => \^doado\(12),
      O => \FSM_sequential_exe_engine[state][0]_i_47_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^doado\(11),
      I1 => \^dobdo\(11),
      I2 => \^dobdo\(10),
      I3 => \^doado\(10),
      O => \FSM_sequential_exe_engine[state][0]_i_48_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^doado\(9),
      I1 => \^dobdo\(9),
      I2 => \^dobdo\(8),
      I3 => \^doado\(8),
      O => \FSM_sequential_exe_engine[state][0]_i_49_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(14),
      I1 => \^doado\(14),
      I2 => \^dobdo\(15),
      I3 => \^doado\(15),
      O => \FSM_sequential_exe_engine[state][0]_i_50_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(13),
      I1 => \^doado\(13),
      I2 => \^dobdo\(12),
      I3 => \^doado\(12),
      O => \FSM_sequential_exe_engine[state][0]_i_51_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(11),
      I1 => \^doado\(11),
      I2 => \^dobdo\(10),
      I3 => \^doado\(10),
      O => \FSM_sequential_exe_engine[state][0]_i_52_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(8),
      I1 => \^doado\(8),
      I2 => \^dobdo\(9),
      I3 => \^doado\(9),
      O => \FSM_sequential_exe_engine[state][0]_i_53_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \^dobdo\(7),
      I2 => \^dobdo\(6),
      I3 => \^doado\(6),
      O => \FSM_sequential_exe_engine[state][0]_i_54_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \^dobdo\(5),
      I2 => \^dobdo\(4),
      I3 => \^doado\(4),
      O => \FSM_sequential_exe_engine[state][0]_i_55_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \^dobdo\(3),
      I2 => \^dobdo\(2),
      I3 => \^doado\(2),
      O => \FSM_sequential_exe_engine[state][0]_i_56_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \^dobdo\(1),
      I2 => \^dobdo\(0),
      I3 => \^doado\(0),
      O => \FSM_sequential_exe_engine[state][0]_i_57_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \^doado\(7),
      I2 => \^dobdo\(6),
      I3 => \^doado\(6),
      O => \FSM_sequential_exe_engine[state][0]_i_58_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \^doado\(5),
      I2 => \^dobdo\(4),
      I3 => \^doado\(4),
      O => \FSM_sequential_exe_engine[state][0]_i_59_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \^doado\(2),
      I2 => \^dobdo\(3),
      I3 => \^doado\(3),
      O => \FSM_sequential_exe_engine[state][0]_i_60_n_0\
    );
\FSM_sequential_exe_engine[state][0]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \^doado\(1),
      I2 => \^doado\(0),
      I3 => \^dobdo\(0),
      O => \FSM_sequential_exe_engine[state][0]_i_61_n_0\
    );
\FSM_sequential_exe_engine_reg[state][0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_exe_engine_reg[state][0]_i_18_n_0\,
      CO(3) => \FSM_sequential_exe_engine_reg[state][0]_i_11_n_0\,
      CO(2) => \FSM_sequential_exe_engine_reg[state][0]_i_11_n_1\,
      CO(1) => \FSM_sequential_exe_engine_reg[state][0]_i_11_n_2\,
      CO(0) => \FSM_sequential_exe_engine_reg[state][0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_sequential_exe_engine[state][0]_i_19_n_0\,
      DI(2) => \FSM_sequential_exe_engine[state][0]_i_20_n_0\,
      DI(1) => \FSM_sequential_exe_engine[state][0]_i_21_n_0\,
      DI(0) => \FSM_sequential_exe_engine[state][0]_i_22_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_exe_engine_reg[state][0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_exe_engine[state][0]_i_23_n_0\,
      S(2) => \FSM_sequential_exe_engine[state][0]_i_24_n_0\,
      S(1) => \FSM_sequential_exe_engine[state][0]_i_25_n_0\,
      S(0) => \FSM_sequential_exe_engine[state][0]_i_26_n_0\
    );
\FSM_sequential_exe_engine_reg[state][0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_exe_engine_reg[state][0]_i_27_n_0\,
      CO(3) => \FSM_sequential_exe_engine_reg[state][0]_i_14_n_0\,
      CO(2) => \FSM_sequential_exe_engine_reg[state][0]_i_14_n_1\,
      CO(1) => \FSM_sequential_exe_engine_reg[state][0]_i_14_n_2\,
      CO(0) => \FSM_sequential_exe_engine_reg[state][0]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_exe_engine_reg[state][0]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_exe_engine[state][0]_i_28_n_0\,
      S(2) => \FSM_sequential_exe_engine[state][0]_i_29_n_0\,
      S(1) => \FSM_sequential_exe_engine[state][0]_i_30_n_0\,
      S(0) => \FSM_sequential_exe_engine[state][0]_i_31_n_0\
    );
\FSM_sequential_exe_engine_reg[state][0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_exe_engine_reg[state][0]_i_32_n_0\,
      CO(3) => \FSM_sequential_exe_engine_reg[state][0]_i_18_n_0\,
      CO(2) => \FSM_sequential_exe_engine_reg[state][0]_i_18_n_1\,
      CO(1) => \FSM_sequential_exe_engine_reg[state][0]_i_18_n_2\,
      CO(0) => \FSM_sequential_exe_engine_reg[state][0]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_sequential_exe_engine[state][0]_i_33_n_0\,
      DI(2) => \FSM_sequential_exe_engine[state][0]_i_34_n_0\,
      DI(1) => \FSM_sequential_exe_engine[state][0]_i_35_n_0\,
      DI(0) => \FSM_sequential_exe_engine[state][0]_i_36_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_exe_engine_reg[state][0]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_exe_engine[state][0]_i_37_n_0\,
      S(2) => \FSM_sequential_exe_engine[state][0]_i_38_n_0\,
      S(1) => \FSM_sequential_exe_engine[state][0]_i_39_n_0\,
      S(0) => \FSM_sequential_exe_engine[state][0]_i_40_n_0\
    );
\FSM_sequential_exe_engine_reg[state][0]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_sequential_exe_engine_reg[state][0]_i_27_n_0\,
      CO(2) => \FSM_sequential_exe_engine_reg[state][0]_i_27_n_1\,
      CO(1) => \FSM_sequential_exe_engine_reg[state][0]_i_27_n_2\,
      CO(0) => \FSM_sequential_exe_engine_reg[state][0]_i_27_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_exe_engine_reg[state][0]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_exe_engine[state][0]_i_41_n_0\,
      S(2) => \FSM_sequential_exe_engine[state][0]_i_42_n_0\,
      S(1) => \FSM_sequential_exe_engine[state][0]_i_43_n_0\,
      S(0) => \FSM_sequential_exe_engine[state][0]_i_44_n_0\
    );
\FSM_sequential_exe_engine_reg[state][0]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_exe_engine_reg[state][0]_i_45_n_0\,
      CO(3) => \FSM_sequential_exe_engine_reg[state][0]_i_32_n_0\,
      CO(2) => \FSM_sequential_exe_engine_reg[state][0]_i_32_n_1\,
      CO(1) => \FSM_sequential_exe_engine_reg[state][0]_i_32_n_2\,
      CO(0) => \FSM_sequential_exe_engine_reg[state][0]_i_32_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_sequential_exe_engine[state][0]_i_46_n_0\,
      DI(2) => \FSM_sequential_exe_engine[state][0]_i_47_n_0\,
      DI(1) => \FSM_sequential_exe_engine[state][0]_i_48_n_0\,
      DI(0) => \FSM_sequential_exe_engine[state][0]_i_49_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_exe_engine_reg[state][0]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_exe_engine[state][0]_i_50_n_0\,
      S(2) => \FSM_sequential_exe_engine[state][0]_i_51_n_0\,
      S(1) => \FSM_sequential_exe_engine[state][0]_i_52_n_0\,
      S(0) => \FSM_sequential_exe_engine[state][0]_i_53_n_0\
    );
\FSM_sequential_exe_engine_reg[state][0]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_sequential_exe_engine_reg[state][0]_i_45_n_0\,
      CO(2) => \FSM_sequential_exe_engine_reg[state][0]_i_45_n_1\,
      CO(1) => \FSM_sequential_exe_engine_reg[state][0]_i_45_n_2\,
      CO(0) => \FSM_sequential_exe_engine_reg[state][0]_i_45_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_sequential_exe_engine[state][0]_i_54_n_0\,
      DI(2) => \FSM_sequential_exe_engine[state][0]_i_55_n_0\,
      DI(1) => \FSM_sequential_exe_engine[state][0]_i_56_n_0\,
      DI(0) => \FSM_sequential_exe_engine[state][0]_i_57_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_exe_engine_reg[state][0]_i_45_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_exe_engine[state][0]_i_58_n_0\,
      S(2) => \FSM_sequential_exe_engine[state][0]_i_59_n_0\,
      S(1) => \FSM_sequential_exe_engine[state][0]_i_60_n_0\,
      S(0) => \FSM_sequential_exe_engine[state][0]_i_61_n_0\
    );
\FSM_sequential_exe_engine_reg[state][0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_exe_engine_reg[state][0]_i_11_n_0\,
      CO(3 downto 1) => \NLW_FSM_sequential_exe_engine_reg[state][0]_i_7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => alu_cmp(1),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \FSM_sequential_exe_engine[state][0]_i_12_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_exe_engine_reg[state][0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \FSM_sequential_exe_engine[state][0]_i_13_n_0\
    );
\FSM_sequential_exe_engine_reg[state][0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_exe_engine_reg[state][0]_i_14_n_0\,
      CO(3) => \NLW_FSM_sequential_exe_engine_reg[state][0]_i_8_CO_UNCONNECTED\(3),
      CO(2) => alu_cmp(0),
      CO(1) => \FSM_sequential_exe_engine_reg[state][0]_i_8_n_2\,
      CO(0) => \FSM_sequential_exe_engine_reg[state][0]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_exe_engine_reg[state][0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \FSM_sequential_exe_engine[state][0]_i_15_n_0\,
      S(1) => \FSM_sequential_exe_engine[state][0]_i_16_n_0\,
      S(0) => \FSM_sequential_exe_engine[state][0]_i_17_n_0\
    );
\dbus_req_o[data][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \^dobdo\(10),
      I1 => Q(0),
      I2 => \dbus_req_o_reg[data][15]\,
      I3 => \^dobdo\(2),
      O => sdpram_reg_0(2)
    );
\dbus_req_o[data][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \^dobdo\(11),
      I1 => Q(0),
      I2 => \dbus_req_o_reg[data][15]\,
      I3 => \^dobdo\(3),
      O => sdpram_reg_0(3)
    );
\dbus_req_o[data][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \^dobdo\(12),
      I1 => Q(0),
      I2 => \dbus_req_o_reg[data][15]\,
      I3 => \^dobdo\(4),
      O => sdpram_reg_0(4)
    );
\dbus_req_o[data][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \^dobdo\(13),
      I1 => Q(0),
      I2 => \dbus_req_o_reg[data][15]\,
      I3 => \^dobdo\(5),
      O => sdpram_reg_0(5)
    );
\dbus_req_o[data][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \^dobdo\(14),
      I1 => Q(0),
      I2 => \dbus_req_o_reg[data][15]\,
      I3 => \^dobdo\(6),
      O => sdpram_reg_0(6)
    );
\dbus_req_o[data][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \^dobdo\(15),
      I1 => Q(0),
      I2 => \dbus_req_o_reg[data][15]\,
      I3 => \^dobdo\(7),
      O => sdpram_reg_0(7)
    );
\dbus_req_o[data][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(16),
      I1 => \dbus_req_o_reg[data][15]\,
      I2 => \^dobdo\(0),
      O => sdpram_reg_0(8)
    );
\dbus_req_o[data][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(17),
      I1 => \dbus_req_o_reg[data][15]\,
      I2 => \^dobdo\(1),
      O => sdpram_reg_0(9)
    );
\dbus_req_o[data][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(18),
      I1 => \dbus_req_o_reg[data][15]\,
      I2 => \^dobdo\(2),
      O => sdpram_reg_0(10)
    );
\dbus_req_o[data][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(19),
      I1 => \dbus_req_o_reg[data][15]\,
      I2 => \^dobdo\(3),
      O => sdpram_reg_0(11)
    );
\dbus_req_o[data][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(20),
      I1 => \dbus_req_o_reg[data][15]\,
      I2 => \^dobdo\(4),
      O => sdpram_reg_0(12)
    );
\dbus_req_o[data][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(21),
      I1 => \dbus_req_o_reg[data][15]\,
      I2 => \^dobdo\(5),
      O => sdpram_reg_0(13)
    );
\dbus_req_o[data][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(22),
      I1 => \dbus_req_o_reg[data][15]\,
      I2 => \^dobdo\(6),
      O => sdpram_reg_0(14)
    );
\dbus_req_o[data][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(23),
      I1 => \dbus_req_o_reg[data][15]\,
      I2 => \^dobdo\(7),
      O => sdpram_reg_0(15)
    );
\dbus_req_o[data][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => Q(0),
      I2 => \^dobdo\(8),
      I3 => \dbus_req_o_reg[data][15]\,
      I4 => \^dobdo\(24),
      O => sdpram_reg_0(16)
    );
\dbus_req_o[data][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => Q(0),
      I2 => \^dobdo\(9),
      I3 => \dbus_req_o_reg[data][15]\,
      I4 => \^dobdo\(25),
      O => sdpram_reg_0(17)
    );
\dbus_req_o[data][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => Q(0),
      I2 => \^dobdo\(10),
      I3 => \dbus_req_o_reg[data][15]\,
      I4 => \^dobdo\(26),
      O => sdpram_reg_0(18)
    );
\dbus_req_o[data][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => Q(0),
      I2 => \^dobdo\(11),
      I3 => \dbus_req_o_reg[data][15]\,
      I4 => \^dobdo\(27),
      O => sdpram_reg_0(19)
    );
\dbus_req_o[data][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => Q(0),
      I2 => \^dobdo\(12),
      I3 => \dbus_req_o_reg[data][15]\,
      I4 => \^dobdo\(28),
      O => sdpram_reg_0(20)
    );
\dbus_req_o[data][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => Q(0),
      I2 => \^dobdo\(13),
      I3 => \dbus_req_o_reg[data][15]\,
      I4 => \^dobdo\(29),
      O => sdpram_reg_0(21)
    );
\dbus_req_o[data][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => Q(0),
      I2 => \^dobdo\(14),
      I3 => \dbus_req_o_reg[data][15]\,
      I4 => \^dobdo\(30),
      O => sdpram_reg_0(22)
    );
\dbus_req_o[data][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => Q(0),
      I2 => \^dobdo\(15),
      I3 => \dbus_req_o_reg[data][15]\,
      I4 => \^dobdo\(31),
      O => sdpram_reg_0(23)
    );
\dbus_req_o[data][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \^dobdo\(8),
      I1 => Q(0),
      I2 => \dbus_req_o_reg[data][15]\,
      I3 => \^dobdo\(0),
      O => sdpram_reg_0(0)
    );
\dbus_req_o[data][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \^dobdo\(9),
      I1 => Q(0),
      I2 => \dbus_req_o_reg[data][15]\,
      I3 => \^dobdo\(1),
      O => sdpram_reg_0(1)
    );
\divider_core_serial.div[quotient][12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(12),
      O => \divider_core_serial.div[quotient][12]_i_3_n_0\
    );
\divider_core_serial.div[quotient][12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(11),
      O => \divider_core_serial.div[quotient][12]_i_4_n_0\
    );
\divider_core_serial.div[quotient][12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(10),
      O => \divider_core_serial.div[quotient][12]_i_5_n_0\
    );
\divider_core_serial.div[quotient][12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(9),
      O => \divider_core_serial.div[quotient][12]_i_6_n_0\
    );
\divider_core_serial.div[quotient][16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(16),
      O => \divider_core_serial.div[quotient][16]_i_3_n_0\
    );
\divider_core_serial.div[quotient][16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(15),
      O => \divider_core_serial.div[quotient][16]_i_4_n_0\
    );
\divider_core_serial.div[quotient][16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(14),
      O => \divider_core_serial.div[quotient][16]_i_5_n_0\
    );
\divider_core_serial.div[quotient][16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(13),
      O => \divider_core_serial.div[quotient][16]_i_6_n_0\
    );
\divider_core_serial.div[quotient][20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(20),
      O => \divider_core_serial.div[quotient][20]_i_3_n_0\
    );
\divider_core_serial.div[quotient][20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(19),
      O => \divider_core_serial.div[quotient][20]_i_4_n_0\
    );
\divider_core_serial.div[quotient][20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(18),
      O => \divider_core_serial.div[quotient][20]_i_5_n_0\
    );
\divider_core_serial.div[quotient][20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(17),
      O => \divider_core_serial.div[quotient][20]_i_6_n_0\
    );
\divider_core_serial.div[quotient][24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(24),
      O => \divider_core_serial.div[quotient][24]_i_3_n_0\
    );
\divider_core_serial.div[quotient][24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(23),
      O => \divider_core_serial.div[quotient][24]_i_4_n_0\
    );
\divider_core_serial.div[quotient][24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(22),
      O => \divider_core_serial.div[quotient][24]_i_5_n_0\
    );
\divider_core_serial.div[quotient][24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(21),
      O => \divider_core_serial.div[quotient][24]_i_6_n_0\
    );
\divider_core_serial.div[quotient][28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(28),
      O => \divider_core_serial.div[quotient][28]_i_3_n_0\
    );
\divider_core_serial.div[quotient][28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(27),
      O => \divider_core_serial.div[quotient][28]_i_4_n_0\
    );
\divider_core_serial.div[quotient][28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(26),
      O => \divider_core_serial.div[quotient][28]_i_5_n_0\
    );
\divider_core_serial.div[quotient][28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(25),
      O => \divider_core_serial.div[quotient][28]_i_6_n_0\
    );
\divider_core_serial.div[quotient][31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(31),
      O => \divider_core_serial.div[quotient][31]_i_7_n_0\
    );
\divider_core_serial.div[quotient][31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(30),
      O => \divider_core_serial.div[quotient][31]_i_8_n_0\
    );
\divider_core_serial.div[quotient][31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(29),
      O => \divider_core_serial.div[quotient][31]_i_9_n_0\
    );
\divider_core_serial.div[quotient][4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(0),
      O => \divider_core_serial.div[quotient][4]_i_3_n_0\
    );
\divider_core_serial.div[quotient][4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(4),
      O => \divider_core_serial.div[quotient][4]_i_4_n_0\
    );
\divider_core_serial.div[quotient][4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(3),
      O => \divider_core_serial.div[quotient][4]_i_5_n_0\
    );
\divider_core_serial.div[quotient][4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(2),
      O => \divider_core_serial.div[quotient][4]_i_6_n_0\
    );
\divider_core_serial.div[quotient][4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(1),
      O => \divider_core_serial.div[quotient][4]_i_7_n_0\
    );
\divider_core_serial.div[quotient][8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(8),
      O => \divider_core_serial.div[quotient][8]_i_3_n_0\
    );
\divider_core_serial.div[quotient][8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(7),
      O => \divider_core_serial.div[quotient][8]_i_4_n_0\
    );
\divider_core_serial.div[quotient][8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(6),
      O => \divider_core_serial.div[quotient][8]_i_5_n_0\
    );
\divider_core_serial.div[quotient][8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(5),
      O => \divider_core_serial.div[quotient][8]_i_6_n_0\
    );
\divider_core_serial.div[rs2_abs][3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dobdo\(0),
      O => S(0)
    );
\divider_core_serial.div[sign_mod]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \divider_core_serial.div_reg[sign_mod]\,
      I1 => \divider_core_serial.div_reg[sign_mod]_0\,
      I2 => \divider_core_serial.div[sign_mod]_i_4_n_0\,
      I3 => \divider_core_serial.div[sign_mod]_i_5_n_0\,
      I4 => \divider_core_serial.div[sign_mod]_i_6_n_0\,
      I5 => \divider_core_serial.div[sign_mod]_i_7_n_0\,
      O => sdpram_reg_1
    );
\divider_core_serial.div[sign_mod]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \^dobdo\(5),
      I2 => \^dobdo\(4),
      I3 => \^dobdo\(3),
      O => \divider_core_serial.div[sign_mod]_i_10_n_0\
    );
\divider_core_serial.div[sign_mod]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dobdo\(10),
      I1 => \^dobdo\(2),
      I2 => \^dobdo\(12),
      I3 => \^dobdo\(1),
      O => \divider_core_serial.div[sign_mod]_i_11_n_0\
    );
\divider_core_serial.div[sign_mod]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^dobdo\(23),
      I1 => \^dobdo\(26),
      I2 => \^dobdo\(24),
      I3 => \^dobdo\(25),
      I4 => \divider_core_serial.div[sign_mod]_i_8_n_0\,
      O => \divider_core_serial.div[sign_mod]_i_4_n_0\
    );
\divider_core_serial.div[sign_mod]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^dobdo\(31),
      I1 => \^dobdo\(30),
      I2 => \^dobdo\(13),
      I3 => \^dobdo\(14),
      I4 => \divider_core_serial.div[sign_mod]_i_9_n_0\,
      O => \divider_core_serial.div[sign_mod]_i_5_n_0\
    );
\divider_core_serial.div[sign_mod]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \^dobdo\(7),
      I2 => \^dobdo\(8),
      I3 => \^dobdo\(9),
      I4 => \divider_core_serial.div[sign_mod]_i_10_n_0\,
      O => \divider_core_serial.div[sign_mod]_i_6_n_0\
    );
\divider_core_serial.div[sign_mod]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^dobdo\(16),
      I1 => \^dobdo\(17),
      I2 => \^dobdo\(15),
      I3 => \^dobdo\(18),
      I4 => \divider_core_serial.div[sign_mod]_i_11_n_0\,
      O => \divider_core_serial.div[sign_mod]_i_7_n_0\
    );
\divider_core_serial.div[sign_mod]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dobdo\(22),
      I1 => \^dobdo\(21),
      I2 => \^dobdo\(20),
      I3 => \^dobdo\(19),
      O => \divider_core_serial.div[sign_mod]_i_8_n_0\
    );
\divider_core_serial.div[sign_mod]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dobdo\(29),
      I1 => \^dobdo\(11),
      I2 => \^dobdo\(28),
      I3 => \^dobdo\(27),
      O => \divider_core_serial.div[sign_mod]_i_9_n_0\
    );
\divider_core_serial.div_reg[quotient][12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \divider_core_serial.div_reg[quotient][8]_i_2_n_0\,
      CO(3) => \divider_core_serial.div_reg[quotient][12]_i_2_n_0\,
      CO(2) => \divider_core_serial.div_reg[quotient][12]_i_2_n_1\,
      CO(1) => \divider_core_serial.div_reg[quotient][12]_i_2_n_2\,
      CO(0) => \divider_core_serial.div_reg[quotient][12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sdpram_reg_4(3 downto 0),
      S(3) => \divider_core_serial.div[quotient][12]_i_3_n_0\,
      S(2) => \divider_core_serial.div[quotient][12]_i_4_n_0\,
      S(1) => \divider_core_serial.div[quotient][12]_i_5_n_0\,
      S(0) => \divider_core_serial.div[quotient][12]_i_6_n_0\
    );
\divider_core_serial.div_reg[quotient][16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \divider_core_serial.div_reg[quotient][12]_i_2_n_0\,
      CO(3) => \divider_core_serial.div_reg[quotient][16]_i_2_n_0\,
      CO(2) => \divider_core_serial.div_reg[quotient][16]_i_2_n_1\,
      CO(1) => \divider_core_serial.div_reg[quotient][16]_i_2_n_2\,
      CO(0) => \divider_core_serial.div_reg[quotient][16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sdpram_reg_5(3 downto 0),
      S(3) => \divider_core_serial.div[quotient][16]_i_3_n_0\,
      S(2) => \divider_core_serial.div[quotient][16]_i_4_n_0\,
      S(1) => \divider_core_serial.div[quotient][16]_i_5_n_0\,
      S(0) => \divider_core_serial.div[quotient][16]_i_6_n_0\
    );
\divider_core_serial.div_reg[quotient][20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \divider_core_serial.div_reg[quotient][16]_i_2_n_0\,
      CO(3) => \divider_core_serial.div_reg[quotient][20]_i_2_n_0\,
      CO(2) => \divider_core_serial.div_reg[quotient][20]_i_2_n_1\,
      CO(1) => \divider_core_serial.div_reg[quotient][20]_i_2_n_2\,
      CO(0) => \divider_core_serial.div_reg[quotient][20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sdpram_reg_6(3 downto 0),
      S(3) => \divider_core_serial.div[quotient][20]_i_3_n_0\,
      S(2) => \divider_core_serial.div[quotient][20]_i_4_n_0\,
      S(1) => \divider_core_serial.div[quotient][20]_i_5_n_0\,
      S(0) => \divider_core_serial.div[quotient][20]_i_6_n_0\
    );
\divider_core_serial.div_reg[quotient][24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \divider_core_serial.div_reg[quotient][20]_i_2_n_0\,
      CO(3) => \divider_core_serial.div_reg[quotient][24]_i_2_n_0\,
      CO(2) => \divider_core_serial.div_reg[quotient][24]_i_2_n_1\,
      CO(1) => \divider_core_serial.div_reg[quotient][24]_i_2_n_2\,
      CO(0) => \divider_core_serial.div_reg[quotient][24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sdpram_reg_7(3 downto 0),
      S(3) => \divider_core_serial.div[quotient][24]_i_3_n_0\,
      S(2) => \divider_core_serial.div[quotient][24]_i_4_n_0\,
      S(1) => \divider_core_serial.div[quotient][24]_i_5_n_0\,
      S(0) => \divider_core_serial.div[quotient][24]_i_6_n_0\
    );
\divider_core_serial.div_reg[quotient][28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \divider_core_serial.div_reg[quotient][24]_i_2_n_0\,
      CO(3) => \divider_core_serial.div_reg[quotient][28]_i_2_n_0\,
      CO(2) => \divider_core_serial.div_reg[quotient][28]_i_2_n_1\,
      CO(1) => \divider_core_serial.div_reg[quotient][28]_i_2_n_2\,
      CO(0) => \divider_core_serial.div_reg[quotient][28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sdpram_reg_8(3 downto 0),
      S(3) => \divider_core_serial.div[quotient][28]_i_3_n_0\,
      S(2) => \divider_core_serial.div[quotient][28]_i_4_n_0\,
      S(1) => \divider_core_serial.div[quotient][28]_i_5_n_0\,
      S(0) => \divider_core_serial.div[quotient][28]_i_6_n_0\
    );
\divider_core_serial.div_reg[quotient][31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \divider_core_serial.div_reg[quotient][28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_divider_core_serial.div_reg[quotient][31]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \divider_core_serial.div_reg[quotient][31]_i_5_n_2\,
      CO(0) => \divider_core_serial.div_reg[quotient][31]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_divider_core_serial.div_reg[quotient][31]_i_5_O_UNCONNECTED\(3),
      O(2 downto 0) => sdpram_reg_9(2 downto 0),
      S(3) => '0',
      S(2) => \divider_core_serial.div[quotient][31]_i_7_n_0\,
      S(1) => \divider_core_serial.div[quotient][31]_i_8_n_0\,
      S(0) => \divider_core_serial.div[quotient][31]_i_9_n_0\
    );
\divider_core_serial.div_reg[quotient][4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \divider_core_serial.div_reg[quotient][4]_i_2_n_0\,
      CO(2) => \divider_core_serial.div_reg[quotient][4]_i_2_n_1\,
      CO(1) => \divider_core_serial.div_reg[quotient][4]_i_2_n_2\,
      CO(0) => \divider_core_serial.div_reg[quotient][4]_i_2_n_3\,
      CYINIT => \divider_core_serial.div[quotient][4]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => O(3 downto 0),
      S(3) => \divider_core_serial.div[quotient][4]_i_4_n_0\,
      S(2) => \divider_core_serial.div[quotient][4]_i_5_n_0\,
      S(1) => \divider_core_serial.div[quotient][4]_i_6_n_0\,
      S(0) => \divider_core_serial.div[quotient][4]_i_7_n_0\
    );
\divider_core_serial.div_reg[quotient][8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \divider_core_serial.div_reg[quotient][4]_i_2_n_0\,
      CO(3) => \divider_core_serial.div_reg[quotient][8]_i_2_n_0\,
      CO(2) => \divider_core_serial.div_reg[quotient][8]_i_2_n_1\,
      CO(1) => \divider_core_serial.div_reg[quotient][8]_i_2_n_2\,
      CO(0) => \divider_core_serial.div_reg[quotient][8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sdpram_reg_3(3 downto 0),
      S(3) => \divider_core_serial.div[quotient][8]_i_3_n_0\,
      S(2) => \divider_core_serial.div[quotient][8]_i_4_n_0\,
      S(1) => \divider_core_serial.div[quotient][8]_i_5_n_0\,
      S(0) => \divider_core_serial.div[quotient][8]_i_6_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \_inferred__4/i__carry\(0),
      O => sdpram_reg_10(0)
    );
\mar[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \ctrl[alu_opa_mux]\,
      O => sdpram_reg_2(0)
    );
sdpram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 10) => B"111111",
      ADDRARDADDR(9 downto 5) => ADDRARDADDR(4 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 10) => B"111111",
      ADDRBWRADDR(9 downto 5) => Q(5 downto 1),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sdpram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sdpram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_sdpram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \^doado\(31 downto 0),
      DOBDO(31 downto 0) => \^dobdo\(31 downto 0),
      DOPADOP(3 downto 0) => NLW_sdpram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_sdpram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_sdpram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_sdpram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sdpram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sdpram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sdpram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_prim_spram is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rdata_reg[22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \fetch_reg[pc][31]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    addr_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cache_i[sta_hit]\ : out STD_LOGIC;
    we_i : out STD_LOGIC;
    \FSM_sequential_ctrl_reg[state][0]\ : out STD_LOGIC;
    \ctrl_reg[state]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    valid_mem_rd : in STD_LOGIC;
    \FSM_sequential_ctrl_reg[state][2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \tag_ff_reg[23]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    in9 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \exe_engine_reg[ir][29]\ : in STD_LOGIC;
    \exe_engine_reg[ir][29]_0\ : in STD_LOGIC;
    \icache_rsp[0][ack]\ : in STD_LOGIC;
    p_0_in5_out : in STD_LOGIC;
    \FSM_sequential_ctrl_reg[state][2]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
end system_neorv32_vivado_ip_0_0_neorv32_prim_spram;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_prim_spram is
  signal \FSM_sequential_ctrl[state][2]_i_2_n_0\ : STD_LOGIC;
  signal \^addr_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^cache_i[sta_hit]\ : STD_LOGIC;
  signal \cache_o[cmd_new]\ : STD_LOGIC;
  signal \^fetch_reg[pc][31]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \p_1_out__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \rdata1__0\ : STD_LOGIC;
  signal \rdata_reg_n_0_[0]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[10]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[11]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[12]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[13]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[14]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[15]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[16]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[17]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[18]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[19]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[1]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[20]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[21]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[22]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[23]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[2]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[3]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[4]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[5]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[6]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[7]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[8]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[9]\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of spram_reg_0_3_0_0 : label is 96;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of spram_reg_0_3_0_0 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of spram_reg_0_3_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of spram_reg_0_3_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of spram_reg_0_3_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of spram_reg_0_3_0_0 : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of spram_reg_0_3_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of spram_reg_0_3_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of spram_reg_0_3_0_0 : label is 0;
  attribute RTL_RAM_BITS of spram_reg_0_3_10_10 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_10_10 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_10_10 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_10_10 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_10_10 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_10_10 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_10_10 : label is 3;
  attribute ram_offset of spram_reg_0_3_10_10 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_10_10 : label is 10;
  attribute ram_slice_end of spram_reg_0_3_10_10 : label is 10;
  attribute RTL_RAM_BITS of spram_reg_0_3_11_11 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_11_11 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_11_11 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_11_11 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_11_11 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_11_11 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_11_11 : label is 3;
  attribute ram_offset of spram_reg_0_3_11_11 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_11_11 : label is 11;
  attribute ram_slice_end of spram_reg_0_3_11_11 : label is 11;
  attribute RTL_RAM_BITS of spram_reg_0_3_12_12 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_12_12 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_12_12 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_12_12 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_12_12 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_12_12 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_12_12 : label is 3;
  attribute ram_offset of spram_reg_0_3_12_12 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_12_12 : label is 12;
  attribute ram_slice_end of spram_reg_0_3_12_12 : label is 12;
  attribute RTL_RAM_BITS of spram_reg_0_3_13_13 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_13_13 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_13_13 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_13_13 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_13_13 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_13_13 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_13_13 : label is 3;
  attribute ram_offset of spram_reg_0_3_13_13 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_13_13 : label is 13;
  attribute ram_slice_end of spram_reg_0_3_13_13 : label is 13;
  attribute RTL_RAM_BITS of spram_reg_0_3_14_14 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_14_14 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_14_14 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_14_14 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_14_14 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_14_14 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_14_14 : label is 3;
  attribute ram_offset of spram_reg_0_3_14_14 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_14_14 : label is 14;
  attribute ram_slice_end of spram_reg_0_3_14_14 : label is 14;
  attribute RTL_RAM_BITS of spram_reg_0_3_15_15 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_15_15 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_15_15 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_15_15 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_15_15 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_15_15 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_15_15 : label is 3;
  attribute ram_offset of spram_reg_0_3_15_15 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_15_15 : label is 15;
  attribute ram_slice_end of spram_reg_0_3_15_15 : label is 15;
  attribute RTL_RAM_BITS of spram_reg_0_3_16_16 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_16_16 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_16_16 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_16_16 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_16_16 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_16_16 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_16_16 : label is 3;
  attribute ram_offset of spram_reg_0_3_16_16 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_16_16 : label is 16;
  attribute ram_slice_end of spram_reg_0_3_16_16 : label is 16;
  attribute RTL_RAM_BITS of spram_reg_0_3_17_17 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_17_17 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_17_17 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_17_17 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_17_17 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_17_17 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_17_17 : label is 3;
  attribute ram_offset of spram_reg_0_3_17_17 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_17_17 : label is 17;
  attribute ram_slice_end of spram_reg_0_3_17_17 : label is 17;
  attribute RTL_RAM_BITS of spram_reg_0_3_18_18 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_18_18 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_18_18 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_18_18 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_18_18 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_18_18 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_18_18 : label is 3;
  attribute ram_offset of spram_reg_0_3_18_18 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_18_18 : label is 18;
  attribute ram_slice_end of spram_reg_0_3_18_18 : label is 18;
  attribute RTL_RAM_BITS of spram_reg_0_3_19_19 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_19_19 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_19_19 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_19_19 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_19_19 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_19_19 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_19_19 : label is 3;
  attribute ram_offset of spram_reg_0_3_19_19 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_19_19 : label is 19;
  attribute ram_slice_end of spram_reg_0_3_19_19 : label is 19;
  attribute RTL_RAM_BITS of spram_reg_0_3_1_1 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_1_1 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_1_1 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_1_1 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_1_1 : label is 3;
  attribute ram_offset of spram_reg_0_3_1_1 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_1_1 : label is 1;
  attribute ram_slice_end of spram_reg_0_3_1_1 : label is 1;
  attribute RTL_RAM_BITS of spram_reg_0_3_20_20 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_20_20 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_20_20 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_20_20 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_20_20 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_20_20 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_20_20 : label is 3;
  attribute ram_offset of spram_reg_0_3_20_20 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_20_20 : label is 20;
  attribute ram_slice_end of spram_reg_0_3_20_20 : label is 20;
  attribute RTL_RAM_BITS of spram_reg_0_3_21_21 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_21_21 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_21_21 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_21_21 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_21_21 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_21_21 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_21_21 : label is 3;
  attribute ram_offset of spram_reg_0_3_21_21 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_21_21 : label is 21;
  attribute ram_slice_end of spram_reg_0_3_21_21 : label is 21;
  attribute RTL_RAM_BITS of spram_reg_0_3_22_22 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_22_22 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_22_22 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_22_22 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_22_22 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_22_22 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_22_22 : label is 3;
  attribute ram_offset of spram_reg_0_3_22_22 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_22_22 : label is 22;
  attribute ram_slice_end of spram_reg_0_3_22_22 : label is 22;
  attribute RTL_RAM_BITS of spram_reg_0_3_23_23 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_23_23 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_23_23 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_23_23 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_23_23 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_23_23 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_23_23 : label is 3;
  attribute ram_offset of spram_reg_0_3_23_23 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_23_23 : label is 23;
  attribute ram_slice_end of spram_reg_0_3_23_23 : label is 23;
  attribute RTL_RAM_BITS of spram_reg_0_3_2_2 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_2_2 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_2_2 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_2_2 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_2_2 : label is 3;
  attribute ram_offset of spram_reg_0_3_2_2 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_2_2 : label is 2;
  attribute ram_slice_end of spram_reg_0_3_2_2 : label is 2;
  attribute RTL_RAM_BITS of spram_reg_0_3_3_3 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_3_3 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_3_3 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_3_3 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_3_3 : label is 3;
  attribute ram_offset of spram_reg_0_3_3_3 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_3_3 : label is 3;
  attribute ram_slice_end of spram_reg_0_3_3_3 : label is 3;
  attribute RTL_RAM_BITS of spram_reg_0_3_4_4 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_4_4 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_4_4 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_4_4 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_4_4 : label is 3;
  attribute ram_offset of spram_reg_0_3_4_4 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_4_4 : label is 4;
  attribute ram_slice_end of spram_reg_0_3_4_4 : label is 4;
  attribute RTL_RAM_BITS of spram_reg_0_3_5_5 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_5_5 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_5_5 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_5_5 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_5_5 : label is 3;
  attribute ram_offset of spram_reg_0_3_5_5 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_5_5 : label is 5;
  attribute ram_slice_end of spram_reg_0_3_5_5 : label is 5;
  attribute RTL_RAM_BITS of spram_reg_0_3_6_6 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_6_6 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_6_6 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_6_6 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_6_6 : label is 3;
  attribute ram_offset of spram_reg_0_3_6_6 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_6_6 : label is 6;
  attribute ram_slice_end of spram_reg_0_3_6_6 : label is 6;
  attribute RTL_RAM_BITS of spram_reg_0_3_7_7 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_7_7 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_7_7 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_7_7 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_7_7 : label is 3;
  attribute ram_offset of spram_reg_0_3_7_7 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_7_7 : label is 7;
  attribute ram_slice_end of spram_reg_0_3_7_7 : label is 7;
  attribute RTL_RAM_BITS of spram_reg_0_3_8_8 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_8_8 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_8_8 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_8_8 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_8_8 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_8_8 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_8_8 : label is 3;
  attribute ram_offset of spram_reg_0_3_8_8 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_8_8 : label is 8;
  attribute ram_slice_end of spram_reg_0_3_8_8 : label is 8;
  attribute RTL_RAM_BITS of spram_reg_0_3_9_9 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_9_9 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_9_9 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_9_9 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_9_9 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_9_9 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_9_9 : label is 3;
  attribute ram_offset of spram_reg_0_3_9_9 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_9_9 : label is 9;
  attribute ram_slice_end of spram_reg_0_3_9_9 : label is 9;
begin
  addr_i(1 downto 0) <= \^addr_i\(1 downto 0);
  \cache_i[sta_hit]\ <= \^cache_i[sta_hit]\;
  \fetch_reg[pc][31]\(23 downto 0) <= \^fetch_reg[pc][31]\(23 downto 0);
\FSM_sequential_ctrl[state][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAA00"
    )
        port map (
      I0 => \FSM_sequential_ctrl[state][2]_i_2_n_0\,
      I1 => p_0_in5_out,
      I2 => \ctrl_reg[state]\(0),
      I3 => \FSM_sequential_ctrl_reg[state][2]_0\,
      I4 => \ctrl_reg[state]\(2),
      O => \FSM_sequential_ctrl_reg[state][0]\
    );
\FSM_sequential_ctrl[state][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00150000"
    )
        port map (
      I0 => \ctrl_reg[state]\(0),
      I1 => CO(0),
      I2 => valid_mem_rd,
      I3 => \FSM_sequential_ctrl_reg[state][2]\,
      I4 => \ctrl_reg[state]\(1),
      I5 => \ctrl_reg[state]\(2),
      O => \FSM_sequential_ctrl[state][2]_i_2_n_0\
    );
\hit_o1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rdata_reg_n_0_[22]\,
      I1 => Q(22),
      I2 => \rdata_reg_n_0_[21]\,
      I3 => Q(21),
      I4 => Q(23),
      I5 => \rdata_reg_n_0_[23]\,
      O => \rdata_reg[22]_0\(3)
    );
\hit_o1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rdata_reg_n_0_[19]\,
      I1 => Q(19),
      I2 => \rdata_reg_n_0_[18]\,
      I3 => Q(18),
      I4 => Q(20),
      I5 => \rdata_reg_n_0_[20]\,
      O => \rdata_reg[22]_0\(2)
    );
\hit_o1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rdata_reg_n_0_[16]\,
      I1 => Q(16),
      I2 => \rdata_reg_n_0_[15]\,
      I3 => Q(15),
      I4 => Q(17),
      I5 => \rdata_reg_n_0_[17]\,
      O => \rdata_reg[22]_0\(1)
    );
\hit_o1_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rdata_reg_n_0_[13]\,
      I1 => Q(13),
      I2 => \rdata_reg_n_0_[12]\,
      I3 => Q(12),
      I4 => Q(14),
      I5 => \rdata_reg_n_0_[14]\,
      O => \rdata_reg[22]_0\(0)
    );
hit_o1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rdata_reg_n_0_[10]\,
      I1 => Q(10),
      I2 => \rdata_reg_n_0_[9]\,
      I3 => Q(9),
      I4 => Q(11),
      I5 => \rdata_reg_n_0_[11]\,
      O => S(3)
    );
hit_o1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rdata_reg_n_0_[7]\,
      I1 => Q(7),
      I2 => \rdata_reg_n_0_[6]\,
      I3 => Q(6),
      I4 => Q(8),
      I5 => \rdata_reg_n_0_[8]\,
      O => S(2)
    );
hit_o1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rdata_reg_n_0_[4]\,
      I1 => Q(4),
      I2 => \rdata_reg_n_0_[3]\,
      I3 => Q(3),
      I4 => Q(5),
      I5 => \rdata_reg_n_0_[5]\,
      O => S(1)
    );
hit_o1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rdata_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => \rdata_reg_n_0_[0]\,
      I3 => Q(0),
      I4 => Q(2),
      I5 => \rdata_reg_n_0_[2]\,
      O => S(0)
    );
ipb_reg_0_1_0_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A8000000080000"
    )
        port map (
      I0 => \exe_engine_reg[ir][29]\,
      I1 => \^cache_i[sta_hit]\,
      I2 => \ctrl_reg[state]\(0),
      I3 => \FSM_sequential_ctrl_reg[state][2]\,
      I4 => \exe_engine_reg[ir][29]_0\,
      I5 => \icache_rsp[0][ack]\,
      O => we_i
    );
ipb_reg_0_1_0_5_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => valid_mem_rd,
      I1 => CO(0),
      O => \^cache_i[sta_hit]\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \ctrl_reg[state]\(0),
      I1 => \ctrl_reg[state]\(2),
      I2 => \ctrl_reg[state]\(1),
      O => \rdata1__0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(0),
      Q => \rdata_reg_n_0_[0]\,
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(10),
      Q => \rdata_reg_n_0_[10]\,
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(11),
      Q => \rdata_reg_n_0_[11]\,
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(12),
      Q => \rdata_reg_n_0_[12]\,
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(13),
      Q => \rdata_reg_n_0_[13]\,
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(14),
      Q => \rdata_reg_n_0_[14]\,
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(15),
      Q => \rdata_reg_n_0_[15]\,
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(16),
      Q => \rdata_reg_n_0_[16]\,
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(17),
      Q => \rdata_reg_n_0_[17]\,
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(18),
      Q => \rdata_reg_n_0_[18]\,
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(19),
      Q => \rdata_reg_n_0_[19]\,
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(1),
      Q => \rdata_reg_n_0_[1]\,
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(20),
      Q => \rdata_reg_n_0_[20]\,
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(21),
      Q => \rdata_reg_n_0_[21]\,
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(22),
      Q => \rdata_reg_n_0_[22]\,
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(23),
      Q => \rdata_reg_n_0_[23]\,
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(2),
      Q => \rdata_reg_n_0_[2]\,
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(3),
      Q => \rdata_reg_n_0_[3]\,
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(4),
      Q => \rdata_reg_n_0_[4]\,
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(5),
      Q => \rdata_reg_n_0_[5]\,
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(6),
      Q => \rdata_reg_n_0_[6]\,
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(7),
      Q => \rdata_reg_n_0_[7]\,
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(8),
      Q => \rdata_reg_n_0_[8]\,
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(9),
      Q => \rdata_reg_n_0_[9]\,
      R => '0'
    );
spram_reg_0_3_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr_i\(0),
      A1 => \^addr_i\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^fetch_reg[pc][31]\(0),
      O => \p_1_out__0\(0),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_0_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ctrl_reg[state]\(1),
      I1 => \ctrl_reg[state]\(2),
      I2 => \ctrl_reg[state]\(0),
      O => \cache_o[cmd_new]\
    );
spram_reg_0_3_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr_i\(0),
      A1 => \^addr_i\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^fetch_reg[pc][31]\(10),
      O => \p_1_out__0\(10),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr_i\(0),
      A1 => \^addr_i\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^fetch_reg[pc][31]\(11),
      O => \p_1_out__0\(11),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr_i\(0),
      A1 => \^addr_i\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^fetch_reg[pc][31]\(12),
      O => \p_1_out__0\(12),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr_i\(0),
      A1 => \^addr_i\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^fetch_reg[pc][31]\(13),
      O => \p_1_out__0\(13),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr_i\(0),
      A1 => \^addr_i\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^fetch_reg[pc][31]\(14),
      O => \p_1_out__0\(14),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr_i\(0),
      A1 => \^addr_i\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^fetch_reg[pc][31]\(15),
      O => \p_1_out__0\(15),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr_i\(0),
      A1 => \^addr_i\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^fetch_reg[pc][31]\(16),
      O => \p_1_out__0\(16),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr_i\(0),
      A1 => \^addr_i\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^fetch_reg[pc][31]\(17),
      O => \p_1_out__0\(17),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr_i\(0),
      A1 => \^addr_i\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^fetch_reg[pc][31]\(18),
      O => \p_1_out__0\(18),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr_i\(0),
      A1 => \^addr_i\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^fetch_reg[pc][31]\(19),
      O => \p_1_out__0\(19),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr_i\(0),
      A1 => \^addr_i\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^fetch_reg[pc][31]\(1),
      O => \p_1_out__0\(1),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr_i\(0),
      A1 => \^addr_i\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^fetch_reg[pc][31]\(20),
      O => \p_1_out__0\(20),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr_i\(0),
      A1 => \^addr_i\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^fetch_reg[pc][31]\(21),
      O => \p_1_out__0\(21),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr_i\(0),
      A1 => \^addr_i\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^fetch_reg[pc][31]\(22),
      O => \p_1_out__0\(22),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr_i\(0),
      A1 => \^addr_i\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^fetch_reg[pc][31]\(23),
      O => \p_1_out__0\(23),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr_i\(0),
      A1 => \^addr_i\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^fetch_reg[pc][31]\(2),
      O => \p_1_out__0\(2),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr_i\(0),
      A1 => \^addr_i\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^fetch_reg[pc][31]\(3),
      O => \p_1_out__0\(3),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr_i\(0),
      A1 => \^addr_i\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^fetch_reg[pc][31]\(4),
      O => \p_1_out__0\(4),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr_i\(0),
      A1 => \^addr_i\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^fetch_reg[pc][31]\(5),
      O => \p_1_out__0\(5),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr_i\(0),
      A1 => \^addr_i\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^fetch_reg[pc][31]\(6),
      O => \p_1_out__0\(6),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr_i\(0),
      A1 => \^addr_i\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^fetch_reg[pc][31]\(7),
      O => \p_1_out__0\(7),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr_i\(0),
      A1 => \^addr_i\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^fetch_reg[pc][31]\(8),
      O => \p_1_out__0\(8),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr_i\(0),
      A1 => \^addr_i\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^fetch_reg[pc][31]\(9),
      O => \p_1_out__0\(9),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_63_0_0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(0),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => in9(0),
      O => \^addr_i\(0)
    );
spram_reg_0_63_0_0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(1),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => in9(1),
      O => \^addr_i\(1)
    );
\tag_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(2),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => in9(2),
      O => \^fetch_reg[pc][31]\(0)
    );
\tag_ff[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(12),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => in9(12),
      O => \^fetch_reg[pc][31]\(10)
    );
\tag_ff[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(13),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => in9(13),
      O => \^fetch_reg[pc][31]\(11)
    );
\tag_ff[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(14),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => in9(14),
      O => \^fetch_reg[pc][31]\(12)
    );
\tag_ff[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(15),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => in9(15),
      O => \^fetch_reg[pc][31]\(13)
    );
\tag_ff[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(16),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => in9(16),
      O => \^fetch_reg[pc][31]\(14)
    );
\tag_ff[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(17),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => in9(17),
      O => \^fetch_reg[pc][31]\(15)
    );
\tag_ff[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(18),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => in9(18),
      O => \^fetch_reg[pc][31]\(16)
    );
\tag_ff[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(19),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => in9(19),
      O => \^fetch_reg[pc][31]\(17)
    );
\tag_ff[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(20),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => in9(20),
      O => \^fetch_reg[pc][31]\(18)
    );
\tag_ff[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(21),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => in9(21),
      O => \^fetch_reg[pc][31]\(19)
    );
\tag_ff[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(3),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => in9(3),
      O => \^fetch_reg[pc][31]\(1)
    );
\tag_ff[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(22),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => in9(22),
      O => \^fetch_reg[pc][31]\(20)
    );
\tag_ff[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(23),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => in9(23),
      O => \^fetch_reg[pc][31]\(21)
    );
\tag_ff[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(24),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => in9(24),
      O => \^fetch_reg[pc][31]\(22)
    );
\tag_ff[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(25),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => in9(25),
      O => \^fetch_reg[pc][31]\(23)
    );
\tag_ff[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(4),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => in9(4),
      O => \^fetch_reg[pc][31]\(2)
    );
\tag_ff[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(5),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => in9(5),
      O => \^fetch_reg[pc][31]\(3)
    );
\tag_ff[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(6),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => in9(6),
      O => \^fetch_reg[pc][31]\(4)
    );
\tag_ff[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(7),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => in9(7),
      O => \^fetch_reg[pc][31]\(5)
    );
\tag_ff[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(8),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => in9(8),
      O => \^fetch_reg[pc][31]\(6)
    );
\tag_ff[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(9),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => in9(9),
      O => \^fetch_reg[pc][31]\(7)
    );
\tag_ff[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(10),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => in9(10),
      O => \^fetch_reg[pc][31]\(8)
    );
\tag_ff[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(11),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => in9(11),
      O => \^fetch_reg[pc][31]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_prim_spram_13 is
  port (
    \cpu_d_rsp[0][ack]\ : out STD_LOGIC;
    \cache_o[we]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_ctrl_reg[state][2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_ctrl_reg[state][2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_ctrl_reg[state][2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rdata_reg[21]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \mar_reg[7]\ : out STD_LOGIC;
    \mar_reg[6]\ : out STD_LOGIC;
    \FSM_sequential_ctrl_reg[state][1]\ : out STD_LOGIC;
    \ctrl_reg[rf_wb_en]\ : in STD_LOGIC;
    \ctrl_reg[state]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cpu_d_req[0][rw]\ : in STD_LOGIC;
    \rdata_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rdata_reg[8]_1\ : in STD_LOGIC;
    \FSM_sequential_ctrl_reg[state][2]_2\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    valid_mem_rd : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \tag_ff_reg[23]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    in10 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \FSM_sequential_ctrl_reg[state][2]_3\ : in STD_LOGIC;
    \FSM_sequential_ctrl_reg[state][2]_4\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_neorv32_vivado_ip_0_0_neorv32_prim_spram_13 : entity is "neorv32_prim_spram";
end system_neorv32_vivado_ip_0_0_neorv32_prim_spram_13;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_prim_spram_13 is
  signal \^d\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \FSM_sequential_ctrl[state][2]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_exe_engine[state][3]_i_16_n_0\ : STD_LOGIC;
  signal \cache_o[cmd_new]\ : STD_LOGIC;
  signal \^mar_reg[6]\ : STD_LOGIC;
  signal \^mar_reg[7]\ : STD_LOGIC;
  signal \p_1_out__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \rdata1__0\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg_n_0_[0]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[10]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[11]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[12]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[13]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[14]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[15]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[16]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[17]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[18]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[19]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[1]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[20]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[21]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[22]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[23]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[2]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[3]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[4]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[5]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[6]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[7]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[8]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[9]\ : STD_LOGIC;
  signal \spram_reg_0_63_0_0_i_9__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_ctrl[state][2]_i_2__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \rdata[7]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \rdata[7]_i_1__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \rdata[7]_i_1__1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \rdata[8]_i_1__0\ : label is "soft_lutpair170";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of spram_reg_0_3_0_0 : label is 96;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of spram_reg_0_3_0_0 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of spram_reg_0_3_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of spram_reg_0_3_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of spram_reg_0_3_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of spram_reg_0_3_0_0 : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of spram_reg_0_3_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of spram_reg_0_3_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of spram_reg_0_3_0_0 : label is 0;
  attribute RTL_RAM_BITS of spram_reg_0_3_10_10 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_10_10 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_10_10 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_10_10 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_10_10 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_10_10 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_10_10 : label is 3;
  attribute ram_offset of spram_reg_0_3_10_10 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_10_10 : label is 10;
  attribute ram_slice_end of spram_reg_0_3_10_10 : label is 10;
  attribute RTL_RAM_BITS of spram_reg_0_3_11_11 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_11_11 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_11_11 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_11_11 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_11_11 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_11_11 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_11_11 : label is 3;
  attribute ram_offset of spram_reg_0_3_11_11 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_11_11 : label is 11;
  attribute ram_slice_end of spram_reg_0_3_11_11 : label is 11;
  attribute RTL_RAM_BITS of spram_reg_0_3_12_12 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_12_12 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_12_12 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_12_12 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_12_12 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_12_12 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_12_12 : label is 3;
  attribute ram_offset of spram_reg_0_3_12_12 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_12_12 : label is 12;
  attribute ram_slice_end of spram_reg_0_3_12_12 : label is 12;
  attribute RTL_RAM_BITS of spram_reg_0_3_13_13 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_13_13 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_13_13 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_13_13 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_13_13 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_13_13 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_13_13 : label is 3;
  attribute ram_offset of spram_reg_0_3_13_13 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_13_13 : label is 13;
  attribute ram_slice_end of spram_reg_0_3_13_13 : label is 13;
  attribute RTL_RAM_BITS of spram_reg_0_3_14_14 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_14_14 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_14_14 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_14_14 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_14_14 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_14_14 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_14_14 : label is 3;
  attribute ram_offset of spram_reg_0_3_14_14 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_14_14 : label is 14;
  attribute ram_slice_end of spram_reg_0_3_14_14 : label is 14;
  attribute RTL_RAM_BITS of spram_reg_0_3_15_15 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_15_15 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_15_15 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_15_15 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_15_15 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_15_15 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_15_15 : label is 3;
  attribute ram_offset of spram_reg_0_3_15_15 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_15_15 : label is 15;
  attribute ram_slice_end of spram_reg_0_3_15_15 : label is 15;
  attribute RTL_RAM_BITS of spram_reg_0_3_16_16 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_16_16 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_16_16 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_16_16 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_16_16 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_16_16 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_16_16 : label is 3;
  attribute ram_offset of spram_reg_0_3_16_16 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_16_16 : label is 16;
  attribute ram_slice_end of spram_reg_0_3_16_16 : label is 16;
  attribute RTL_RAM_BITS of spram_reg_0_3_17_17 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_17_17 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_17_17 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_17_17 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_17_17 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_17_17 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_17_17 : label is 3;
  attribute ram_offset of spram_reg_0_3_17_17 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_17_17 : label is 17;
  attribute ram_slice_end of spram_reg_0_3_17_17 : label is 17;
  attribute RTL_RAM_BITS of spram_reg_0_3_18_18 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_18_18 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_18_18 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_18_18 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_18_18 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_18_18 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_18_18 : label is 3;
  attribute ram_offset of spram_reg_0_3_18_18 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_18_18 : label is 18;
  attribute ram_slice_end of spram_reg_0_3_18_18 : label is 18;
  attribute RTL_RAM_BITS of spram_reg_0_3_19_19 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_19_19 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_19_19 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_19_19 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_19_19 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_19_19 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_19_19 : label is 3;
  attribute ram_offset of spram_reg_0_3_19_19 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_19_19 : label is 19;
  attribute ram_slice_end of spram_reg_0_3_19_19 : label is 19;
  attribute RTL_RAM_BITS of spram_reg_0_3_1_1 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_1_1 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_1_1 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_1_1 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_1_1 : label is 3;
  attribute ram_offset of spram_reg_0_3_1_1 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_1_1 : label is 1;
  attribute ram_slice_end of spram_reg_0_3_1_1 : label is 1;
  attribute RTL_RAM_BITS of spram_reg_0_3_20_20 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_20_20 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_20_20 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_20_20 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_20_20 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_20_20 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_20_20 : label is 3;
  attribute ram_offset of spram_reg_0_3_20_20 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_20_20 : label is 20;
  attribute ram_slice_end of spram_reg_0_3_20_20 : label is 20;
  attribute RTL_RAM_BITS of spram_reg_0_3_21_21 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_21_21 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_21_21 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_21_21 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_21_21 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_21_21 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_21_21 : label is 3;
  attribute ram_offset of spram_reg_0_3_21_21 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_21_21 : label is 21;
  attribute ram_slice_end of spram_reg_0_3_21_21 : label is 21;
  attribute RTL_RAM_BITS of spram_reg_0_3_22_22 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_22_22 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_22_22 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_22_22 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_22_22 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_22_22 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_22_22 : label is 3;
  attribute ram_offset of spram_reg_0_3_22_22 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_22_22 : label is 22;
  attribute ram_slice_end of spram_reg_0_3_22_22 : label is 22;
  attribute RTL_RAM_BITS of spram_reg_0_3_23_23 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_23_23 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_23_23 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_23_23 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_23_23 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_23_23 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_23_23 : label is 3;
  attribute ram_offset of spram_reg_0_3_23_23 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_23_23 : label is 23;
  attribute ram_slice_end of spram_reg_0_3_23_23 : label is 23;
  attribute RTL_RAM_BITS of spram_reg_0_3_2_2 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_2_2 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_2_2 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_2_2 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_2_2 : label is 3;
  attribute ram_offset of spram_reg_0_3_2_2 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_2_2 : label is 2;
  attribute ram_slice_end of spram_reg_0_3_2_2 : label is 2;
  attribute RTL_RAM_BITS of spram_reg_0_3_3_3 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_3_3 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_3_3 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_3_3 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_3_3 : label is 3;
  attribute ram_offset of spram_reg_0_3_3_3 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_3_3 : label is 3;
  attribute ram_slice_end of spram_reg_0_3_3_3 : label is 3;
  attribute RTL_RAM_BITS of spram_reg_0_3_4_4 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_4_4 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_4_4 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_4_4 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_4_4 : label is 3;
  attribute ram_offset of spram_reg_0_3_4_4 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_4_4 : label is 4;
  attribute ram_slice_end of spram_reg_0_3_4_4 : label is 4;
  attribute RTL_RAM_BITS of spram_reg_0_3_5_5 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_5_5 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_5_5 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_5_5 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_5_5 : label is 3;
  attribute ram_offset of spram_reg_0_3_5_5 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_5_5 : label is 5;
  attribute ram_slice_end of spram_reg_0_3_5_5 : label is 5;
  attribute RTL_RAM_BITS of spram_reg_0_3_6_6 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_6_6 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_6_6 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_6_6 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_6_6 : label is 3;
  attribute ram_offset of spram_reg_0_3_6_6 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_6_6 : label is 6;
  attribute ram_slice_end of spram_reg_0_3_6_6 : label is 6;
  attribute RTL_RAM_BITS of spram_reg_0_3_7_7 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_7_7 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_7_7 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_7_7 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_7_7 : label is 3;
  attribute ram_offset of spram_reg_0_3_7_7 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_7_7 : label is 7;
  attribute ram_slice_end of spram_reg_0_3_7_7 : label is 7;
  attribute RTL_RAM_BITS of spram_reg_0_3_8_8 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_8_8 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_8_8 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_8_8 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_8_8 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_8_8 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_8_8 : label is 3;
  attribute ram_offset of spram_reg_0_3_8_8 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_8_8 : label is 8;
  attribute ram_slice_end of spram_reg_0_3_8_8 : label is 8;
  attribute RTL_RAM_BITS of spram_reg_0_3_9_9 : label is 96;
  attribute RTL_RAM_NAME of spram_reg_0_3_9_9 : label is "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_3_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_3_9_9 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of spram_reg_0_3_9_9 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of spram_reg_0_3_9_9 : label is "GND:A4";
  attribute ram_addr_begin of spram_reg_0_3_9_9 : label is 0;
  attribute ram_addr_end of spram_reg_0_3_9_9 : label is 3;
  attribute ram_offset of spram_reg_0_3_9_9 : label is 0;
  attribute ram_slice_begin of spram_reg_0_3_9_9 : label is 9;
  attribute ram_slice_end of spram_reg_0_3_9_9 : label is 9;
  attribute SOFT_HLUTNM of \spram_reg_0_63_0_0_i_9__0\ : label is "soft_lutpair168";
begin
  D(23 downto 0) <= \^d\(23 downto 0);
  \mar_reg[6]\ <= \^mar_reg[6]\;
  \mar_reg[7]\ <= \^mar_reg[7]\;
\FSM_sequential_ctrl[state][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F55FFFF08080000"
    )
        port map (
      I0 => \ctrl_reg[state]\(1),
      I1 => \FSM_sequential_ctrl[state][2]_i_2__0_n_0\,
      I2 => \ctrl_reg[state]\(0),
      I3 => \FSM_sequential_ctrl_reg[state][2]_3\,
      I4 => \FSM_sequential_ctrl_reg[state][2]_4\,
      I5 => \ctrl_reg[state]\(2),
      O => \FSM_sequential_ctrl_reg[state][1]\
    );
\FSM_sequential_ctrl[state][2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => \cpu_d_req[0][rw]\,
      I1 => \FSM_sequential_ctrl_reg[state][2]_2\,
      I2 => CO(0),
      I3 => valid_mem_rd,
      O => \FSM_sequential_ctrl[state][2]_i_2__0_n_0\
    );
\FSM_sequential_exe_engine[state][3]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \FSM_sequential_ctrl_reg[state][2]_2\,
      I1 => CO(0),
      I2 => valid_mem_rd,
      O => \FSM_sequential_exe_engine[state][3]_i_16_n_0\
    );
\FSM_sequential_exe_engine[state][3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200020002300"
    )
        port map (
      I0 => \ctrl_reg[rf_wb_en]\,
      I1 => \ctrl_reg[state]\(2),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \FSM_sequential_exe_engine[state][3]_i_16_n_0\,
      I5 => \cpu_d_req[0][rw]\,
      O => \cpu_d_rsp[0][ack]\
    );
\hit_o1_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rdata_reg_n_0_[21]\,
      I1 => Q(21),
      I2 => \rdata_reg_n_0_[22]\,
      I3 => Q(22),
      I4 => Q(23),
      I5 => \rdata_reg_n_0_[23]\,
      O => \rdata_reg[21]_0\(3)
    );
\hit_o1_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rdata_reg_n_0_[18]\,
      I1 => Q(18),
      I2 => \rdata_reg_n_0_[19]\,
      I3 => Q(19),
      I4 => Q(20),
      I5 => \rdata_reg_n_0_[20]\,
      O => \rdata_reg[21]_0\(2)
    );
\hit_o1_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rdata_reg_n_0_[15]\,
      I1 => Q(15),
      I2 => \rdata_reg_n_0_[16]\,
      I3 => Q(16),
      I4 => Q(17),
      I5 => \rdata_reg_n_0_[17]\,
      O => \rdata_reg[21]_0\(1)
    );
\hit_o1_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rdata_reg_n_0_[12]\,
      I1 => Q(12),
      I2 => \rdata_reg_n_0_[13]\,
      I3 => Q(13),
      I4 => Q(14),
      I5 => \rdata_reg_n_0_[14]\,
      O => \rdata_reg[21]_0\(0)
    );
\hit_o1_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rdata_reg_n_0_[9]\,
      I1 => Q(9),
      I2 => \rdata_reg_n_0_[10]\,
      I3 => Q(10),
      I4 => Q(11),
      I5 => \rdata_reg_n_0_[11]\,
      O => S(3)
    );
\hit_o1_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rdata_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => \rdata_reg_n_0_[7]\,
      I3 => Q(7),
      I4 => Q(8),
      I5 => \rdata_reg_n_0_[8]\,
      O => S(2)
    );
\hit_o1_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rdata_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => \rdata_reg_n_0_[4]\,
      I3 => Q(4),
      I4 => Q(5),
      I5 => \rdata_reg_n_0_[5]\,
      O => S(1)
    );
\hit_o1_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rdata_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => \rdata_reg_n_0_[1]\,
      I3 => Q(1),
      I4 => Q(2),
      I5 => \rdata_reg_n_0_[2]\,
      O => S(0)
    );
\rdata[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \ctrl_reg[state]\(2),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      O => \rdata1__0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \ctrl_reg[state]\(2),
      I1 => \rdata_reg[8]_0\(2),
      I2 => \rdata[8]_i_2_n_0\,
      O => E(0)
    );
\rdata[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \ctrl_reg[state]\(2),
      I1 => \rdata_reg[8]_0\(1),
      I2 => \rdata[8]_i_2_n_0\,
      O => \FSM_sequential_ctrl_reg[state][2]\(0)
    );
\rdata[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \ctrl_reg[state]\(2),
      I1 => \rdata_reg[8]_0\(0),
      I2 => \rdata[8]_i_2_n_0\,
      O => \FSM_sequential_ctrl_reg[state][2]_0\(0)
    );
\rdata[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \ctrl_reg[state]\(2),
      I1 => \rdata_reg[8]_0\(3),
      I2 => \rdata[8]_i_2_n_0\,
      O => \FSM_sequential_ctrl_reg[state][2]_1\(0)
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55155555FFFFFFFF"
    )
        port map (
      I0 => \ctrl_reg[state]\(2),
      I1 => valid_mem_rd,
      I2 => CO(0),
      I3 => \FSM_sequential_ctrl_reg[state][2]_2\,
      I4 => \cpu_d_req[0][rw]\,
      I5 => \rdata_reg[8]_1\,
      O => \rdata[8]_i_2_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(0),
      Q => \rdata_reg_n_0_[0]\,
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(10),
      Q => \rdata_reg_n_0_[10]\,
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(11),
      Q => \rdata_reg_n_0_[11]\,
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(12),
      Q => \rdata_reg_n_0_[12]\,
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(13),
      Q => \rdata_reg_n_0_[13]\,
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(14),
      Q => \rdata_reg_n_0_[14]\,
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(15),
      Q => \rdata_reg_n_0_[15]\,
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(16),
      Q => \rdata_reg_n_0_[16]\,
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(17),
      Q => \rdata_reg_n_0_[17]\,
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(18),
      Q => \rdata_reg_n_0_[18]\,
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(19),
      Q => \rdata_reg_n_0_[19]\,
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(1),
      Q => \rdata_reg_n_0_[1]\,
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(20),
      Q => \rdata_reg_n_0_[20]\,
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(21),
      Q => \rdata_reg_n_0_[21]\,
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(22),
      Q => \rdata_reg_n_0_[22]\,
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(23),
      Q => \rdata_reg_n_0_[23]\,
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(2),
      Q => \rdata_reg_n_0_[2]\,
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(3),
      Q => \rdata_reg_n_0_[3]\,
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(4),
      Q => \rdata_reg_n_0_[4]\,
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(5),
      Q => \rdata_reg_n_0_[5]\,
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(6),
      Q => \rdata_reg_n_0_[6]\,
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(7),
      Q => \rdata_reg_n_0_[7]\,
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(8),
      Q => \rdata_reg_n_0_[8]\,
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata1__0\,
      D => \p_1_out__0\(9),
      Q => \rdata_reg_n_0_[9]\,
      R => '0'
    );
spram_reg_0_3_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^mar_reg[6]\,
      A1 => \^mar_reg[7]\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^d\(0),
      O => \p_1_out__0\(0),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
\spram_reg_0_3_0_0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \ctrl_reg[state]\(0),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(2),
      O => \cache_o[cmd_new]\
    );
spram_reg_0_3_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^mar_reg[6]\,
      A1 => \^mar_reg[7]\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^d\(10),
      O => \p_1_out__0\(10),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^mar_reg[6]\,
      A1 => \^mar_reg[7]\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^d\(11),
      O => \p_1_out__0\(11),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^mar_reg[6]\,
      A1 => \^mar_reg[7]\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^d\(12),
      O => \p_1_out__0\(12),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^mar_reg[6]\,
      A1 => \^mar_reg[7]\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^d\(13),
      O => \p_1_out__0\(13),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^mar_reg[6]\,
      A1 => \^mar_reg[7]\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^d\(14),
      O => \p_1_out__0\(14),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^mar_reg[6]\,
      A1 => \^mar_reg[7]\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^d\(15),
      O => \p_1_out__0\(15),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^mar_reg[6]\,
      A1 => \^mar_reg[7]\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^d\(16),
      O => \p_1_out__0\(16),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^mar_reg[6]\,
      A1 => \^mar_reg[7]\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^d\(17),
      O => \p_1_out__0\(17),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^mar_reg[6]\,
      A1 => \^mar_reg[7]\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^d\(18),
      O => \p_1_out__0\(18),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^mar_reg[6]\,
      A1 => \^mar_reg[7]\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^d\(19),
      O => \p_1_out__0\(19),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^mar_reg[6]\,
      A1 => \^mar_reg[7]\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^d\(1),
      O => \p_1_out__0\(1),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^mar_reg[6]\,
      A1 => \^mar_reg[7]\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^d\(20),
      O => \p_1_out__0\(20),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^mar_reg[6]\,
      A1 => \^mar_reg[7]\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^d\(21),
      O => \p_1_out__0\(21),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^mar_reg[6]\,
      A1 => \^mar_reg[7]\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^d\(22),
      O => \p_1_out__0\(22),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^mar_reg[6]\,
      A1 => \^mar_reg[7]\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^d\(23),
      O => \p_1_out__0\(23),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^mar_reg[6]\,
      A1 => \^mar_reg[7]\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^d\(2),
      O => \p_1_out__0\(2),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^mar_reg[6]\,
      A1 => \^mar_reg[7]\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^d\(3),
      O => \p_1_out__0\(3),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^mar_reg[6]\,
      A1 => \^mar_reg[7]\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^d\(4),
      O => \p_1_out__0\(4),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^mar_reg[6]\,
      A1 => \^mar_reg[7]\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^d\(5),
      O => \p_1_out__0\(5),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^mar_reg[6]\,
      A1 => \^mar_reg[7]\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^d\(6),
      O => \p_1_out__0\(6),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^mar_reg[6]\,
      A1 => \^mar_reg[7]\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^d\(7),
      O => \p_1_out__0\(7),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^mar_reg[6]\,
      A1 => \^mar_reg[7]\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^d\(8),
      O => \p_1_out__0\(8),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
spram_reg_0_3_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^mar_reg[6]\,
      A1 => \^mar_reg[7]\,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^d\(9),
      O => \p_1_out__0\(9),
      WCLK => clk,
      WE => \cache_o[cmd_new]\
    );
\spram_reg_0_63_0_0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F8F888"
    )
        port map (
      I0 => \rdata_reg[8]_0\(0),
      I1 => \spram_reg_0_63_0_0_i_9__0_n_0\,
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(0),
      O => \cache_o[we]\(0)
    );
\spram_reg_0_63_0_0_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F8F888"
    )
        port map (
      I0 => \rdata_reg[8]_0\(1),
      I1 => \spram_reg_0_63_0_0_i_9__0_n_0\,
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(0),
      O => \cache_o[we]\(1)
    );
\spram_reg_0_63_0_0_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F8F888"
    )
        port map (
      I0 => \rdata_reg[8]_0\(2),
      I1 => \spram_reg_0_63_0_0_i_9__0_n_0\,
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(0),
      O => \cache_o[we]\(2)
    );
\spram_reg_0_63_0_0_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F8F888"
    )
        port map (
      I0 => \rdata_reg[8]_0\(3),
      I1 => \spram_reg_0_63_0_0_i_9__0_n_0\,
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(0),
      O => \cache_o[we]\(3)
    );
\spram_reg_0_63_0_0_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(0),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => in10(0),
      O => \^mar_reg[6]\
    );
\spram_reg_0_63_0_0_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(1),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => in10(1),
      O => \^mar_reg[7]\
    );
\spram_reg_0_63_0_0_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \rdata_reg[8]_1\,
      I1 => \cpu_d_req[0][rw]\,
      I2 => \FSM_sequential_ctrl_reg[state][2]_2\,
      I3 => CO(0),
      I4 => valid_mem_rd,
      O => \spram_reg_0_63_0_0_i_9__0_n_0\
    );
\tag_ff[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(2),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => in10(2),
      O => \^d\(0)
    );
\tag_ff[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(12),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => in10(12),
      O => \^d\(10)
    );
\tag_ff[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(13),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => in10(13),
      O => \^d\(11)
    );
\tag_ff[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(14),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => in10(14),
      O => \^d\(12)
    );
\tag_ff[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(15),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => in10(15),
      O => \^d\(13)
    );
\tag_ff[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(16),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => in10(16),
      O => \^d\(14)
    );
\tag_ff[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(17),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => in10(17),
      O => \^d\(15)
    );
\tag_ff[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(18),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => in10(18),
      O => \^d\(16)
    );
\tag_ff[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(19),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => in10(19),
      O => \^d\(17)
    );
\tag_ff[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(20),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => in10(20),
      O => \^d\(18)
    );
\tag_ff[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(21),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => in10(21),
      O => \^d\(19)
    );
\tag_ff[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(3),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => in10(3),
      O => \^d\(1)
    );
\tag_ff[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(22),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => in10(22),
      O => \^d\(20)
    );
\tag_ff[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(23),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => in10(23),
      O => \^d\(21)
    );
\tag_ff[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(24),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => in10(24),
      O => \^d\(22)
    );
\tag_ff[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(25),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => in10(25),
      O => \^d\(23)
    );
\tag_ff[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(4),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => in10(4),
      O => \^d\(2)
    );
\tag_ff[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(5),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => in10(5),
      O => \^d\(3)
    );
\tag_ff[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(6),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => in10(6),
      O => \^d\(4)
    );
\tag_ff[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(7),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => in10(7),
      O => \^d\(5)
    );
\tag_ff[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(8),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => in10(8),
      O => \^d\(6)
    );
\tag_ff[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(9),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => in10(9),
      O => \^d\(7)
    );
\tag_ff[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(10),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => in10(10),
      O => \^d\(8)
    );
\tag_ff[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \tag_ff_reg[23]\(11),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => in10(11),
      O => \^d\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0\ is
  port (
    \cpu_i_rsp[0][data]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \amo_rsp[data]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ctrl_reg[state]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \rdata_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cache_o[we]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[7]_1\ : in STD_LOGIC;
    \rdata_reg[7]_2\ : in STD_LOGIC;
    \rdata_reg[7]_3\ : in STD_LOGIC;
    \rdata_reg[7]_4\ : in STD_LOGIC;
    addr_i : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0\ : entity is "neorv32_prim_spram";
end \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0\;

architecture STRUCTURE of \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0\ is
  signal in14 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_1_out__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of spram_reg_0_63_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of spram_reg_0_63_0_0 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of spram_reg_0_63_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of spram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of spram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of spram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of spram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of spram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of spram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of spram_reg_0_63_1_1 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_1_1 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of spram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of spram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of spram_reg_0_63_2_2 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_2_2 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of spram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of spram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of spram_reg_0_63_3_3 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_3_3 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of spram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of spram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of spram_reg_0_63_4_4 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_4_4 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of spram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of spram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of spram_reg_0_63_5_5 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_5_5 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of spram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of spram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of spram_reg_0_63_6_6 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_6_6 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of spram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of spram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of spram_reg_0_63_7_7 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_7_7 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of spram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of spram_reg_0_63_7_7 : label is 7;
begin
ipb_reg_0_1_0_5_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(1),
      I1 => \amo_rsp[data]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(1)
    );
ipb_reg_0_1_0_5_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(0),
      I1 => \amo_rsp[data]\(0),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(0)
    );
ipb_reg_0_1_0_5_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(3),
      I1 => \amo_rsp[data]\(3),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(3)
    );
ipb_reg_0_1_0_5_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(2),
      I1 => \amo_rsp[data]\(2),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(2)
    );
ipb_reg_0_1_0_5_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(5),
      I1 => \amo_rsp[data]\(5),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(5)
    );
ipb_reg_0_1_0_5_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(4),
      I1 => \amo_rsp[data]\(4),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(4)
    );
ipb_reg_0_1_6_11_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(7),
      I1 => \amo_rsp[data]\(7),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(7)
    );
ipb_reg_0_1_6_11_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(6),
      I1 => \amo_rsp[data]\(6),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(6)
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__1\(0),
      Q => in14(0),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__1\(1),
      Q => in14(1),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__1\(2),
      Q => in14(2),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__1\(3),
      Q => in14(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__1\(4),
      Q => in14(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__1\(5),
      Q => in14(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__1\(6),
      Q => in14(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__1\(7),
      Q => in14(7),
      R => '0'
    );
spram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_1\,
      A1 => \rdata_reg[7]_2\,
      A2 => \rdata_reg[7]_3\,
      A3 => \rdata_reg[7]_4\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => \rdata_reg[7]_0\(0),
      O => \p_1_out__1\(0),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
spram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_1\,
      A1 => \rdata_reg[7]_2\,
      A2 => \rdata_reg[7]_3\,
      A3 => \rdata_reg[7]_4\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => \rdata_reg[7]_0\(1),
      O => \p_1_out__1\(1),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
spram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_1\,
      A1 => \rdata_reg[7]_2\,
      A2 => \rdata_reg[7]_3\,
      A3 => \rdata_reg[7]_4\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => \rdata_reg[7]_0\(2),
      O => \p_1_out__1\(2),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
spram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_1\,
      A1 => \rdata_reg[7]_2\,
      A2 => \rdata_reg[7]_3\,
      A3 => \rdata_reg[7]_4\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => \rdata_reg[7]_0\(3),
      O => \p_1_out__1\(3),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
spram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_1\,
      A1 => \rdata_reg[7]_2\,
      A2 => \rdata_reg[7]_3\,
      A3 => \rdata_reg[7]_4\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => \rdata_reg[7]_0\(4),
      O => \p_1_out__1\(4),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
spram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_1\,
      A1 => \rdata_reg[7]_2\,
      A2 => \rdata_reg[7]_3\,
      A3 => \rdata_reg[7]_4\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => \rdata_reg[7]_0\(5),
      O => \p_1_out__1\(5),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
spram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_1\,
      A1 => \rdata_reg[7]_2\,
      A2 => \rdata_reg[7]_3\,
      A3 => \rdata_reg[7]_4\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => \rdata_reg[7]_0\(6),
      O => \p_1_out__1\(6),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
spram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_1\,
      A1 => \rdata_reg[7]_2\,
      A2 => \rdata_reg[7]_3\,
      A3 => \rdata_reg[7]_4\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => \rdata_reg[7]_0\(7),
      O => \p_1_out__1\(7),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0_10\ is
  port (
    \cpu_d_rsp[0][data]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl_reg[state]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \amo_rsp[data]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \main_req_i[data]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \cache_o[we]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[0]_0\ : in STD_LOGIC;
    \rdata_reg[0]_1\ : in STD_LOGIC;
    \rdata_reg[0]_2\ : in STD_LOGIC;
    \rdata_reg[0]_3\ : in STD_LOGIC;
    \rdata_reg[7]_0\ : in STD_LOGIC;
    \rdata_reg[7]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0_10\ : entity is "neorv32_prim_spram";
end \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0_10\;

architecture STRUCTURE of \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0_10\ is
  signal in16 : STD_LOGIC_VECTOR ( 14 downto 8 );
  signal \p_1_out__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rdata\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \spram_reg_0_63_0_0_i_1__4_n_0\ : STD_LOGIC;
  signal \spram_reg_0_63_1_1_i_1__4_n_0\ : STD_LOGIC;
  signal \spram_reg_0_63_2_2_i_1__4_n_0\ : STD_LOGIC;
  signal \spram_reg_0_63_3_3_i_1__4_n_0\ : STD_LOGIC;
  signal \spram_reg_0_63_4_4_i_1__4_n_0\ : STD_LOGIC;
  signal \spram_reg_0_63_5_5_i_1__4_n_0\ : STD_LOGIC;
  signal \spram_reg_0_63_6_6_i_1__4_n_0\ : STD_LOGIC;
  signal \spram_reg_0_63_7_7_i_1__4_n_0\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of spram_reg_0_63_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of spram_reg_0_63_0_0 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of spram_reg_0_63_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of spram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of spram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of spram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of spram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of spram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of spram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of spram_reg_0_63_1_1 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_1_1 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of spram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of spram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of spram_reg_0_63_2_2 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_2_2 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of spram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of spram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of spram_reg_0_63_3_3 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_3_3 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of spram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of spram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of spram_reg_0_63_4_4 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_4_4 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of spram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of spram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of spram_reg_0_63_5_5 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_5_5 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of spram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of spram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of spram_reg_0_63_6_6 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_6_6 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of spram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of spram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of spram_reg_0_63_7_7 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_7_7 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of spram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of spram_reg_0_63_7_7 : label is 7;
begin
  rdata(0) <= \^rdata\(0);
\rdata_o[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => in16(10),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \amo_rsp[data]\(2),
      O => \cpu_d_rsp[0][data]\(2)
    );
\rdata_o[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => in16(11),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \amo_rsp[data]\(3),
      O => \cpu_d_rsp[0][data]\(3)
    );
\rdata_o[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => in16(12),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \amo_rsp[data]\(4),
      O => \cpu_d_rsp[0][data]\(4)
    );
\rdata_o[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => in16(13),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \amo_rsp[data]\(5),
      O => \cpu_d_rsp[0][data]\(5)
    );
\rdata_o[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => in16(14),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \amo_rsp[data]\(6),
      O => \cpu_d_rsp[0][data]\(6)
    );
\rdata_o[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \^rdata\(0),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \amo_rsp[data]\(7),
      O => \cpu_d_rsp[0][data]\(7)
    );
\rdata_o[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => in16(8),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \amo_rsp[data]\(0),
      O => \cpu_d_rsp[0][data]\(0)
    );
\rdata_o[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => in16(9),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \amo_rsp[data]\(1),
      O => \cpu_d_rsp[0][data]\(1)
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__2\(0),
      Q => in16(8),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__2\(1),
      Q => in16(9),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__2\(2),
      Q => in16(10),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__2\(3),
      Q => in16(11),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__2\(4),
      Q => in16(12),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__2\(5),
      Q => in16(13),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__2\(6),
      Q => in16(14),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__2\(7),
      Q => \^rdata\(0),
      R => '0'
    );
spram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[0]_0\,
      A1 => \rdata_reg[0]_1\,
      A2 => \rdata_reg[0]_2\,
      A3 => \rdata_reg[0]_3\,
      A4 => \rdata_reg[7]_0\,
      A5 => \rdata_reg[7]_1\,
      D => \spram_reg_0_63_0_0_i_1__4_n_0\,
      O => \p_1_out__2\(0),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_0_0_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(0),
      I1 => \main_req_i[data]\(0),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_0_0_i_1__4_n_0\
    );
spram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[0]_0\,
      A1 => \rdata_reg[0]_1\,
      A2 => \rdata_reg[0]_2\,
      A3 => \rdata_reg[0]_3\,
      A4 => \rdata_reg[7]_0\,
      A5 => \rdata_reg[7]_1\,
      D => \spram_reg_0_63_1_1_i_1__4_n_0\,
      O => \p_1_out__2\(1),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_1_1_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(1),
      I1 => \main_req_i[data]\(1),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_1_1_i_1__4_n_0\
    );
spram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[0]_0\,
      A1 => \rdata_reg[0]_1\,
      A2 => \rdata_reg[0]_2\,
      A3 => \rdata_reg[0]_3\,
      A4 => \rdata_reg[7]_0\,
      A5 => \rdata_reg[7]_1\,
      D => \spram_reg_0_63_2_2_i_1__4_n_0\,
      O => \p_1_out__2\(2),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_2_2_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(2),
      I1 => \main_req_i[data]\(2),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_2_2_i_1__4_n_0\
    );
spram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[0]_0\,
      A1 => \rdata_reg[0]_1\,
      A2 => \rdata_reg[0]_2\,
      A3 => \rdata_reg[0]_3\,
      A4 => \rdata_reg[7]_0\,
      A5 => \rdata_reg[7]_1\,
      D => \spram_reg_0_63_3_3_i_1__4_n_0\,
      O => \p_1_out__2\(3),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_3_3_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(3),
      I1 => \main_req_i[data]\(3),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_3_3_i_1__4_n_0\
    );
spram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[0]_0\,
      A1 => \rdata_reg[0]_1\,
      A2 => \rdata_reg[0]_2\,
      A3 => \rdata_reg[0]_3\,
      A4 => \rdata_reg[7]_0\,
      A5 => \rdata_reg[7]_1\,
      D => \spram_reg_0_63_4_4_i_1__4_n_0\,
      O => \p_1_out__2\(4),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_4_4_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(4),
      I1 => \main_req_i[data]\(4),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_4_4_i_1__4_n_0\
    );
spram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[0]_0\,
      A1 => \rdata_reg[0]_1\,
      A2 => \rdata_reg[0]_2\,
      A3 => \rdata_reg[0]_3\,
      A4 => \rdata_reg[7]_0\,
      A5 => \rdata_reg[7]_1\,
      D => \spram_reg_0_63_5_5_i_1__4_n_0\,
      O => \p_1_out__2\(5),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_5_5_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(5),
      I1 => \main_req_i[data]\(5),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_5_5_i_1__4_n_0\
    );
spram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[0]_0\,
      A1 => \rdata_reg[0]_1\,
      A2 => \rdata_reg[0]_2\,
      A3 => \rdata_reg[0]_3\,
      A4 => \rdata_reg[7]_0\,
      A5 => \rdata_reg[7]_1\,
      D => \spram_reg_0_63_6_6_i_1__4_n_0\,
      O => \p_1_out__2\(6),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_6_6_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(6),
      I1 => \main_req_i[data]\(6),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_6_6_i_1__4_n_0\
    );
spram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[0]_0\,
      A1 => \rdata_reg[0]_1\,
      A2 => \rdata_reg[0]_2\,
      A3 => \rdata_reg[0]_3\,
      A4 => \rdata_reg[7]_0\,
      A5 => \rdata_reg[7]_1\,
      D => \spram_reg_0_63_7_7_i_1__4_n_0\,
      O => \p_1_out__2\(7),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_7_7_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(7),
      I1 => \main_req_i[data]\(7),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_7_7_i_1__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0_11\ is
  port (
    \cpu_d_rsp[0][data]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rdata_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \mar_reg[1]\ : out STD_LOGIC;
    rdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl_reg[state]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \amo_rsp[data]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \main_req_i[data]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rdata_o_reg[22]\ : in STD_LOGIC;
    \rdata_o_reg[22]_0\ : in STD_LOGIC;
    \rdata_o_reg[16]\ : in STD_LOGIC;
    \rdata_o_reg[16]_0\ : in STD_LOGIC;
    \rdata_o_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \cache_o[we]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[7]_0\ : in STD_LOGIC;
    \rdata_reg[7]_1\ : in STD_LOGIC;
    \rdata_reg[7]_2\ : in STD_LOGIC;
    \rdata_reg[7]_3\ : in STD_LOGIC;
    \rdata_reg[7]_4\ : in STD_LOGIC;
    \rdata_reg[7]_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0_11\ : entity is "neorv32_prim_spram";
end \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0_11\;

architecture STRUCTURE of \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0_11\ is
  signal \^cpu_d_rsp[0][data]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in16 : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal \p_1_out__3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \spram_reg_0_63_0_0_i_1__5_n_0\ : STD_LOGIC;
  signal \spram_reg_0_63_1_1_i_1__5_n_0\ : STD_LOGIC;
  signal \spram_reg_0_63_2_2_i_1__5_n_0\ : STD_LOGIC;
  signal \spram_reg_0_63_3_3_i_1__5_n_0\ : STD_LOGIC;
  signal \spram_reg_0_63_4_4_i_1__5_n_0\ : STD_LOGIC;
  signal \spram_reg_0_63_5_5_i_1__5_n_0\ : STD_LOGIC;
  signal \spram_reg_0_63_6_6_i_1__5_n_0\ : STD_LOGIC;
  signal \spram_reg_0_63_7_7_i_1__5_n_0\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of spram_reg_0_63_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of spram_reg_0_63_0_0 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of spram_reg_0_63_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of spram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of spram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of spram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of spram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of spram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of spram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of spram_reg_0_63_1_1 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_1_1 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of spram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of spram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of spram_reg_0_63_2_2 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_2_2 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of spram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of spram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of spram_reg_0_63_3_3 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_3_3 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of spram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of spram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of spram_reg_0_63_4_4 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_4_4 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of spram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of spram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of spram_reg_0_63_5_5 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_5_5 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of spram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of spram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of spram_reg_0_63_6_6 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_6_6 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of spram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of spram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of spram_reg_0_63_7_7 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_7_7 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of spram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of spram_reg_0_63_7_7 : label is 7;
begin
  \cpu_d_rsp[0][data]\(7 downto 0) <= \^cpu_d_rsp[0][data]\(7 downto 0);
\rdata_o[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => in16(16),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \amo_rsp[data]\(1),
      O => \^cpu_d_rsp[0][data]\(0)
    );
\rdata_o[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => in16(16),
      I1 => \rdata_o_reg[22]\,
      I2 => \rdata_o_reg[22]_0\,
      I3 => \amo_rsp[data]\(1),
      I4 => \rdata_o_reg[16]\,
      I5 => \rdata_o_reg[16]_0\,
      O => \rdata_reg[6]_0\(0)
    );
\rdata_o[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => in16(17),
      I1 => \rdata_o_reg[22]\,
      I2 => \rdata_o_reg[22]_0\,
      I3 => \amo_rsp[data]\(2),
      I4 => \rdata_o_reg[16]\,
      I5 => \rdata_o_reg[16]_0\,
      O => \rdata_reg[6]_0\(1)
    );
\rdata_o[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => in16(18),
      I1 => \rdata_o_reg[22]\,
      I2 => \rdata_o_reg[22]_0\,
      I3 => \amo_rsp[data]\(3),
      I4 => \rdata_o_reg[16]\,
      I5 => \rdata_o_reg[16]_0\,
      O => \rdata_reg[6]_0\(2)
    );
\rdata_o[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => in16(19),
      I1 => \rdata_o_reg[22]\,
      I2 => \rdata_o_reg[22]_0\,
      I3 => \amo_rsp[data]\(4),
      I4 => \rdata_o_reg[16]\,
      I5 => \rdata_o_reg[16]_0\,
      O => \rdata_reg[6]_0\(3)
    );
\rdata_o[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => in16(17),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \amo_rsp[data]\(2),
      O => \^cpu_d_rsp[0][data]\(1)
    );
\rdata_o[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => in16(20),
      I1 => \rdata_o_reg[22]\,
      I2 => \rdata_o_reg[22]_0\,
      I3 => \amo_rsp[data]\(5),
      I4 => \rdata_o_reg[16]\,
      I5 => \rdata_o_reg[16]_0\,
      O => \rdata_reg[6]_0\(4)
    );
\rdata_o[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => in16(21),
      I1 => \rdata_o_reg[22]\,
      I2 => \rdata_o_reg[22]_0\,
      I3 => \amo_rsp[data]\(6),
      I4 => \rdata_o_reg[16]\,
      I5 => \rdata_o_reg[16]_0\,
      O => \rdata_reg[6]_0\(5)
    );
\rdata_o[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => in16(22),
      I1 => \rdata_o_reg[22]\,
      I2 => \rdata_o_reg[22]_0\,
      I3 => \amo_rsp[data]\(7),
      I4 => \rdata_o_reg[16]\,
      I5 => \rdata_o_reg[16]_0\,
      O => \rdata_reg[6]_0\(6)
    );
\rdata_o[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => in16(18),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \amo_rsp[data]\(3),
      O => \^cpu_d_rsp[0][data]\(2)
    );
\rdata_o[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \^cpu_d_rsp[0][data]\(7),
      I1 => \rdata_o_reg[31]\(0),
      I2 => rdata(0),
      I3 => \rdata_o_reg[22]\,
      I4 => \rdata_o_reg[22]_0\,
      I5 => \amo_rsp[data]\(0),
      O => \mar_reg[1]\
    );
\rdata_o[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => in16(19),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \amo_rsp[data]\(4),
      O => \^cpu_d_rsp[0][data]\(3)
    );
\rdata_o[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => in16(20),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \amo_rsp[data]\(5),
      O => \^cpu_d_rsp[0][data]\(4)
    );
\rdata_o[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => in16(21),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \amo_rsp[data]\(6),
      O => \^cpu_d_rsp[0][data]\(5)
    );
\rdata_o[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => in16(22),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \amo_rsp[data]\(7),
      O => \^cpu_d_rsp[0][data]\(6)
    );
\rdata_o[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => in16(23),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \amo_rsp[data]\(8),
      O => \^cpu_d_rsp[0][data]\(7)
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__3\(0),
      Q => in16(16),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__3\(1),
      Q => in16(17),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__3\(2),
      Q => in16(18),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__3\(3),
      Q => in16(19),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__3\(4),
      Q => in16(20),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__3\(5),
      Q => in16(21),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__3\(6),
      Q => in16(22),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__3\(7),
      Q => in16(23),
      R => '0'
    );
spram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_0\,
      A1 => \rdata_reg[7]_1\,
      A2 => \rdata_reg[7]_2\,
      A3 => \rdata_reg[7]_3\,
      A4 => \rdata_reg[7]_4\,
      A5 => \rdata_reg[7]_5\,
      D => \spram_reg_0_63_0_0_i_1__5_n_0\,
      O => \p_1_out__3\(0),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_0_0_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(1),
      I1 => \main_req_i[data]\(0),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_0_0_i_1__5_n_0\
    );
spram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_0\,
      A1 => \rdata_reg[7]_1\,
      A2 => \rdata_reg[7]_2\,
      A3 => \rdata_reg[7]_3\,
      A4 => \rdata_reg[7]_4\,
      A5 => \rdata_reg[7]_5\,
      D => \spram_reg_0_63_1_1_i_1__5_n_0\,
      O => \p_1_out__3\(1),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_1_1_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(2),
      I1 => \main_req_i[data]\(1),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_1_1_i_1__5_n_0\
    );
spram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_0\,
      A1 => \rdata_reg[7]_1\,
      A2 => \rdata_reg[7]_2\,
      A3 => \rdata_reg[7]_3\,
      A4 => \rdata_reg[7]_4\,
      A5 => \rdata_reg[7]_5\,
      D => \spram_reg_0_63_2_2_i_1__5_n_0\,
      O => \p_1_out__3\(2),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_2_2_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(3),
      I1 => \main_req_i[data]\(2),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_2_2_i_1__5_n_0\
    );
spram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_0\,
      A1 => \rdata_reg[7]_1\,
      A2 => \rdata_reg[7]_2\,
      A3 => \rdata_reg[7]_3\,
      A4 => \rdata_reg[7]_4\,
      A5 => \rdata_reg[7]_5\,
      D => \spram_reg_0_63_3_3_i_1__5_n_0\,
      O => \p_1_out__3\(3),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_3_3_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(4),
      I1 => \main_req_i[data]\(3),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_3_3_i_1__5_n_0\
    );
spram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_0\,
      A1 => \rdata_reg[7]_1\,
      A2 => \rdata_reg[7]_2\,
      A3 => \rdata_reg[7]_3\,
      A4 => \rdata_reg[7]_4\,
      A5 => \rdata_reg[7]_5\,
      D => \spram_reg_0_63_4_4_i_1__5_n_0\,
      O => \p_1_out__3\(4),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_4_4_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(5),
      I1 => \main_req_i[data]\(4),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_4_4_i_1__5_n_0\
    );
spram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_0\,
      A1 => \rdata_reg[7]_1\,
      A2 => \rdata_reg[7]_2\,
      A3 => \rdata_reg[7]_3\,
      A4 => \rdata_reg[7]_4\,
      A5 => \rdata_reg[7]_5\,
      D => \spram_reg_0_63_5_5_i_1__5_n_0\,
      O => \p_1_out__3\(5),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_5_5_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(6),
      I1 => \main_req_i[data]\(5),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_5_5_i_1__5_n_0\
    );
spram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_0\,
      A1 => \rdata_reg[7]_1\,
      A2 => \rdata_reg[7]_2\,
      A3 => \rdata_reg[7]_3\,
      A4 => \rdata_reg[7]_4\,
      A5 => \rdata_reg[7]_5\,
      D => \spram_reg_0_63_6_6_i_1__5_n_0\,
      O => \p_1_out__3\(6),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_6_6_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(7),
      I1 => \main_req_i[data]\(6),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_6_6_i_1__5_n_0\
    );
spram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_0\,
      A1 => \rdata_reg[7]_1\,
      A2 => \rdata_reg[7]_2\,
      A3 => \rdata_reg[7]_3\,
      A4 => \rdata_reg[7]_4\,
      A5 => \rdata_reg[7]_5\,
      D => \spram_reg_0_63_7_7_i_1__5_n_0\,
      O => \p_1_out__3\(7),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_7_7_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(8),
      I1 => \main_req_i[data]\(7),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_7_7_i_1__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0_6\ is
  port (
    \cpu_i_rsp[0][data]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \amo_rsp[data]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ctrl_reg[state]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \rdata_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cache_o[we]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[0]_0\ : in STD_LOGIC;
    \rdata_reg[0]_1\ : in STD_LOGIC;
    \rdata_reg[0]_2\ : in STD_LOGIC;
    \rdata_reg[0]_3\ : in STD_LOGIC;
    addr_i : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0_6\ : entity is "neorv32_prim_spram";
end \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0_6\;

architecture STRUCTURE of \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0_6\ is
  signal in14 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \p_1_out__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of spram_reg_0_63_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of spram_reg_0_63_0_0 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of spram_reg_0_63_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of spram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of spram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of spram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of spram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of spram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of spram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of spram_reg_0_63_1_1 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_1_1 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of spram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of spram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of spram_reg_0_63_2_2 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_2_2 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of spram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of spram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of spram_reg_0_63_3_3 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_3_3 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of spram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of spram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of spram_reg_0_63_4_4 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_4_4 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of spram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of spram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of spram_reg_0_63_5_5 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_5_5 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of spram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of spram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of spram_reg_0_63_6_6 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_6_6 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of spram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of spram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of spram_reg_0_63_7_7 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_7_7 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of spram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of spram_reg_0_63_7_7 : label is 7;
begin
ipb_reg_0_1_12_16_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(13),
      I1 => \amo_rsp[data]\(5),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(5)
    );
ipb_reg_0_1_12_16_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(12),
      I1 => \amo_rsp[data]\(4),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(4)
    );
ipb_reg_0_1_12_16_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(15),
      I1 => \amo_rsp[data]\(7),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(7)
    );
ipb_reg_0_1_12_16_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(14),
      I1 => \amo_rsp[data]\(6),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(6)
    );
ipb_reg_0_1_6_11_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(9),
      I1 => \amo_rsp[data]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(1)
    );
ipb_reg_0_1_6_11_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(8),
      I1 => \amo_rsp[data]\(0),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(0)
    );
ipb_reg_0_1_6_11_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(11),
      I1 => \amo_rsp[data]\(3),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(3)
    );
ipb_reg_0_1_6_11_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(10),
      I1 => \amo_rsp[data]\(2),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(2)
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__2\(0),
      Q => in14(8),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__2\(1),
      Q => in14(9),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__2\(2),
      Q => in14(10),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__2\(3),
      Q => in14(11),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__2\(4),
      Q => in14(12),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__2\(5),
      Q => in14(13),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__2\(6),
      Q => in14(14),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__2\(7),
      Q => in14(15),
      R => '0'
    );
spram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[0]_0\,
      A1 => \rdata_reg[0]_1\,
      A2 => \rdata_reg[0]_2\,
      A3 => \rdata_reg[0]_3\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => \rdata_reg[7]_0\(0),
      O => \p_1_out__2\(0),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
spram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[0]_0\,
      A1 => \rdata_reg[0]_1\,
      A2 => \rdata_reg[0]_2\,
      A3 => \rdata_reg[0]_3\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => \rdata_reg[7]_0\(1),
      O => \p_1_out__2\(1),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
spram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[0]_0\,
      A1 => \rdata_reg[0]_1\,
      A2 => \rdata_reg[0]_2\,
      A3 => \rdata_reg[0]_3\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => \rdata_reg[7]_0\(2),
      O => \p_1_out__2\(2),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
spram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[0]_0\,
      A1 => \rdata_reg[0]_1\,
      A2 => \rdata_reg[0]_2\,
      A3 => \rdata_reg[0]_3\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => \rdata_reg[7]_0\(3),
      O => \p_1_out__2\(3),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
spram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[0]_0\,
      A1 => \rdata_reg[0]_1\,
      A2 => \rdata_reg[0]_2\,
      A3 => \rdata_reg[0]_3\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => \rdata_reg[7]_0\(4),
      O => \p_1_out__2\(4),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
spram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[0]_0\,
      A1 => \rdata_reg[0]_1\,
      A2 => \rdata_reg[0]_2\,
      A3 => \rdata_reg[0]_3\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => \rdata_reg[7]_0\(5),
      O => \p_1_out__2\(5),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
spram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[0]_0\,
      A1 => \rdata_reg[0]_1\,
      A2 => \rdata_reg[0]_2\,
      A3 => \rdata_reg[0]_3\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => \rdata_reg[7]_0\(6),
      O => \p_1_out__2\(6),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
spram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[0]_0\,
      A1 => \rdata_reg[0]_1\,
      A2 => \rdata_reg[0]_2\,
      A3 => \rdata_reg[0]_3\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => \rdata_reg[7]_0\(7),
      O => \p_1_out__2\(7),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0_7\ is
  port (
    \cpu_i_rsp[0][data]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \amo_rsp[data]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ctrl_reg[state]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \rdata_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cache_o[we]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[7]_1\ : in STD_LOGIC;
    \rdata_reg[7]_2\ : in STD_LOGIC;
    \rdata_reg[7]_3\ : in STD_LOGIC;
    \rdata_reg[7]_4\ : in STD_LOGIC;
    addr_i : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0_7\ : entity is "neorv32_prim_spram";
end \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0_7\;

architecture STRUCTURE of \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0_7\ is
  signal in14 : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal \p_1_out__3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of spram_reg_0_63_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of spram_reg_0_63_0_0 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of spram_reg_0_63_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of spram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of spram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of spram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of spram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of spram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of spram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of spram_reg_0_63_1_1 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_1_1 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of spram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of spram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of spram_reg_0_63_2_2 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_2_2 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of spram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of spram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of spram_reg_0_63_3_3 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_3_3 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of spram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of spram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of spram_reg_0_63_4_4 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_4_4 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of spram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of spram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of spram_reg_0_63_5_5 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_5_5 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of spram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of spram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of spram_reg_0_63_6_6 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_6_6 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of spram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of spram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of spram_reg_0_63_7_7 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_7_7 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of spram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of spram_reg_0_63_7_7 : label is 7;
begin
\ipb_reg_0_1_0_5_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(17),
      I1 => \amo_rsp[data]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(1)
    );
\ipb_reg_0_1_0_5_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(16),
      I1 => \amo_rsp[data]\(0),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(0)
    );
\ipb_reg_0_1_0_5_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(19),
      I1 => \amo_rsp[data]\(3),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(3)
    );
\ipb_reg_0_1_0_5_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(18),
      I1 => \amo_rsp[data]\(2),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(2)
    );
\ipb_reg_0_1_0_5_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(21),
      I1 => \amo_rsp[data]\(5),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(5)
    );
\ipb_reg_0_1_0_5_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(20),
      I1 => \amo_rsp[data]\(4),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(4)
    );
\ipb_reg_0_1_6_11_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(23),
      I1 => \amo_rsp[data]\(7),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(7)
    );
\ipb_reg_0_1_6_11_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(22),
      I1 => \amo_rsp[data]\(6),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(6)
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__3\(0),
      Q => in14(16),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__3\(1),
      Q => in14(17),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__3\(2),
      Q => in14(18),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__3\(3),
      Q => in14(19),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__3\(4),
      Q => in14(20),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__3\(5),
      Q => in14(21),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__3\(6),
      Q => in14(22),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__3\(7),
      Q => in14(23),
      R => '0'
    );
spram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_1\,
      A1 => \rdata_reg[7]_2\,
      A2 => \rdata_reg[7]_3\,
      A3 => \rdata_reg[7]_4\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => \rdata_reg[7]_0\(0),
      O => \p_1_out__3\(0),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
spram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_1\,
      A1 => \rdata_reg[7]_2\,
      A2 => \rdata_reg[7]_3\,
      A3 => \rdata_reg[7]_4\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => \rdata_reg[7]_0\(1),
      O => \p_1_out__3\(1),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
spram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_1\,
      A1 => \rdata_reg[7]_2\,
      A2 => \rdata_reg[7]_3\,
      A3 => \rdata_reg[7]_4\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => \rdata_reg[7]_0\(2),
      O => \p_1_out__3\(2),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
spram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_1\,
      A1 => \rdata_reg[7]_2\,
      A2 => \rdata_reg[7]_3\,
      A3 => \rdata_reg[7]_4\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => \rdata_reg[7]_0\(3),
      O => \p_1_out__3\(3),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
spram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_1\,
      A1 => \rdata_reg[7]_2\,
      A2 => \rdata_reg[7]_3\,
      A3 => \rdata_reg[7]_4\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => \rdata_reg[7]_0\(4),
      O => \p_1_out__3\(4),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
spram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_1\,
      A1 => \rdata_reg[7]_2\,
      A2 => \rdata_reg[7]_3\,
      A3 => \rdata_reg[7]_4\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => \rdata_reg[7]_0\(5),
      O => \p_1_out__3\(5),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
spram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_1\,
      A1 => \rdata_reg[7]_2\,
      A2 => \rdata_reg[7]_3\,
      A3 => \rdata_reg[7]_4\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => \rdata_reg[7]_0\(6),
      O => \p_1_out__3\(6),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
spram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_1\,
      A1 => \rdata_reg[7]_2\,
      A2 => \rdata_reg[7]_3\,
      A3 => \rdata_reg[7]_4\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => \rdata_reg[7]_0\(7),
      O => \p_1_out__3\(7),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0_9\ is
  port (
    \cpu_d_rsp[0][data]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ctrl_reg[state]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \amo_rsp[data]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \main_req_i[data]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rdata_o_reg[6]\ : in STD_LOGIC;
    \rdata_o_reg[6]_0\ : in STD_LOGIC;
    \rdata_o_reg[0]\ : in STD_LOGIC;
    \rdata_o_reg[0]_0\ : in STD_LOGIC;
    \rdata_o_reg[1]\ : in STD_LOGIC;
    \rdata_o_reg[2]\ : in STD_LOGIC;
    \rdata_o_reg[3]\ : in STD_LOGIC;
    \rdata_o_reg[4]\ : in STD_LOGIC;
    \rdata_o_reg[5]\ : in STD_LOGIC;
    \rdata_o_reg[6]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \cache_o[we]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[7]_0\ : in STD_LOGIC;
    \rdata_reg[7]_1\ : in STD_LOGIC;
    \rdata_reg[7]_2\ : in STD_LOGIC;
    \rdata_reg[7]_3\ : in STD_LOGIC;
    \rdata_reg[7]_4\ : in STD_LOGIC;
    \rdata_reg[7]_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0_9\ : entity is "neorv32_prim_spram";
end \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0_9\;

architecture STRUCTURE of \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0_9\ is
  signal in16 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_1_out__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rdata\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \spram_reg_0_63_0_0_i_1__3_n_0\ : STD_LOGIC;
  signal \spram_reg_0_63_1_1_i_1__3_n_0\ : STD_LOGIC;
  signal \spram_reg_0_63_2_2_i_1__3_n_0\ : STD_LOGIC;
  signal \spram_reg_0_63_3_3_i_1__3_n_0\ : STD_LOGIC;
  signal \spram_reg_0_63_4_4_i_1__3_n_0\ : STD_LOGIC;
  signal \spram_reg_0_63_5_5_i_1__3_n_0\ : STD_LOGIC;
  signal \spram_reg_0_63_6_6_i_1__3_n_0\ : STD_LOGIC;
  signal \spram_reg_0_63_7_7_i_1__3_n_0\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of spram_reg_0_63_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of spram_reg_0_63_0_0 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of spram_reg_0_63_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of spram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of spram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of spram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of spram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of spram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of spram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of spram_reg_0_63_1_1 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_1_1 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of spram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of spram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of spram_reg_0_63_2_2 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_2_2 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of spram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of spram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of spram_reg_0_63_3_3 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_3_3 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of spram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of spram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of spram_reg_0_63_4_4 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_4_4 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of spram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of spram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of spram_reg_0_63_5_5 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_5_5 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of spram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of spram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of spram_reg_0_63_6_6 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_6_6 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of spram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of spram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of spram_reg_0_63_7_7 : label is 512;
  attribute RTL_RAM_NAME of spram_reg_0_63_7_7 : label is "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of spram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of spram_reg_0_63_7_7 : label is 7;
begin
  rdata(0) <= \^rdata\(0);
\rdata_o[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => in16(0),
      I1 => \rdata_o_reg[6]\,
      I2 => \rdata_o_reg[6]_0\,
      I3 => \amo_rsp[data]\(0),
      I4 => \rdata_o_reg[0]\,
      I5 => \rdata_o_reg[0]_0\,
      O => \rdata_reg[6]_0\(0)
    );
\rdata_o[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => in16(1),
      I1 => \rdata_o_reg[6]\,
      I2 => \rdata_o_reg[6]_0\,
      I3 => \amo_rsp[data]\(1),
      I4 => \rdata_o_reg[0]\,
      I5 => \rdata_o_reg[1]\,
      O => \rdata_reg[6]_0\(1)
    );
\rdata_o[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \^rdata\(0),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \amo_rsp[data]\(7),
      O => \cpu_d_rsp[0][data]\(0)
    );
\rdata_o[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => in16(2),
      I1 => \rdata_o_reg[6]\,
      I2 => \rdata_o_reg[6]_0\,
      I3 => \amo_rsp[data]\(2),
      I4 => \rdata_o_reg[0]\,
      I5 => \rdata_o_reg[2]\,
      O => \rdata_reg[6]_0\(2)
    );
\rdata_o[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => in16(3),
      I1 => \rdata_o_reg[6]\,
      I2 => \rdata_o_reg[6]_0\,
      I3 => \amo_rsp[data]\(3),
      I4 => \rdata_o_reg[0]\,
      I5 => \rdata_o_reg[3]\,
      O => \rdata_reg[6]_0\(3)
    );
\rdata_o[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => in16(4),
      I1 => \rdata_o_reg[6]\,
      I2 => \rdata_o_reg[6]_0\,
      I3 => \amo_rsp[data]\(4),
      I4 => \rdata_o_reg[0]\,
      I5 => \rdata_o_reg[4]\,
      O => \rdata_reg[6]_0\(4)
    );
\rdata_o[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => in16(5),
      I1 => \rdata_o_reg[6]\,
      I2 => \rdata_o_reg[6]_0\,
      I3 => \amo_rsp[data]\(5),
      I4 => \rdata_o_reg[0]\,
      I5 => \rdata_o_reg[5]\,
      O => \rdata_reg[6]_0\(5)
    );
\rdata_o[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => in16(6),
      I1 => \rdata_o_reg[6]\,
      I2 => \rdata_o_reg[6]_0\,
      I3 => \amo_rsp[data]\(6),
      I4 => \rdata_o_reg[0]\,
      I5 => \rdata_o_reg[6]_1\,
      O => \rdata_reg[6]_0\(6)
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__1\(0),
      Q => in16(0),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__1\(1),
      Q => in16(1),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__1\(2),
      Q => in16(2),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__1\(3),
      Q => in16(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__1\(4),
      Q => in16(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__1\(5),
      Q => in16(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__1\(6),
      Q => in16(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_1_out__1\(7),
      Q => \^rdata\(0),
      R => '0'
    );
spram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_0\,
      A1 => \rdata_reg[7]_1\,
      A2 => \rdata_reg[7]_2\,
      A3 => \rdata_reg[7]_3\,
      A4 => \rdata_reg[7]_4\,
      A5 => \rdata_reg[7]_5\,
      D => \spram_reg_0_63_0_0_i_1__3_n_0\,
      O => \p_1_out__1\(0),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_0_0_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(0),
      I1 => \main_req_i[data]\(0),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_0_0_i_1__3_n_0\
    );
spram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_0\,
      A1 => \rdata_reg[7]_1\,
      A2 => \rdata_reg[7]_2\,
      A3 => \rdata_reg[7]_3\,
      A4 => \rdata_reg[7]_4\,
      A5 => \rdata_reg[7]_5\,
      D => \spram_reg_0_63_1_1_i_1__3_n_0\,
      O => \p_1_out__1\(1),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_1_1_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(1),
      I1 => \main_req_i[data]\(1),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_1_1_i_1__3_n_0\
    );
spram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_0\,
      A1 => \rdata_reg[7]_1\,
      A2 => \rdata_reg[7]_2\,
      A3 => \rdata_reg[7]_3\,
      A4 => \rdata_reg[7]_4\,
      A5 => \rdata_reg[7]_5\,
      D => \spram_reg_0_63_2_2_i_1__3_n_0\,
      O => \p_1_out__1\(2),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_2_2_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(2),
      I1 => \main_req_i[data]\(2),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_2_2_i_1__3_n_0\
    );
spram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_0\,
      A1 => \rdata_reg[7]_1\,
      A2 => \rdata_reg[7]_2\,
      A3 => \rdata_reg[7]_3\,
      A4 => \rdata_reg[7]_4\,
      A5 => \rdata_reg[7]_5\,
      D => \spram_reg_0_63_3_3_i_1__3_n_0\,
      O => \p_1_out__1\(3),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_3_3_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(3),
      I1 => \main_req_i[data]\(3),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_3_3_i_1__3_n_0\
    );
spram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_0\,
      A1 => \rdata_reg[7]_1\,
      A2 => \rdata_reg[7]_2\,
      A3 => \rdata_reg[7]_3\,
      A4 => \rdata_reg[7]_4\,
      A5 => \rdata_reg[7]_5\,
      D => \spram_reg_0_63_4_4_i_1__3_n_0\,
      O => \p_1_out__1\(4),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_4_4_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(4),
      I1 => \main_req_i[data]\(4),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_4_4_i_1__3_n_0\
    );
spram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_0\,
      A1 => \rdata_reg[7]_1\,
      A2 => \rdata_reg[7]_2\,
      A3 => \rdata_reg[7]_3\,
      A4 => \rdata_reg[7]_4\,
      A5 => \rdata_reg[7]_5\,
      D => \spram_reg_0_63_5_5_i_1__3_n_0\,
      O => \p_1_out__1\(5),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_5_5_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(5),
      I1 => \main_req_i[data]\(5),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_5_5_i_1__3_n_0\
    );
spram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_0\,
      A1 => \rdata_reg[7]_1\,
      A2 => \rdata_reg[7]_2\,
      A3 => \rdata_reg[7]_3\,
      A4 => \rdata_reg[7]_4\,
      A5 => \rdata_reg[7]_5\,
      D => \spram_reg_0_63_6_6_i_1__3_n_0\,
      O => \p_1_out__1\(6),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_6_6_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(6),
      I1 => \main_req_i[data]\(6),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_6_6_i_1__3_n_0\
    );
spram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \rdata_reg[7]_0\,
      A1 => \rdata_reg[7]_1\,
      A2 => \rdata_reg[7]_2\,
      A3 => \rdata_reg[7]_3\,
      A4 => \rdata_reg[7]_4\,
      A5 => \rdata_reg[7]_5\,
      D => \spram_reg_0_63_7_7_i_1__3_n_0\,
      O => \p_1_out__1\(7),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_7_7_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(7),
      I1 => \main_req_i[data]\(7),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_7_7_i_1__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized1\ is
  port (
    \cpu_i_rsp[0][data]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_sequential_ctrl_reg[state][0]\ : out STD_LOGIC;
    \cache_o[we]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fetch_reg[pc][5]\ : out STD_LOGIC;
    \fetch_reg[pc][4]\ : out STD_LOGIC;
    \fetch_reg[pc][3]\ : out STD_LOGIC;
    \fetch_reg[pc][2]\ : out STD_LOGIC;
    wdata_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \amo_rsp[data]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ctrl_reg[state]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rdata_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icache_rsp[0][err]\ : in STD_LOGIC;
    \exe_engine_reg[ir][13]\ : in STD_LOGIC;
    \exe_engine_reg[ir][13]_0\ : in STD_LOGIC;
    \cache_i[sta_hit]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    data_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addr_i : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized1\ : entity is "neorv32_prim_spram";
end \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized1\;

architecture STRUCTURE of \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cache_o[we]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fetch_reg[pc][2]\ : STD_LOGIC;
  signal \^fetch_reg[pc][3]\ : STD_LOGIC;
  signal \^fetch_reg[pc][4]\ : STD_LOGIC;
  signal \^fetch_reg[pc][5]\ : STD_LOGIC;
  signal in14 : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal p_1_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rstat_o : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of spram_reg_0_63_0_0 : label is 576;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of spram_reg_0_63_0_0 : label is "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of spram_reg_0_63_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of spram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of spram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of spram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of spram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of spram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of spram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of spram_reg_0_63_1_1 : label is 576;
  attribute RTL_RAM_NAME of spram_reg_0_63_1_1 : label is "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of spram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of spram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of spram_reg_0_63_2_2 : label is 576;
  attribute RTL_RAM_NAME of spram_reg_0_63_2_2 : label is "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of spram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of spram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of spram_reg_0_63_3_3 : label is 576;
  attribute RTL_RAM_NAME of spram_reg_0_63_3_3 : label is "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of spram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of spram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of spram_reg_0_63_4_4 : label is 576;
  attribute RTL_RAM_NAME of spram_reg_0_63_4_4 : label is "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of spram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of spram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of spram_reg_0_63_5_5 : label is 576;
  attribute RTL_RAM_NAME of spram_reg_0_63_5_5 : label is "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of spram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of spram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of spram_reg_0_63_6_6 : label is 576;
  attribute RTL_RAM_NAME of spram_reg_0_63_6_6 : label is "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of spram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of spram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of spram_reg_0_63_7_7 : label is 576;
  attribute RTL_RAM_NAME of spram_reg_0_63_7_7 : label is "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of spram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of spram_reg_0_63_7_7 : label is 7;
  attribute RTL_RAM_BITS of spram_reg_0_63_8_8 : label is 576;
  attribute RTL_RAM_NAME of spram_reg_0_63_8_8 : label is "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_8_8 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_8_8 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_8_8 : label is 63;
  attribute ram_offset of spram_reg_0_63_8_8 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_8_8 : label is 8;
  attribute ram_slice_end of spram_reg_0_63_8_8 : label is 8;
begin
  E(0) <= \^e\(0);
  \cache_o[we]\(0) <= \^cache_o[we]\(0);
  \fetch_reg[pc][2]\ <= \^fetch_reg[pc][2]\;
  \fetch_reg[pc][3]\ <= \^fetch_reg[pc][3]\;
  \fetch_reg[pc][4]\ <= \^fetch_reg[pc][4]\;
  \fetch_reg[pc][5]\ <= \^fetch_reg[pc][5]\;
ipb_reg_0_1_12_15_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(29),
      I1 => \amo_rsp[data]\(5),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(5)
    );
ipb_reg_0_1_12_15_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(28),
      I1 => \amo_rsp[data]\(4),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(4)
    );
ipb_reg_0_1_12_15_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(31),
      I1 => \amo_rsp[data]\(7),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(7)
    );
ipb_reg_0_1_12_15_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(30),
      I1 => \amo_rsp[data]\(6),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(6)
    );
ipb_reg_0_1_12_16_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808C8080808080"
    )
        port map (
      I0 => \icache_rsp[0][err]\,
      I1 => \exe_engine_reg[ir][13]\,
      I2 => \ctrl_reg[state]\(0),
      I3 => rstat_o,
      I4 => \exe_engine_reg[ir][13]_0\,
      I5 => \cache_i[sta_hit]\,
      O => wdata_i(0)
    );
\ipb_reg_0_1_6_11_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(25),
      I1 => \amo_rsp[data]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(1)
    );
\ipb_reg_0_1_6_11_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(24),
      I1 => \amo_rsp[data]\(0),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(0)
    );
\ipb_reg_0_1_6_11_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(27),
      I1 => \amo_rsp[data]\(3),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(3)
    );
\ipb_reg_0_1_6_11_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACAAA"
    )
        port map (
      I0 => in14(26),
      I1 => \amo_rsp[data]\(2),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \cpu_i_rsp[0][data]\(2)
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => \ctrl_reg[state]\(1),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(2),
      O => \^e\(0)
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_1_out(0),
      Q => in14(24),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_1_out(1),
      Q => in14(25),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_1_out(2),
      Q => in14(26),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_1_out(3),
      Q => in14(27),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_1_out(4),
      Q => in14(28),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_1_out(5),
      Q => in14(29),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_1_out(6),
      Q => in14(30),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_1_out(7),
      Q => in14(31),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_1_out(8),
      Q => rstat_o,
      R => '0'
    );
spram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \^fetch_reg[pc][2]\,
      A1 => \^fetch_reg[pc][3]\,
      A2 => \^fetch_reg[pc][4]\,
      A3 => \^fetch_reg[pc][5]\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => data_i(0),
      O => p_1_out(0),
      WCLK => clk,
      WE => \^cache_o[we]\(0)
    );
spram_reg_0_63_0_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \ctrl_reg[state]\(2),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      O => \^cache_o[we]\(0)
    );
spram_reg_0_63_0_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => Q(0),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => \rdata_reg[0]_0\(0),
      O => \^fetch_reg[pc][2]\
    );
spram_reg_0_63_0_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => Q(1),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => \rdata_reg[0]_0\(1),
      O => \^fetch_reg[pc][3]\
    );
spram_reg_0_63_0_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => Q(2),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => \rdata_reg[0]_0\(2),
      O => \^fetch_reg[pc][4]\
    );
spram_reg_0_63_0_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => Q(3),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => \rdata_reg[0]_0\(3),
      O => \^fetch_reg[pc][5]\
    );
spram_reg_0_63_0_0_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \ctrl_reg[state]\(0),
      I1 => \ctrl_reg[state]\(2),
      I2 => \ctrl_reg[state]\(1),
      O => \FSM_sequential_ctrl_reg[state][0]\
    );
spram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \^fetch_reg[pc][2]\,
      A1 => \^fetch_reg[pc][3]\,
      A2 => \^fetch_reg[pc][4]\,
      A3 => \^fetch_reg[pc][5]\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => data_i(1),
      O => p_1_out(1),
      WCLK => clk,
      WE => \^cache_o[we]\(0)
    );
spram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \^fetch_reg[pc][2]\,
      A1 => \^fetch_reg[pc][3]\,
      A2 => \^fetch_reg[pc][4]\,
      A3 => \^fetch_reg[pc][5]\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => data_i(2),
      O => p_1_out(2),
      WCLK => clk,
      WE => \^cache_o[we]\(0)
    );
spram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \^fetch_reg[pc][2]\,
      A1 => \^fetch_reg[pc][3]\,
      A2 => \^fetch_reg[pc][4]\,
      A3 => \^fetch_reg[pc][5]\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => data_i(3),
      O => p_1_out(3),
      WCLK => clk,
      WE => \^cache_o[we]\(0)
    );
spram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \^fetch_reg[pc][2]\,
      A1 => \^fetch_reg[pc][3]\,
      A2 => \^fetch_reg[pc][4]\,
      A3 => \^fetch_reg[pc][5]\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => data_i(4),
      O => p_1_out(4),
      WCLK => clk,
      WE => \^cache_o[we]\(0)
    );
spram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \^fetch_reg[pc][2]\,
      A1 => \^fetch_reg[pc][3]\,
      A2 => \^fetch_reg[pc][4]\,
      A3 => \^fetch_reg[pc][5]\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => data_i(5),
      O => p_1_out(5),
      WCLK => clk,
      WE => \^cache_o[we]\(0)
    );
spram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \^fetch_reg[pc][2]\,
      A1 => \^fetch_reg[pc][3]\,
      A2 => \^fetch_reg[pc][4]\,
      A3 => \^fetch_reg[pc][5]\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => data_i(6),
      O => p_1_out(6),
      WCLK => clk,
      WE => \^cache_o[we]\(0)
    );
spram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \^fetch_reg[pc][2]\,
      A1 => \^fetch_reg[pc][3]\,
      A2 => \^fetch_reg[pc][4]\,
      A3 => \^fetch_reg[pc][5]\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => data_i(7),
      O => p_1_out(7),
      WCLK => clk,
      WE => \^cache_o[we]\(0)
    );
spram_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \^fetch_reg[pc][2]\,
      A1 => \^fetch_reg[pc][3]\,
      A2 => \^fetch_reg[pc][4]\,
      A3 => \^fetch_reg[pc][5]\,
      A4 => addr_i(0),
      A5 => addr_i(1),
      D => data_i(8),
      O => p_1_out(8),
      WCLK => clk,
      WE => \^cache_o[we]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized1_12\ is
  port (
    \cpu_d_rsp[0][err]\ : out STD_LOGIC;
    \cpu_d_rsp[0][data]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_sequential_ctrl_reg[state][1]\ : out STD_LOGIC;
    \mar_reg[5]\ : out STD_LOGIC;
    \mar_reg[4]\ : out STD_LOGIC;
    \mar_reg[3]\ : out STD_LOGIC;
    \mar_reg[2]\ : out STD_LOGIC;
    \rdata_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \mar_reg[1]\ : out STD_LOGIC;
    \trap_ctrl_reg[exc_buf][8]\ : in STD_LOGIC;
    \ctrl_reg[state]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \amo_rsp[data]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \main_req_i[data]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cpu_d_req[0][rw]\ : in STD_LOGIC;
    valid_mem_rd : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trap_ctrl[exc_buf][8]_i_2_0\ : in STD_LOGIC;
    \rdata_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rdata_o_reg[30]\ : in STD_LOGIC;
    \rdata_o_reg[30]_0\ : in STD_LOGIC;
    \rdata_o_reg[24]\ : in STD_LOGIC;
    \rdata_o_reg[24]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \cache_o[we]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[8]_0\ : in STD_LOGIC;
    \rdata_reg[8]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized1_12\ : entity is "neorv32_prim_spram";
end \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized1_12\;

architecture STRUCTURE of \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized1_12\ is
  signal \cache_o[stat]\ : STD_LOGIC;
  signal \^cpu_d_rsp[0][data]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in16 : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal \^mar_reg[2]\ : STD_LOGIC;
  signal \^mar_reg[3]\ : STD_LOGIC;
  signal \^mar_reg[4]\ : STD_LOGIC;
  signal \^mar_reg[5]\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rstat_o : STD_LOGIC;
  signal \spram_reg_0_63_0_0_i_1__6_n_0\ : STD_LOGIC;
  signal \spram_reg_0_63_1_1_i_1__6_n_0\ : STD_LOGIC;
  signal \spram_reg_0_63_2_2_i_1__6_n_0\ : STD_LOGIC;
  signal \spram_reg_0_63_3_3_i_1__6_n_0\ : STD_LOGIC;
  signal \spram_reg_0_63_4_4_i_1__6_n_0\ : STD_LOGIC;
  signal \spram_reg_0_63_5_5_i_1__6_n_0\ : STD_LOGIC;
  signal \spram_reg_0_63_6_6_i_1__6_n_0\ : STD_LOGIC;
  signal \spram_reg_0_63_7_7_i_1__6_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][8]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rdata[8]_i_3\ : label is "soft_lutpair167";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of spram_reg_0_63_0_0 : label is 576;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of spram_reg_0_63_0_0 : label is "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of spram_reg_0_63_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of spram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of spram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of spram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of spram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of spram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of spram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of spram_reg_0_63_1_1 : label is 576;
  attribute RTL_RAM_NAME of spram_reg_0_63_1_1 : label is "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of spram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of spram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of spram_reg_0_63_2_2 : label is 576;
  attribute RTL_RAM_NAME of spram_reg_0_63_2_2 : label is "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of spram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of spram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of spram_reg_0_63_3_3 : label is 576;
  attribute RTL_RAM_NAME of spram_reg_0_63_3_3 : label is "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of spram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of spram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of spram_reg_0_63_4_4 : label is 576;
  attribute RTL_RAM_NAME of spram_reg_0_63_4_4 : label is "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of spram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of spram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of spram_reg_0_63_5_5 : label is 576;
  attribute RTL_RAM_NAME of spram_reg_0_63_5_5 : label is "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of spram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of spram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of spram_reg_0_63_6_6 : label is 576;
  attribute RTL_RAM_NAME of spram_reg_0_63_6_6 : label is "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of spram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of spram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of spram_reg_0_63_7_7 : label is 576;
  attribute RTL_RAM_NAME of spram_reg_0_63_7_7 : label is "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of spram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of spram_reg_0_63_7_7 : label is 7;
  attribute RTL_RAM_BITS of spram_reg_0_63_8_8 : label is 576;
  attribute RTL_RAM_NAME of spram_reg_0_63_8_8 : label is "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_0_63_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_0_63_8_8 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_0_63_8_8 : label is 0;
  attribute ram_addr_end of spram_reg_0_63_8_8 : label is 63;
  attribute ram_offset of spram_reg_0_63_8_8 : label is 0;
  attribute ram_slice_begin of spram_reg_0_63_8_8 : label is 8;
  attribute ram_slice_end of spram_reg_0_63_8_8 : label is 8;
  attribute SOFT_HLUTNM of \trap_ctrl[exc_buf][8]_i_2\ : label is "soft_lutpair167";
begin
  \cpu_d_rsp[0][data]\(7 downto 0) <= \^cpu_d_rsp[0][data]\(7 downto 0);
  \mar_reg[2]\ <= \^mar_reg[2]\;
  \mar_reg[3]\ <= \^mar_reg[3]\;
  \mar_reg[4]\ <= \^mar_reg[4]\;
  \mar_reg[5]\ <= \^mar_reg[5]\;
\rdata[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => \ctrl_reg[state]\(1),
      I1 => \ctrl_reg[state]\(2),
      I2 => \ctrl_reg[state]\(0),
      O => \FSM_sequential_ctrl_reg[state][1]\
    );
\rdata_o[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => in16(26),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \amo_rsp[data]\(3),
      O => \^cpu_d_rsp[0][data]\(2)
    );
\rdata_o[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => in16(27),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \amo_rsp[data]\(4),
      O => \^cpu_d_rsp[0][data]\(3)
    );
\rdata_o[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => in16(28),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \amo_rsp[data]\(5),
      O => \^cpu_d_rsp[0][data]\(4)
    );
\rdata_o[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => in16(29),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \amo_rsp[data]\(6),
      O => \^cpu_d_rsp[0][data]\(5)
    );
\rdata_o[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => in16(30),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \amo_rsp[data]\(7),
      O => \^cpu_d_rsp[0][data]\(6)
    );
\rdata_o[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => in16(31),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \amo_rsp[data]\(8),
      O => \^cpu_d_rsp[0][data]\(7)
    );
\rdata_o[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \^cpu_d_rsp[0][data]\(7),
      I1 => \rdata_reg[0]_0\(0),
      I2 => rdata(0),
      I3 => \rdata_o_reg[30]\,
      I4 => \rdata_o_reg[30]_0\,
      I5 => \amo_rsp[data]\(0),
      O => \mar_reg[1]\
    );
\rdata_o[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => in16(24),
      I1 => \rdata_o_reg[30]\,
      I2 => \rdata_o_reg[30]_0\,
      I3 => \amo_rsp[data]\(1),
      I4 => \rdata_o_reg[24]\,
      I5 => \rdata_o_reg[24]_0\,
      O => \rdata_reg[6]_0\(0)
    );
\rdata_o[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => in16(25),
      I1 => \rdata_o_reg[30]\,
      I2 => \rdata_o_reg[30]_0\,
      I3 => \amo_rsp[data]\(2),
      I4 => \rdata_o_reg[24]\,
      I5 => \rdata_o_reg[24]_0\,
      O => \rdata_reg[6]_0\(1)
    );
\rdata_o[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => in16(26),
      I1 => \rdata_o_reg[30]\,
      I2 => \rdata_o_reg[30]_0\,
      I3 => \amo_rsp[data]\(3),
      I4 => \rdata_o_reg[24]\,
      I5 => \rdata_o_reg[24]_0\,
      O => \rdata_reg[6]_0\(2)
    );
\rdata_o[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => in16(27),
      I1 => \rdata_o_reg[30]\,
      I2 => \rdata_o_reg[30]_0\,
      I3 => \amo_rsp[data]\(4),
      I4 => \rdata_o_reg[24]\,
      I5 => \rdata_o_reg[24]_0\,
      O => \rdata_reg[6]_0\(3)
    );
\rdata_o[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => in16(28),
      I1 => \rdata_o_reg[30]\,
      I2 => \rdata_o_reg[30]_0\,
      I3 => \amo_rsp[data]\(5),
      I4 => \rdata_o_reg[24]\,
      I5 => \rdata_o_reg[24]_0\,
      O => \rdata_reg[6]_0\(4)
    );
\rdata_o[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => in16(29),
      I1 => \rdata_o_reg[30]\,
      I2 => \rdata_o_reg[30]_0\,
      I3 => \amo_rsp[data]\(6),
      I4 => \rdata_o_reg[24]\,
      I5 => \rdata_o_reg[24]_0\,
      O => \rdata_reg[6]_0\(5)
    );
\rdata_o[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => in16(30),
      I1 => \rdata_o_reg[30]\,
      I2 => \rdata_o_reg[30]_0\,
      I3 => \amo_rsp[data]\(7),
      I4 => \rdata_o_reg[24]\,
      I5 => \rdata_o_reg[24]_0\,
      O => \rdata_reg[6]_0\(6)
    );
\rdata_o[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => in16(24),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \amo_rsp[data]\(1),
      O => \^cpu_d_rsp[0][data]\(0)
    );
\rdata_o[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => in16(25),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \amo_rsp[data]\(2),
      O => \^cpu_d_rsp[0][data]\(1)
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => p_1_out(0),
      Q => in16(24),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => p_1_out(1),
      Q => in16(25),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => p_1_out(2),
      Q => in16(26),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => p_1_out(3),
      Q => in16(27),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => p_1_out(4),
      Q => in16(28),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => p_1_out(5),
      Q => in16(29),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => p_1_out(6),
      Q => in16(30),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => p_1_out(7),
      Q => in16(31),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => p_1_out(8),
      Q => rstat_o,
      R => '0'
    );
spram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \^mar_reg[2]\,
      A1 => \^mar_reg[3]\,
      A2 => \^mar_reg[4]\,
      A3 => \^mar_reg[5]\,
      A4 => \rdata_reg[8]_0\,
      A5 => \rdata_reg[8]_1\,
      D => \spram_reg_0_63_0_0_i_1__6_n_0\,
      O => p_1_out(0),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_0_0_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(1),
      I1 => \main_req_i[data]\(0),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_0_0_i_1__6_n_0\
    );
\spram_reg_0_63_0_0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \rdata_reg[0]_0\(1),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => Q(0),
      O => \^mar_reg[2]\
    );
\spram_reg_0_63_0_0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \rdata_reg[0]_0\(2),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => Q(1),
      O => \^mar_reg[3]\
    );
\spram_reg_0_63_0_0_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \rdata_reg[0]_0\(3),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => Q(2),
      O => \^mar_reg[4]\
    );
\spram_reg_0_63_0_0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \rdata_reg[0]_0\(4),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => Q(3),
      O => \^mar_reg[5]\
    );
spram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \^mar_reg[2]\,
      A1 => \^mar_reg[3]\,
      A2 => \^mar_reg[4]\,
      A3 => \^mar_reg[5]\,
      A4 => \rdata_reg[8]_0\,
      A5 => \rdata_reg[8]_1\,
      D => \spram_reg_0_63_1_1_i_1__6_n_0\,
      O => p_1_out(1),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_1_1_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(2),
      I1 => \main_req_i[data]\(1),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_1_1_i_1__6_n_0\
    );
spram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \^mar_reg[2]\,
      A1 => \^mar_reg[3]\,
      A2 => \^mar_reg[4]\,
      A3 => \^mar_reg[5]\,
      A4 => \rdata_reg[8]_0\,
      A5 => \rdata_reg[8]_1\,
      D => \spram_reg_0_63_2_2_i_1__6_n_0\,
      O => p_1_out(2),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_2_2_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(3),
      I1 => \main_req_i[data]\(2),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_2_2_i_1__6_n_0\
    );
spram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \^mar_reg[2]\,
      A1 => \^mar_reg[3]\,
      A2 => \^mar_reg[4]\,
      A3 => \^mar_reg[5]\,
      A4 => \rdata_reg[8]_0\,
      A5 => \rdata_reg[8]_1\,
      D => \spram_reg_0_63_3_3_i_1__6_n_0\,
      O => p_1_out(3),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_3_3_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(4),
      I1 => \main_req_i[data]\(3),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_3_3_i_1__6_n_0\
    );
spram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \^mar_reg[2]\,
      A1 => \^mar_reg[3]\,
      A2 => \^mar_reg[4]\,
      A3 => \^mar_reg[5]\,
      A4 => \rdata_reg[8]_0\,
      A5 => \rdata_reg[8]_1\,
      D => \spram_reg_0_63_4_4_i_1__6_n_0\,
      O => p_1_out(4),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_4_4_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(5),
      I1 => \main_req_i[data]\(4),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_4_4_i_1__6_n_0\
    );
spram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \^mar_reg[2]\,
      A1 => \^mar_reg[3]\,
      A2 => \^mar_reg[4]\,
      A3 => \^mar_reg[5]\,
      A4 => \rdata_reg[8]_0\,
      A5 => \rdata_reg[8]_1\,
      D => \spram_reg_0_63_5_5_i_1__6_n_0\,
      O => p_1_out(5),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_5_5_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(6),
      I1 => \main_req_i[data]\(5),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_5_5_i_1__6_n_0\
    );
spram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \^mar_reg[2]\,
      A1 => \^mar_reg[3]\,
      A2 => \^mar_reg[4]\,
      A3 => \^mar_reg[5]\,
      A4 => \rdata_reg[8]_0\,
      A5 => \rdata_reg[8]_1\,
      D => \spram_reg_0_63_6_6_i_1__6_n_0\,
      O => p_1_out(6),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_6_6_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(7),
      I1 => \main_req_i[data]\(6),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_6_6_i_1__6_n_0\
    );
spram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \^mar_reg[2]\,
      A1 => \^mar_reg[3]\,
      A2 => \^mar_reg[4]\,
      A3 => \^mar_reg[5]\,
      A4 => \rdata_reg[8]_0\,
      A5 => \rdata_reg[8]_1\,
      D => \spram_reg_0_63_7_7_i_1__6_n_0\,
      O => p_1_out(7),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_7_7_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACACCC"
    )
        port map (
      I0 => \amo_rsp[data]\(8),
      I1 => \main_req_i[data]\(7),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      O => \spram_reg_0_63_7_7_i_1__6_n_0\
    );
spram_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => \^mar_reg[2]\,
      A1 => \^mar_reg[3]\,
      A2 => \^mar_reg[4]\,
      A3 => \^mar_reg[5]\,
      A4 => \rdata_reg[8]_0\,
      A5 => \rdata_reg[8]_1\,
      D => \cache_o[stat]\,
      O => p_1_out(8),
      WCLK => clk,
      WE => \cache_o[we]\(0)
    );
\spram_reg_0_63_8_8_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2080"
    )
        port map (
      I0 => \trap_ctrl_reg[exc_buf][8]\,
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(1),
      O => \cache_o[stat]\
    );
\trap_ctrl[exc_buf][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23002000"
    )
        port map (
      I0 => \trap_ctrl_reg[exc_buf][8]\,
      I1 => \ctrl_reg[state]\(2),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \trap_ctrl[exc_buf][8]_i_4_n_0\,
      O => \cpu_d_rsp[0][err]\
    );
\trap_ctrl[exc_buf][8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \cpu_d_req[0][rw]\,
      I1 => rstat_o,
      I2 => valid_mem_rd,
      I3 => CO(0),
      I4 => \trap_ctrl[exc_buf][8]_i_2_0\,
      O => \trap_ctrl[exc_buf][8]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized2\ is
  port (
    \response_reg_enabled.host_rsp_o_reg[data][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rdata_reg[7]\ : in STD_LOGIC;
    \rdata_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \main_rsp_o[data]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    en : in STD_LOGIC_VECTOR ( 0 to 0 );
    addr_i : in STD_LOGIC_VECTOR ( 12 downto 0 );
    spram_reg_1_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_req_i[rw]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized2\ : entity is "neorv32_prim_spram";
end \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized2\;

architecture STRUCTURE of \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized2\ is
  signal \^rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_spram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_spram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_spram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_spram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_spram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_spram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_spram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_spram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_spram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_spram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_spram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_spram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of spram_reg_0 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of spram_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of spram_reg_0 : label is 65536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of spram_reg_0 : label is "neorv32_imem/imem_ram.imem_ram_gen[0].ram_inst/spram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of spram_reg_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of spram_reg_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of spram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of spram_reg_0 : label is 8191;
  attribute ram_offset : integer;
  attribute ram_offset of spram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of spram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of spram_reg_0 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of spram_reg_1 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of spram_reg_1 : label is "";
  attribute RTL_RAM_BITS of spram_reg_1 : label is 65536;
  attribute RTL_RAM_NAME of spram_reg_1 : label is "neorv32_imem/imem_ram.imem_ram_gen[0].ram_inst/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_1 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_1 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_1 : label is 0;
  attribute ram_addr_end of spram_reg_1 : label is 8191;
  attribute ram_offset of spram_reg_1 : label is 0;
  attribute ram_slice_begin of spram_reg_1 : label is 4;
  attribute ram_slice_end of spram_reg_1 : label is 7;
begin
  rdata(7 downto 0) <= \^rdata\(7 downto 0);
spram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => addr_i(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_spram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_spram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_spram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => spram_reg_1_0(3 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_spram_reg_0_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => \^rdata\(3 downto 0),
      DOBDO(31 downto 0) => NLW_spram_reg_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_spram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_spram_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_spram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => en(0),
      ENBWREN => '0',
      INJECTDBITERR => NLW_spram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_spram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_spram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_spram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => \bus_req_i[rw]\,
      WEA(2) => \bus_req_i[rw]\,
      WEA(1) => \bus_req_i[rw]\,
      WEA(0) => \bus_req_i[rw]\,
      WEBWE(7 downto 0) => B"00000000"
    );
spram_reg_0_63_0_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(0),
      I2 => \main_rsp_o[data]\(0),
      I3 => Q(0),
      I4 => \^rdata\(0),
      O => \response_reg_enabled.host_rsp_o_reg[data][7]\(0)
    );
spram_reg_0_63_1_1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(1),
      I2 => \main_rsp_o[data]\(1),
      I3 => Q(0),
      I4 => \^rdata\(1),
      O => \response_reg_enabled.host_rsp_o_reg[data][7]\(1)
    );
spram_reg_0_63_2_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(2),
      I2 => \main_rsp_o[data]\(2),
      I3 => Q(0),
      I4 => \^rdata\(2),
      O => \response_reg_enabled.host_rsp_o_reg[data][7]\(2)
    );
spram_reg_0_63_3_3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(3),
      I2 => \main_rsp_o[data]\(3),
      I3 => Q(0),
      I4 => \^rdata\(3),
      O => \response_reg_enabled.host_rsp_o_reg[data][7]\(3)
    );
spram_reg_0_63_4_4_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(4),
      I2 => \main_rsp_o[data]\(4),
      I3 => Q(0),
      I4 => \^rdata\(4),
      O => \response_reg_enabled.host_rsp_o_reg[data][7]\(4)
    );
spram_reg_0_63_5_5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(5),
      I2 => \main_rsp_o[data]\(5),
      I3 => Q(0),
      I4 => \^rdata\(5),
      O => \response_reg_enabled.host_rsp_o_reg[data][7]\(5)
    );
spram_reg_0_63_6_6_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(6),
      I2 => \main_rsp_o[data]\(6),
      I3 => Q(0),
      I4 => \^rdata\(6),
      O => \response_reg_enabled.host_rsp_o_reg[data][7]\(6)
    );
spram_reg_0_63_7_7_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(7),
      I2 => \main_rsp_o[data]\(7),
      I3 => Q(0),
      I4 => \^rdata\(7),
      O => \response_reg_enabled.host_rsp_o_reg[data][7]\(7)
    );
spram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => addr_i(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_spram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_spram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_spram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => spram_reg_1_0(7 downto 4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_spram_reg_1_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => \^rdata\(7 downto 4),
      DOBDO(31 downto 0) => NLW_spram_reg_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_spram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_spram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_spram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => en(0),
      ENBWREN => '0',
      INJECTDBITERR => NLW_spram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_spram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_spram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_spram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => \bus_req_i[rw]\,
      WEA(2) => \bus_req_i[rw]\,
      WEA(1) => \bus_req_i[rw]\,
      WEA(0) => \bus_req_i[rw]\,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized2_0\ is
  port (
    \response_reg_enabled.host_rsp_o_reg[data][15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    spram_reg_1_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rdata_reg[7]\ : in STD_LOGIC;
    \rdata_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \main_rsp_o[data]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    en : in STD_LOGIC_VECTOR ( 0 to 0 );
    addr_i : in STD_LOGIC_VECTOR ( 12 downto 0 );
    spram_reg_1_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_req_i[rw]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized2_0\ : entity is "neorv32_prim_spram";
end \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized2_0\;

architecture STRUCTURE of \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized2_0\ is
  signal \^spram_reg_1_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_spram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_spram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_spram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_spram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_spram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_spram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_spram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_spram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_spram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_spram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_spram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_spram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of spram_reg_0 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of spram_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of spram_reg_0 : label is 65536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of spram_reg_0 : label is "neorv32_imem/imem_ram.imem_ram_gen[1].ram_inst/spram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of spram_reg_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of spram_reg_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of spram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of spram_reg_0 : label is 8191;
  attribute ram_offset : integer;
  attribute ram_offset of spram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of spram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of spram_reg_0 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of spram_reg_1 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of spram_reg_1 : label is "";
  attribute RTL_RAM_BITS of spram_reg_1 : label is 65536;
  attribute RTL_RAM_NAME of spram_reg_1 : label is "neorv32_imem/imem_ram.imem_ram_gen[1].ram_inst/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_1 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_1 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_1 : label is 0;
  attribute ram_addr_end of spram_reg_1 : label is 8191;
  attribute ram_offset of spram_reg_1 : label is 0;
  attribute ram_slice_begin of spram_reg_1 : label is 4;
  attribute ram_slice_end of spram_reg_1 : label is 7;
begin
  spram_reg_1_0(7 downto 0) <= \^spram_reg_1_0\(7 downto 0);
spram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => addr_i(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_spram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_spram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_spram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => spram_reg_1_1(3 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_spram_reg_0_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => \^spram_reg_1_0\(3 downto 0),
      DOBDO(31 downto 0) => NLW_spram_reg_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_spram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_spram_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_spram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => en(0),
      ENBWREN => '0',
      INJECTDBITERR => NLW_spram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_spram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_spram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_spram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => \bus_req_i[rw]\,
      WEA(2) => \bus_req_i[rw]\,
      WEA(1) => \bus_req_i[rw]\,
      WEA(0) => \bus_req_i[rw]\,
      WEBWE(7 downto 0) => B"00000000"
    );
\spram_reg_0_63_0_0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(0),
      I2 => \main_rsp_o[data]\(0),
      I3 => Q(0),
      I4 => \^spram_reg_1_0\(0),
      O => \response_reg_enabled.host_rsp_o_reg[data][15]\(0)
    );
\spram_reg_0_63_1_1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(1),
      I2 => \main_rsp_o[data]\(1),
      I3 => Q(0),
      I4 => \^spram_reg_1_0\(1),
      O => \response_reg_enabled.host_rsp_o_reg[data][15]\(1)
    );
\spram_reg_0_63_2_2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(2),
      I2 => \main_rsp_o[data]\(2),
      I3 => Q(0),
      I4 => \^spram_reg_1_0\(2),
      O => \response_reg_enabled.host_rsp_o_reg[data][15]\(2)
    );
\spram_reg_0_63_3_3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(3),
      I2 => \main_rsp_o[data]\(3),
      I3 => Q(0),
      I4 => \^spram_reg_1_0\(3),
      O => \response_reg_enabled.host_rsp_o_reg[data][15]\(3)
    );
\spram_reg_0_63_4_4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(4),
      I2 => \main_rsp_o[data]\(4),
      I3 => Q(0),
      I4 => \^spram_reg_1_0\(4),
      O => \response_reg_enabled.host_rsp_o_reg[data][15]\(4)
    );
\spram_reg_0_63_5_5_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(5),
      I2 => \main_rsp_o[data]\(5),
      I3 => Q(0),
      I4 => \^spram_reg_1_0\(5),
      O => \response_reg_enabled.host_rsp_o_reg[data][15]\(5)
    );
\spram_reg_0_63_6_6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(6),
      I2 => \main_rsp_o[data]\(6),
      I3 => Q(0),
      I4 => \^spram_reg_1_0\(6),
      O => \response_reg_enabled.host_rsp_o_reg[data][15]\(6)
    );
\spram_reg_0_63_7_7_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(7),
      I2 => \main_rsp_o[data]\(7),
      I3 => Q(0),
      I4 => \^spram_reg_1_0\(7),
      O => \response_reg_enabled.host_rsp_o_reg[data][15]\(7)
    );
spram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => addr_i(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_spram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_spram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_spram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => spram_reg_1_1(7 downto 4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_spram_reg_1_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => \^spram_reg_1_0\(7 downto 4),
      DOBDO(31 downto 0) => NLW_spram_reg_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_spram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_spram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_spram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => en(0),
      ENBWREN => '0',
      INJECTDBITERR => NLW_spram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_spram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_spram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_spram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => \bus_req_i[rw]\,
      WEA(2) => \bus_req_i[rw]\,
      WEA(1) => \bus_req_i[rw]\,
      WEA(0) => \bus_req_i[rw]\,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized2_1\ is
  port (
    \response_reg_enabled.host_rsp_o_reg[data][23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    spram_reg_1_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rdata_reg[7]\ : in STD_LOGIC;
    \rdata_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \main_rsp_o[data]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    en : in STD_LOGIC_VECTOR ( 0 to 0 );
    addr_i : in STD_LOGIC_VECTOR ( 12 downto 0 );
    spram_reg_1_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_req_i[rw]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized2_1\ : entity is "neorv32_prim_spram";
end \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized2_1\;

architecture STRUCTURE of \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized2_1\ is
  signal \^spram_reg_1_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_spram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_spram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_spram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_spram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_spram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_spram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_spram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_spram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_spram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_spram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_spram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_spram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of spram_reg_0 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of spram_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of spram_reg_0 : label is 65536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of spram_reg_0 : label is "neorv32_imem/imem_ram.imem_ram_gen[2].ram_inst/spram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of spram_reg_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of spram_reg_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of spram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of spram_reg_0 : label is 8191;
  attribute ram_offset : integer;
  attribute ram_offset of spram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of spram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of spram_reg_0 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of spram_reg_1 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of spram_reg_1 : label is "";
  attribute RTL_RAM_BITS of spram_reg_1 : label is 65536;
  attribute RTL_RAM_NAME of spram_reg_1 : label is "neorv32_imem/imem_ram.imem_ram_gen[2].ram_inst/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_1 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_1 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_1 : label is 0;
  attribute ram_addr_end of spram_reg_1 : label is 8191;
  attribute ram_offset of spram_reg_1 : label is 0;
  attribute ram_slice_begin of spram_reg_1 : label is 4;
  attribute ram_slice_end of spram_reg_1 : label is 7;
begin
  spram_reg_1_0(7 downto 0) <= \^spram_reg_1_0\(7 downto 0);
spram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => addr_i(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_spram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_spram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_spram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => spram_reg_1_1(3 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_spram_reg_0_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => \^spram_reg_1_0\(3 downto 0),
      DOBDO(31 downto 0) => NLW_spram_reg_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_spram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_spram_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_spram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => en(0),
      ENBWREN => '0',
      INJECTDBITERR => NLW_spram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_spram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_spram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_spram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => \bus_req_i[rw]\,
      WEA(2) => \bus_req_i[rw]\,
      WEA(1) => \bus_req_i[rw]\,
      WEA(0) => \bus_req_i[rw]\,
      WEBWE(7 downto 0) => B"00000000"
    );
\spram_reg_0_63_0_0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(0),
      I2 => \main_rsp_o[data]\(0),
      I3 => Q(0),
      I4 => \^spram_reg_1_0\(0),
      O => \response_reg_enabled.host_rsp_o_reg[data][23]\(0)
    );
\spram_reg_0_63_1_1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(1),
      I2 => \main_rsp_o[data]\(1),
      I3 => Q(0),
      I4 => \^spram_reg_1_0\(1),
      O => \response_reg_enabled.host_rsp_o_reg[data][23]\(1)
    );
\spram_reg_0_63_2_2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(2),
      I2 => \main_rsp_o[data]\(2),
      I3 => Q(0),
      I4 => \^spram_reg_1_0\(2),
      O => \response_reg_enabled.host_rsp_o_reg[data][23]\(2)
    );
\spram_reg_0_63_3_3_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(3),
      I2 => \main_rsp_o[data]\(3),
      I3 => Q(0),
      I4 => \^spram_reg_1_0\(3),
      O => \response_reg_enabled.host_rsp_o_reg[data][23]\(3)
    );
\spram_reg_0_63_4_4_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(4),
      I2 => \main_rsp_o[data]\(4),
      I3 => Q(0),
      I4 => \^spram_reg_1_0\(4),
      O => \response_reg_enabled.host_rsp_o_reg[data][23]\(4)
    );
\spram_reg_0_63_5_5_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(5),
      I2 => \main_rsp_o[data]\(5),
      I3 => Q(0),
      I4 => \^spram_reg_1_0\(5),
      O => \response_reg_enabled.host_rsp_o_reg[data][23]\(5)
    );
\spram_reg_0_63_6_6_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(6),
      I2 => \main_rsp_o[data]\(6),
      I3 => Q(0),
      I4 => \^spram_reg_1_0\(6),
      O => \response_reg_enabled.host_rsp_o_reg[data][23]\(6)
    );
\spram_reg_0_63_7_7_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(7),
      I2 => \main_rsp_o[data]\(7),
      I3 => Q(0),
      I4 => \^spram_reg_1_0\(7),
      O => \response_reg_enabled.host_rsp_o_reg[data][23]\(7)
    );
spram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => addr_i(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_spram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_spram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_spram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => spram_reg_1_1(7 downto 4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_spram_reg_1_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => \^spram_reg_1_0\(7 downto 4),
      DOBDO(31 downto 0) => NLW_spram_reg_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_spram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_spram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_spram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => en(0),
      ENBWREN => '0',
      INJECTDBITERR => NLW_spram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_spram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_spram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_spram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => \bus_req_i[rw]\,
      WEA(2) => \bus_req_i[rw]\,
      WEA(1) => \bus_req_i[rw]\,
      WEA(0) => \bus_req_i[rw]\,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized2_2\ is
  port (
    data_i : out STD_LOGIC_VECTOR ( 7 downto 0 );
    spram_reg_1_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rdata_reg[7]\ : in STD_LOGIC;
    \rdata_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \main_rsp_o[data]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    en : in STD_LOGIC_VECTOR ( 0 to 0 );
    addr_i : in STD_LOGIC_VECTOR ( 12 downto 0 );
    spram_reg_1_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_req_i[rw]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized2_2\ : entity is "neorv32_prim_spram";
end \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized2_2\;

architecture STRUCTURE of \system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized2_2\ is
  signal \^spram_reg_1_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_spram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_spram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_spram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_spram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_spram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_spram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_spram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_spram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_spram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_spram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_spram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_spram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_spram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of spram_reg_0 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of spram_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of spram_reg_0 : label is 65536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of spram_reg_0 : label is "neorv32_imem/imem_ram.imem_ram_gen[3].ram_inst/spram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of spram_reg_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of spram_reg_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of spram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of spram_reg_0 : label is 8191;
  attribute ram_offset : integer;
  attribute ram_offset of spram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of spram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of spram_reg_0 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of spram_reg_1 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of spram_reg_1 : label is "";
  attribute RTL_RAM_BITS of spram_reg_1 : label is 65536;
  attribute RTL_RAM_NAME of spram_reg_1 : label is "neorv32_imem/imem_ram.imem_ram_gen[3].ram_inst/spram_reg";
  attribute RTL_RAM_STYLE of spram_reg_1 : label is "auto";
  attribute RTL_RAM_TYPE of spram_reg_1 : label is "RAM_SP";
  attribute ram_addr_begin of spram_reg_1 : label is 0;
  attribute ram_addr_end of spram_reg_1 : label is 8191;
  attribute ram_offset of spram_reg_1 : label is 0;
  attribute ram_slice_begin of spram_reg_1 : label is 4;
  attribute ram_slice_end of spram_reg_1 : label is 7;
begin
  spram_reg_1_0(7 downto 0) <= \^spram_reg_1_0\(7 downto 0);
spram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => addr_i(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_spram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_spram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_spram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => spram_reg_1_1(3 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_spram_reg_0_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => \^spram_reg_1_0\(3 downto 0),
      DOBDO(31 downto 0) => NLW_spram_reg_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_spram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_spram_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_spram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => en(0),
      ENBWREN => '0',
      INJECTDBITERR => NLW_spram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_spram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_spram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_spram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => \bus_req_i[rw]\,
      WEA(2) => \bus_req_i[rw]\,
      WEA(1) => \bus_req_i[rw]\,
      WEA(0) => \bus_req_i[rw]\,
      WEBWE(7 downto 0) => B"00000000"
    );
\spram_reg_0_63_0_0_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(0),
      I2 => \main_rsp_o[data]\(0),
      I3 => Q(0),
      I4 => \^spram_reg_1_0\(0),
      O => data_i(0)
    );
\spram_reg_0_63_1_1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(1),
      I2 => \main_rsp_o[data]\(1),
      I3 => Q(0),
      I4 => \^spram_reg_1_0\(1),
      O => data_i(1)
    );
\spram_reg_0_63_2_2_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(2),
      I2 => \main_rsp_o[data]\(2),
      I3 => Q(0),
      I4 => \^spram_reg_1_0\(2),
      O => data_i(2)
    );
\spram_reg_0_63_3_3_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(3),
      I2 => \main_rsp_o[data]\(3),
      I3 => Q(0),
      I4 => \^spram_reg_1_0\(3),
      O => data_i(3)
    );
\spram_reg_0_63_4_4_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(4),
      I2 => \main_rsp_o[data]\(4),
      I3 => Q(0),
      I4 => \^spram_reg_1_0\(4),
      O => data_i(4)
    );
\spram_reg_0_63_5_5_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(5),
      I2 => \main_rsp_o[data]\(5),
      I3 => Q(0),
      I4 => \^spram_reg_1_0\(5),
      O => data_i(5)
    );
\spram_reg_0_63_6_6_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(6),
      I2 => \main_rsp_o[data]\(6),
      I3 => Q(0),
      I4 => \^spram_reg_1_0\(6),
      O => data_i(6)
    );
\spram_reg_0_63_7_7_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[7]_0\(7),
      I2 => \main_rsp_o[data]\(7),
      I3 => Q(0),
      I4 => \^spram_reg_1_0\(7),
      O => data_i(7)
    );
spram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => addr_i(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_spram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_spram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_spram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => spram_reg_1_1(7 downto 4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_spram_reg_1_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => \^spram_reg_1_0\(7 downto 4),
      DOBDO(31 downto 0) => NLW_spram_reg_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_spram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_spram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_spram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => en(0),
      ENBWREN => '0',
      INJECTDBITERR => NLW_spram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_spram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_spram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_spram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => \bus_req_i[rw]\,
      WEA(2) => \bus_req_i[rw]\,
      WEA(1) => \bus_req_i[rw]\,
      WEA(0) => \bus_req_i[rw]\,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_sys_clock is
  port (
    \ctrl_reg[enable]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    spi_clk_en1 : out STD_LOGIC;
    uart_clk : out STD_LOGIC;
    \ctrl_reg[enable]__0\ : in STD_LOGIC;
    \cdiv_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tx_engine_reg[sync][1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC
  );
end system_neorv32_vivado_ip_0_0_neorv32_sys_clock;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_sys_clock is
  signal \cnt2_reg_n_0_[0]\ : STD_LOGIC;
  signal \cnt2_reg_n_0_[10]\ : STD_LOGIC;
  signal \cnt2_reg_n_0_[11]\ : STD_LOGIC;
  signal \cnt2_reg_n_0_[1]\ : STD_LOGIC;
  signal \cnt2_reg_n_0_[2]\ : STD_LOGIC;
  signal \cnt2_reg_n_0_[5]\ : STD_LOGIC;
  signal \cnt2_reg_n_0_[6]\ : STD_LOGIC;
  signal \cnt2_reg_n_0_[9]\ : STD_LOGIC;
  signal \cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal cnt_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \cnt_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \^spi_clk_en1\ : STD_LOGIC;
  signal spi_clk_en_i_10_n_0 : STD_LOGIC;
  signal spi_clk_en_i_7_n_0 : STD_LOGIC;
  signal spi_clk_en_i_8_n_0 : STD_LOGIC;
  signal spi_clk_en_i_9_n_0 : STD_LOGIC;
  signal spi_clk_en_reg_i_4_n_0 : STD_LOGIC;
  signal spi_clk_en_reg_i_5_n_0 : STD_LOGIC;
  signal \tx_engine[sync][1]_i_4_n_0\ : STD_LOGIC;
  signal \tx_engine[sync][1]_i_5_n_0\ : STD_LOGIC;
  signal \tx_engine[sync][1]_i_6_n_0\ : STD_LOGIC;
  signal \tx_engine[sync][1]_i_7_n_0\ : STD_LOGIC;
  signal \tx_engine_reg[sync][1]_i_2_n_0\ : STD_LOGIC;
  signal \tx_engine_reg[sync][1]_i_3_n_0\ : STD_LOGIC;
  signal \NLW_cnt_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \cnt_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_reg[8]_i_1\ : label is 11;
begin
  spi_clk_en1 <= \^spi_clk_en1\;
\cdiv_cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^spi_clk_en1\,
      I1 => \ctrl_reg[enable]__0\,
      O => \ctrl_reg[enable]\(0)
    );
\cnt2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => cnt_reg(0),
      Q => \cnt2_reg_n_0_[0]\
    );
\cnt2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => cnt_reg(10),
      Q => \cnt2_reg_n_0_[10]\
    );
\cnt2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => cnt_reg(11),
      Q => \cnt2_reg_n_0_[11]\
    );
\cnt2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => cnt_reg(1),
      Q => \cnt2_reg_n_0_[1]\
    );
\cnt2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => cnt_reg(2),
      Q => \cnt2_reg_n_0_[2]\
    );
\cnt2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => cnt_reg(5),
      Q => \cnt2_reg_n_0_[5]\
    );
\cnt2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => cnt_reg(6),
      Q => \cnt2_reg_n_0_[6]\
    );
\cnt2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => cnt_reg(9),
      Q => \cnt2_reg_n_0_[9]\
    );
\cnt[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cnt_reg(0),
      O => \cnt[0]_i_2_n_0\
    );
\cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \cnt_reg[0]_i_1_n_7\,
      Q => cnt_reg(0)
    );
\cnt_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cnt_reg[0]_i_1_n_0\,
      CO(2) => \cnt_reg[0]_i_1_n_1\,
      CO(1) => \cnt_reg[0]_i_1_n_2\,
      CO(0) => \cnt_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \cnt_reg[0]_i_1_n_4\,
      O(2) => \cnt_reg[0]_i_1_n_5\,
      O(1) => \cnt_reg[0]_i_1_n_6\,
      O(0) => \cnt_reg[0]_i_1_n_7\,
      S(3) => \cnt_reg_n_0_[3]\,
      S(2 downto 1) => cnt_reg(2 downto 1),
      S(0) => \cnt[0]_i_2_n_0\
    );
\cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \cnt_reg[8]_i_1_n_5\,
      Q => cnt_reg(10)
    );
\cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \cnt_reg[8]_i_1_n_4\,
      Q => cnt_reg(11)
    );
\cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \cnt_reg[0]_i_1_n_6\,
      Q => cnt_reg(1)
    );
\cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \cnt_reg[0]_i_1_n_5\,
      Q => cnt_reg(2)
    );
\cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \cnt_reg[0]_i_1_n_4\,
      Q => \cnt_reg_n_0_[3]\
    );
\cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \cnt_reg[4]_i_1_n_7\,
      Q => \cnt_reg_n_0_[4]\
    );
\cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg[0]_i_1_n_0\,
      CO(3) => \cnt_reg[4]_i_1_n_0\,
      CO(2) => \cnt_reg[4]_i_1_n_1\,
      CO(1) => \cnt_reg[4]_i_1_n_2\,
      CO(0) => \cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_reg[4]_i_1_n_4\,
      O(2) => \cnt_reg[4]_i_1_n_5\,
      O(1) => \cnt_reg[4]_i_1_n_6\,
      O(0) => \cnt_reg[4]_i_1_n_7\,
      S(3) => \cnt_reg_n_0_[7]\,
      S(2 downto 1) => cnt_reg(6 downto 5),
      S(0) => \cnt_reg_n_0_[4]\
    );
\cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \cnt_reg[4]_i_1_n_6\,
      Q => cnt_reg(5)
    );
\cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \cnt_reg[4]_i_1_n_5\,
      Q => cnt_reg(6)
    );
\cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \cnt_reg[4]_i_1_n_4\,
      Q => \cnt_reg_n_0_[7]\
    );
\cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \cnt_reg[8]_i_1_n_7\,
      Q => \cnt_reg_n_0_[8]\
    );
\cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg[4]_i_1_n_0\,
      CO(3) => \NLW_cnt_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \cnt_reg[8]_i_1_n_1\,
      CO(1) => \cnt_reg[8]_i_1_n_2\,
      CO(0) => \cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_reg[8]_i_1_n_4\,
      O(2) => \cnt_reg[8]_i_1_n_5\,
      O(1) => \cnt_reg[8]_i_1_n_6\,
      O(0) => \cnt_reg[8]_i_1_n_7\,
      S(3 downto 1) => cnt_reg(11 downto 9),
      S(0) => \cnt_reg_n_0_[8]\
    );
\cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \cnt_reg[8]_i_1_n_6\,
      Q => cnt_reg(9)
    );
spi_clk_en_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => cnt_reg(11),
      I1 => \cnt2_reg_n_0_[11]\,
      I2 => \cdiv_cnt_reg[0]\(0),
      I3 => cnt_reg(10),
      I4 => \cnt2_reg_n_0_[10]\,
      O => spi_clk_en_i_10_n_0
    );
spi_clk_en_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => cnt_reg(1),
      I1 => \cnt2_reg_n_0_[1]\,
      I2 => \cdiv_cnt_reg[0]\(0),
      I3 => cnt_reg(0),
      I4 => \cnt2_reg_n_0_[0]\,
      O => spi_clk_en_i_7_n_0
    );
spi_clk_en_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => cnt_reg(5),
      I1 => \cnt2_reg_n_0_[5]\,
      I2 => \cdiv_cnt_reg[0]\(0),
      I3 => cnt_reg(2),
      I4 => \cnt2_reg_n_0_[2]\,
      O => spi_clk_en_i_8_n_0
    );
spi_clk_en_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => cnt_reg(9),
      I1 => \cnt2_reg_n_0_[9]\,
      I2 => \cdiv_cnt_reg[0]\(0),
      I3 => cnt_reg(6),
      I4 => \cnt2_reg_n_0_[6]\,
      O => spi_clk_en_i_9_n_0
    );
spi_clk_en_reg_i_2: unisim.vcomponents.MUXF8
     port map (
      I0 => spi_clk_en_reg_i_4_n_0,
      I1 => spi_clk_en_reg_i_5_n_0,
      O => \^spi_clk_en1\,
      S => \cdiv_cnt_reg[0]\(2)
    );
spi_clk_en_reg_i_4: unisim.vcomponents.MUXF7
     port map (
      I0 => spi_clk_en_i_7_n_0,
      I1 => spi_clk_en_i_8_n_0,
      O => spi_clk_en_reg_i_4_n_0,
      S => \cdiv_cnt_reg[0]\(1)
    );
spi_clk_en_reg_i_5: unisim.vcomponents.MUXF7
     port map (
      I0 => spi_clk_en_i_9_n_0,
      I1 => spi_clk_en_i_10_n_0,
      O => spi_clk_en_reg_i_5_n_0,
      S => \cdiv_cnt_reg[0]\(1)
    );
\tx_engine[sync][1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => cnt_reg(1),
      I1 => \cnt2_reg_n_0_[1]\,
      I2 => \tx_engine_reg[sync][1]\(0),
      I3 => cnt_reg(0),
      I4 => \cnt2_reg_n_0_[0]\,
      O => \tx_engine[sync][1]_i_4_n_0\
    );
\tx_engine[sync][1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => cnt_reg(5),
      I1 => \cnt2_reg_n_0_[5]\,
      I2 => \tx_engine_reg[sync][1]\(0),
      I3 => cnt_reg(2),
      I4 => \cnt2_reg_n_0_[2]\,
      O => \tx_engine[sync][1]_i_5_n_0\
    );
\tx_engine[sync][1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => cnt_reg(9),
      I1 => \cnt2_reg_n_0_[9]\,
      I2 => \tx_engine_reg[sync][1]\(0),
      I3 => cnt_reg(6),
      I4 => \cnt2_reg_n_0_[6]\,
      O => \tx_engine[sync][1]_i_6_n_0\
    );
\tx_engine[sync][1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => cnt_reg(11),
      I1 => \cnt2_reg_n_0_[11]\,
      I2 => \tx_engine_reg[sync][1]\(0),
      I3 => cnt_reg(10),
      I4 => \cnt2_reg_n_0_[10]\,
      O => \tx_engine[sync][1]_i_7_n_0\
    );
\tx_engine_reg[sync][1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tx_engine_reg[sync][1]_i_2_n_0\,
      I1 => \tx_engine_reg[sync][1]_i_3_n_0\,
      O => uart_clk,
      S => \tx_engine_reg[sync][1]\(2)
    );
\tx_engine_reg[sync][1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tx_engine[sync][1]_i_4_n_0\,
      I1 => \tx_engine[sync][1]_i_5_n_0\,
      O => \tx_engine_reg[sync][1]_i_2_n_0\,
      S => \tx_engine_reg[sync][1]\(1)
    );
\tx_engine_reg[sync][1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tx_engine[sync][1]_i_6_n_0\,
      I1 => \tx_engine[sync][1]_i_7_n_0\,
      O => \tx_engine_reg[sync][1]_i_3_n_0\,
      S => \tx_engine_reg[sync][1]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_sys_reset is
  port (
    rstn_sys : out STD_LOGIC;
    clk : in STD_LOGIC;
    rstn_sys_o_reg_inv_0 : in STD_LOGIC
  );
end system_neorv32_vivado_ip_0_0_neorv32_sys_reset;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_sys_reset is
  signal and_reduce_f : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \sreg_sys_reg_n_0_[0]\ : STD_LOGIC;
  signal \sreg_sys_reg_n_0_[3]\ : STD_LOGIC;
  attribute inverted : string;
  attribute inverted of rstn_sys_o_reg_inv : label is "yes";
begin
\and_reduce_f_inferred__0/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \sreg_sys_reg_n_0_[0]\,
      I1 => \sreg_sys_reg_n_0_[3]\,
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      O => and_reduce_f
    );
rstn_sys_o_reg_inv: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => and_reduce_f,
      PRE => rstn_sys_o_reg_inv_0,
      Q => rstn_sys
    );
\sreg_sys_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys_o_reg_inv_0,
      D => '1',
      Q => \sreg_sys_reg_n_0_[0]\
    );
\sreg_sys_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys_o_reg_inv_0,
      D => \sreg_sys_reg_n_0_[0]\,
      Q => p_0_in(2)
    );
\sreg_sys_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys_o_reg_inv_0,
      D => p_0_in(2),
      Q => p_0_in(3)
    );
\sreg_sys_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys_o_reg_inv_0,
      D => p_0_in(3),
      Q => \sreg_sys_reg_n_0_[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_sysinfo is
  port (
    \iodev_rsp[2][ack]\ : out STD_LOGIC;
    \dev_30_rsp_i[err]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus_rsp_o_reg[data][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \iodev_req[2][stb]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \bus_rsp_o_reg[err]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus_rsp_o_reg[data][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end system_neorv32_vivado_ip_0_0_neorv32_sysinfo;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_sysinfo is
begin
\bus_rsp_o_reg[ack]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \iodev_req[2][stb]\,
      Q => \iodev_rsp[2][ack]\
    );
\bus_rsp_o_reg[data][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(0),
      Q => \bus_rsp_o_reg[data][31]_0\(0)
    );
\bus_rsp_o_reg[data][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(10),
      Q => \bus_rsp_o_reg[data][31]_0\(10)
    );
\bus_rsp_o_reg[data][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(11),
      Q => \bus_rsp_o_reg[data][31]_0\(11)
    );
\bus_rsp_o_reg[data][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(12),
      Q => \bus_rsp_o_reg[data][31]_0\(12)
    );
\bus_rsp_o_reg[data][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(13),
      Q => \bus_rsp_o_reg[data][31]_0\(13)
    );
\bus_rsp_o_reg[data][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(14),
      Q => \bus_rsp_o_reg[data][31]_0\(14)
    );
\bus_rsp_o_reg[data][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(15),
      Q => \bus_rsp_o_reg[data][31]_0\(15)
    );
\bus_rsp_o_reg[data][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(16),
      Q => \bus_rsp_o_reg[data][31]_0\(16)
    );
\bus_rsp_o_reg[data][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(17),
      Q => \bus_rsp_o_reg[data][31]_0\(17)
    );
\bus_rsp_o_reg[data][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(18),
      Q => \bus_rsp_o_reg[data][31]_0\(18)
    );
\bus_rsp_o_reg[data][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(19),
      Q => \bus_rsp_o_reg[data][31]_0\(19)
    );
\bus_rsp_o_reg[data][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(1),
      Q => \bus_rsp_o_reg[data][31]_0\(1)
    );
\bus_rsp_o_reg[data][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(20),
      Q => \bus_rsp_o_reg[data][31]_0\(20)
    );
\bus_rsp_o_reg[data][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(21),
      Q => \bus_rsp_o_reg[data][31]_0\(21)
    );
\bus_rsp_o_reg[data][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(22),
      Q => \bus_rsp_o_reg[data][31]_0\(22)
    );
\bus_rsp_o_reg[data][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(23),
      Q => \bus_rsp_o_reg[data][31]_0\(23)
    );
\bus_rsp_o_reg[data][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(24),
      Q => \bus_rsp_o_reg[data][31]_0\(24)
    );
\bus_rsp_o_reg[data][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(25),
      Q => \bus_rsp_o_reg[data][31]_0\(25)
    );
\bus_rsp_o_reg[data][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(26),
      Q => \bus_rsp_o_reg[data][31]_0\(26)
    );
\bus_rsp_o_reg[data][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(27),
      Q => \bus_rsp_o_reg[data][31]_0\(27)
    );
\bus_rsp_o_reg[data][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(28),
      Q => \bus_rsp_o_reg[data][31]_0\(28)
    );
\bus_rsp_o_reg[data][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(29),
      Q => \bus_rsp_o_reg[data][31]_0\(29)
    );
\bus_rsp_o_reg[data][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(2),
      Q => \bus_rsp_o_reg[data][31]_0\(2)
    );
\bus_rsp_o_reg[data][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(30),
      Q => \bus_rsp_o_reg[data][31]_0\(30)
    );
\bus_rsp_o_reg[data][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(31),
      Q => \bus_rsp_o_reg[data][31]_0\(31)
    );
\bus_rsp_o_reg[data][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(3),
      Q => \bus_rsp_o_reg[data][31]_0\(3)
    );
\bus_rsp_o_reg[data][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(4),
      Q => \bus_rsp_o_reg[data][31]_0\(4)
    );
\bus_rsp_o_reg[data][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(5),
      Q => \bus_rsp_o_reg[data][31]_0\(5)
    );
\bus_rsp_o_reg[data][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(6),
      Q => \bus_rsp_o_reg[data][31]_0\(6)
    );
\bus_rsp_o_reg[data][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(7),
      Q => \bus_rsp_o_reg[data][31]_0\(7)
    );
\bus_rsp_o_reg[data][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(8),
      Q => \bus_rsp_o_reg[data][31]_0\(8)
    );
\bus_rsp_o_reg[data][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(9),
      Q => \bus_rsp_o_reg[data][31]_0\(9)
    );
\bus_rsp_o_reg[err]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[err]_0\,
      Q => \dev_30_rsp_i[err]\
    );
\sysinfo_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(0),
      Q => Q(0)
    );
\sysinfo_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(10),
      Q => Q(10)
    );
\sysinfo_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(11),
      Q => Q(11)
    );
\sysinfo_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(12),
      Q => Q(12)
    );
\sysinfo_reg[0][13]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => D(13),
      PRE => rstn_sys,
      Q => Q(13)
    );
\sysinfo_reg[0][14]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => D(14),
      PRE => rstn_sys,
      Q => Q(14)
    );
\sysinfo_reg[0][15]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => D(15),
      PRE => rstn_sys,
      Q => Q(15)
    );
\sysinfo_reg[0][16]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => D(16),
      PRE => rstn_sys,
      Q => Q(16)
    );
\sysinfo_reg[0][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(17),
      Q => Q(17)
    );
\sysinfo_reg[0][18]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => D(18),
      PRE => rstn_sys,
      Q => Q(18)
    );
\sysinfo_reg[0][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(19),
      Q => Q(19)
    );
\sysinfo_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(1),
      Q => Q(1)
    );
\sysinfo_reg[0][20]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => D(20),
      PRE => rstn_sys,
      Q => Q(20)
    );
\sysinfo_reg[0][21]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => D(21),
      PRE => rstn_sys,
      Q => Q(21)
    );
\sysinfo_reg[0][22]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => D(22),
      PRE => rstn_sys,
      Q => Q(22)
    );
\sysinfo_reg[0][23]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => D(23),
      PRE => rstn_sys,
      Q => Q(23)
    );
\sysinfo_reg[0][24]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => D(24),
      PRE => rstn_sys,
      Q => Q(24)
    );
\sysinfo_reg[0][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(25),
      Q => Q(25)
    );
\sysinfo_reg[0][26]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => D(26),
      PRE => rstn_sys,
      Q => Q(26)
    );
\sysinfo_reg[0][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(27),
      Q => Q(27)
    );
\sysinfo_reg[0][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(28),
      Q => Q(28)
    );
\sysinfo_reg[0][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(29),
      Q => Q(29)
    );
\sysinfo_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(2),
      Q => Q(2)
    );
\sysinfo_reg[0][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(30),
      Q => Q(30)
    );
\sysinfo_reg[0][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(31),
      Q => Q(31)
    );
\sysinfo_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(3),
      Q => Q(3)
    );
\sysinfo_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(4),
      Q => Q(4)
    );
\sysinfo_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(5),
      Q => Q(5)
    );
\sysinfo_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(6),
      Q => Q(6)
    );
\sysinfo_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(7),
      Q => Q(7)
    );
\sysinfo_reg[0][8]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => D(8),
      PRE => rstn_sys,
      Q => Q(8)
    );
\sysinfo_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_xbus2axi4_bridge is
  port (
    m_axi_wvalid : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC;
    wvalid : in STD_LOGIC;
    clk : in STD_LOGIC;
    wvalid_reg_0 : in STD_LOGIC;
    arvalid : in STD_LOGIC;
    awvalid : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    xbus_stb_o : in STD_LOGIC;
    xbus_cti_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rlast : in STD_LOGIC
  );
end system_neorv32_vivado_ip_0_0_xbus2axi4_bridge;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_xbus2axi4_bridge is
  signal \FSM_sequential_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2\ : label is "soft_lutpair0";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "iSTATE:00,s_burst_end:10,s_single:11,s_burst_run:01";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "iSTATE:00,s_burst_end:10,s_single:11,s_burst_run:01";
  attribute SOFT_HLUTNM of \m_axi_arlen[0]_INST_0\ : label is "soft_lutpair0";
begin
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"118C"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => m_axi_rlast,
      I3 => \FSM_sequential_state[1]_i_2_n_0\,
      O => \FSM_sequential_state[0]_i_1_n_0\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3131F8C8"
    )
        port map (
      I0 => xbus_cti_o(0),
      I1 => state(1),
      I2 => state(0),
      I3 => m_axi_rlast,
      I4 => \FSM_sequential_state[1]_i_2_n_0\,
      O => \FSM_sequential_state[1]_i_1_n_0\
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E00FE000"
    )
        port map (
      I0 => m_axi_rvalid,
      I1 => m_axi_bvalid,
      I2 => state(0),
      I3 => state(1),
      I4 => xbus_stb_o,
      O => \FSM_sequential_state[1]_i_2_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => wvalid_reg_0,
      D => \FSM_sequential_state[0]_i_1_n_0\,
      Q => state(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => wvalid_reg_0,
      D => \FSM_sequential_state[1]_i_1_n_0\,
      Q => state(1)
    );
arvalid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => wvalid_reg_0,
      D => arvalid,
      Q => m_axi_arvalid
    );
awvalid_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => \FSM_sequential_state_reg[0]_0\
    );
awvalid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => wvalid_reg_0,
      D => awvalid,
      Q => m_axi_awvalid
    );
\m_axi_arlen[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => m_axi_arlen(0)
    );
wvalid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => wvalid_reg_0,
      D => wvalid,
      Q => m_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_bus_io_switch is
  port (
    \request_reg_enabled.device_req_o_reg[addr][2]\ : out STD_LOGIC;
    \dev_00_req_o[addr]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \dev_12_req_o[rw]\ : out STD_LOGIC;
    \iodev_req[11][stb]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \iodev_req[2][stb]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \iodev_req[4][stb]\ : out STD_LOGIC;
    \dev_12_req_o[data]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \request_reg_enabled.device_req_o_reg[rw]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \request_reg_enabled.device_req_o_reg[rw]_0\ : out STD_LOGIC;
    \request_reg_enabled.device_req_o_reg[rw]_1\ : out STD_LOGIC;
    \iodev_req[17][stb]\ : out STD_LOGIC;
    I48 : out STD_LOGIC;
    \bus_req_i[stb]\ : out STD_LOGIC;
    \request_reg_enabled.device_req_o_reg[addr][2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \request_reg_enabled.device_req_o_reg[addr][3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \request_reg_enabled.device_req_o_reg[addr][3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \request_reg_enabled.device_req_o_reg[addr][4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \port_in_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \request_reg_enabled.device_req_o_reg[data][0]\ : out STD_LOGIC;
    \iodev_req[8][stb]\ : out STD_LOGIC;
    \request_reg_enabled.device_req_o_reg[data][1]\ : out STD_LOGIC;
    \request_reg_enabled.device_req_o_reg[data][2]\ : out STD_LOGIC;
    \request_reg_enabled.device_req_o_reg[rw]_2\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \request_reg_enabled.device_req_o_reg[addr][2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \request_reg_enabled.device_req_o_reg[rw]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \request_reg_enabled.device_req_o_reg[rw]_4\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ctrl[enable]\ : out STD_LOGIC;
    \request_reg_enabled.device_req_o_reg[addr][3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \request_reg_enabled.device_req_o_reg[rw]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \request_reg_enabled.device_req_o_reg[addr][2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    we : out STD_LOGIC;
    \request_reg_enabled.device_req_o_reg[addr][3]_2\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \request_reg_enabled.device_req_o_reg[rw]_6\ : out STD_LOGIC;
    \main_rsp_o[ack]\ : out STD_LOGIC;
    \main_rsp_o[err]\ : out STD_LOGIC;
    \main_rsp_o[data]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    re0 : in STD_LOGIC;
    \ctrl_reg[sim_mode]__0\ : in STD_LOGIC;
    \ctrl_reg[enable]__0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][15]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \bus_rsp_o_reg[data][5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ctrl_reg[hwfc_en]__0\ : in STD_LOGIC;
    \rx_fifo[avail]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][17]\ : in STD_LOGIC;
    \tx_fifo[avail]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][19]\ : in STD_LOGIC;
    \ctrl_reg[irq_rx_nempty]__0\ : in STD_LOGIC;
    \ctrl_reg[irq_rx_full]__0\ : in STD_LOGIC;
    \ctrl_reg[irq_tx_empty]__0\ : in STD_LOGIC;
    \ctrl_reg[irq_tx_nfull]__0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][30]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][31]\ : in STD_LOGIC;
    \w_pnt_reg[0]\ : in STD_LOGIC;
    \w_pnt_reg[0]_0\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_rsp_o_reg[data][15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gpio_o : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bus_rsp_o_reg[data][0]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][1]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][2]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][3]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][4]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][5]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][6]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][7]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][8]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][9]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][10]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][11]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][12]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][13]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][14]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][15]_1\ : in STD_LOGIC;
    \ctrl_reg[enable]__0_0\ : in STD_LOGIC;
    \ctrl_reg[cpha]__0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][2]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_rsp_o_reg[data][5]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bus_rsp_o_reg[data][9]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bus_rsp_o_reg[data][16]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][16]_0\ : in STD_LOGIC;
    r_pnt : in STD_LOGIC;
    w_pnt : in STD_LOGIC;
    \bus_rsp_o_reg[data][30]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty : in STD_LOGIC;
    \bus_rsp_o_reg[data][31]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][31]_1\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][0]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][31]_2\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \bus_rsp_o_reg[data][3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bus_rsp_o_reg[data][9]_1\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][11]_0\ : in STD_LOGIC;
    rx_last : in STD_LOGIC;
    \ctrl_reg[irq_rx_nempty]__0_1\ : in STD_LOGIC;
    \ctrl_reg[irq_rx_full]__0_2\ : in STD_LOGIC;
    \ctrl_reg[irq_tx_empty]__0_3\ : in STD_LOGIC;
    \ctrl_reg[irq_tx_nfull]__0_4\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][31]_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \iodev_rsp[2][ack]\ : in STD_LOGIC;
    \bus_rsp_o[ack]\ : in STD_LOGIC;
    \iodev_rsp[11][ack]\ : in STD_LOGIC;
    \iodev_rsp[17][ack]\ : in STD_LOGIC;
    \iodev_rsp[4][ack]\ : in STD_LOGIC;
    \iodev_rsp[8][ack]\ : in STD_LOGIC;
    \response_reg_enabled.host_rsp_o_reg[data][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \response_reg_enabled.host_rsp_o_reg[data][31]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \response_reg_enabled.host_rsp_o_reg[data][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \response_reg_enabled.host_rsp_o_reg[data][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \response_reg_enabled.host_rsp_o_reg[data][31]_2\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \dev_30_rsp_i[err]\ : in STD_LOGIC;
    \request_reg_enabled.device_req_o_reg[rw]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \main_req_i[addr]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \main_req_i[data]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus_req_i[rw]\ : in STD_LOGIC
  );
end system_neorv32_vivado_ip_0_0_neorv32_bus_io_switch;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_bus_io_switch is
  signal \main_rsp[ack]\ : STD_LOGIC;
  signal \main_rsp[data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \response_reg_enabled.host_rsp_o[data][0]_i_2_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][1]_i_2_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][2]_i_2_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][3]_i_2_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][4]_i_2_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][5]_i_2_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][6]_i_2_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][7]_i_2_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][8]_i_2_n_0\ : STD_LOGIC;
  signal \response_reg_enabled.host_rsp_o[data][9]_i_2_n_0\ : STD_LOGIC;
begin
\device_rsp_i[ack]0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \iodev_rsp[2][ack]\,
      I1 => \bus_rsp_o[ack]\,
      I2 => \iodev_rsp[11][ack]\,
      I3 => \iodev_rsp[17][ack]\,
      I4 => \iodev_rsp[4][ack]\,
      I5 => \iodev_rsp[8][ack]\,
      O => \main_rsp[ack]\
    );
neorv32_bus_reg_inst: entity work.system_neorv32_vivado_ip_0_0_neorv32_bus_reg_5
     port map (
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      I48 => I48,
      Q(7 downto 0) => Q(7 downto 0),
      \bus_req_i[rw]\ => \bus_req_i[rw]\,
      \bus_req_i[stb]\ => \bus_req_i[stb]\,
      \bus_rsp_o_reg[data][0]\ => \bus_rsp_o_reg[data][0]\,
      \bus_rsp_o_reg[data][0]_0\ => \bus_rsp_o_reg[data][0]_0\,
      \bus_rsp_o_reg[data][10]\ => \bus_rsp_o_reg[data][10]\,
      \bus_rsp_o_reg[data][11]\ => \bus_rsp_o_reg[data][11]\,
      \bus_rsp_o_reg[data][11]_0\ => \bus_rsp_o_reg[data][11]_0\,
      \bus_rsp_o_reg[data][12]\ => \bus_rsp_o_reg[data][12]\,
      \bus_rsp_o_reg[data][13]\ => \bus_rsp_o_reg[data][13]\,
      \bus_rsp_o_reg[data][14]\ => \bus_rsp_o_reg[data][14]\,
      \bus_rsp_o_reg[data][15]\(9 downto 0) => \bus_rsp_o_reg[data][15]\(9 downto 0),
      \bus_rsp_o_reg[data][15]_0\(15 downto 0) => \bus_rsp_o_reg[data][15]_0\(15 downto 0),
      \bus_rsp_o_reg[data][15]_1\ => \bus_rsp_o_reg[data][15]_1\,
      \bus_rsp_o_reg[data][16]\ => \bus_rsp_o_reg[data][16]\,
      \bus_rsp_o_reg[data][16]_0\ => \bus_rsp_o_reg[data][16]_0\,
      \bus_rsp_o_reg[data][17]\ => \bus_rsp_o_reg[data][17]\,
      \bus_rsp_o_reg[data][19]\ => \bus_rsp_o_reg[data][19]\,
      \bus_rsp_o_reg[data][1]\ => \bus_rsp_o_reg[data][1]\,
      \bus_rsp_o_reg[data][2]\ => \bus_rsp_o_reg[data][2]\,
      \bus_rsp_o_reg[data][2]_0\ => \bus_rsp_o_reg[data][2]_0\,
      \bus_rsp_o_reg[data][30]\ => \bus_rsp_o_reg[data][30]\,
      \bus_rsp_o_reg[data][30]_0\(0) => \bus_rsp_o_reg[data][30]_0\(0),
      \bus_rsp_o_reg[data][31]\ => \bus_rsp_o_reg[data][31]\,
      \bus_rsp_o_reg[data][31]_0\ => \bus_rsp_o_reg[data][31]_0\,
      \bus_rsp_o_reg[data][31]_1\ => \bus_rsp_o_reg[data][31]_1\,
      \bus_rsp_o_reg[data][31]_2\(30 downto 0) => \bus_rsp_o_reg[data][31]_2\(30 downto 0),
      \bus_rsp_o_reg[data][31]_3\(31 downto 0) => \bus_rsp_o_reg[data][31]_3\(31 downto 0),
      \bus_rsp_o_reg[data][3]\ => \bus_rsp_o_reg[data][3]\,
      \bus_rsp_o_reg[data][3]_0\(2 downto 0) => \bus_rsp_o_reg[data][3]_0\(2 downto 0),
      \bus_rsp_o_reg[data][4]\ => \bus_rsp_o_reg[data][4]\,
      \bus_rsp_o_reg[data][5]\(2 downto 0) => \bus_rsp_o_reg[data][5]\(2 downto 0),
      \bus_rsp_o_reg[data][5]_0\ => \bus_rsp_o_reg[data][5]_0\,
      \bus_rsp_o_reg[data][5]_1\(2 downto 0) => \bus_rsp_o_reg[data][5]_1\(2 downto 0),
      \bus_rsp_o_reg[data][6]\ => \bus_rsp_o_reg[data][6]\,
      \bus_rsp_o_reg[data][7]\ => \bus_rsp_o_reg[data][7]\,
      \bus_rsp_o_reg[data][7]_0\(7 downto 0) => \bus_rsp_o_reg[data][7]_0\(7 downto 0),
      \bus_rsp_o_reg[data][8]\ => \bus_rsp_o_reg[data][8]\,
      \bus_rsp_o_reg[data][9]\ => \bus_rsp_o_reg[data][9]\,
      \bus_rsp_o_reg[data][9]_0\(3 downto 0) => \bus_rsp_o_reg[data][9]_0\(3 downto 0),
      \bus_rsp_o_reg[data][9]_1\ => \bus_rsp_o_reg[data][9]_1\,
      clk => clk,
      \ctrl[enable]\ => \ctrl[enable]\,
      \ctrl_reg[cpha]__0\ => \ctrl_reg[cpha]__0\,
      \ctrl_reg[enable]__0\ => \ctrl_reg[enable]__0\,
      \ctrl_reg[enable]__0_0\ => \ctrl_reg[enable]__0_0\,
      \ctrl_reg[hwfc_en]__0\ => \ctrl_reg[hwfc_en]__0\,
      \ctrl_reg[irq_rx_full]__0\ => \ctrl_reg[irq_rx_full]__0\,
      \ctrl_reg[irq_rx_full]__0_2\ => \ctrl_reg[irq_rx_full]__0_2\,
      \ctrl_reg[irq_rx_nempty]__0\ => \ctrl_reg[irq_rx_nempty]__0\,
      \ctrl_reg[irq_rx_nempty]__0_1\ => \ctrl_reg[irq_rx_nempty]__0_1\,
      \ctrl_reg[irq_tx_empty]__0\ => \ctrl_reg[irq_tx_empty]__0\,
      \ctrl_reg[irq_tx_empty]__0_3\ => \ctrl_reg[irq_tx_empty]__0_3\,
      \ctrl_reg[irq_tx_nfull]__0\ => \ctrl_reg[irq_tx_nfull]__0\,
      \ctrl_reg[irq_tx_nfull]__0_4\ => \ctrl_reg[irq_tx_nfull]__0_4\,
      \ctrl_reg[sim_mode]__0\ => \ctrl_reg[sim_mode]__0\,
      \dev_00_req_o[addr]\(9 downto 0) => \dev_00_req_o[addr]\(9 downto 0),
      \dev_00_req_o[rw]\ => \dev_12_req_o[rw]\,
      \dev_12_req_o[data]\(31 downto 0) => \dev_12_req_o[data]\(31 downto 0),
      \dev_30_rsp_i[err]\ => \dev_30_rsp_i[err]\,
      \device_rsp_i[ack]\ => \main_rsp[ack]\,
      \device_rsp_i[data]\(31 downto 0) => \main_rsp[data]\(31 downto 0),
      empty => empty,
      gpio_o(15 downto 0) => gpio_o(15 downto 0),
      \main_req_i[addr]\(14 downto 0) => \main_req_i[addr]\(14 downto 0),
      \main_req_i[data]\(31 downto 0) => \main_req_i[data]\(31 downto 0),
      \main_rsp_o[ack]\ => \main_rsp_o[ack]\,
      \main_rsp_o[data]\(31 downto 0) => \main_rsp_o[data]\(31 downto 0),
      \main_rsp_o[err]\ => \main_rsp_o[err]\,
      p_1_in(0) => p_1_in(0),
      \port_in_reg[15]\(15 downto 0) => \port_in_reg[15]\(15 downto 0),
      r_pnt => r_pnt,
      re0 => re0,
      \request_reg_enabled.device_req_o_reg[addr][16]_0\ => \iodev_req[4][stb]\,
      \request_reg_enabled.device_req_o_reg[addr][16]_1\ => \iodev_req[8][stb]\,
      \request_reg_enabled.device_req_o_reg[addr][17]_0\ => \iodev_req[11][stb]\,
      \request_reg_enabled.device_req_o_reg[addr][17]_1\ => \iodev_req[17][stb]\,
      \request_reg_enabled.device_req_o_reg[addr][20]_0\ => \iodev_req[2][stb]\,
      \request_reg_enabled.device_req_o_reg[addr][2]_0\ => \request_reg_enabled.device_req_o_reg[addr][2]\,
      \request_reg_enabled.device_req_o_reg[addr][2]_1\(0) => \request_reg_enabled.device_req_o_reg[addr][2]_0\(0),
      \request_reg_enabled.device_req_o_reg[addr][2]_2\(0) => \request_reg_enabled.device_req_o_reg[addr][2]_1\(0),
      \request_reg_enabled.device_req_o_reg[addr][2]_3\(0) => \request_reg_enabled.device_req_o_reg[addr][2]_2\(0),
      \request_reg_enabled.device_req_o_reg[addr][3]_0\(0) => \request_reg_enabled.device_req_o_reg[addr][3]\(0),
      \request_reg_enabled.device_req_o_reg[addr][3]_1\(0) => \request_reg_enabled.device_req_o_reg[addr][3]_0\(0),
      \request_reg_enabled.device_req_o_reg[addr][3]_2\(0) => \request_reg_enabled.device_req_o_reg[addr][3]_1\(0),
      \request_reg_enabled.device_req_o_reg[addr][3]_3\(31 downto 0) => \request_reg_enabled.device_req_o_reg[addr][3]_2\(31 downto 0),
      \request_reg_enabled.device_req_o_reg[addr][4]_0\(0) => \request_reg_enabled.device_req_o_reg[addr][4]\(0),
      \request_reg_enabled.device_req_o_reg[data][0]_0\ => \request_reg_enabled.device_req_o_reg[data][0]\,
      \request_reg_enabled.device_req_o_reg[data][1]_0\ => \request_reg_enabled.device_req_o_reg[data][1]\,
      \request_reg_enabled.device_req_o_reg[data][2]_0\ => \request_reg_enabled.device_req_o_reg[data][2]\,
      \request_reg_enabled.device_req_o_reg[rw]_0\(25 downto 0) => \request_reg_enabled.device_req_o_reg[rw]\(25 downto 0),
      \request_reg_enabled.device_req_o_reg[rw]_1\ => \request_reg_enabled.device_req_o_reg[rw]_0\,
      \request_reg_enabled.device_req_o_reg[rw]_2\ => \request_reg_enabled.device_req_o_reg[rw]_1\,
      \request_reg_enabled.device_req_o_reg[rw]_3\(14 downto 0) => \request_reg_enabled.device_req_o_reg[rw]_2\(14 downto 0),
      \request_reg_enabled.device_req_o_reg[rw]_4\(0) => \request_reg_enabled.device_req_o_reg[rw]_3\(0),
      \request_reg_enabled.device_req_o_reg[rw]_5\(31 downto 0) => \request_reg_enabled.device_req_o_reg[rw]_4\(31 downto 0),
      \request_reg_enabled.device_req_o_reg[rw]_6\(0) => \request_reg_enabled.device_req_o_reg[rw]_5\(0),
      \request_reg_enabled.device_req_o_reg[rw]_7\ => \request_reg_enabled.device_req_o_reg[rw]_6\,
      \request_reg_enabled.device_req_o_reg[rw]_8\(0) => \request_reg_enabled.device_req_o_reg[rw]_7\(0),
      rstn_sys => rstn_sys,
      \rx_fifo[avail]\ => \rx_fifo[avail]\,
      rx_last => rx_last,
      \tx_fifo[avail]\ => \tx_fifo[avail]\,
      w_pnt => w_pnt,
      \w_pnt_reg[0]\ => \w_pnt_reg[0]\,
      \w_pnt_reg[0]_0\ => \w_pnt_reg[0]_0\,
      we => we
    );
\response_reg_enabled.host_rsp_o[data][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(0),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(0),
      I3 => \response_reg_enabled.host_rsp_o[data][0]_i_2_n_0\,
      O => \main_rsp[data]\(0)
    );
\response_reg_enabled.host_rsp_o[data][0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]_0\(0),
      I1 => \response_reg_enabled.host_rsp_o_reg[data][15]\(0),
      I2 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(0),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_2\(0),
      O => \response_reg_enabled.host_rsp_o[data][0]_i_2_n_0\
    );
\response_reg_enabled.host_rsp_o[data][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(10),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(10),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_2\(10),
      I4 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(10),
      I5 => \response_reg_enabled.host_rsp_o_reg[data][15]\(10),
      O => \main_rsp[data]\(10)
    );
\response_reg_enabled.host_rsp_o[data][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(11),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(11),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_2\(11),
      I4 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(11),
      I5 => \response_reg_enabled.host_rsp_o_reg[data][15]\(11),
      O => \main_rsp[data]\(11)
    );
\response_reg_enabled.host_rsp_o[data][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(12),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(12),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_2\(12),
      I4 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(12),
      I5 => \response_reg_enabled.host_rsp_o_reg[data][15]\(12),
      O => \main_rsp[data]\(12)
    );
\response_reg_enabled.host_rsp_o[data][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(13),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(13),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_2\(13),
      I4 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(13),
      I5 => \response_reg_enabled.host_rsp_o_reg[data][15]\(13),
      O => \main_rsp[data]\(13)
    );
\response_reg_enabled.host_rsp_o[data][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(14),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(14),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_2\(14),
      I4 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(14),
      I5 => \response_reg_enabled.host_rsp_o_reg[data][15]\(14),
      O => \main_rsp[data]\(14)
    );
\response_reg_enabled.host_rsp_o[data][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(15),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(15),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_2\(15),
      I4 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(15),
      I5 => \response_reg_enabled.host_rsp_o_reg[data][15]\(15),
      O => \main_rsp[data]\(15)
    );
\response_reg_enabled.host_rsp_o[data][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(16),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(16),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_2\(16),
      I4 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(16),
      I5 => \response_reg_enabled.host_rsp_o_reg[data][31]_0\(10),
      O => \main_rsp[data]\(16)
    );
\response_reg_enabled.host_rsp_o[data][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(17),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(17),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_2\(17),
      I4 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(17),
      I5 => \response_reg_enabled.host_rsp_o_reg[data][31]_0\(11),
      O => \main_rsp[data]\(17)
    );
\response_reg_enabled.host_rsp_o[data][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(18),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(18),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_2\(18),
      I4 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(18),
      I5 => \response_reg_enabled.host_rsp_o_reg[data][31]_0\(12),
      O => \main_rsp[data]\(18)
    );
\response_reg_enabled.host_rsp_o[data][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(19),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(19),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(19),
      I4 => \response_reg_enabled.host_rsp_o_reg[data][31]_2\(19),
      O => \main_rsp[data]\(19)
    );
\response_reg_enabled.host_rsp_o[data][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(1),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(1),
      I3 => \response_reg_enabled.host_rsp_o[data][1]_i_2_n_0\,
      O => \main_rsp[data]\(1)
    );
\response_reg_enabled.host_rsp_o[data][1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]_0\(1),
      I1 => \response_reg_enabled.host_rsp_o_reg[data][15]\(1),
      I2 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(1),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_2\(1),
      O => \response_reg_enabled.host_rsp_o[data][1]_i_2_n_0\
    );
\response_reg_enabled.host_rsp_o[data][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(20),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(20),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(20),
      I4 => \response_reg_enabled.host_rsp_o_reg[data][31]_2\(20),
      O => \main_rsp[data]\(20)
    );
\response_reg_enabled.host_rsp_o[data][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(21),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(21),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(21),
      I4 => \response_reg_enabled.host_rsp_o_reg[data][31]_2\(21),
      O => \main_rsp[data]\(21)
    );
\response_reg_enabled.host_rsp_o[data][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(22),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(22),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(22),
      I4 => \response_reg_enabled.host_rsp_o_reg[data][31]_2\(22),
      O => \main_rsp[data]\(22)
    );
\response_reg_enabled.host_rsp_o[data][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(23),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(23),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(23),
      I4 => \response_reg_enabled.host_rsp_o_reg[data][31]_2\(23),
      O => \main_rsp[data]\(23)
    );
\response_reg_enabled.host_rsp_o[data][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(24),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(24),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(24),
      O => \main_rsp[data]\(24)
    );
\response_reg_enabled.host_rsp_o[data][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(25),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(25),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(25),
      O => \main_rsp[data]\(25)
    );
\response_reg_enabled.host_rsp_o[data][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(26),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(26),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(26),
      O => \main_rsp[data]\(26)
    );
\response_reg_enabled.host_rsp_o[data][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(27),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(27),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(27),
      O => \main_rsp[data]\(27)
    );
\response_reg_enabled.host_rsp_o[data][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(28),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(28),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(28),
      O => \main_rsp[data]\(28)
    );
\response_reg_enabled.host_rsp_o[data][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(29),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(29),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(29),
      O => \main_rsp[data]\(29)
    );
\response_reg_enabled.host_rsp_o[data][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(2),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(2),
      I3 => \response_reg_enabled.host_rsp_o[data][2]_i_2_n_0\,
      O => \main_rsp[data]\(2)
    );
\response_reg_enabled.host_rsp_o[data][2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]_0\(2),
      I1 => \response_reg_enabled.host_rsp_o_reg[data][15]\(2),
      I2 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(2),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_2\(2),
      O => \response_reg_enabled.host_rsp_o[data][2]_i_2_n_0\
    );
\response_reg_enabled.host_rsp_o[data][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(30),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(30),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_2\(24),
      I4 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(30),
      I5 => \response_reg_enabled.host_rsp_o_reg[data][31]_0\(13),
      O => \main_rsp[data]\(30)
    );
\response_reg_enabled.host_rsp_o[data][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(31),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(31),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_2\(25),
      I4 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(31),
      I5 => \response_reg_enabled.host_rsp_o_reg[data][31]_0\(14),
      O => \main_rsp[data]\(31)
    );
\response_reg_enabled.host_rsp_o[data][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(3),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(3),
      I3 => \response_reg_enabled.host_rsp_o[data][3]_i_2_n_0\,
      O => \main_rsp[data]\(3)
    );
\response_reg_enabled.host_rsp_o[data][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]_0\(3),
      I1 => \response_reg_enabled.host_rsp_o_reg[data][15]\(3),
      I2 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(3),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_2\(3),
      O => \response_reg_enabled.host_rsp_o[data][3]_i_2_n_0\
    );
\response_reg_enabled.host_rsp_o[data][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(4),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(4),
      I3 => \response_reg_enabled.host_rsp_o[data][4]_i_2_n_0\,
      O => \main_rsp[data]\(4)
    );
\response_reg_enabled.host_rsp_o[data][4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]_0\(4),
      I1 => \response_reg_enabled.host_rsp_o_reg[data][15]\(4),
      I2 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(4),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_2\(4),
      O => \response_reg_enabled.host_rsp_o[data][4]_i_2_n_0\
    );
\response_reg_enabled.host_rsp_o[data][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(5),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(5),
      I3 => \response_reg_enabled.host_rsp_o[data][5]_i_2_n_0\,
      O => \main_rsp[data]\(5)
    );
\response_reg_enabled.host_rsp_o[data][5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]_0\(5),
      I1 => \response_reg_enabled.host_rsp_o_reg[data][15]\(5),
      I2 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(5),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_2\(5),
      O => \response_reg_enabled.host_rsp_o[data][5]_i_2_n_0\
    );
\response_reg_enabled.host_rsp_o[data][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(6),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(6),
      I3 => \response_reg_enabled.host_rsp_o[data][6]_i_2_n_0\,
      O => \main_rsp[data]\(6)
    );
\response_reg_enabled.host_rsp_o[data][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]_0\(6),
      I1 => \response_reg_enabled.host_rsp_o_reg[data][15]\(6),
      I2 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(6),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_2\(6),
      O => \response_reg_enabled.host_rsp_o[data][6]_i_2_n_0\
    );
\response_reg_enabled.host_rsp_o[data][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(7),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(7),
      I3 => \response_reg_enabled.host_rsp_o[data][7]_i_2_n_0\,
      O => \main_rsp[data]\(7)
    );
\response_reg_enabled.host_rsp_o[data][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]_0\(7),
      I1 => \response_reg_enabled.host_rsp_o_reg[data][15]\(7),
      I2 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(7),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_2\(7),
      O => \response_reg_enabled.host_rsp_o[data][7]_i_2_n_0\
    );
\response_reg_enabled.host_rsp_o[data][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(8),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(8),
      I3 => \response_reg_enabled.host_rsp_o[data][8]_i_2_n_0\,
      O => \main_rsp[data]\(8)
    );
\response_reg_enabled.host_rsp_o[data][8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]_0\(8),
      I1 => \response_reg_enabled.host_rsp_o_reg[data][15]\(8),
      I2 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(8),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_2\(8),
      O => \response_reg_enabled.host_rsp_o[data][8]_i_2_n_0\
    );
\response_reg_enabled.host_rsp_o[data][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]\(9),
      I1 => \bus_rsp_o[ack]\,
      I2 => DOADO(9),
      I3 => \response_reg_enabled.host_rsp_o[data][9]_i_2_n_0\,
      O => \main_rsp[data]\(9)
    );
\response_reg_enabled.host_rsp_o[data][9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \response_reg_enabled.host_rsp_o_reg[data][31]_0\(9),
      I1 => \response_reg_enabled.host_rsp_o_reg[data][15]\(9),
      I2 => \response_reg_enabled.host_rsp_o_reg[data][31]_1\(9),
      I3 => \response_reg_enabled.host_rsp_o_reg[data][31]_2\(9),
      O => \response_reg_enabled.host_rsp_o[data][9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_cache_memory is
  port (
    \cpu_i_rsp[0][data]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_sequential_ctrl_reg[state][0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fetch_reg[pc][31]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \icache_req[0][addr]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wdata_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_i : out STD_LOGIC;
    \FSM_sequential_ctrl_reg[state][0]_0\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \ctrl_reg[state]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_ctrl_reg[state][2]\ : in STD_LOGIC;
    \amo_rsp[data]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    in9 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \rdata_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icache_rsp[0][err]\ : in STD_LOGIC;
    \exe_engine_reg[ir][29]\ : in STD_LOGIC;
    \exe_engine_reg[ir][29]_0\ : in STD_LOGIC;
    \icache_rsp[0][ack]\ : in STD_LOGIC;
    p_0_in5_out : in STD_LOGIC;
    \FSM_sequential_ctrl_reg[state][2]_0\ : in STD_LOGIC;
    data_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \rdata_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rdata_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rdata_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end system_neorv32_vivado_ip_0_0_neorv32_cache_memory;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_cache_memory is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \cache_i[sta_hit]\ : STD_LOGIC;
  signal \cache_o[we]\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal data_stat_mem_n_11 : STD_LOGIC;
  signal data_stat_mem_n_12 : STD_LOGIC;
  signal data_stat_mem_n_13 : STD_LOGIC;
  signal data_stat_mem_n_14 : STD_LOGIC;
  signal \^fetch_reg[pc][31]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal hit_o1 : STD_LOGIC;
  signal \hit_o1_carry__0_n_1\ : STD_LOGIC;
  signal \hit_o1_carry__0_n_2\ : STD_LOGIC;
  signal \hit_o1_carry__0_n_3\ : STD_LOGIC;
  signal hit_o1_carry_n_0 : STD_LOGIC;
  signal hit_o1_carry_n_1 : STD_LOGIC;
  signal hit_o1_carry_n_2 : STD_LOGIC;
  signal hit_o1_carry_n_3 : STD_LOGIC;
  signal \^icache_req[0][addr]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tag_ff : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tag_memory_n_0 : STD_LOGIC;
  signal tag_memory_n_1 : STD_LOGIC;
  signal tag_memory_n_2 : STD_LOGIC;
  signal tag_memory_n_3 : STD_LOGIC;
  signal tag_memory_n_4 : STD_LOGIC;
  signal tag_memory_n_5 : STD_LOGIC;
  signal tag_memory_n_6 : STD_LOGIC;
  signal tag_memory_n_7 : STD_LOGIC;
  signal \valid_mem[0]_i_1_n_0\ : STD_LOGIC;
  signal \valid_mem[1]_i_1_n_0\ : STD_LOGIC;
  signal \valid_mem[2]_i_1_n_0\ : STD_LOGIC;
  signal \valid_mem[3]_i_1_n_0\ : STD_LOGIC;
  signal valid_mem_rd : STD_LOGIC;
  signal valid_mem_rd_i_1_n_0 : STD_LOGIC;
  signal \valid_mem_reg_n_0_[0]\ : STD_LOGIC;
  signal \valid_mem_reg_n_0_[1]\ : STD_LOGIC;
  signal \valid_mem_reg_n_0_[2]\ : STD_LOGIC;
  signal \valid_mem_reg_n_0_[3]\ : STD_LOGIC;
  signal NLW_hit_o1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hit_o1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  E(0) <= \^e\(0);
  \fetch_reg[pc][31]\(23 downto 0) <= \^fetch_reg[pc][31]\(23 downto 0);
  \icache_req[0][addr]\(1 downto 0) <= \^icache_req[0][addr]\(1 downto 0);
\data_mem_gen[0].data_mem\: entity work.\system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0\
     port map (
      E(0) => \^e\(0),
      addr_i(1 downto 0) => \^icache_req[0][addr]\(1 downto 0),
      \amo_rsp[data]\(7 downto 0) => \amo_rsp[data]\(7 downto 0),
      \cache_o[we]\(0) => \cache_o[we]\(1),
      clk => clk,
      \cpu_i_rsp[0][data]\(7 downto 0) => \cpu_i_rsp[0][data]\(7 downto 0),
      \ctrl_reg[state]\(2 downto 0) => \ctrl_reg[state]\(2 downto 0),
      \rdata_reg[7]_0\(7 downto 0) => \rdata_reg[7]\(7 downto 0),
      \rdata_reg[7]_1\ => data_stat_mem_n_14,
      \rdata_reg[7]_2\ => data_stat_mem_n_13,
      \rdata_reg[7]_3\ => data_stat_mem_n_12,
      \rdata_reg[7]_4\ => data_stat_mem_n_11
    );
\data_mem_gen[1].data_mem\: entity work.\system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0_6\
     port map (
      E(0) => \^e\(0),
      addr_i(1 downto 0) => \^icache_req[0][addr]\(1 downto 0),
      \amo_rsp[data]\(7 downto 0) => \amo_rsp[data]\(15 downto 8),
      \cache_o[we]\(0) => \cache_o[we]\(1),
      clk => clk,
      \cpu_i_rsp[0][data]\(7 downto 0) => \cpu_i_rsp[0][data]\(15 downto 8),
      \ctrl_reg[state]\(2 downto 0) => \ctrl_reg[state]\(2 downto 0),
      \rdata_reg[0]_0\ => data_stat_mem_n_14,
      \rdata_reg[0]_1\ => data_stat_mem_n_13,
      \rdata_reg[0]_2\ => data_stat_mem_n_12,
      \rdata_reg[0]_3\ => data_stat_mem_n_11,
      \rdata_reg[7]_0\(7 downto 0) => \rdata_reg[7]_0\(7 downto 0)
    );
\data_mem_gen[2].data_mem\: entity work.\system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0_7\
     port map (
      E(0) => \^e\(0),
      addr_i(1 downto 0) => \^icache_req[0][addr]\(1 downto 0),
      \amo_rsp[data]\(7 downto 0) => \amo_rsp[data]\(23 downto 16),
      \cache_o[we]\(0) => \cache_o[we]\(1),
      clk => clk,
      \cpu_i_rsp[0][data]\(7 downto 0) => \cpu_i_rsp[0][data]\(23 downto 16),
      \ctrl_reg[state]\(2 downto 0) => \ctrl_reg[state]\(2 downto 0),
      \rdata_reg[7]_0\(7 downto 0) => \rdata_reg[7]_1\(7 downto 0),
      \rdata_reg[7]_1\ => data_stat_mem_n_14,
      \rdata_reg[7]_2\ => data_stat_mem_n_13,
      \rdata_reg[7]_3\ => data_stat_mem_n_12,
      \rdata_reg[7]_4\ => data_stat_mem_n_11
    );
data_stat_mem: entity work.\system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized1\
     port map (
      E(0) => \^e\(0),
      \FSM_sequential_ctrl_reg[state][0]\ => \FSM_sequential_ctrl_reg[state][0]\,
      Q(3 downto 0) => Q(3 downto 0),
      addr_i(1 downto 0) => \^icache_req[0][addr]\(1 downto 0),
      \amo_rsp[data]\(7 downto 0) => \amo_rsp[data]\(31 downto 24),
      \cache_i[sta_hit]\ => \cache_i[sta_hit]\,
      \cache_o[we]\(0) => \cache_o[we]\(1),
      clk => clk,
      \cpu_i_rsp[0][data]\(7 downto 0) => \cpu_i_rsp[0][data]\(31 downto 24),
      \ctrl_reg[state]\(2 downto 0) => \ctrl_reg[state]\(2 downto 0),
      data_i(8 downto 0) => data_i(8 downto 0),
      \exe_engine_reg[ir][13]\ => \exe_engine_reg[ir][29]\,
      \exe_engine_reg[ir][13]_0\ => \FSM_sequential_ctrl_reg[state][2]\,
      \fetch_reg[pc][2]\ => data_stat_mem_n_14,
      \fetch_reg[pc][3]\ => data_stat_mem_n_13,
      \fetch_reg[pc][4]\ => data_stat_mem_n_12,
      \fetch_reg[pc][5]\ => data_stat_mem_n_11,
      \icache_rsp[0][err]\ => \icache_rsp[0][err]\,
      \rdata_reg[0]_0\(3 downto 0) => \rdata_reg[0]\(3 downto 0),
      wdata_i(0) => wdata_i(0)
    );
hit_o1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hit_o1_carry_n_0,
      CO(2) => hit_o1_carry_n_1,
      CO(1) => hit_o1_carry_n_2,
      CO(0) => hit_o1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_hit_o1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tag_memory_n_0,
      S(2) => tag_memory_n_1,
      S(1) => tag_memory_n_2,
      S(0) => tag_memory_n_3
    );
\hit_o1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => hit_o1_carry_n_0,
      CO(3) => hit_o1,
      CO(2) => \hit_o1_carry__0_n_1\,
      CO(1) => \hit_o1_carry__0_n_2\,
      CO(0) => \hit_o1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_hit_o1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => tag_memory_n_4,
      S(2) => tag_memory_n_5,
      S(1) => tag_memory_n_6,
      S(0) => tag_memory_n_7
    );
\tag_ff_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fetch_reg[pc][31]\(0),
      Q => tag_ff(0)
    );
\tag_ff_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fetch_reg[pc][31]\(10),
      Q => tag_ff(10)
    );
\tag_ff_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fetch_reg[pc][31]\(11),
      Q => tag_ff(11)
    );
\tag_ff_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fetch_reg[pc][31]\(12),
      Q => tag_ff(12)
    );
\tag_ff_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fetch_reg[pc][31]\(13),
      Q => tag_ff(13)
    );
\tag_ff_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fetch_reg[pc][31]\(14),
      Q => tag_ff(14)
    );
\tag_ff_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fetch_reg[pc][31]\(15),
      Q => tag_ff(15)
    );
\tag_ff_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fetch_reg[pc][31]\(16),
      Q => tag_ff(16)
    );
\tag_ff_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fetch_reg[pc][31]\(17),
      Q => tag_ff(17)
    );
\tag_ff_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fetch_reg[pc][31]\(18),
      Q => tag_ff(18)
    );
\tag_ff_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fetch_reg[pc][31]\(19),
      Q => tag_ff(19)
    );
\tag_ff_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fetch_reg[pc][31]\(1),
      Q => tag_ff(1)
    );
\tag_ff_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fetch_reg[pc][31]\(20),
      Q => tag_ff(20)
    );
\tag_ff_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fetch_reg[pc][31]\(21),
      Q => tag_ff(21)
    );
\tag_ff_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fetch_reg[pc][31]\(22),
      Q => tag_ff(22)
    );
\tag_ff_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fetch_reg[pc][31]\(23),
      Q => tag_ff(23)
    );
\tag_ff_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fetch_reg[pc][31]\(2),
      Q => tag_ff(2)
    );
\tag_ff_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fetch_reg[pc][31]\(3),
      Q => tag_ff(3)
    );
\tag_ff_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fetch_reg[pc][31]\(4),
      Q => tag_ff(4)
    );
\tag_ff_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fetch_reg[pc][31]\(5),
      Q => tag_ff(5)
    );
\tag_ff_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fetch_reg[pc][31]\(6),
      Q => tag_ff(6)
    );
\tag_ff_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fetch_reg[pc][31]\(7),
      Q => tag_ff(7)
    );
\tag_ff_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fetch_reg[pc][31]\(8),
      Q => tag_ff(8)
    );
\tag_ff_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fetch_reg[pc][31]\(9),
      Q => tag_ff(9)
    );
tag_memory: entity work.system_neorv32_vivado_ip_0_0_neorv32_prim_spram
     port map (
      CO(0) => hit_o1,
      \FSM_sequential_ctrl_reg[state][0]\ => \FSM_sequential_ctrl_reg[state][0]_0\,
      \FSM_sequential_ctrl_reg[state][2]\ => \FSM_sequential_ctrl_reg[state][2]\,
      \FSM_sequential_ctrl_reg[state][2]_0\ => \FSM_sequential_ctrl_reg[state][2]_0\,
      Q(23 downto 0) => tag_ff(23 downto 0),
      S(3) => tag_memory_n_0,
      S(2) => tag_memory_n_1,
      S(1) => tag_memory_n_2,
      S(0) => tag_memory_n_3,
      addr_i(1 downto 0) => \^icache_req[0][addr]\(1 downto 0),
      \cache_i[sta_hit]\ => \cache_i[sta_hit]\,
      clk => clk,
      \ctrl_reg[state]\(2 downto 0) => \ctrl_reg[state]\(2 downto 0),
      \exe_engine_reg[ir][29]\ => \exe_engine_reg[ir][29]_0\,
      \exe_engine_reg[ir][29]_0\ => \exe_engine_reg[ir][29]\,
      \fetch_reg[pc][31]\(23 downto 0) => \^fetch_reg[pc][31]\(23 downto 0),
      \icache_rsp[0][ack]\ => \icache_rsp[0][ack]\,
      in9(25 downto 0) => in9(25 downto 0),
      p_0_in5_out => p_0_in5_out,
      \rdata_reg[22]_0\(3) => tag_memory_n_4,
      \rdata_reg[22]_0\(2) => tag_memory_n_5,
      \rdata_reg[22]_0\(1) => tag_memory_n_6,
      \rdata_reg[22]_0\(0) => tag_memory_n_7,
      \tag_ff_reg[23]\(25 downto 0) => Q(29 downto 4),
      valid_mem_rd => valid_mem_rd,
      we_i => we_i
    );
\valid_mem[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0F00000100"
    )
        port map (
      I0 => \^icache_req[0][addr]\(0),
      I1 => \^icache_req[0][addr]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \ctrl_reg[state]\(1),
      I5 => \valid_mem_reg_n_0_[0]\,
      O => \valid_mem[0]_i_1_n_0\
    );
\valid_mem[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0F00000200"
    )
        port map (
      I0 => \^icache_req[0][addr]\(0),
      I1 => \^icache_req[0][addr]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \ctrl_reg[state]\(1),
      I5 => \valid_mem_reg_n_0_[1]\,
      O => \valid_mem[1]_i_1_n_0\
    );
\valid_mem[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0F00000400"
    )
        port map (
      I0 => \^icache_req[0][addr]\(0),
      I1 => \^icache_req[0][addr]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \ctrl_reg[state]\(1),
      I5 => \valid_mem_reg_n_0_[2]\,
      O => \valid_mem[2]_i_1_n_0\
    );
\valid_mem[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0F00000800"
    )
        port map (
      I0 => \^icache_req[0][addr]\(0),
      I1 => \^icache_req[0][addr]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \ctrl_reg[state]\(1),
      I5 => \valid_mem_reg_n_0_[3]\,
      O => \valid_mem[3]_i_1_n_0\
    );
valid_mem_rd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACAFFF0CACA0F00"
    )
        port map (
      I0 => \valid_mem_reg_n_0_[1]\,
      I1 => \valid_mem_reg_n_0_[3]\,
      I2 => \^icache_req[0][addr]\(1),
      I3 => \valid_mem_reg_n_0_[0]\,
      I4 => \^icache_req[0][addr]\(0),
      I5 => \valid_mem_reg_n_0_[2]\,
      O => valid_mem_rd_i_1_n_0
    );
valid_mem_rd_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => valid_mem_rd_i_1_n_0,
      Q => valid_mem_rd
    );
\valid_mem_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \valid_mem[0]_i_1_n_0\,
      Q => \valid_mem_reg_n_0_[0]\
    );
\valid_mem_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \valid_mem[1]_i_1_n_0\,
      Q => \valid_mem_reg_n_0_[1]\
    );
\valid_mem_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \valid_mem[2]_i_1_n_0\,
      Q => \valid_mem_reg_n_0_[2]\
    );
\valid_mem_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \valid_mem[3]_i_1_n_0\,
      Q => \valid_mem_reg_n_0_[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_cache_memory_8 is
  port (
    \cpu_d_rsp[0][ack]\ : out STD_LOGIC;
    \cpu_d_rsp[0][err]\ : out STD_LOGIC;
    \cpu_d_rsp[0][data]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    data_i : out STD_LOGIC_VECTOR ( 11 downto 0 );
    addr_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rdata_reg[6]\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \mar_reg[1]\ : out STD_LOGIC;
    \mar_reg[1]_0\ : out STD_LOGIC;
    \FSM_sequential_ctrl_reg[state][1]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \ctrl_reg[rf_wb_en]\ : in STD_LOGIC;
    \ctrl_reg[state]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cpu_d_req[0][rw]\ : in STD_LOGIC;
    \trap_ctrl_reg[exc_buf][8]\ : in STD_LOGIC;
    \amo_rsp[data]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \main_req_i[data]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_ctrl_reg[state][2]\ : in STD_LOGIC;
    \tag_ff_reg[23]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in10 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rdata_o_reg[30]\ : in STD_LOGIC;
    \rdata_o_reg[30]_0\ : in STD_LOGIC;
    \rdata_o_reg[0]\ : in STD_LOGIC;
    \rdata_o_reg[0]_0\ : in STD_LOGIC;
    \rdata_o_reg[1]\ : in STD_LOGIC;
    \rdata_o_reg[2]\ : in STD_LOGIC;
    \rdata_o_reg[3]\ : in STD_LOGIC;
    \rdata_o_reg[4]\ : in STD_LOGIC;
    \rdata_o_reg[5]\ : in STD_LOGIC;
    \rdata_o_reg[6]\ : in STD_LOGIC;
    \rdata_o_reg[24]\ : in STD_LOGIC;
    \rdata_o_reg[24]_0\ : in STD_LOGIC;
    \FSM_sequential_ctrl_reg[state][2]_0\ : in STD_LOGIC;
    \FSM_sequential_ctrl_reg[state][2]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_neorv32_vivado_ip_0_0_neorv32_cache_memory_8 : entity is "neorv32_cache_memory";
end system_neorv32_vivado_ip_0_0_neorv32_cache_memory_8;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_cache_memory_8 is
  signal \^addr_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \cache_o[we]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^data_i\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal data_stat_mem_n_10 : STD_LOGIC;
  signal data_stat_mem_n_11 : STD_LOGIC;
  signal data_stat_mem_n_12 : STD_LOGIC;
  signal data_stat_mem_n_13 : STD_LOGIC;
  signal data_stat_mem_n_9 : STD_LOGIC;
  signal \dcache_req[0][addr]\ : STD_LOGIC_VECTOR ( 30 downto 8 );
  signal hit_o1 : STD_LOGIC;
  signal \hit_o1_carry__0_n_1\ : STD_LOGIC;
  signal \hit_o1_carry__0_n_2\ : STD_LOGIC;
  signal \hit_o1_carry__0_n_3\ : STD_LOGIC;
  signal hit_o1_carry_n_0 : STD_LOGIC;
  signal hit_o1_carry_n_1 : STD_LOGIC;
  signal hit_o1_carry_n_2 : STD_LOGIC;
  signal hit_o1_carry_n_3 : STD_LOGIC;
  signal in16 : STD_LOGIC_VECTOR ( 15 downto 7 );
  signal rdata1 : STD_LOGIC;
  signal \rdata1__1\ : STD_LOGIC;
  signal \rdata1__2\ : STD_LOGIC;
  signal \rdata1__3\ : STD_LOGIC;
  signal tag_ff : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tag_memory_n_10 : STD_LOGIC;
  signal tag_memory_n_11 : STD_LOGIC;
  signal tag_memory_n_12 : STD_LOGIC;
  signal tag_memory_n_13 : STD_LOGIC;
  signal tag_memory_n_14 : STD_LOGIC;
  signal tag_memory_n_15 : STD_LOGIC;
  signal tag_memory_n_16 : STD_LOGIC;
  signal tag_memory_n_9 : STD_LOGIC;
  signal \valid_mem[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \valid_mem[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \valid_mem[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \valid_mem[3]_i_1__0_n_0\ : STD_LOGIC;
  signal valid_mem_rd : STD_LOGIC;
  signal \valid_mem_rd_i_1__0_n_0\ : STD_LOGIC;
  signal \valid_mem_reg_n_0_[0]\ : STD_LOGIC;
  signal \valid_mem_reg_n_0_[1]\ : STD_LOGIC;
  signal \valid_mem_reg_n_0_[2]\ : STD_LOGIC;
  signal \valid_mem_reg_n_0_[3]\ : STD_LOGIC;
  signal NLW_hit_o1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hit_o1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  addr_i(1 downto 0) <= \^addr_i\(1 downto 0);
  data_i(11 downto 0) <= \^data_i\(11 downto 0);
\data_mem_gen[0].data_mem\: entity work.\system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0_9\
     port map (
      E(0) => \rdata1__1\,
      \amo_rsp[data]\(7 downto 0) => \amo_rsp[data]\(7 downto 0),
      \cache_o[we]\(0) => \cache_o[we]\(0),
      clk => clk,
      \cpu_d_rsp[0][data]\(0) => \cpu_d_rsp[0][data]\(0),
      \ctrl_reg[state]\(2 downto 0) => \ctrl_reg[state]\(2 downto 0),
      \main_req_i[data]\(7 downto 0) => \main_req_i[data]\(7 downto 0),
      rdata(0) => in16(7),
      \rdata_o_reg[0]\ => \rdata_o_reg[0]\,
      \rdata_o_reg[0]_0\ => \rdata_o_reg[0]_0\,
      \rdata_o_reg[1]\ => \rdata_o_reg[1]\,
      \rdata_o_reg[2]\ => \rdata_o_reg[2]\,
      \rdata_o_reg[3]\ => \rdata_o_reg[3]\,
      \rdata_o_reg[4]\ => \rdata_o_reg[4]\,
      \rdata_o_reg[5]\ => \rdata_o_reg[5]\,
      \rdata_o_reg[6]\ => \rdata_o_reg[30]\,
      \rdata_o_reg[6]_0\ => \rdata_o_reg[30]_0\,
      \rdata_o_reg[6]_1\ => \rdata_o_reg[6]\,
      \rdata_reg[6]_0\(6 downto 0) => \rdata_reg[6]\(6 downto 0),
      \rdata_reg[7]_0\ => data_stat_mem_n_13,
      \rdata_reg[7]_1\ => data_stat_mem_n_12,
      \rdata_reg[7]_2\ => data_stat_mem_n_11,
      \rdata_reg[7]_3\ => data_stat_mem_n_10,
      \rdata_reg[7]_4\ => \^addr_i\(0),
      \rdata_reg[7]_5\ => \^addr_i\(1)
    );
\data_mem_gen[1].data_mem\: entity work.\system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0_10\
     port map (
      E(0) => \rdata1__2\,
      \amo_rsp[data]\(7 downto 0) => \amo_rsp[data]\(15 downto 8),
      \cache_o[we]\(0) => \cache_o[we]\(1),
      clk => clk,
      \cpu_d_rsp[0][data]\(7 downto 0) => \cpu_d_rsp[0][data]\(8 downto 1),
      \ctrl_reg[state]\(2 downto 0) => \ctrl_reg[state]\(2 downto 0),
      \main_req_i[data]\(7 downto 0) => \main_req_i[data]\(15 downto 8),
      rdata(0) => in16(15),
      \rdata_reg[0]_0\ => data_stat_mem_n_13,
      \rdata_reg[0]_1\ => data_stat_mem_n_12,
      \rdata_reg[0]_2\ => data_stat_mem_n_11,
      \rdata_reg[0]_3\ => data_stat_mem_n_10,
      \rdata_reg[7]_0\ => \^addr_i\(0),
      \rdata_reg[7]_1\ => \^addr_i\(1)
    );
\data_mem_gen[2].data_mem\: entity work.\system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized0_11\
     port map (
      E(0) => \rdata1__3\,
      \amo_rsp[data]\(8 downto 1) => \amo_rsp[data]\(23 downto 16),
      \amo_rsp[data]\(0) => \amo_rsp[data]\(7),
      \cache_o[we]\(0) => \cache_o[we]\(2),
      clk => clk,
      \cpu_d_rsp[0][data]\(7 downto 0) => \cpu_d_rsp[0][data]\(16 downto 9),
      \ctrl_reg[state]\(2 downto 0) => \ctrl_reg[state]\(2 downto 0),
      \main_req_i[data]\(7 downto 0) => \main_req_i[data]\(23 downto 16),
      \mar_reg[1]\ => \mar_reg[1]\,
      rdata(0) => in16(7),
      \rdata_o_reg[16]\ => \rdata_o_reg[24]\,
      \rdata_o_reg[16]_0\ => \rdata_o_reg[24]_0\,
      \rdata_o_reg[22]\ => \rdata_o_reg[30]\,
      \rdata_o_reg[22]_0\ => \rdata_o_reg[30]_0\,
      \rdata_o_reg[31]\(0) => \tag_ff_reg[23]_0\(0),
      \rdata_reg[6]_0\(6 downto 0) => \rdata_reg[6]\(13 downto 7),
      \rdata_reg[7]_0\ => data_stat_mem_n_13,
      \rdata_reg[7]_1\ => data_stat_mem_n_12,
      \rdata_reg[7]_2\ => data_stat_mem_n_11,
      \rdata_reg[7]_3\ => data_stat_mem_n_10,
      \rdata_reg[7]_4\ => \^addr_i\(0),
      \rdata_reg[7]_5\ => \^addr_i\(1)
    );
data_stat_mem: entity work.\system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized1_12\
     port map (
      CO(0) => hit_o1,
      E(0) => rdata1,
      \FSM_sequential_ctrl_reg[state][1]\ => data_stat_mem_n_9,
      Q(3 downto 0) => Q(3 downto 0),
      \amo_rsp[data]\(8 downto 1) => \amo_rsp[data]\(31 downto 24),
      \amo_rsp[data]\(0) => \amo_rsp[data]\(15),
      \cache_o[we]\(0) => \cache_o[we]\(3),
      clk => clk,
      \cpu_d_req[0][rw]\ => \cpu_d_req[0][rw]\,
      \cpu_d_rsp[0][data]\(7 downto 0) => \cpu_d_rsp[0][data]\(24 downto 17),
      \cpu_d_rsp[0][err]\ => \cpu_d_rsp[0][err]\,
      \ctrl_reg[state]\(2 downto 0) => \ctrl_reg[state]\(2 downto 0),
      \main_req_i[data]\(7 downto 0) => \main_req_i[data]\(31 downto 24),
      \mar_reg[1]\ => \mar_reg[1]_0\,
      \mar_reg[2]\ => data_stat_mem_n_13,
      \mar_reg[3]\ => data_stat_mem_n_12,
      \mar_reg[4]\ => data_stat_mem_n_11,
      \mar_reg[5]\ => data_stat_mem_n_10,
      rdata(0) => in16(15),
      \rdata_o_reg[24]\ => \rdata_o_reg[24]\,
      \rdata_o_reg[24]_0\ => \rdata_o_reg[24]_0\,
      \rdata_o_reg[30]\ => \rdata_o_reg[30]\,
      \rdata_o_reg[30]_0\ => \rdata_o_reg[30]_0\,
      \rdata_reg[0]_0\(4 downto 0) => \tag_ff_reg[23]_0\(4 downto 0),
      \rdata_reg[6]_0\(6 downto 0) => \rdata_reg[6]\(20 downto 14),
      \rdata_reg[8]_0\ => \^addr_i\(0),
      \rdata_reg[8]_1\ => \^addr_i\(1),
      \trap_ctrl[exc_buf][8]_i_2_0\ => \FSM_sequential_ctrl_reg[state][2]\,
      \trap_ctrl_reg[exc_buf][8]\ => \trap_ctrl_reg[exc_buf][8]\,
      valid_mem_rd => valid_mem_rd
    );
hit_o1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hit_o1_carry_n_0,
      CO(2) => hit_o1_carry_n_1,
      CO(1) => hit_o1_carry_n_2,
      CO(0) => hit_o1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_hit_o1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tag_memory_n_9,
      S(2) => tag_memory_n_10,
      S(1) => tag_memory_n_11,
      S(0) => tag_memory_n_12
    );
\hit_o1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => hit_o1_carry_n_0,
      CO(3) => hit_o1,
      CO(2) => \hit_o1_carry__0_n_1\,
      CO(1) => \hit_o1_carry__0_n_2\,
      CO(0) => \hit_o1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_hit_o1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => tag_memory_n_13,
      S(2) => tag_memory_n_14,
      S(1) => tag_memory_n_15,
      S(0) => tag_memory_n_16
    );
\tag_ff_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \dcache_req[0][addr]\(8),
      Q => tag_ff(0)
    );
\tag_ff_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^data_i\(1),
      Q => tag_ff(10)
    );
\tag_ff_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \dcache_req[0][addr]\(19),
      Q => tag_ff(11)
    );
\tag_ff_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \dcache_req[0][addr]\(20),
      Q => tag_ff(12)
    );
\tag_ff_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^data_i\(2),
      Q => tag_ff(13)
    );
\tag_ff_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^data_i\(3),
      Q => tag_ff(14)
    );
\tag_ff_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^data_i\(4),
      Q => tag_ff(15)
    );
\tag_ff_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^data_i\(5),
      Q => tag_ff(16)
    );
\tag_ff_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^data_i\(6),
      Q => tag_ff(17)
    );
\tag_ff_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^data_i\(7),
      Q => tag_ff(18)
    );
\tag_ff_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^data_i\(8),
      Q => tag_ff(19)
    );
\tag_ff_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \dcache_req[0][addr]\(9),
      Q => tag_ff(1)
    );
\tag_ff_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^data_i\(9),
      Q => tag_ff(20)
    );
\tag_ff_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^data_i\(10),
      Q => tag_ff(21)
    );
\tag_ff_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \dcache_req[0][addr]\(30),
      Q => tag_ff(22)
    );
\tag_ff_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^data_i\(11),
      Q => tag_ff(23)
    );
\tag_ff_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \dcache_req[0][addr]\(10),
      Q => tag_ff(2)
    );
\tag_ff_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \dcache_req[0][addr]\(11),
      Q => tag_ff(3)
    );
\tag_ff_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \dcache_req[0][addr]\(12),
      Q => tag_ff(4)
    );
\tag_ff_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \dcache_req[0][addr]\(13),
      Q => tag_ff(5)
    );
\tag_ff_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \dcache_req[0][addr]\(14),
      Q => tag_ff(6)
    );
\tag_ff_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^data_i\(0),
      Q => tag_ff(7)
    );
\tag_ff_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \dcache_req[0][addr]\(16),
      Q => tag_ff(8)
    );
\tag_ff_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \dcache_req[0][addr]\(17),
      Q => tag_ff(9)
    );
tag_memory: entity work.system_neorv32_vivado_ip_0_0_neorv32_prim_spram_13
     port map (
      CO(0) => hit_o1,
      D(23) => \^data_i\(11),
      D(22) => \dcache_req[0][addr]\(30),
      D(21 downto 13) => \^data_i\(10 downto 2),
      D(12 downto 11) => \dcache_req[0][addr]\(20 downto 19),
      D(10) => \^data_i\(1),
      D(9 downto 8) => \dcache_req[0][addr]\(17 downto 16),
      D(7) => \^data_i\(0),
      D(6 downto 0) => \dcache_req[0][addr]\(14 downto 8),
      E(0) => \rdata1__3\,
      \FSM_sequential_ctrl_reg[state][1]\ => \FSM_sequential_ctrl_reg[state][1]\,
      \FSM_sequential_ctrl_reg[state][2]\(0) => \rdata1__2\,
      \FSM_sequential_ctrl_reg[state][2]_0\(0) => \rdata1__1\,
      \FSM_sequential_ctrl_reg[state][2]_1\(0) => rdata1,
      \FSM_sequential_ctrl_reg[state][2]_2\ => \FSM_sequential_ctrl_reg[state][2]\,
      \FSM_sequential_ctrl_reg[state][2]_3\ => \FSM_sequential_ctrl_reg[state][2]_0\,
      \FSM_sequential_ctrl_reg[state][2]_4\ => \FSM_sequential_ctrl_reg[state][2]_1\,
      Q(23 downto 0) => tag_ff(23 downto 0),
      S(3) => tag_memory_n_9,
      S(2) => tag_memory_n_10,
      S(1) => tag_memory_n_11,
      S(0) => tag_memory_n_12,
      \cache_o[we]\(3 downto 0) => \cache_o[we]\(3 downto 0),
      clk => clk,
      \cpu_d_req[0][rw]\ => \cpu_d_req[0][rw]\,
      \cpu_d_rsp[0][ack]\ => \cpu_d_rsp[0][ack]\,
      \ctrl_reg[rf_wb_en]\ => \ctrl_reg[rf_wb_en]\,
      \ctrl_reg[state]\(2 downto 0) => \ctrl_reg[state]\(2 downto 0),
      in10(25 downto 0) => in10(25 downto 0),
      \mar_reg[6]\ => \^addr_i\(0),
      \mar_reg[7]\ => \^addr_i\(1),
      \rdata_reg[21]_0\(3) => tag_memory_n_13,
      \rdata_reg[21]_0\(2) => tag_memory_n_14,
      \rdata_reg[21]_0\(1) => tag_memory_n_15,
      \rdata_reg[21]_0\(0) => tag_memory_n_16,
      \rdata_reg[8]_0\(3 downto 0) => \rdata_reg[8]\(3 downto 0),
      \rdata_reg[8]_1\ => data_stat_mem_n_9,
      \tag_ff_reg[23]\(25 downto 0) => \tag_ff_reg[23]_0\(30 downto 5),
      valid_mem_rd => valid_mem_rd
    );
\valid_mem[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFF00000010"
    )
        port map (
      I0 => \^addr_i\(0),
      I1 => \^addr_i\(1),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(0),
      I5 => \valid_mem_reg_n_0_[0]\,
      O => \valid_mem[0]_i_1__0_n_0\
    );
\valid_mem[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFF00000020"
    )
        port map (
      I0 => \^addr_i\(0),
      I1 => \^addr_i\(1),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(0),
      I5 => \valid_mem_reg_n_0_[1]\,
      O => \valid_mem[1]_i_1__0_n_0\
    );
\valid_mem[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFF00000040"
    )
        port map (
      I0 => \^addr_i\(0),
      I1 => \^addr_i\(1),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(0),
      I5 => \valid_mem_reg_n_0_[2]\,
      O => \valid_mem[2]_i_1__0_n_0\
    );
\valid_mem[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFF00000080"
    )
        port map (
      I0 => \^addr_i\(0),
      I1 => \^addr_i\(1),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(0),
      I5 => \valid_mem_reg_n_0_[3]\,
      O => \valid_mem[3]_i_1__0_n_0\
    );
\valid_mem_rd_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACAFFF0CACA0F00"
    )
        port map (
      I0 => \valid_mem_reg_n_0_[1]\,
      I1 => \valid_mem_reg_n_0_[3]\,
      I2 => \^addr_i\(1),
      I3 => \valid_mem_reg_n_0_[0]\,
      I4 => \^addr_i\(0),
      I5 => \valid_mem_reg_n_0_[2]\,
      O => \valid_mem_rd_i_1__0_n_0\
    );
valid_mem_rd_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \valid_mem_rd_i_1__0_n_0\,
      Q => valid_mem_rd
    );
\valid_mem_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \valid_mem[0]_i_1__0_n_0\,
      Q => \valid_mem_reg_n_0_[0]\
    );
\valid_mem_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \valid_mem[1]_i_1__0_n_0\,
      Q => \valid_mem_reg_n_0_[1]\
    );
\valid_mem_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \valid_mem[2]_i_1__0_n_0\,
      Q => \valid_mem_reg_n_0_[2]\
    );
\valid_mem_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \valid_mem[3]_i_1__0_n_0\,
      Q => \valid_mem_reg_n_0_[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_cpu_alu is
  port (
    \serial_shifter.shifter_reg[busy]__0\ : out STD_LOGIC;
    \ctrl_reg[out_en]\ : out STD_LOGIC;
    cp_valid_1 : out STD_LOGIC;
    \mul[add]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 62 downto 0 );
    \FSM_onehot_ctrl_reg[state][1]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_exe_engine_reg[state][2]\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[cnt][2]\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[cnt][1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    alu_cp_done : out STD_LOGIC;
    \ctrl_reg[out_en]__0\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[sreg][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \divider_core_serial.div_reg[quotient][30]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \serial_shifter.shifter_reg[done_ff]__0\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_0\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_1\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_2\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_3\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_4\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_5\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_6\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_7\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_8\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_9\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_10\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_11\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_12\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_13\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_14\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_15\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_16\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_17\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_18\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_19\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_20\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_21\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_22\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_23\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_24\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_25\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_26\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_27\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_28\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[done_ff]__0_29\ : out STD_LOGIC;
    \FSM_onehot_ctrl_reg[state][0]\ : out STD_LOGIC;
    \serial_shifter.shifter_reg[busy]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \divider_core_serial.div_reg[sign_mod]\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \divider_core_serial.div_reg[remainder][31]\ : in STD_LOGIC;
    \divider_core_serial.div_reg[remainder][31]_0\ : in STD_LOGIC;
    \FSM_sequential_exe_engine_reg[state][0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_ctrl_reg[state][2]\ : in STD_LOGIC;
    valid_cmd : in STD_LOGIC;
    \serial_shifter.shifter_reg[cnt][4]\ : in STD_LOGIC;
    \serial_shifter.shifter_reg[cnt][3]\ : in STD_LOGIC;
    \serial_shifter.shifter_reg[cnt][2]_0\ : in STD_LOGIC;
    rs2_o : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \_inferred__4/i__carry__7\ : in STD_LOGIC;
    \_inferred__4/i__carry\ : in STD_LOGIC;
    sdpram_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sdpram_reg_i_199 : in STD_LOGIC;
    sdpram_reg_i_199_0 : in STD_LOGIC;
    sdpram_reg_i_137 : in STD_LOGIC_VECTOR ( 0 to 0 );
    alu_add : in STD_LOGIC_VECTOR ( 30 downto 0 );
    sdpram_reg_i_83 : in STD_LOGIC;
    sdpram_reg_i_101 : in STD_LOGIC;
    sdpram_reg_i_128 : in STD_LOGIC;
    sdpram_reg_i_99 : in STD_LOGIC;
    sdpram_reg_i_97 : in STD_LOGIC;
    sdpram_reg_i_95 : in STD_LOGIC;
    sdpram_reg_i_93 : in STD_LOGIC;
    sdpram_reg_i_91 : in STD_LOGIC;
    sdpram_reg_i_89 : in STD_LOGIC;
    sdpram_reg_i_87 : in STD_LOGIC;
    sdpram_reg_i_85 : in STD_LOGIC;
    sdpram_reg_i_83_0 : in STD_LOGIC;
    sdpram_reg_i_190 : in STD_LOGIC;
    sdpram_reg_i_81 : in STD_LOGIC;
    sdpram_reg_i_79 : in STD_LOGIC;
    sdpram_reg_i_77 : in STD_LOGIC;
    sdpram_reg_i_75 : in STD_LOGIC;
    sdpram_reg_i_73 : in STD_LOGIC;
    sdpram_reg_i_71 : in STD_LOGIC;
    sdpram_reg_i_69 : in STD_LOGIC;
    sdpram_reg_i_67 : in STD_LOGIC;
    sdpram_reg_i_65 : in STD_LOGIC;
    sdpram_reg_i_63 : in STD_LOGIC;
    sdpram_reg_i_61 : in STD_LOGIC;
    sdpram_reg_i_59 : in STD_LOGIC;
    sdpram_reg_i_57 : in STD_LOGIC;
    sdpram_reg_i_55 : in STD_LOGIC;
    sdpram_reg_i_53 : in STD_LOGIC;
    sdpram_reg_i_51 : in STD_LOGIC;
    sdpram_reg_i_49 : in STD_LOGIC;
    sdpram_reg_i_47 : in STD_LOGIC;
    sdpram_reg_i_45 : in STD_LOGIC;
    sdpram_reg_i_43 : in STD_LOGIC;
    sdpram_reg_i_41 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \serial_shifter.shifter_reg[sreg][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \divider_core_serial.div_reg[remainder][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \divider_core_serial.div_reg[quotient][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \divider_core_serial.div_reg[rs2_abs][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \multiplier_core_serial.mul_reg[res][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \multiplier_core_serial.mul_reg[res][63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end system_neorv32_vivado_ip_0_0_neorv32_cpu_alu;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_cpu_alu is
  signal \^cp_valid_1\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_132\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_133\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_134\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_135\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_136\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_137\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_138\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_139\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_140\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_141\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_142\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_143\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_144\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_145\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_146\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_147\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_148\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_149\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_150\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_151\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_152\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_153\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_154\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_155\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_156\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_157\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_158\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_159\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_160\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_161\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_162\ : STD_LOGIC;
  signal \serial_shifter.shifter_reg[done_ff]\ : STD_LOGIC;
  signal \^serial_shifter.shifter_reg[sreg][31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  cp_valid_1 <= \^cp_valid_1\;
  \serial_shifter.shifter_reg[sreg][31]\(31 downto 0) <= \^serial_shifter.shifter_reg[sreg][31]\(31 downto 0);
\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst\: entity work.system_neorv32_vivado_ip_0_0_neorv32_cpu_cp_muldiv
     port map (
      CO(0) => CO(0),
      DI(0) => DI(0),
      E(0) => E(0),
      \FSM_onehot_ctrl_reg[state][0]_0\ => \FSM_onehot_ctrl_reg[state][0]\,
      \FSM_onehot_ctrl_reg[state][1]_0\ => \FSM_onehot_ctrl_reg[state][1]\,
      \FSM_onehot_ctrl_reg[state][2]_0\ => \^cp_valid_1\,
      \FSM_onehot_ctrl_reg[state][2]_1\ => \FSM_onehot_ctrl_reg[state][2]\,
      Q(62 downto 0) => Q(62 downto 0),
      S(0) => S(0),
      \_inferred__4/i__carry_0\ => \_inferred__4/i__carry\,
      \_inferred__4/i__carry__7_0\ => \_inferred__4/i__carry__7\,
      clk => clk,
      \ctrl_reg[out_en]\ => \ctrl_reg[out_en]\,
      \ctrl_reg[out_en]__0_0\ => \ctrl_reg[out_en]__0\,
      \divider_core_serial.div_reg[quotient][30]_0\(30 downto 0) => \divider_core_serial.div_reg[quotient][30]\(30 downto 0),
      \divider_core_serial.div_reg[quotient][31]_0\(31 downto 0) => \divider_core_serial.div_reg[quotient][31]\(31 downto 0),
      \divider_core_serial.div_reg[remainder][0]_0\(0) => \divider_core_serial.div_reg[remainder][0]\(0),
      \divider_core_serial.div_reg[remainder][31]_0\ => \divider_core_serial.div_reg[remainder][31]\,
      \divider_core_serial.div_reg[remainder][31]_1\ => \divider_core_serial.div_reg[remainder][31]_0\,
      \divider_core_serial.div_reg[rs2_abs][31]_0\(31 downto 0) => \divider_core_serial.div_reg[rs2_abs][31]\(31 downto 0),
      \divider_core_serial.div_reg[sign_mod]_0\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_132\,
      \divider_core_serial.div_reg[sign_mod]_1\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_133\,
      \divider_core_serial.div_reg[sign_mod]_10\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_142\,
      \divider_core_serial.div_reg[sign_mod]_11\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_143\,
      \divider_core_serial.div_reg[sign_mod]_12\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_144\,
      \divider_core_serial.div_reg[sign_mod]_13\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_145\,
      \divider_core_serial.div_reg[sign_mod]_14\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_146\,
      \divider_core_serial.div_reg[sign_mod]_15\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_147\,
      \divider_core_serial.div_reg[sign_mod]_16\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_148\,
      \divider_core_serial.div_reg[sign_mod]_17\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_149\,
      \divider_core_serial.div_reg[sign_mod]_18\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_150\,
      \divider_core_serial.div_reg[sign_mod]_19\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_151\,
      \divider_core_serial.div_reg[sign_mod]_2\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_134\,
      \divider_core_serial.div_reg[sign_mod]_20\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_152\,
      \divider_core_serial.div_reg[sign_mod]_21\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_153\,
      \divider_core_serial.div_reg[sign_mod]_22\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_154\,
      \divider_core_serial.div_reg[sign_mod]_23\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_155\,
      \divider_core_serial.div_reg[sign_mod]_24\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_156\,
      \divider_core_serial.div_reg[sign_mod]_25\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_157\,
      \divider_core_serial.div_reg[sign_mod]_26\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_158\,
      \divider_core_serial.div_reg[sign_mod]_27\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_159\,
      \divider_core_serial.div_reg[sign_mod]_28\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_160\,
      \divider_core_serial.div_reg[sign_mod]_29\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_161\,
      \divider_core_serial.div_reg[sign_mod]_3\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_135\,
      \divider_core_serial.div_reg[sign_mod]_30\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_162\,
      \divider_core_serial.div_reg[sign_mod]_31\ => \divider_core_serial.div_reg[sign_mod]\,
      \divider_core_serial.div_reg[sign_mod]_4\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_136\,
      \divider_core_serial.div_reg[sign_mod]_5\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_137\,
      \divider_core_serial.div_reg[sign_mod]_6\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_138\,
      \divider_core_serial.div_reg[sign_mod]_7\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_139\,
      \divider_core_serial.div_reg[sign_mod]_8\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_140\,
      \divider_core_serial.div_reg[sign_mod]_9\ => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_141\,
      \mul[add]\(32 downto 0) => \mul[add]\(32 downto 0),
      \multiplier_core_serial.mul_reg[res][0]_0\(0) => \multiplier_core_serial.mul_reg[res][0]\(0),
      \multiplier_core_serial.mul_reg[res][63]_0\(63 downto 0) => \multiplier_core_serial.mul_reg[res][63]\(63 downto 0),
      rs2_o(30 downto 0) => rs2_o(30 downto 0),
      rstn_sys => rstn_sys,
      sdpram_reg_i_101 => sdpram_reg_i_101,
      sdpram_reg_i_102(0) => \^serial_shifter.shifter_reg[sreg][31]\(0),
      sdpram_reg_i_102_0(0) => sdpram_reg(0),
      sdpram_reg_i_128_0 => sdpram_reg_i_128,
      sdpram_reg_i_137_0(0) => sdpram_reg_i_137(0),
      sdpram_reg_i_190_0 => sdpram_reg_i_190,
      sdpram_reg_i_199_0 => sdpram_reg_i_199,
      sdpram_reg_i_199_1 => sdpram_reg_i_199_0,
      sdpram_reg_i_41 => sdpram_reg_i_41,
      sdpram_reg_i_43 => sdpram_reg_i_43,
      sdpram_reg_i_45 => sdpram_reg_i_45,
      sdpram_reg_i_47 => sdpram_reg_i_47,
      sdpram_reg_i_49 => sdpram_reg_i_49,
      sdpram_reg_i_51 => sdpram_reg_i_51,
      sdpram_reg_i_53 => sdpram_reg_i_53,
      sdpram_reg_i_55 => sdpram_reg_i_55,
      sdpram_reg_i_57 => sdpram_reg_i_57,
      sdpram_reg_i_59 => sdpram_reg_i_59,
      sdpram_reg_i_61 => sdpram_reg_i_61,
      sdpram_reg_i_63 => sdpram_reg_i_63,
      sdpram_reg_i_65 => sdpram_reg_i_65,
      sdpram_reg_i_67 => sdpram_reg_i_67,
      sdpram_reg_i_69 => sdpram_reg_i_69,
      sdpram_reg_i_71 => sdpram_reg_i_71,
      sdpram_reg_i_73 => sdpram_reg_i_73,
      sdpram_reg_i_75 => sdpram_reg_i_75,
      sdpram_reg_i_77 => sdpram_reg_i_77,
      sdpram_reg_i_79 => sdpram_reg_i_79,
      sdpram_reg_i_81 => sdpram_reg_i_81,
      sdpram_reg_i_83 => sdpram_reg_i_83,
      sdpram_reg_i_83_0 => sdpram_reg_i_83_0,
      sdpram_reg_i_85 => sdpram_reg_i_85,
      sdpram_reg_i_87 => sdpram_reg_i_87,
      sdpram_reg_i_89 => sdpram_reg_i_89,
      sdpram_reg_i_91 => sdpram_reg_i_91,
      sdpram_reg_i_93 => sdpram_reg_i_93,
      sdpram_reg_i_95 => sdpram_reg_i_95,
      sdpram_reg_i_97 => sdpram_reg_i_97,
      sdpram_reg_i_99 => sdpram_reg_i_99,
      \serial_shifter.shifter_reg[done_ff]\ => \serial_shifter.shifter_reg[done_ff]\
    );
neorv32_cpu_cp_shifter_inst: entity work.system_neorv32_vivado_ip_0_0_neorv32_cpu_cp_shifter
     port map (
      D(1 downto 0) => D(1 downto 0),
      \FSM_sequential_exe_engine_reg[state][0]\(1 downto 0) => \FSM_sequential_exe_engine_reg[state][0]\(1 downto 0),
      \FSM_sequential_exe_engine_reg[state][2]\ => \FSM_sequential_exe_engine_reg[state][2]\,
      Q(1 downto 0) => \serial_shifter.shifter_reg[cnt][1]\(1 downto 0),
      alu_add(30 downto 0) => alu_add(30 downto 0),
      alu_cp_done => alu_cp_done,
      clk => clk,
      cp_valid_1 => \^cp_valid_1\,
      rstn_sys => rstn_sys,
      sdpram_reg => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_132\,
      sdpram_reg_0(1 downto 0) => sdpram_reg(1 downto 0),
      sdpram_reg_1 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_133\,
      sdpram_reg_10 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_142\,
      sdpram_reg_11 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_143\,
      sdpram_reg_12 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_144\,
      sdpram_reg_13 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_145\,
      sdpram_reg_14 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_146\,
      sdpram_reg_15 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_147\,
      sdpram_reg_16 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_148\,
      sdpram_reg_17 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_149\,
      sdpram_reg_18 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_150\,
      sdpram_reg_19 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_151\,
      sdpram_reg_2 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_134\,
      sdpram_reg_20 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_152\,
      sdpram_reg_21 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_153\,
      sdpram_reg_22 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_154\,
      sdpram_reg_23 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_155\,
      sdpram_reg_24 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_156\,
      sdpram_reg_25 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_157\,
      sdpram_reg_26 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_158\,
      sdpram_reg_27 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_159\,
      sdpram_reg_28 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_160\,
      sdpram_reg_29 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_161\,
      sdpram_reg_3 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_135\,
      sdpram_reg_30 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_162\,
      sdpram_reg_4 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_136\,
      sdpram_reg_5 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_137\,
      sdpram_reg_6 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_138\,
      sdpram_reg_7 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_139\,
      sdpram_reg_8 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_140\,
      sdpram_reg_9 => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_141\,
      \serial_shifter.shifter_reg[busy]_0\ => \serial_shifter.shifter_reg[busy]__0\,
      \serial_shifter.shifter_reg[busy]_1\ => \serial_shifter.shifter_reg[busy]\,
      \serial_shifter.shifter_reg[cnt][2]_0\ => \serial_shifter.shifter_reg[cnt][2]\,
      \serial_shifter.shifter_reg[cnt][2]_1\ => \serial_shifter.shifter_reg[cnt][2]_0\,
      \serial_shifter.shifter_reg[cnt][3]_0\ => \serial_shifter.shifter_reg[cnt][3]\,
      \serial_shifter.shifter_reg[cnt][4]_0\ => \serial_shifter.shifter_reg[cnt][4]\,
      \serial_shifter.shifter_reg[done_ff]\ => \serial_shifter.shifter_reg[done_ff]\,
      \serial_shifter.shifter_reg[done_ff]__0_0\ => \serial_shifter.shifter_reg[done_ff]__0\,
      \serial_shifter.shifter_reg[done_ff]__0_1\ => \serial_shifter.shifter_reg[done_ff]__0_0\,
      \serial_shifter.shifter_reg[done_ff]__0_10\ => \serial_shifter.shifter_reg[done_ff]__0_9\,
      \serial_shifter.shifter_reg[done_ff]__0_11\ => \serial_shifter.shifter_reg[done_ff]__0_10\,
      \serial_shifter.shifter_reg[done_ff]__0_12\ => \serial_shifter.shifter_reg[done_ff]__0_11\,
      \serial_shifter.shifter_reg[done_ff]__0_13\ => \serial_shifter.shifter_reg[done_ff]__0_12\,
      \serial_shifter.shifter_reg[done_ff]__0_14\ => \serial_shifter.shifter_reg[done_ff]__0_13\,
      \serial_shifter.shifter_reg[done_ff]__0_15\ => \serial_shifter.shifter_reg[done_ff]__0_14\,
      \serial_shifter.shifter_reg[done_ff]__0_16\ => \serial_shifter.shifter_reg[done_ff]__0_15\,
      \serial_shifter.shifter_reg[done_ff]__0_17\ => \serial_shifter.shifter_reg[done_ff]__0_16\,
      \serial_shifter.shifter_reg[done_ff]__0_18\ => \serial_shifter.shifter_reg[done_ff]__0_17\,
      \serial_shifter.shifter_reg[done_ff]__0_19\ => \serial_shifter.shifter_reg[done_ff]__0_18\,
      \serial_shifter.shifter_reg[done_ff]__0_2\ => \serial_shifter.shifter_reg[done_ff]__0_1\,
      \serial_shifter.shifter_reg[done_ff]__0_20\ => \serial_shifter.shifter_reg[done_ff]__0_19\,
      \serial_shifter.shifter_reg[done_ff]__0_21\ => \serial_shifter.shifter_reg[done_ff]__0_20\,
      \serial_shifter.shifter_reg[done_ff]__0_22\ => \serial_shifter.shifter_reg[done_ff]__0_21\,
      \serial_shifter.shifter_reg[done_ff]__0_23\ => \serial_shifter.shifter_reg[done_ff]__0_22\,
      \serial_shifter.shifter_reg[done_ff]__0_24\ => \serial_shifter.shifter_reg[done_ff]__0_23\,
      \serial_shifter.shifter_reg[done_ff]__0_25\ => \serial_shifter.shifter_reg[done_ff]__0_24\,
      \serial_shifter.shifter_reg[done_ff]__0_26\ => \serial_shifter.shifter_reg[done_ff]__0_25\,
      \serial_shifter.shifter_reg[done_ff]__0_27\ => \serial_shifter.shifter_reg[done_ff]__0_26\,
      \serial_shifter.shifter_reg[done_ff]__0_28\ => \serial_shifter.shifter_reg[done_ff]__0_27\,
      \serial_shifter.shifter_reg[done_ff]__0_29\ => \serial_shifter.shifter_reg[done_ff]__0_28\,
      \serial_shifter.shifter_reg[done_ff]__0_3\ => \serial_shifter.shifter_reg[done_ff]__0_2\,
      \serial_shifter.shifter_reg[done_ff]__0_30\ => \serial_shifter.shifter_reg[done_ff]__0_29\,
      \serial_shifter.shifter_reg[done_ff]__0_4\ => \serial_shifter.shifter_reg[done_ff]__0_3\,
      \serial_shifter.shifter_reg[done_ff]__0_5\ => \serial_shifter.shifter_reg[done_ff]__0_4\,
      \serial_shifter.shifter_reg[done_ff]__0_6\ => \serial_shifter.shifter_reg[done_ff]__0_5\,
      \serial_shifter.shifter_reg[done_ff]__0_7\ => \serial_shifter.shifter_reg[done_ff]__0_6\,
      \serial_shifter.shifter_reg[done_ff]__0_8\ => \serial_shifter.shifter_reg[done_ff]__0_7\,
      \serial_shifter.shifter_reg[done_ff]__0_9\ => \serial_shifter.shifter_reg[done_ff]__0_8\,
      \serial_shifter.shifter_reg[sreg][31]_0\(31 downto 0) => \^serial_shifter.shifter_reg[sreg][31]\(31 downto 0),
      \serial_shifter.shifter_reg[sreg][31]_1\(31 downto 0) => \serial_shifter.shifter_reg[sreg][31]_0\(31 downto 0),
      valid_cmd => valid_cmd
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_cpu_frontend is
  port (
    \r_pnt_reg[1]\ : out STD_LOGIC;
    \fetch_reg[restart]_0\ : out STD_LOGIC;
    \ctrl_nxt[buf_dir]\ : out STD_LOGIC;
    \ctrl_nxt[state]0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \w_pnt_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_fetch_reg[state][1]_0\ : out STD_LOGIC;
    \FSM_onehot_fetch_reg[state][2]_0\ : out STD_LOGIC;
    \frontend[instr]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rdata_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl_reg[buf_dir]\ : in STD_LOGIC;
    \ctrl_reg[buf_req]__0\ : in STD_LOGIC;
    we_i : in STD_LOGIC;
    \r_pnt_reg[0]\ : in STD_LOGIC;
    \fetch_reg[pc][31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \FSM_onehot_fetch_reg[state][0]_0\ : in STD_LOGIC;
    \cpu_i_rsp[0][data]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wdata_i : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end system_neorv32_vivado_ip_0_0_neorv32_cpu_frontend;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_cpu_frontend is
  signal \^fsm_onehot_fetch_reg[state][1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_fetch_reg[state][2]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \fetch[pc][10]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][11]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][12]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][13]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][14]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][15]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][16]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][17]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][18]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][19]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][1]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][20]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][21]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][22]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][23]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][24]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][25]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][26]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][27]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][28]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][29]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][2]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][30]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][31]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][31]_i_2_n_0\ : STD_LOGIC;
  signal \fetch[pc][3]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][4]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][4]_i_3_n_0\ : STD_LOGIC;
  signal \fetch[pc][5]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][6]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][7]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][8]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[pc][9]_i_1_n_0\ : STD_LOGIC;
  signal \fetch[priv]\ : STD_LOGIC;
  signal \fetch[restart]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_reg[pc]\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \fetch_reg[pc][12]_i_2_n_0\ : STD_LOGIC;
  signal \fetch_reg[pc][12]_i_2_n_1\ : STD_LOGIC;
  signal \fetch_reg[pc][12]_i_2_n_2\ : STD_LOGIC;
  signal \fetch_reg[pc][12]_i_2_n_3\ : STD_LOGIC;
  signal \fetch_reg[pc][16]_i_2_n_0\ : STD_LOGIC;
  signal \fetch_reg[pc][16]_i_2_n_1\ : STD_LOGIC;
  signal \fetch_reg[pc][16]_i_2_n_2\ : STD_LOGIC;
  signal \fetch_reg[pc][16]_i_2_n_3\ : STD_LOGIC;
  signal \fetch_reg[pc][20]_i_2_n_0\ : STD_LOGIC;
  signal \fetch_reg[pc][20]_i_2_n_1\ : STD_LOGIC;
  signal \fetch_reg[pc][20]_i_2_n_2\ : STD_LOGIC;
  signal \fetch_reg[pc][20]_i_2_n_3\ : STD_LOGIC;
  signal \fetch_reg[pc][24]_i_2_n_0\ : STD_LOGIC;
  signal \fetch_reg[pc][24]_i_2_n_1\ : STD_LOGIC;
  signal \fetch_reg[pc][24]_i_2_n_2\ : STD_LOGIC;
  signal \fetch_reg[pc][24]_i_2_n_3\ : STD_LOGIC;
  signal \fetch_reg[pc][28]_i_2_n_0\ : STD_LOGIC;
  signal \fetch_reg[pc][28]_i_2_n_1\ : STD_LOGIC;
  signal \fetch_reg[pc][28]_i_2_n_2\ : STD_LOGIC;
  signal \fetch_reg[pc][28]_i_2_n_3\ : STD_LOGIC;
  signal \fetch_reg[pc][31]_i_3_n_2\ : STD_LOGIC;
  signal \fetch_reg[pc][31]_i_3_n_3\ : STD_LOGIC;
  signal \fetch_reg[pc][4]_i_2_n_0\ : STD_LOGIC;
  signal \fetch_reg[pc][4]_i_2_n_1\ : STD_LOGIC;
  signal \fetch_reg[pc][4]_i_2_n_2\ : STD_LOGIC;
  signal \fetch_reg[pc][4]_i_2_n_3\ : STD_LOGIC;
  signal \fetch_reg[pc][8]_i_2_n_0\ : STD_LOGIC;
  signal \fetch_reg[pc][8]_i_2_n_1\ : STD_LOGIC;
  signal \fetch_reg[pc][8]_i_2_n_2\ : STD_LOGIC;
  signal \fetch_reg[pc][8]_i_2_n_3\ : STD_LOGIC;
  signal \^fetch_reg[restart]_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \prefetch_buffer[0].ipb_inst_n_4\ : STD_LOGIC;
  signal \prefetch_buffer[0].ipb_inst_n_5\ : STD_LOGIC;
  signal \prefetch_buffer[0].ipb_inst_n_6\ : STD_LOGIC;
  signal \prefetch_buffer[0].ipb_inst_n_7\ : STD_LOGIC;
  signal \prefetch_buffer[1].ipb_inst_n_0\ : STD_LOGIC;
  signal \prefetch_buffer[1].ipb_inst_n_1\ : STD_LOGIC;
  signal \NLW_fetch_reg[pc][31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_fetch_reg[pc][31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_fetch_reg[pc][4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_fetch_reg[state][0]\ : label is "s_pending:100,s_restart:001,s_request:010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fetch_reg[state][1]\ : label is "s_pending:100,s_restart:001,s_request:010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fetch_reg[state][2]\ : label is "s_pending:100,s_restart:001,s_request:010";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \fetch_reg[pc][12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \fetch_reg[pc][16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \fetch_reg[pc][20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \fetch_reg[pc][24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \fetch_reg[pc][28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \fetch_reg[pc][31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \fetch_reg[pc][4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \fetch_reg[pc][8]_i_2\ : label is 35;
begin
  \FSM_onehot_fetch_reg[state][1]_0\ <= \^fsm_onehot_fetch_reg[state][1]_0\;
  \FSM_onehot_fetch_reg[state][2]_0\ <= \^fsm_onehot_fetch_reg[state][2]_0\;
  Q(29 downto 0) <= \^q\(29 downto 0);
  \fetch_reg[restart]_0\ <= \^fetch_reg[restart]_0\;
\FSM_onehot_fetch_reg[state][0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \prefetch_buffer[0].ipb_inst_n_7\,
      PRE => rstn_sys,
      Q => \fetch[priv]\
    );
\FSM_onehot_fetch_reg[state][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \prefetch_buffer[0].ipb_inst_n_6\,
      Q => \^fsm_onehot_fetch_reg[state][1]_0\
    );
\FSM_onehot_fetch_reg[state][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \prefetch_buffer[0].ipb_inst_n_5\,
      Q => \^fsm_onehot_fetch_reg[state][2]_0\
    );
\fetch[pc][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(10),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(9),
      O => \fetch[pc][10]_i_1_n_0\
    );
\fetch[pc][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(11),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(10),
      O => \fetch[pc][11]_i_1_n_0\
    );
\fetch[pc][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(12),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(11),
      O => \fetch[pc][12]_i_1_n_0\
    );
\fetch[pc][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(13),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(12),
      O => \fetch[pc][13]_i_1_n_0\
    );
\fetch[pc][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(14),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(13),
      O => \fetch[pc][14]_i_1_n_0\
    );
\fetch[pc][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(15),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(14),
      O => \fetch[pc][15]_i_1_n_0\
    );
\fetch[pc][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(16),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(15),
      O => \fetch[pc][16]_i_1_n_0\
    );
\fetch[pc][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(17),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(16),
      O => \fetch[pc][17]_i_1_n_0\
    );
\fetch[pc][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(18),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(17),
      O => \fetch[pc][18]_i_1_n_0\
    );
\fetch[pc][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(19),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(18),
      O => \fetch[pc][19]_i_1_n_0\
    );
\fetch[pc][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \fetch[priv]\,
      I1 => \fetch_reg[pc][31]_0\(0),
      O => \fetch[pc][1]_i_1_n_0\
    );
\fetch[pc][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(20),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(19),
      O => \fetch[pc][20]_i_1_n_0\
    );
\fetch[pc][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(21),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(20),
      O => \fetch[pc][21]_i_1_n_0\
    );
\fetch[pc][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(22),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(21),
      O => \fetch[pc][22]_i_1_n_0\
    );
\fetch[pc][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(23),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(22),
      O => \fetch[pc][23]_i_1_n_0\
    );
\fetch[pc][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(24),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(23),
      O => \fetch[pc][24]_i_1_n_0\
    );
\fetch[pc][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(25),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(24),
      O => \fetch[pc][25]_i_1_n_0\
    );
\fetch[pc][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(26),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(25),
      O => \fetch[pc][26]_i_1_n_0\
    );
\fetch[pc][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(27),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(26),
      O => \fetch[pc][27]_i_1_n_0\
    );
\fetch[pc][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(28),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(27),
      O => \fetch[pc][28]_i_1_n_0\
    );
\fetch[pc][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(29),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(28),
      O => \fetch[pc][29]_i_1_n_0\
    );
\fetch[pc][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(2),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(1),
      O => \fetch[pc][2]_i_1_n_0\
    );
\fetch[pc][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(30),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(29),
      O => \fetch[pc][30]_i_1_n_0\
    );
\fetch[pc][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \fetch[priv]\,
      I1 => we_i,
      O => \fetch[pc][31]_i_1_n_0\
    );
\fetch[pc][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(31),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(30),
      O => \fetch[pc][31]_i_2_n_0\
    );
\fetch[pc][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(3),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(2),
      O => \fetch[pc][3]_i_1_n_0\
    );
\fetch[pc][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(4),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(3),
      O => \fetch[pc][4]_i_1_n_0\
    );
\fetch[pc][4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \fetch[pc][4]_i_3_n_0\
    );
\fetch[pc][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(5),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(4),
      O => \fetch[pc][5]_i_1_n_0\
    );
\fetch[pc][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(6),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(5),
      O => \fetch[pc][6]_i_1_n_0\
    );
\fetch[pc][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(7),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(6),
      O => \fetch[pc][7]_i_1_n_0\
    );
\fetch[pc][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(8),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(7),
      O => \fetch[pc][8]_i_1_n_0\
    );
\fetch[pc][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I2 => plusOp(9),
      I3 => \fetch[priv]\,
      I4 => \fetch_reg[pc][31]_0\(8),
      O => \fetch[pc][9]_i_1_n_0\
    );
\fetch[restart]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8BAA88"
    )
        port map (
      I0 => \FSM_onehot_fetch_reg[state][0]_0\,
      I1 => \^fsm_onehot_fetch_reg[state][1]_0\,
      I2 => \fetch[priv]\,
      I3 => \^fsm_onehot_fetch_reg[state][2]_0\,
      I4 => \^fetch_reg[restart]_0\,
      O => \fetch[restart]_i_1_n_0\
    );
\fetch_reg[pc][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][10]_i_1_n_0\,
      Q => \^q\(8)
    );
\fetch_reg[pc][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][11]_i_1_n_0\,
      Q => \^q\(9)
    );
\fetch_reg[pc][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][12]_i_1_n_0\,
      Q => \^q\(10)
    );
\fetch_reg[pc][12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \fetch_reg[pc][8]_i_2_n_0\,
      CO(3) => \fetch_reg[pc][12]_i_2_n_0\,
      CO(2) => \fetch_reg[pc][12]_i_2_n_1\,
      CO(1) => \fetch_reg[pc][12]_i_2_n_2\,
      CO(0) => \fetch_reg[pc][12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(12 downto 9),
      S(3 downto 0) => \^q\(10 downto 7)
    );
\fetch_reg[pc][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][13]_i_1_n_0\,
      Q => \^q\(11)
    );
\fetch_reg[pc][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][14]_i_1_n_0\,
      Q => \^q\(12)
    );
\fetch_reg[pc][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][15]_i_1_n_0\,
      Q => \^q\(13)
    );
\fetch_reg[pc][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][16]_i_1_n_0\,
      Q => \^q\(14)
    );
\fetch_reg[pc][16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \fetch_reg[pc][12]_i_2_n_0\,
      CO(3) => \fetch_reg[pc][16]_i_2_n_0\,
      CO(2) => \fetch_reg[pc][16]_i_2_n_1\,
      CO(1) => \fetch_reg[pc][16]_i_2_n_2\,
      CO(0) => \fetch_reg[pc][16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(16 downto 13),
      S(3 downto 0) => \^q\(14 downto 11)
    );
\fetch_reg[pc][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][17]_i_1_n_0\,
      Q => \^q\(15)
    );
\fetch_reg[pc][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][18]_i_1_n_0\,
      Q => \^q\(16)
    );
\fetch_reg[pc][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][19]_i_1_n_0\,
      Q => \^q\(17)
    );
\fetch_reg[pc][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][1]_i_1_n_0\,
      Q => \fetch_reg[pc]\(1)
    );
\fetch_reg[pc][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][20]_i_1_n_0\,
      Q => \^q\(18)
    );
\fetch_reg[pc][20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \fetch_reg[pc][16]_i_2_n_0\,
      CO(3) => \fetch_reg[pc][20]_i_2_n_0\,
      CO(2) => \fetch_reg[pc][20]_i_2_n_1\,
      CO(1) => \fetch_reg[pc][20]_i_2_n_2\,
      CO(0) => \fetch_reg[pc][20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(20 downto 17),
      S(3 downto 0) => \^q\(18 downto 15)
    );
\fetch_reg[pc][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][21]_i_1_n_0\,
      Q => \^q\(19)
    );
\fetch_reg[pc][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][22]_i_1_n_0\,
      Q => \^q\(20)
    );
\fetch_reg[pc][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][23]_i_1_n_0\,
      Q => \^q\(21)
    );
\fetch_reg[pc][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][24]_i_1_n_0\,
      Q => \^q\(22)
    );
\fetch_reg[pc][24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \fetch_reg[pc][20]_i_2_n_0\,
      CO(3) => \fetch_reg[pc][24]_i_2_n_0\,
      CO(2) => \fetch_reg[pc][24]_i_2_n_1\,
      CO(1) => \fetch_reg[pc][24]_i_2_n_2\,
      CO(0) => \fetch_reg[pc][24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(24 downto 21),
      S(3 downto 0) => \^q\(22 downto 19)
    );
\fetch_reg[pc][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][25]_i_1_n_0\,
      Q => \^q\(23)
    );
\fetch_reg[pc][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][26]_i_1_n_0\,
      Q => \^q\(24)
    );
\fetch_reg[pc][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][27]_i_1_n_0\,
      Q => \^q\(25)
    );
\fetch_reg[pc][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][28]_i_1_n_0\,
      Q => \^q\(26)
    );
\fetch_reg[pc][28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \fetch_reg[pc][24]_i_2_n_0\,
      CO(3) => \fetch_reg[pc][28]_i_2_n_0\,
      CO(2) => \fetch_reg[pc][28]_i_2_n_1\,
      CO(1) => \fetch_reg[pc][28]_i_2_n_2\,
      CO(0) => \fetch_reg[pc][28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(28 downto 25),
      S(3 downto 0) => \^q\(26 downto 23)
    );
\fetch_reg[pc][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][29]_i_1_n_0\,
      Q => \^q\(27)
    );
\fetch_reg[pc][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][2]_i_1_n_0\,
      Q => \^q\(0)
    );
\fetch_reg[pc][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][30]_i_1_n_0\,
      Q => \^q\(28)
    );
\fetch_reg[pc][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][31]_i_2_n_0\,
      Q => \^q\(29)
    );
\fetch_reg[pc][31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \fetch_reg[pc][28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_fetch_reg[pc][31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \fetch_reg[pc][31]_i_3_n_2\,
      CO(0) => \fetch_reg[pc][31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_fetch_reg[pc][31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \^q\(29 downto 27)
    );
\fetch_reg[pc][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][3]_i_1_n_0\,
      Q => \^q\(1)
    );
\fetch_reg[pc][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][4]_i_1_n_0\,
      Q => \^q\(2)
    );
\fetch_reg[pc][4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \fetch_reg[pc][4]_i_2_n_0\,
      CO(2) => \fetch_reg[pc][4]_i_2_n_1\,
      CO(1) => \fetch_reg[pc][4]_i_2_n_2\,
      CO(0) => \fetch_reg[pc][4]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(0),
      DI(0) => '0',
      O(3 downto 1) => plusOp(4 downto 2),
      O(0) => \NLW_fetch_reg[pc][4]_i_2_O_UNCONNECTED\(0),
      S(3 downto 2) => \^q\(2 downto 1),
      S(1) => \fetch[pc][4]_i_3_n_0\,
      S(0) => \fetch_reg[pc]\(1)
    );
\fetch_reg[pc][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][5]_i_1_n_0\,
      Q => \^q\(3)
    );
\fetch_reg[pc][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][6]_i_1_n_0\,
      Q => \^q\(4)
    );
\fetch_reg[pc][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][7]_i_1_n_0\,
      Q => \^q\(5)
    );
\fetch_reg[pc][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][8]_i_1_n_0\,
      Q => \^q\(6)
    );
\fetch_reg[pc][8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \fetch_reg[pc][4]_i_2_n_0\,
      CO(3) => \fetch_reg[pc][8]_i_2_n_0\,
      CO(2) => \fetch_reg[pc][8]_i_2_n_1\,
      CO(1) => \fetch_reg[pc][8]_i_2_n_2\,
      CO(0) => \fetch_reg[pc][8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(8 downto 5),
      S(3 downto 0) => \^q\(6 downto 3)
    );
\fetch_reg[pc][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \fetch[pc][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \fetch[pc][9]_i_1_n_0\,
      Q => \^q\(7)
    );
\fetch_reg[restart]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \fetch[restart]_i_1_n_0\,
      PRE => rstn_sys,
      Q => \^fetch_reg[restart]_0\
    );
\prefetch_buffer[0].ipb_inst\: entity work.system_neorv32_vivado_ip_0_0_neorv32_cpu_frontend_ipb
     port map (
      E(0) => \prefetch_buffer[0].ipb_inst_n_4\,
      \FSM_onehot_fetch_reg[state][0]\ => \prefetch_buffer[0].ipb_inst_n_5\,
      \FSM_onehot_fetch_reg[state][0]_0\ => \FSM_onehot_fetch_reg[state][0]_0\,
      \FSM_onehot_fetch_reg[state][2]\ => \prefetch_buffer[0].ipb_inst_n_6\,
      \FSM_onehot_fetch_reg[state][2]_0\ => \prefetch_buffer[0].ipb_inst_n_7\,
      \FSM_onehot_fetch_reg[state][2]_1\ => \^fsm_onehot_fetch_reg[state][1]_0\,
      \FSM_onehot_fetch_reg[state][2]_2\ => \prefetch_buffer[1].ipb_inst_n_0\,
      \FSM_onehot_fetch_reg[state][2]_3\ => \^fsm_onehot_fetch_reg[state][2]_0\,
      Q(3 downto 0) => \^q\(29 downto 26),
      clk => clk,
      \ctrl_nxt[buf_dir]\ => \ctrl_nxt[buf_dir]\,
      \ctrl_nxt[state]0\ => \ctrl_nxt[state]0\,
      \ctrl_reg[buf_dir]\ => \ctrl_reg[buf_dir]\,
      \ctrl_reg[buf_req]__0\ => \ctrl_reg[buf_req]__0\,
      \fetch[priv]\ => \fetch[priv]\,
      \r_pnt_reg[0]_0\ => \^fetch_reg[restart]_0\,
      \r_pnt_reg[0]_1\ => \r_pnt_reg[0]\,
      \r_pnt_reg[1]_0\ => \r_pnt_reg[1]\,
      rdata_o(16) => rdata_o(0),
      rdata_o(15 downto 0) => \frontend[instr]\(15 downto 0),
      rstn_sys => rstn_sys,
      \w_pnt_reg[0]_0\ => \w_pnt_reg[0]\,
      \w_pnt_reg[0]_1\(0) => \prefetch_buffer[1].ipb_inst_n_1\,
      wdata_i(16) => wdata_i(0),
      wdata_i(15 downto 0) => \cpu_i_rsp[0][data]\(15 downto 0),
      we_i => we_i
    );
\prefetch_buffer[1].ipb_inst\: entity work.system_neorv32_vivado_ip_0_0_neorv32_cpu_frontend_ipb_14
     port map (
      E(0) => \prefetch_buffer[1].ipb_inst_n_1\,
      clk => clk,
      \cpu_i_rsp[0][data]\(15 downto 0) => \cpu_i_rsp[0][data]\(31 downto 16),
      \frontend[instr]\(15 downto 0) => \frontend[instr]\(31 downto 16),
      \r_pnt_reg[0]_0\ => \^fetch_reg[restart]_0\,
      \r_pnt_reg[1]_0\ => \prefetch_buffer[1].ipb_inst_n_0\,
      \r_pnt_reg[1]_1\(0) => \prefetch_buffer[0].ipb_inst_n_4\,
      rstn_sys => rstn_sys,
      we_i => we_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_cpu_regfile is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdpram_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    sdpram_reg_0 : out STD_LOGIC;
    sdpram_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdpram_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdpram_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdpram_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdpram_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdpram_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdpram_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdpram_reg_8 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    alu_cmp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdpram_reg_9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dbus_req_o_reg[data][15]\ : in STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]\ : in STD_LOGIC;
    \divider_core_serial.div_reg[sign_mod]_0\ : in STD_LOGIC;
    \ctrl[alu_unsigned]\ : in STD_LOGIC;
    \ctrl[alu_opa_mux]\ : in STD_LOGIC;
    \_inferred__4/i__carry\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end system_neorv32_vivado_ip_0_0_neorv32_cpu_regfile;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_cpu_regfile is
begin
\register_file_fpga.reg_file_inst\: entity work.system_neorv32_vivado_ip_0_0_neorv32_prim_sdpram
     port map (
      ADDRARDADDR(4 downto 0) => ADDRARDADDR(4 downto 0),
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      S(0) => S(0),
      WEA(0) => WEA(0),
      \_inferred__4/i__carry\(0) => \_inferred__4/i__carry\(0),
      alu_cmp(1 downto 0) => alu_cmp(1 downto 0),
      clk => clk,
      \ctrl[alu_opa_mux]\ => \ctrl[alu_opa_mux]\,
      \ctrl[alu_unsigned]\ => \ctrl[alu_unsigned]\,
      \dbus_req_o_reg[data][15]\ => \dbus_req_o_reg[data][15]\,
      \divider_core_serial.div_reg[sign_mod]\ => \divider_core_serial.div_reg[sign_mod]\,
      \divider_core_serial.div_reg[sign_mod]_0\ => \divider_core_serial.div_reg[sign_mod]_0\,
      sdpram_reg_0(23 downto 0) => sdpram_reg(23 downto 0),
      sdpram_reg_1 => sdpram_reg_0,
      sdpram_reg_10(0) => sdpram_reg_9(0),
      sdpram_reg_2(0) => sdpram_reg_1(0),
      sdpram_reg_3(3 downto 0) => sdpram_reg_2(3 downto 0),
      sdpram_reg_4(3 downto 0) => sdpram_reg_3(3 downto 0),
      sdpram_reg_5(3 downto 0) => sdpram_reg_4(3 downto 0),
      sdpram_reg_6(3 downto 0) => sdpram_reg_5(3 downto 0),
      sdpram_reg_7(3 downto 0) => sdpram_reg_6(3 downto 0),
      sdpram_reg_8(3 downto 0) => sdpram_reg_7(3 downto 0),
      sdpram_reg_9(2 downto 0) => sdpram_reg_8(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_imem is
  port (
    wack : out STD_LOGIC;
    wack_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \response_reg_enabled.host_rsp_o_reg[ack]\ : out STD_LOGIC;
    \amo_rsp[ack]\ : out STD_LOGIC;
    \icache_rsp[0][ack]\ : out STD_LOGIC;
    \response_reg_enabled.host_rsp_o_reg[data][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \response_reg_enabled.host_rsp_o_reg[data][15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    spram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \response_reg_enabled.host_rsp_o_reg[data][23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    spram_reg_1_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    data_i : out STD_LOGIC_VECTOR ( 7 downto 0 );
    spram_reg_1_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wack0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \bus_rsp_o[ack]\ : in STD_LOGIC;
    \main_rsp_o[ack]\ : in STD_LOGIC;
    xbus_terminate : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_keeper[state][2]_i_2\ : in STD_LOGIC;
    \rdata_reg[7]\ : in STD_LOGIC;
    \rdata_reg[7]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \main_rsp_o[data]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    en : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addr_i : in STD_LOGIC_VECTOR ( 12 downto 0 );
    spram_reg_1_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus_req_i[rw]\ : in STD_LOGIC;
    \rden_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end system_neorv32_vivado_ip_0_0_neorv32_imem;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_imem is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rden_reg_n_0_[0]\ : STD_LOGIC;
  signal \^wack\ : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
  wack <= \^wack\;
\FSM_onehot_keeper[state][2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \main_rsp_o[ack]\,
      I1 => \bus_rsp_o[ack]\,
      I2 => \^q\(0),
      I3 => \^wack\,
      I4 => \FSM_onehot_keeper[state][2]_i_2\,
      O => \response_reg_enabled.host_rsp_o_reg[ack]\
    );
\FSM_onehot_state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => xbus_terminate,
      I1 => \main_rsp_o[ack]\,
      I2 => \bus_rsp_o[ack]\,
      I3 => \^q\(0),
      I4 => \^wack\,
      O => \amo_rsp[ack]\
    );
\ctrl[ofs_int][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \^wack\,
      I1 => \^q\(0),
      I2 => \bus_rsp_o[ack]\,
      I3 => \main_rsp_o[ack]\,
      I4 => xbus_terminate,
      I5 => D(0),
      O => wack_reg_0
    );
\imem_ram.imem_ram_gen[0].ram_inst\: entity work.\system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized2\
     port map (
      Q(0) => \^q\(0),
      addr_i(12 downto 0) => addr_i(12 downto 0),
      \bus_req_i[rw]\ => \bus_req_i[rw]\,
      clk => clk,
      en(0) => en(0),
      \main_rsp_o[data]\(7 downto 0) => \main_rsp_o[data]\(7 downto 0),
      rdata(7 downto 0) => rdata(7 downto 0),
      \rdata_reg[7]\ => \rdata_reg[7]\,
      \rdata_reg[7]_0\(7 downto 0) => \rdata_reg[7]_0\(7 downto 0),
      \response_reg_enabled.host_rsp_o_reg[data][7]\(7 downto 0) => \response_reg_enabled.host_rsp_o_reg[data][7]\(7 downto 0),
      spram_reg_1_0(7 downto 0) => spram_reg_1_2(7 downto 0)
    );
\imem_ram.imem_ram_gen[1].ram_inst\: entity work.\system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized2_0\
     port map (
      Q(0) => \^q\(0),
      addr_i(12 downto 0) => addr_i(12 downto 0),
      \bus_req_i[rw]\ => \bus_req_i[rw]\,
      clk => clk,
      en(0) => en(1),
      \main_rsp_o[data]\(7 downto 0) => \main_rsp_o[data]\(15 downto 8),
      \rdata_reg[7]\ => \rdata_reg[7]\,
      \rdata_reg[7]_0\(7 downto 0) => \rdata_reg[7]_0\(15 downto 8),
      \response_reg_enabled.host_rsp_o_reg[data][15]\(7 downto 0) => \response_reg_enabled.host_rsp_o_reg[data][15]\(7 downto 0),
      spram_reg_1_0(7 downto 0) => spram_reg_1(7 downto 0),
      spram_reg_1_1(7 downto 0) => spram_reg_1_2(15 downto 8)
    );
\imem_ram.imem_ram_gen[2].ram_inst\: entity work.\system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized2_1\
     port map (
      Q(0) => \^q\(0),
      addr_i(12 downto 0) => addr_i(12 downto 0),
      \bus_req_i[rw]\ => \bus_req_i[rw]\,
      clk => clk,
      en(0) => en(2),
      \main_rsp_o[data]\(7 downto 0) => \main_rsp_o[data]\(23 downto 16),
      \rdata_reg[7]\ => \rdata_reg[7]\,
      \rdata_reg[7]_0\(7 downto 0) => \rdata_reg[7]_0\(23 downto 16),
      \response_reg_enabled.host_rsp_o_reg[data][23]\(7 downto 0) => \response_reg_enabled.host_rsp_o_reg[data][23]\(7 downto 0),
      spram_reg_1_0(7 downto 0) => spram_reg_1_0(7 downto 0),
      spram_reg_1_1(7 downto 0) => spram_reg_1_2(23 downto 16)
    );
\imem_ram.imem_ram_gen[3].ram_inst\: entity work.\system_neorv32_vivado_ip_0_0_neorv32_prim_spram__parameterized2_2\
     port map (
      Q(0) => \^q\(0),
      addr_i(12 downto 0) => addr_i(12 downto 0),
      \bus_req_i[rw]\ => \bus_req_i[rw]\,
      clk => clk,
      data_i(7 downto 0) => data_i(7 downto 0),
      en(0) => en(3),
      \main_rsp_o[data]\(7 downto 0) => \main_rsp_o[data]\(31 downto 24),
      \rdata_reg[7]\ => \rdata_reg[7]\,
      \rdata_reg[7]_0\(7 downto 0) => \rdata_reg[7]_0\(31 downto 24),
      spram_reg_1_0(7 downto 0) => spram_reg_1_1(7 downto 0),
      spram_reg_1_1(7 downto 0) => spram_reg_1_2(31 downto 24)
    );
ipb_reg_0_1_0_5_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => D(0),
      I1 => \^wack\,
      I2 => \^q\(0),
      I3 => \bus_rsp_o[ack]\,
      I4 => \main_rsp_o[ack]\,
      I5 => xbus_terminate,
      O => \icache_rsp[0][ack]\
    );
\rden_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rden_reg[0]_0\(0),
      Q => \rden_reg_n_0_[0]\
    );
\rden_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rden_reg_n_0_[0]\,
      Q => \^q\(0)
    );
wack_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => wack0,
      Q => \^wack\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_slink is
  port (
    \w_pnt_reg[0]\ : out STD_LOGIC;
    \iodev_rsp[17][ack]\ : out STD_LOGIC;
    rx_last : out STD_LOGIC;
    p_1_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl_reg[irq_rx_nempty]__0\ : out STD_LOGIC;
    \ctrl_reg[irq_rx_full]__0\ : out STD_LOGIC;
    \ctrl_reg[irq_tx_empty]__0\ : out STD_LOGIC;
    \ctrl_reg[irq_tx_nfull]__0\ : out STD_LOGIC;
    irq_fast_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \w_pnt_reg[0]_0\ : out STD_LOGIC;
    \w_pnt_reg[0]_1\ : out STD_LOGIC;
    \r_pnt_reg[0]\ : out STD_LOGIC;
    s0_axis_tvalid : out STD_LOGIC;
    \ctrl_reg[enable]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \fifo_memory_small.fifo_reg[0][36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    \fifo_memory_small.fifo_reg[0][31]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \bus_rsp_o_reg[data][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \w_pnt_reg[0]_2\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \iodev_req[17][stb]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl[enable]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s1_axis_tvalid : in STD_LOGIC;
    \dev_00_req_o[addr]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dev_12_req_o[rw]\ : in STD_LOGIC;
    s0_axis_tready : in STD_LOGIC;
    \tx_route_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_memory_small.fifo_reg[0][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_memory_small.fifo_reg[0][36]_0\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    \bus_rsp_o_reg[data][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end system_neorv32_vivado_ip_0_0_neorv32_slink;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_slink is
  signal \^ctrl_reg[irq_rx_full]__0\ : STD_LOGIC;
  signal \^ctrl_reg[irq_rx_nempty]__0\ : STD_LOGIC;
  signal \^ctrl_reg[irq_tx_empty]__0\ : STD_LOGIC;
  signal \^ctrl_reg[irq_tx_nfull]__0\ : STD_LOGIC;
  signal irq_o0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_1_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal r_pnt : STD_LOGIC;
  signal rx_fifo_inst_n_4 : STD_LOGIC;
  signal rx_route : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tx_route_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_route_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_route_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_route_reg_n_0_[3]\ : STD_LOGIC;
  signal w_pnt : STD_LOGIC;
  signal \^w_pnt_reg[0]_0\ : STD_LOGIC;
begin
  \ctrl_reg[irq_rx_full]__0\ <= \^ctrl_reg[irq_rx_full]__0\;
  \ctrl_reg[irq_rx_nempty]__0\ <= \^ctrl_reg[irq_rx_nempty]__0\;
  \ctrl_reg[irq_tx_empty]__0\ <= \^ctrl_reg[irq_tx_empty]__0\;
  \ctrl_reg[irq_tx_nfull]__0\ <= \^ctrl_reg[irq_tx_nfull]__0\;
  p_1_in(0) <= \^p_1_in\(0);
  \w_pnt_reg[0]_0\ <= \^w_pnt_reg[0]_0\;
\bus_rsp_o_reg[ack]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \iodev_req[17][stb]\,
      Q => \iodev_rsp[17][ack]\
    );
\bus_rsp_o_reg[data][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(0),
      Q => \bus_rsp_o_reg[data][31]_0\(0)
    );
\bus_rsp_o_reg[data][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(10),
      Q => \bus_rsp_o_reg[data][31]_0\(10)
    );
\bus_rsp_o_reg[data][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(11),
      Q => \bus_rsp_o_reg[data][31]_0\(11)
    );
\bus_rsp_o_reg[data][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(12),
      Q => \bus_rsp_o_reg[data][31]_0\(12)
    );
\bus_rsp_o_reg[data][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(13),
      Q => \bus_rsp_o_reg[data][31]_0\(13)
    );
\bus_rsp_o_reg[data][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(14),
      Q => \bus_rsp_o_reg[data][31]_0\(14)
    );
\bus_rsp_o_reg[data][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(15),
      Q => \bus_rsp_o_reg[data][31]_0\(15)
    );
\bus_rsp_o_reg[data][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(16),
      Q => \bus_rsp_o_reg[data][31]_0\(16)
    );
\bus_rsp_o_reg[data][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(17),
      Q => \bus_rsp_o_reg[data][31]_0\(17)
    );
\bus_rsp_o_reg[data][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(18),
      Q => \bus_rsp_o_reg[data][31]_0\(18)
    );
\bus_rsp_o_reg[data][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(19),
      Q => \bus_rsp_o_reg[data][31]_0\(19)
    );
\bus_rsp_o_reg[data][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(1),
      Q => \bus_rsp_o_reg[data][31]_0\(1)
    );
\bus_rsp_o_reg[data][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(20),
      Q => \bus_rsp_o_reg[data][31]_0\(20)
    );
\bus_rsp_o_reg[data][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(21),
      Q => \bus_rsp_o_reg[data][31]_0\(21)
    );
\bus_rsp_o_reg[data][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(22),
      Q => \bus_rsp_o_reg[data][31]_0\(22)
    );
\bus_rsp_o_reg[data][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(23),
      Q => \bus_rsp_o_reg[data][31]_0\(23)
    );
\bus_rsp_o_reg[data][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(24),
      Q => \bus_rsp_o_reg[data][31]_0\(24)
    );
\bus_rsp_o_reg[data][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(25),
      Q => \bus_rsp_o_reg[data][31]_0\(25)
    );
\bus_rsp_o_reg[data][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(26),
      Q => \bus_rsp_o_reg[data][31]_0\(26)
    );
\bus_rsp_o_reg[data][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(27),
      Q => \bus_rsp_o_reg[data][31]_0\(27)
    );
\bus_rsp_o_reg[data][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(28),
      Q => \bus_rsp_o_reg[data][31]_0\(28)
    );
\bus_rsp_o_reg[data][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(29),
      Q => \bus_rsp_o_reg[data][31]_0\(29)
    );
\bus_rsp_o_reg[data][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(2),
      Q => \bus_rsp_o_reg[data][31]_0\(2)
    );
\bus_rsp_o_reg[data][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(30),
      Q => \bus_rsp_o_reg[data][31]_0\(30)
    );
\bus_rsp_o_reg[data][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(31),
      Q => \bus_rsp_o_reg[data][31]_0\(31)
    );
\bus_rsp_o_reg[data][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(3),
      Q => \bus_rsp_o_reg[data][31]_0\(3)
    );
\bus_rsp_o_reg[data][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(4),
      Q => \bus_rsp_o_reg[data][31]_0\(4)
    );
\bus_rsp_o_reg[data][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(5),
      Q => \bus_rsp_o_reg[data][31]_0\(5)
    );
\bus_rsp_o_reg[data][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(6),
      Q => \bus_rsp_o_reg[data][31]_0\(6)
    );
\bus_rsp_o_reg[data][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(7),
      Q => \bus_rsp_o_reg[data][31]_0\(7)
    );
\bus_rsp_o_reg[data][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(8),
      Q => \bus_rsp_o_reg[data][31]_0\(8)
    );
\bus_rsp_o_reg[data][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(9),
      Q => \bus_rsp_o_reg[data][31]_0\(9)
    );
\ctrl_reg[enable]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl[enable]\,
      CLR => rstn_sys,
      D => D(0),
      Q => \^p_1_in\(0)
    );
\ctrl_reg[irq_rx_full]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl[enable]\,
      CLR => rstn_sys,
      D => D(18),
      Q => \^ctrl_reg[irq_rx_full]__0\
    );
\ctrl_reg[irq_rx_nempty]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl[enable]\,
      CLR => rstn_sys,
      D => D(16),
      Q => \^ctrl_reg[irq_rx_nempty]__0\
    );
\ctrl_reg[irq_tx_empty]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl[enable]\,
      CLR => rstn_sys,
      D => D(19),
      Q => \^ctrl_reg[irq_tx_empty]__0\
    );
\ctrl_reg[irq_tx_nfull]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl[enable]\,
      CLR => rstn_sys,
      D => D(21),
      Q => \^ctrl_reg[irq_tx_nfull]__0\
    );
irq_o_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => irq_o0,
      Q => irq_fast_i(0)
    );
rx_fifo_inst: entity work.\system_neorv32_vivado_ip_0_0_neorv32_prim_fifo__parameterized2\
     port map (
      Q(0) => rx_route(0),
      clk => clk,
      \ctrl_reg[enable]\ => \ctrl_reg[enable]_0\,
      \dev_00_req_o[addr]\(1 downto 0) => \dev_00_req_o[addr]\(1 downto 0),
      \dev_12_req_o[rw]\ => \dev_12_req_o[rw]\,
      \fifo_memory_small.fifo_reg[0][36]_0\(35) => rx_fifo_inst_n_4,
      \fifo_memory_small.fifo_reg[0][36]_0\(34 downto 31) => p_0_in(3 downto 0),
      \fifo_memory_small.fifo_reg[0][36]_0\(30 downto 0) => \fifo_memory_small.fifo_reg[0][31]\(30 downto 0),
      \fifo_memory_small.fifo_reg[0][36]_1\(36 downto 0) => \fifo_memory_small.fifo_reg[0][36]_0\(36 downto 0),
      \iodev_req[17][stb]\ => \iodev_req[17][stb]\,
      r_pnt => r_pnt,
      rstn_sys => rstn_sys,
      s1_axis_tvalid => s1_axis_tvalid,
      w_pnt => w_pnt,
      \w_pnt_reg[0]_0\ => \^w_pnt_reg[0]_0\,
      \w_pnt_reg[0]_1\ => \^p_1_in\(0)
    );
rx_last_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => rx_fifo_inst_n_4,
      Q => rx_last
    );
\rx_route_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => p_0_in(0),
      Q => rx_route(0)
    );
\rx_route_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => p_0_in(1),
      Q => Q(0)
    );
\rx_route_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => p_0_in(2),
      Q => Q(1)
    );
\rx_route_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstn_sys,
      D => p_0_in(3),
      Q => Q(2)
    );
tx_fifo_inst: entity work.\system_neorv32_vivado_ip_0_0_neorv32_prim_fifo__parameterized2_4\
     port map (
      D(36) => \dev_00_req_o[addr]\(0),
      D(35) => \tx_route_reg_n_0_[3]\,
      D(34) => \tx_route_reg_n_0_[2]\,
      D(33) => \tx_route_reg_n_0_[1]\,
      D(32) => \tx_route_reg_n_0_[0]\,
      D(31 downto 0) => D(31 downto 0),
      clk => clk,
      \ctrl_reg[irq_rx_full]__0\ => \^ctrl_reg[irq_rx_full]__0\,
      \ctrl_reg[irq_rx_nempty]__0\ => \^ctrl_reg[irq_rx_nempty]__0\,
      \ctrl_reg[irq_tx_empty]__0\ => \^ctrl_reg[irq_tx_empty]__0\,
      \ctrl_reg[irq_tx_nfull]__0\ => \^ctrl_reg[irq_tx_nfull]__0\,
      \fifo_memory_small.fifo_reg[0][0]_0\(0) => \fifo_memory_small.fifo_reg[0][0]\(0),
      \fifo_memory_small.fifo_reg[0][36]_0\(36 downto 0) => \fifo_memory_small.fifo_reg[0][36]\(36 downto 0),
      irq_o0 => irq_o0,
      irq_o_reg => \^w_pnt_reg[0]_0\,
      irq_o_reg_0 => \^p_1_in\(0),
      r_pnt => r_pnt,
      \r_pnt_reg[0]_0\ => \r_pnt_reg[0]\,
      rstn_sys => rstn_sys,
      s0_axis_tready => s0_axis_tready,
      s0_axis_tvalid => s0_axis_tvalid,
      w_pnt => w_pnt,
      \w_pnt_reg[0]_0\ => \w_pnt_reg[0]\,
      \w_pnt_reg[0]_1\ => \w_pnt_reg[0]_1\,
      \w_pnt_reg[0]_2\ => \w_pnt_reg[0]_2\
    );
\tx_route_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_route_reg[3]_0\(0),
      CLR => rstn_sys,
      D => D(0),
      Q => \tx_route_reg_n_0_[0]\
    );
\tx_route_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_route_reg[3]_0\(0),
      CLR => rstn_sys,
      D => D(1),
      Q => \tx_route_reg_n_0_[1]\
    );
\tx_route_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_route_reg[3]_0\(0),
      CLR => rstn_sys,
      D => D(2),
      Q => \tx_route_reg_n_0_[2]\
    );
\tx_route_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_route_reg[3]_0\(0),
      CLR => rstn_sys,
      D => D(3),
      Q => \tx_route_reg_n_0_[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_spi is
  port (
    \ctrl_reg[enable]__0\ : out STD_LOGIC;
    \iodev_rsp[8][ack]\ : out STD_LOGIC;
    \ctrl_reg[cpha]__0\ : out STD_LOGIC;
    \ctrl_reg[cpol]_0\ : out STD_LOGIC;
    irq_fast_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rtx_engine_reg[state][0]_0\ : out STD_LOGIC;
    \rtx_engine_reg[state][1]_0\ : out STD_LOGIC;
    r_pnt : out STD_LOGIC;
    w_pnt : out STD_LOGIC;
    empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_pnt_reg[0]\ : out STD_LOGIC;
    \w_pnt_reg[0]\ : out STD_LOGIC;
    \ctrl_reg[cdiv][3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    spi_dat_o : out STD_LOGIC;
    \ctrl_reg[prsc][2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \fifo_memory_small.fifo_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_rsp_o_reg[data][31]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    spi_clk_o : out STD_LOGIC;
    spi_csn_o : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \ctrl_reg[enable]_0\ : in STD_LOGIC;
    \iodev_req[8][stb]\ : in STD_LOGIC;
    \ctrl_reg[cpha]_0\ : in STD_LOGIC;
    \ctrl_reg[cpol]_1\ : in STD_LOGIC;
    spi_clk_en1 : in STD_LOGIC;
    \dev_00_req_o[addr]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dev_12_req_o[rw]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    spi_dat_i : in STD_LOGIC;
    \ctrl_reg[prsc][2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cdiv_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_rsp_o_reg[data][31]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end system_neorv32_vivado_ip_0_0_neorv32_spi;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_spi is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cdiv_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cdiv_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \cdiv_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cdiv_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cdiv_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \^ctrl_reg[cdiv][3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ctrl_reg[cpha]__0\ : STD_LOGIC;
  signal \^ctrl_reg[cpol]_0\ : STD_LOGIC;
  signal \^ctrl_reg[enable]__0\ : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rtx_engine[bitcnt][0]_i_1_n_0\ : STD_LOGIC;
  signal \rtx_engine[bitcnt][1]_i_1_n_0\ : STD_LOGIC;
  signal \rtx_engine[bitcnt][2]_i_1_n_0\ : STD_LOGIC;
  signal \rtx_engine[bitcnt][3]_i_1_n_0\ : STD_LOGIC;
  signal \rtx_engine[bitcnt][3]_i_2_n_0\ : STD_LOGIC;
  signal \rtx_engine[done]_i_1_n_0\ : STD_LOGIC;
  signal \rtx_engine[sck]_i_1_n_0\ : STD_LOGIC;
  signal \rtx_engine[sck]_i_2_n_0\ : STD_LOGIC;
  signal \rtx_engine[sck]_i_3_n_0\ : STD_LOGIC;
  signal \rtx_engine[sdi_sync]_i_1_n_0\ : STD_LOGIC;
  signal \rtx_engine[state][1]_i_1_n_0\ : STD_LOGIC;
  signal \rtx_engine_reg[bitcnt_n_0_][0]\ : STD_LOGIC;
  signal \rtx_engine_reg[bitcnt_n_0_][1]\ : STD_LOGIC;
  signal \rtx_engine_reg[bitcnt_n_0_][2]\ : STD_LOGIC;
  signal \rtx_engine_reg[bitcnt_n_0_][3]\ : STD_LOGIC;
  signal \rtx_engine_reg[cs_ctrl_n_0_][0]\ : STD_LOGIC;
  signal \rtx_engine_reg[cs_ctrl_n_0_][1]\ : STD_LOGIC;
  signal \rtx_engine_reg[cs_ctrl_n_0_][2]\ : STD_LOGIC;
  signal \rtx_engine_reg[done_n_0_]\ : STD_LOGIC;
  signal \rtx_engine_reg[sdi_sync]__0\ : STD_LOGIC;
  signal \rtx_engine_reg[sreg]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^rtx_engine_reg[state][0]_0\ : STD_LOGIC;
  signal \^rtx_engine_reg[state][1]_0\ : STD_LOGIC;
  signal \rtx_engine_reg[state_n_0_][2]\ : STD_LOGIC;
  signal spi_clk_en : STD_LOGIC;
  signal spi_clk_en0 : STD_LOGIC;
  signal spi_clk_en0_out : STD_LOGIC;
  signal spi_clk_en_i_6_n_0 : STD_LOGIC;
  signal \^spi_clk_o\ : STD_LOGIC;
  signal \spi_csn_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \spi_csn_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \spi_csn_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \spi_csn_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \spi_csn_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \spi_csn_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \spi_csn_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \spi_csn_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \^spi_dat_o\ : STD_LOGIC;
  signal tx_fifo_inst_n_0 : STD_LOGIC;
  signal tx_fifo_inst_n_18 : STD_LOGIC;
  signal tx_fifo_inst_n_3 : STD_LOGIC;
  signal tx_fifo_inst_n_5 : STD_LOGIC;
  signal tx_fifo_inst_n_6 : STD_LOGIC;
  signal tx_fifo_inst_n_7 : STD_LOGIC;
  signal tx_fifo_inst_n_8 : STD_LOGIC;
  signal tx_fifo_inst_n_9 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cdiv_cnt[1]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \cdiv_cnt[2]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \rtx_engine[bitcnt][0]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \rtx_engine[bitcnt][1]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \rtx_engine[bitcnt][2]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \rtx_engine[bitcnt][3]_i_2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \rtx_engine[done]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \rtx_engine[state][1]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \spi_csn_o[0]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \spi_csn_o[1]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \spi_csn_o[2]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \spi_csn_o[3]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \spi_csn_o[4]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \spi_csn_o[5]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \spi_csn_o[6]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \spi_csn_o[7]_i_1\ : label is "soft_lutpair245";
begin
  Q(0) <= \^q\(0);
  \ctrl_reg[cdiv][3]_0\(3 downto 0) <= \^ctrl_reg[cdiv][3]_0\(3 downto 0);
  \ctrl_reg[cpha]__0\ <= \^ctrl_reg[cpha]__0\;
  \ctrl_reg[cpol]_0\ <= \^ctrl_reg[cpol]_0\;
  \ctrl_reg[enable]__0\ <= \^ctrl_reg[enable]__0\;
  \rtx_engine_reg[state][0]_0\ <= \^rtx_engine_reg[state][0]_0\;
  \rtx_engine_reg[state][1]_0\ <= \^rtx_engine_reg[state][1]_0\;
  spi_clk_o <= \^spi_clk_o\;
  spi_dat_o <= \^spi_dat_o\;
\bus_rsp_o_reg[ack]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \iodev_req[8][stb]\,
      Q => \iodev_rsp[8][ack]\
    );
\bus_rsp_o_reg[data][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(0),
      Q => \bus_rsp_o_reg[data][31]_0\(0)
    );
\bus_rsp_o_reg[data][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(10),
      Q => \bus_rsp_o_reg[data][31]_0\(10)
    );
\bus_rsp_o_reg[data][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(11),
      Q => \bus_rsp_o_reg[data][31]_0\(11)
    );
\bus_rsp_o_reg[data][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(12),
      Q => \bus_rsp_o_reg[data][31]_0\(12)
    );
\bus_rsp_o_reg[data][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(1),
      Q => \bus_rsp_o_reg[data][31]_0\(1)
    );
\bus_rsp_o_reg[data][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(2),
      Q => \bus_rsp_o_reg[data][31]_0\(2)
    );
\bus_rsp_o_reg[data][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(13),
      Q => \bus_rsp_o_reg[data][31]_0\(13)
    );
\bus_rsp_o_reg[data][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(14),
      Q => \bus_rsp_o_reg[data][31]_0\(14)
    );
\bus_rsp_o_reg[data][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(3),
      Q => \bus_rsp_o_reg[data][31]_0\(3)
    );
\bus_rsp_o_reg[data][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(4),
      Q => \bus_rsp_o_reg[data][31]_0\(4)
    );
\bus_rsp_o_reg[data][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(5),
      Q => \bus_rsp_o_reg[data][31]_0\(5)
    );
\bus_rsp_o_reg[data][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(6),
      Q => \bus_rsp_o_reg[data][31]_0\(6)
    );
\bus_rsp_o_reg[data][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(7),
      Q => \bus_rsp_o_reg[data][31]_0\(7)
    );
\bus_rsp_o_reg[data][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(8),
      Q => \bus_rsp_o_reg[data][31]_0\(8)
    );
\bus_rsp_o_reg[data][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \bus_rsp_o_reg[data][31]_1\(9),
      Q => \bus_rsp_o_reg[data][31]_0\(9)
    );
\cdiv_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^ctrl_reg[enable]__0\,
      I1 => cdiv_cnt(0),
      I2 => spi_clk_en0,
      O => \cdiv_cnt[0]_i_1_n_0\
    );
\cdiv_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \^ctrl_reg[enable]__0\,
      I1 => spi_clk_en0,
      I2 => cdiv_cnt(0),
      I3 => cdiv_cnt(1),
      O => \cdiv_cnt[1]_i_1_n_0\
    );
\cdiv_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => \^ctrl_reg[enable]__0\,
      I1 => spi_clk_en0,
      I2 => cdiv_cnt(0),
      I3 => cdiv_cnt(1),
      I4 => cdiv_cnt(2),
      O => \cdiv_cnt[2]_i_1_n_0\
    );
\cdiv_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => \^ctrl_reg[enable]__0\,
      I1 => spi_clk_en0,
      I2 => cdiv_cnt(1),
      I3 => cdiv_cnt(0),
      I4 => cdiv_cnt(2),
      I5 => cdiv_cnt(3),
      O => \cdiv_cnt[3]_i_2_n_0\
    );
\cdiv_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \cdiv_cnt_reg[0]_0\(0),
      CLR => rstn_sys,
      D => \cdiv_cnt[0]_i_1_n_0\,
      Q => cdiv_cnt(0)
    );
\cdiv_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \cdiv_cnt_reg[0]_0\(0),
      CLR => rstn_sys,
      D => \cdiv_cnt[1]_i_1_n_0\,
      Q => cdiv_cnt(1)
    );
\cdiv_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \cdiv_cnt_reg[0]_0\(0),
      CLR => rstn_sys,
      D => \cdiv_cnt[2]_i_1_n_0\,
      Q => cdiv_cnt(2)
    );
\cdiv_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \cdiv_cnt_reg[0]_0\(0),
      CLR => rstn_sys,
      D => \cdiv_cnt[3]_i_2_n_0\,
      Q => cdiv_cnt(3)
    );
\ctrl_reg[cdiv][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_reg[prsc][2]_1\(0),
      CLR => rstn_sys,
      D => D(6),
      Q => \^ctrl_reg[cdiv][3]_0\(0)
    );
\ctrl_reg[cdiv][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_reg[prsc][2]_1\(0),
      CLR => rstn_sys,
      D => D(7),
      Q => \^ctrl_reg[cdiv][3]_0\(1)
    );
\ctrl_reg[cdiv][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_reg[prsc][2]_1\(0),
      CLR => rstn_sys,
      D => D(8),
      Q => \^ctrl_reg[cdiv][3]_0\(2)
    );
\ctrl_reg[cdiv][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_reg[prsc][2]_1\(0),
      CLR => rstn_sys,
      D => D(9),
      Q => \^ctrl_reg[cdiv][3]_0\(3)
    );
\ctrl_reg[cpha]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_reg[cpha]_0\,
      Q => \^ctrl_reg[cpha]__0\
    );
\ctrl_reg[cpol]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_reg[cpol]_1\,
      Q => \^ctrl_reg[cpol]_0\
    );
\ctrl_reg[enable]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_reg[enable]_0\,
      Q => \^ctrl_reg[enable]__0\
    );
\ctrl_reg[prsc][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_reg[prsc][2]_1\(0),
      CLR => rstn_sys,
      D => D(3),
      Q => \ctrl_reg[prsc][2]_0\(0)
    );
\ctrl_reg[prsc][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_reg[prsc][2]_1\(0),
      CLR => rstn_sys,
      D => D(4),
      Q => \ctrl_reg[prsc][2]_0\(1)
    );
\ctrl_reg[prsc][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_reg[prsc][2]_1\(0),
      CLR => rstn_sys,
      D => D(5),
      Q => \ctrl_reg[prsc][2]_0\(2)
    );
irq_o_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => tx_fifo_inst_n_5,
      Q => irq_fast_i(0)
    );
\rtx_engine[bitcnt][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rtx_engine_reg[state][1]_0\,
      I1 => \rtx_engine_reg[bitcnt_n_0_][0]\,
      O => \rtx_engine[bitcnt][0]_i_1_n_0\
    );
\rtx_engine[bitcnt][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^rtx_engine_reg[state][1]_0\,
      I1 => \rtx_engine_reg[bitcnt_n_0_][1]\,
      I2 => \rtx_engine_reg[bitcnt_n_0_][0]\,
      O => \rtx_engine[bitcnt][1]_i_1_n_0\
    );
\rtx_engine[bitcnt][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \^rtx_engine_reg[state][1]_0\,
      I1 => \rtx_engine_reg[bitcnt_n_0_][2]\,
      I2 => \rtx_engine_reg[bitcnt_n_0_][1]\,
      I3 => \rtx_engine_reg[bitcnt_n_0_][0]\,
      O => \rtx_engine[bitcnt][2]_i_1_n_0\
    );
\rtx_engine[bitcnt][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2022"
    )
        port map (
      I0 => \rtx_engine_reg[state_n_0_][2]\,
      I1 => \^rtx_engine_reg[state][0]_0\,
      I2 => spi_clk_en,
      I3 => \^rtx_engine_reg[state][1]_0\,
      O => \rtx_engine[bitcnt][3]_i_1_n_0\
    );
\rtx_engine[bitcnt][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \^rtx_engine_reg[state][1]_0\,
      I1 => \rtx_engine_reg[bitcnt_n_0_][3]\,
      I2 => \rtx_engine_reg[bitcnt_n_0_][2]\,
      I3 => \rtx_engine_reg[bitcnt_n_0_][0]\,
      I4 => \rtx_engine_reg[bitcnt_n_0_][1]\,
      O => \rtx_engine[bitcnt][3]_i_2_n_0\
    );
\rtx_engine[done]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \rtx_engine_reg[state_n_0_][2]\,
      I1 => spi_clk_en,
      I2 => \rtx_engine_reg[bitcnt_n_0_][3]\,
      I3 => \^rtx_engine_reg[state][0]_0\,
      I4 => \^rtx_engine_reg[state][1]_0\,
      O => \rtx_engine[done]_i_1_n_0\
    );
\rtx_engine[sck]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rtx_engine[sck]_i_2_n_0\,
      I1 => \rtx_engine[sck]_i_3_n_0\,
      I2 => \^spi_clk_o\,
      O => \rtx_engine[sck]_i_1_n_0\
    );
\rtx_engine[sck]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0CFFFFF4F300000"
    )
        port map (
      I0 => \rtx_engine_reg[bitcnt_n_0_][3]\,
      I1 => \^ctrl_reg[cpha]__0\,
      I2 => \^rtx_engine_reg[state][1]_0\,
      I3 => \^rtx_engine_reg[state][0]_0\,
      I4 => \rtx_engine_reg[state_n_0_][2]\,
      I5 => \^ctrl_reg[cpol]_0\,
      O => \rtx_engine[sck]_i_2_n_0\
    );
\rtx_engine[sck]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCD5FFFF"
    )
        port map (
      I0 => \^rtx_engine_reg[state][0]_0\,
      I1 => spi_clk_en,
      I2 => \^ctrl_reg[cpha]__0\,
      I3 => \^rtx_engine_reg[state][1]_0\,
      I4 => \rtx_engine_reg[state_n_0_][2]\,
      O => \rtx_engine[sck]_i_3_n_0\
    );
\rtx_engine[sdi_sync]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => spi_dat_i,
      I1 => \rtx_engine_reg[state_n_0_][2]\,
      I2 => \^rtx_engine_reg[state][0]_0\,
      I3 => \^rtx_engine_reg[state][1]_0\,
      I4 => spi_clk_en,
      I5 => \rtx_engine_reg[sdi_sync]__0\,
      O => \rtx_engine[sdi_sync]_i_1_n_0\
    );
\rtx_engine[state][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4CC0CC00"
    )
        port map (
      I0 => \rtx_engine_reg[bitcnt_n_0_][3]\,
      I1 => \rtx_engine_reg[state_n_0_][2]\,
      I2 => \^rtx_engine_reg[state][0]_0\,
      I3 => \^rtx_engine_reg[state][1]_0\,
      I4 => spi_clk_en,
      O => \rtx_engine[state][1]_i_1_n_0\
    );
\rtx_engine_reg[bitcnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rtx_engine[bitcnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => \rtx_engine[bitcnt][0]_i_1_n_0\,
      Q => \rtx_engine_reg[bitcnt_n_0_][0]\
    );
\rtx_engine_reg[bitcnt][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rtx_engine[bitcnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => \rtx_engine[bitcnt][1]_i_1_n_0\,
      Q => \rtx_engine_reg[bitcnt_n_0_][1]\
    );
\rtx_engine_reg[bitcnt][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rtx_engine[bitcnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => \rtx_engine[bitcnt][2]_i_1_n_0\,
      Q => \rtx_engine_reg[bitcnt_n_0_][2]\
    );
\rtx_engine_reg[bitcnt][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rtx_engine[bitcnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => \rtx_engine[bitcnt][3]_i_2_n_0\,
      Q => \rtx_engine_reg[bitcnt_n_0_][3]\
    );
\rtx_engine_reg[cs_ctrl][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_fifo_inst_n_0,
      CLR => rstn_sys,
      D => tx_fifo_inst_n_9,
      Q => \rtx_engine_reg[cs_ctrl_n_0_][0]\
    );
\rtx_engine_reg[cs_ctrl][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_fifo_inst_n_0,
      CLR => rstn_sys,
      D => tx_fifo_inst_n_8,
      Q => \rtx_engine_reg[cs_ctrl_n_0_][1]\
    );
\rtx_engine_reg[cs_ctrl][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_fifo_inst_n_0,
      CLR => rstn_sys,
      D => tx_fifo_inst_n_7,
      Q => \rtx_engine_reg[cs_ctrl_n_0_][2]\
    );
\rtx_engine_reg[cs_ctrl][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_fifo_inst_n_0,
      CLR => rstn_sys,
      D => tx_fifo_inst_n_6,
      Q => \^q\(0)
    );
\rtx_engine_reg[done]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rtx_engine[done]_i_1_n_0\,
      Q => \rtx_engine_reg[done_n_0_]\
    );
\rtx_engine_reg[sck]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rtx_engine[sck]_i_1_n_0\,
      Q => \^spi_clk_o\
    );
\rtx_engine_reg[sdi_sync]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rtx_engine[sdi_sync]_i_1_n_0\,
      Q => \rtx_engine_reg[sdi_sync]__0\
    );
\rtx_engine_reg[sreg][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_fifo_inst_n_3,
      CLR => rstn_sys,
      D => \p_1_in__0\(0),
      Q => \rtx_engine_reg[sreg]\(0)
    );
\rtx_engine_reg[sreg][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_fifo_inst_n_3,
      CLR => rstn_sys,
      D => \p_1_in__0\(1),
      Q => \rtx_engine_reg[sreg]\(1)
    );
\rtx_engine_reg[sreg][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_fifo_inst_n_3,
      CLR => rstn_sys,
      D => \p_1_in__0\(2),
      Q => \rtx_engine_reg[sreg]\(2)
    );
\rtx_engine_reg[sreg][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_fifo_inst_n_3,
      CLR => rstn_sys,
      D => \p_1_in__0\(3),
      Q => \rtx_engine_reg[sreg]\(3)
    );
\rtx_engine_reg[sreg][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_fifo_inst_n_3,
      CLR => rstn_sys,
      D => \p_1_in__0\(4),
      Q => \rtx_engine_reg[sreg]\(4)
    );
\rtx_engine_reg[sreg][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_fifo_inst_n_3,
      CLR => rstn_sys,
      D => \p_1_in__0\(5),
      Q => \rtx_engine_reg[sreg]\(5)
    );
\rtx_engine_reg[sreg][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_fifo_inst_n_3,
      CLR => rstn_sys,
      D => \p_1_in__0\(6),
      Q => \rtx_engine_reg[sreg]\(6)
    );
\rtx_engine_reg[sreg][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_fifo_inst_n_3,
      CLR => rstn_sys,
      D => \p_1_in__0\(7),
      Q => \^spi_dat_o\
    );
\rtx_engine_reg[state][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => tx_fifo_inst_n_18,
      Q => \^rtx_engine_reg[state][0]_0\
    );
\rtx_engine_reg[state][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rtx_engine[state][1]_i_1_n_0\,
      Q => \^rtx_engine_reg[state][1]_0\
    );
\rtx_engine_reg[state][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^ctrl_reg[enable]__0\,
      Q => \rtx_engine_reg[state_n_0_][2]\
    );
rx_fifo_inst: entity work.\system_neorv32_vivado_ip_0_0_neorv32_prim_fifo__parameterized1\
     port map (
      D(0) => \^ctrl_reg[enable]__0\,
      Q(7) => \^spi_dat_o\,
      Q(6 downto 0) => \rtx_engine_reg[sreg]\(6 downto 0),
      clk => clk,
      \dev_00_req_o[addr]\(0) => \dev_00_req_o[addr]\(0),
      \dev_12_req_o[rw]\ => \dev_12_req_o[rw]\,
      \fifo_memory_small.fifo_reg[0][7]_0\(7 downto 0) => \fifo_memory_small.fifo_reg[0][7]\(7 downto 0),
      \iodev_req[8][stb]\ => \iodev_req[8][stb]\,
      \r_pnt_reg[0]_0\ => \r_pnt_reg[0]\,
      rstn_sys => rstn_sys,
      \w_pnt_reg[0]_0\ => \w_pnt_reg[0]\,
      \w_pnt_reg[0]_1\ => \rtx_engine_reg[done_n_0_]\
    );
spi_clk_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ctrl_reg[enable]__0\,
      I1 => spi_clk_en1,
      I2 => spi_clk_en0,
      O => spi_clk_en0_out
    );
spi_clk_en_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => cdiv_cnt(3),
      I1 => \^ctrl_reg[cdiv][3]_0\(3),
      I2 => spi_clk_en_i_6_n_0,
      O => spi_clk_en0
    );
spi_clk_en_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cdiv_cnt(0),
      I1 => \^ctrl_reg[cdiv][3]_0\(0),
      I2 => \^ctrl_reg[cdiv][3]_0\(2),
      I3 => cdiv_cnt(2),
      I4 => \^ctrl_reg[cdiv][3]_0\(1),
      I5 => cdiv_cnt(1),
      O => spi_clk_en_i_6_n_0
    );
spi_clk_en_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => spi_clk_en0_out,
      Q => spi_clk_en
    );
\spi_csn_o[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \rtx_engine_reg[cs_ctrl_n_0_][1]\,
      I1 => \rtx_engine_reg[cs_ctrl_n_0_][0]\,
      I2 => \rtx_engine_reg[cs_ctrl_n_0_][2]\,
      I3 => \^q\(0),
      O => \spi_csn_o[0]_i_1_n_0\
    );
\spi_csn_o[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \rtx_engine_reg[cs_ctrl_n_0_][1]\,
      I1 => \rtx_engine_reg[cs_ctrl_n_0_][0]\,
      I2 => \rtx_engine_reg[cs_ctrl_n_0_][2]\,
      I3 => \^q\(0),
      O => \spi_csn_o[1]_i_1_n_0\
    );
\spi_csn_o[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \rtx_engine_reg[cs_ctrl_n_0_][0]\,
      I1 => \rtx_engine_reg[cs_ctrl_n_0_][1]\,
      I2 => \rtx_engine_reg[cs_ctrl_n_0_][2]\,
      I3 => \^q\(0),
      O => \spi_csn_o[2]_i_1_n_0\
    );
\spi_csn_o[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \rtx_engine_reg[cs_ctrl_n_0_][1]\,
      I1 => \rtx_engine_reg[cs_ctrl_n_0_][0]\,
      I2 => \rtx_engine_reg[cs_ctrl_n_0_][2]\,
      I3 => \^q\(0),
      O => \spi_csn_o[3]_i_1_n_0\
    );
\spi_csn_o[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \rtx_engine_reg[cs_ctrl_n_0_][1]\,
      I1 => \rtx_engine_reg[cs_ctrl_n_0_][0]\,
      I2 => \rtx_engine_reg[cs_ctrl_n_0_][2]\,
      I3 => \^q\(0),
      O => \spi_csn_o[4]_i_1_n_0\
    );
\spi_csn_o[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \rtx_engine_reg[cs_ctrl_n_0_][1]\,
      I1 => \rtx_engine_reg[cs_ctrl_n_0_][0]\,
      I2 => \rtx_engine_reg[cs_ctrl_n_0_][2]\,
      I3 => \^q\(0),
      O => \spi_csn_o[5]_i_1_n_0\
    );
\spi_csn_o[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \rtx_engine_reg[cs_ctrl_n_0_][0]\,
      I1 => \rtx_engine_reg[cs_ctrl_n_0_][1]\,
      I2 => \rtx_engine_reg[cs_ctrl_n_0_][2]\,
      I3 => \^q\(0),
      O => \spi_csn_o[6]_i_1_n_0\
    );
\spi_csn_o[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \rtx_engine_reg[cs_ctrl_n_0_][1]\,
      I1 => \rtx_engine_reg[cs_ctrl_n_0_][0]\,
      I2 => \rtx_engine_reg[cs_ctrl_n_0_][2]\,
      I3 => \^q\(0),
      O => \spi_csn_o[7]_i_1_n_0\
    );
\spi_csn_o_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \spi_csn_o[0]_i_1_n_0\,
      PRE => rstn_sys,
      Q => spi_csn_o(0)
    );
\spi_csn_o_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \spi_csn_o[1]_i_1_n_0\,
      PRE => rstn_sys,
      Q => spi_csn_o(1)
    );
\spi_csn_o_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \spi_csn_o[2]_i_1_n_0\,
      PRE => rstn_sys,
      Q => spi_csn_o(2)
    );
\spi_csn_o_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \spi_csn_o[3]_i_1_n_0\,
      PRE => rstn_sys,
      Q => spi_csn_o(3)
    );
\spi_csn_o_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \spi_csn_o[4]_i_1_n_0\,
      PRE => rstn_sys,
      Q => spi_csn_o(4)
    );
\spi_csn_o_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \spi_csn_o[5]_i_1_n_0\,
      PRE => rstn_sys,
      Q => spi_csn_o(5)
    );
\spi_csn_o_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \spi_csn_o[6]_i_1_n_0\,
      PRE => rstn_sys,
      Q => spi_csn_o(6)
    );
\spi_csn_o_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \spi_csn_o[7]_i_1_n_0\,
      PRE => rstn_sys,
      Q => spi_csn_o(7)
    );
tx_fifo_inst: entity work.\system_neorv32_vivado_ip_0_0_neorv32_prim_fifo__parameterized0\
     port map (
      D(0) => \^ctrl_reg[enable]__0\,
      E(0) => tx_fifo_inst_n_0,
      Q(6 downto 0) => \rtx_engine_reg[sreg]\(6 downto 0),
      clk => clk,
      \dev_00_req_o[addr]\(0) => \dev_00_req_o[addr]\(0),
      \dev_12_req_o[rw]\ => \dev_12_req_o[rw]\,
      empty => empty,
      \fifo_memory_small.fifo_reg[0][0]_0\(0) => E(0),
      \fifo_memory_small.fifo_reg[0][8]_0\ => tx_fifo_inst_n_18,
      \fifo_memory_small.fifo_reg[0][8]_1\(8) => D(10),
      \fifo_memory_small.fifo_reg[0][8]_1\(7 downto 0) => D(7 downto 0),
      \iodev_req[8][stb]\ => \iodev_req[8][stb]\,
      irq_o_reg => \^rtx_engine_reg[state][0]_0\,
      \r_pnt_reg[0]_0\ => r_pnt,
      \r_pnt_reg[0]_1\ => tx_fifo_inst_n_5,
      \r_pnt_reg[0]_2\ => \rtx_engine_reg[state_n_0_][2]\,
      rstn_sys => rstn_sys,
      \rtx_engine_reg[sdi_sync]__0\ => \rtx_engine_reg[sdi_sync]__0\,
      \rtx_engine_reg[sreg][6]\(7 downto 0) => \p_1_in__0\(7 downto 0),
      \rtx_engine_reg[sreg][7]\ => \^rtx_engine_reg[state][1]_0\,
      \rtx_engine_reg[state][2]\(0) => tx_fifo_inst_n_3,
      \rtx_engine_reg[state][2]_0\(3) => tx_fifo_inst_n_6,
      \rtx_engine_reg[state][2]_0\(2) => tx_fifo_inst_n_7,
      \rtx_engine_reg[state][2]_0\(1) => tx_fifo_inst_n_8,
      \rtx_engine_reg[state][2]_0\(0) => tx_fifo_inst_n_9,
      spi_clk_en => spi_clk_en,
      \w_pnt_reg[0]_0\ => w_pnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_uart is
  port (
    \tx_fifo[avail]\ : out STD_LOGIC;
    \rx_fifo[avail]\ : out STD_LOGIC;
    re0 : out STD_LOGIC;
    \iodev_rsp[11][ack]\ : out STD_LOGIC;
    \ctrl_reg[enable]__0\ : out STD_LOGIC;
    \ctrl_reg[hwfc_en]__0\ : out STD_LOGIC;
    \ctrl_reg[irq_rx_nempty]__0\ : out STD_LOGIC;
    \ctrl_reg[irq_rx_full]__0\ : out STD_LOGIC;
    \ctrl_reg[irq_tx_empty]__0\ : out STD_LOGIC;
    \ctrl_reg[irq_tx_nfull]__0\ : out STD_LOGIC;
    uart0_txd_o : out STD_LOGIC;
    uart0_rtsn_o : out STD_LOGIC;
    irq_fast_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl_reg[sim_mode]__0\ : out STD_LOGIC;
    \tx_engine_reg[state][0]_0\ : out STD_LOGIC;
    \r_pnt_reg[6]\ : out STD_LOGIC;
    \r_pnt_reg[6]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ctrl_reg[prsc][2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rx_overrun_reg_0 : out STD_LOGIC;
    rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_rsp_o_reg[data][31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \iodev_req[11][stb]\ : in STD_LOGIC;
    \ctrl_reg[prsc][2]_1\ : in STD_LOGIC;
    \dev_12_req_o[data]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \dev_00_req_o[addr]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_pnt_reg[6]_1\ : in STD_LOGIC;
    uart_clk : in STD_LOGIC;
    \dev_12_req_o[rw]\ : in STD_LOGIC;
    uart0_ctsn_i : in STD_LOGIC;
    uart0_rxd_i : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 25 downto 0 );
    we : in STD_LOGIC
  );
end system_neorv32_vivado_ip_0_0_neorv32_uart;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_uart is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^ctrl_reg[enable]__0\ : STD_LOGIC;
  signal \^ctrl_reg[hwfc_en]__0\ : STD_LOGIC;
  signal \^ctrl_reg[irq_rx_full]__0\ : STD_LOGIC;
  signal \^ctrl_reg[irq_rx_nempty]__0\ : STD_LOGIC;
  signal \^ctrl_reg[irq_tx_empty]__0\ : STD_LOGIC;
  signal \^ctrl_reg[irq_tx_nfull]__0\ : STD_LOGIC;
  signal \^ctrl_reg[sim_mode]__0\ : STD_LOGIC;
  signal irq_o0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \^r_pnt_reg[6]_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][2]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][2]_i_2_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][3]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][3]_i_2_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][4]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][4]_i_2_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][5]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][5]_i_2_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][6]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][6]_i_2_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][7]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][7]_i_2_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][8]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][9]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][9]_i_2_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][9]_i_3_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][9]_i_4_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][9]_i_5_n_0\ : STD_LOGIC;
  signal \rx_engine[bitcnt][0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[bitcnt][1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[bitcnt][2]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[bitcnt][3]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[bitcnt][3]_i_2_n_0\ : STD_LOGIC;
  signal \rx_engine[done]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[sreg][8]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[state][0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[state][0]_i_2_n_0\ : STD_LOGIC;
  signal rx_engine_fifo_inst_n_4 : STD_LOGIC;
  signal \rx_engine_reg[baudcnt]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rx_engine_reg[bitcnt]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rx_engine_reg[done]__0\ : STD_LOGIC;
  signal \rx_engine_reg[sreg]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \rx_engine_reg[state_n_0_][0]\ : STD_LOGIC;
  signal \rx_engine_reg[state_n_0_][1]\ : STD_LOGIC;
  signal \rx_engine_reg[sync_n_0_][0]\ : STD_LOGIC;
  signal \rx_engine_reg[sync_n_0_][1]\ : STD_LOGIC;
  signal \rx_engine_reg[sync_n_0_][2]\ : STD_LOGIC;
  signal \^rx_fifo[avail]\ : STD_LOGIC;
  signal \^rx_overrun_reg_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][1]_i_1_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][2]_i_1_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][2]_i_2_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][3]_i_1_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][4]_i_1_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][5]_i_1_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][5]_i_2_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][6]_i_1_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][7]_i_1_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][8]_i_1_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][8]_i_2_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][9]_i_1_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][9]_i_2_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][9]_i_3_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][9]_i_4_n_0\ : STD_LOGIC;
  signal \tx_engine[bitcnt][0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_engine[bitcnt][1]_i_1_n_0\ : STD_LOGIC;
  signal \tx_engine[bitcnt][2]_i_1_n_0\ : STD_LOGIC;
  signal \tx_engine[bitcnt][3]_i_1_n_0\ : STD_LOGIC;
  signal \tx_engine[bitcnt][3]_i_2_n_0\ : STD_LOGIC;
  signal \tx_engine[done]_i_1_n_0\ : STD_LOGIC;
  signal \tx_engine[sreg][0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_engine[state][0]_i_2_n_0\ : STD_LOGIC;
  signal \tx_engine[state][0]_i_3_n_0\ : STD_LOGIC;
  signal tx_engine_fifo_inst_n_10 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_11 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_12 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_3 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_4 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_5 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_6 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_7 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_8 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_9 : STD_LOGIC;
  signal \tx_engine_reg[baudcnt]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \tx_engine_reg[bitcnt]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tx_engine_reg[done_n_0_]\ : STD_LOGIC;
  signal \tx_engine_reg[sreg_n_0_][0]\ : STD_LOGIC;
  signal \tx_engine_reg[sreg_n_0_][1]\ : STD_LOGIC;
  signal \tx_engine_reg[sreg_n_0_][2]\ : STD_LOGIC;
  signal \tx_engine_reg[sreg_n_0_][3]\ : STD_LOGIC;
  signal \tx_engine_reg[sreg_n_0_][4]\ : STD_LOGIC;
  signal \tx_engine_reg[sreg_n_0_][5]\ : STD_LOGIC;
  signal \tx_engine_reg[sreg_n_0_][6]\ : STD_LOGIC;
  signal \tx_engine_reg[sreg_n_0_][7]\ : STD_LOGIC;
  signal \tx_engine_reg[sreg_n_0_][8]\ : STD_LOGIC;
  signal \^tx_engine_reg[state][0]_0\ : STD_LOGIC;
  signal \tx_engine_reg[sync_n_0_][0]\ : STD_LOGIC;
  signal uart_rtsn_o0 : STD_LOGIC;
  signal uart_txd_o_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rx_engine[baudcnt][2]_i_2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \rx_engine[baudcnt][3]_i_2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \rx_engine[baudcnt][4]_i_2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \rx_engine[baudcnt][5]_i_2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \rx_engine[bitcnt][1]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \rx_engine[bitcnt][2]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \rx_engine[bitcnt][3]_i_2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \rx_engine[state][0]_i_2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \tx_engine[baudcnt][7]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \tx_engine[baudcnt][9]_i_4\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \tx_engine[bitcnt][0]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \tx_engine[bitcnt][1]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \tx_engine[bitcnt][2]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \tx_engine[bitcnt][3]_i_2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \tx_engine[state][0]_i_2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \tx_engine[state][0]_i_3\ : label is "soft_lutpair268";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
  \ctrl_reg[enable]__0\ <= \^ctrl_reg[enable]__0\;
  \ctrl_reg[hwfc_en]__0\ <= \^ctrl_reg[hwfc_en]__0\;
  \ctrl_reg[irq_rx_full]__0\ <= \^ctrl_reg[irq_rx_full]__0\;
  \ctrl_reg[irq_rx_nempty]__0\ <= \^ctrl_reg[irq_rx_nempty]__0\;
  \ctrl_reg[irq_tx_empty]__0\ <= \^ctrl_reg[irq_tx_empty]__0\;
  \ctrl_reg[irq_tx_nfull]__0\ <= \^ctrl_reg[irq_tx_nfull]__0\;
  \ctrl_reg[sim_mode]__0\ <= \^ctrl_reg[sim_mode]__0\;
  \r_pnt_reg[6]_0\ <= \^r_pnt_reg[6]_0\;
  \rx_fifo[avail]\ <= \^rx_fifo[avail]\;
  rx_overrun_reg_0 <= \^rx_overrun_reg_0\;
  \tx_engine_reg[state][0]_0\ <= \^tx_engine_reg[state][0]_0\;
\bus_rsp_o_reg[ack]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \iodev_req[11][stb]\,
      Q => \iodev_rsp[11][ack]\
    );
\bus_rsp_o_reg[data][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => D(0),
      Q => \bus_rsp_o_reg[data][31]_0\(0)
    );
\bus_rsp_o_reg[data][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => D(10),
      Q => \bus_rsp_o_reg[data][31]_0\(10)
    );
\bus_rsp_o_reg[data][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => D(11),
      Q => \bus_rsp_o_reg[data][31]_0\(11)
    );
\bus_rsp_o_reg[data][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => D(12),
      Q => \bus_rsp_o_reg[data][31]_0\(12)
    );
\bus_rsp_o_reg[data][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => D(13),
      Q => \bus_rsp_o_reg[data][31]_0\(13)
    );
\bus_rsp_o_reg[data][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => D(14),
      Q => \bus_rsp_o_reg[data][31]_0\(14)
    );
\bus_rsp_o_reg[data][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => D(15),
      Q => \bus_rsp_o_reg[data][31]_0\(15)
    );
\bus_rsp_o_reg[data][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => D(16),
      Q => \bus_rsp_o_reg[data][31]_0\(16)
    );
\bus_rsp_o_reg[data][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => D(17),
      Q => \bus_rsp_o_reg[data][31]_0\(17)
    );
\bus_rsp_o_reg[data][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => D(18),
      Q => \bus_rsp_o_reg[data][31]_0\(18)
    );
\bus_rsp_o_reg[data][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => D(19),
      Q => \bus_rsp_o_reg[data][31]_0\(19)
    );
\bus_rsp_o_reg[data][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => D(1),
      Q => \bus_rsp_o_reg[data][31]_0\(1)
    );
\bus_rsp_o_reg[data][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => D(20),
      Q => \bus_rsp_o_reg[data][31]_0\(20)
    );
\bus_rsp_o_reg[data][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => D(21),
      Q => \bus_rsp_o_reg[data][31]_0\(21)
    );
\bus_rsp_o_reg[data][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => D(22),
      Q => \bus_rsp_o_reg[data][31]_0\(22)
    );
\bus_rsp_o_reg[data][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => D(23),
      Q => \bus_rsp_o_reg[data][31]_0\(23)
    );
\bus_rsp_o_reg[data][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => D(2),
      Q => \bus_rsp_o_reg[data][31]_0\(2)
    );
\bus_rsp_o_reg[data][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => D(24),
      Q => \bus_rsp_o_reg[data][31]_0\(24)
    );
\bus_rsp_o_reg[data][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => D(25),
      Q => \bus_rsp_o_reg[data][31]_0\(25)
    );
\bus_rsp_o_reg[data][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => D(3),
      Q => \bus_rsp_o_reg[data][31]_0\(3)
    );
\bus_rsp_o_reg[data][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => D(4),
      Q => \bus_rsp_o_reg[data][31]_0\(4)
    );
\bus_rsp_o_reg[data][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => D(5),
      Q => \bus_rsp_o_reg[data][31]_0\(5)
    );
\bus_rsp_o_reg[data][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => D(6),
      Q => \bus_rsp_o_reg[data][31]_0\(6)
    );
\bus_rsp_o_reg[data][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => D(7),
      Q => \bus_rsp_o_reg[data][31]_0\(7)
    );
\bus_rsp_o_reg[data][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => D(8),
      Q => \bus_rsp_o_reg[data][31]_0\(8)
    );
\bus_rsp_o_reg[data][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => D(9),
      Q => \bus_rsp_o_reg[data][31]_0\(9)
    );
\ctrl_reg[baud][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_reg[prsc][2]_1\,
      CLR => rstn_sys,
      D => \dev_12_req_o[data]\(6),
      Q => \^q\(0)
    );
\ctrl_reg[baud][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_reg[prsc][2]_1\,
      CLR => rstn_sys,
      D => \dev_12_req_o[data]\(7),
      Q => \^q\(1)
    );
\ctrl_reg[baud][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_reg[prsc][2]_1\,
      CLR => rstn_sys,
      D => \dev_12_req_o[data]\(8),
      Q => \^q\(2)
    );
\ctrl_reg[baud][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_reg[prsc][2]_1\,
      CLR => rstn_sys,
      D => \dev_12_req_o[data]\(9),
      Q => \^q\(3)
    );
\ctrl_reg[baud][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_reg[prsc][2]_1\,
      CLR => rstn_sys,
      D => \dev_12_req_o[data]\(10),
      Q => \^q\(4)
    );
\ctrl_reg[baud][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_reg[prsc][2]_1\,
      CLR => rstn_sys,
      D => \dev_12_req_o[data]\(11),
      Q => \^q\(5)
    );
\ctrl_reg[baud][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_reg[prsc][2]_1\,
      CLR => rstn_sys,
      D => \dev_12_req_o[data]\(12),
      Q => \^q\(6)
    );
\ctrl_reg[baud][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_reg[prsc][2]_1\,
      CLR => rstn_sys,
      D => \dev_12_req_o[data]\(13),
      Q => \^q\(7)
    );
\ctrl_reg[baud][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_reg[prsc][2]_1\,
      CLR => rstn_sys,
      D => \dev_12_req_o[data]\(14),
      Q => \^q\(8)
    );
\ctrl_reg[baud][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_reg[prsc][2]_1\,
      CLR => rstn_sys,
      D => \dev_12_req_o[data]\(15),
      Q => \^q\(9)
    );
\ctrl_reg[enable]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_reg[prsc][2]_1\,
      CLR => rstn_sys,
      D => \dev_12_req_o[data]\(0),
      Q => \^ctrl_reg[enable]__0\
    );
\ctrl_reg[hwfc_en]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_reg[prsc][2]_1\,
      CLR => rstn_sys,
      D => \dev_12_req_o[data]\(2),
      Q => \^ctrl_reg[hwfc_en]__0\
    );
\ctrl_reg[irq_rx_full]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_reg[prsc][2]_1\,
      CLR => rstn_sys,
      D => \dev_12_req_o[data]\(17),
      Q => \^ctrl_reg[irq_rx_full]__0\
    );
\ctrl_reg[irq_rx_nempty]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_reg[prsc][2]_1\,
      CLR => rstn_sys,
      D => \dev_12_req_o[data]\(16),
      Q => \^ctrl_reg[irq_rx_nempty]__0\
    );
\ctrl_reg[irq_tx_empty]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_reg[prsc][2]_1\,
      CLR => rstn_sys,
      D => \dev_12_req_o[data]\(18),
      Q => \^ctrl_reg[irq_tx_empty]__0\
    );
\ctrl_reg[irq_tx_nfull]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_reg[prsc][2]_1\,
      CLR => rstn_sys,
      D => \dev_12_req_o[data]\(19),
      Q => \^ctrl_reg[irq_tx_nfull]__0\
    );
\ctrl_reg[prsc][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_reg[prsc][2]_1\,
      CLR => rstn_sys,
      D => \dev_12_req_o[data]\(3),
      Q => \ctrl_reg[prsc][2]_0\(0)
    );
\ctrl_reg[prsc][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_reg[prsc][2]_1\,
      CLR => rstn_sys,
      D => \dev_12_req_o[data]\(4),
      Q => \ctrl_reg[prsc][2]_0\(1)
    );
\ctrl_reg[prsc][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_reg[prsc][2]_1\,
      CLR => rstn_sys,
      D => \dev_12_req_o[data]\(5),
      Q => \ctrl_reg[prsc][2]_0\(2)
    );
\ctrl_reg[sim_mode]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_reg[prsc][2]_1\,
      CLR => rstn_sys,
      D => \dev_00_req_o[addr]\(0),
      Q => \^ctrl_reg[sim_mode]__0\
    );
irq_o_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => irq_o0,
      Q => irq_fast_i(0)
    );
\rx_engine[baudcnt][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BFF8B00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rx_engine[baudcnt][9]_i_3_n_0\,
      I2 => \rx_engine_reg[baudcnt]\(0),
      I3 => \rx_engine_reg[state_n_0_][0]\,
      I4 => \^q\(1),
      O => \rx_engine[baudcnt][0]_i_1_n_0\
    );
\rx_engine[baudcnt][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BFFFFB88B0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \rx_engine[baudcnt][9]_i_3_n_0\,
      I2 => \rx_engine_reg[baudcnt]\(1),
      I3 => \rx_engine_reg[baudcnt]\(0),
      I4 => \rx_engine_reg[state_n_0_][0]\,
      I5 => \^q\(2),
      O => \rx_engine[baudcnt][1]_i_1_n_0\
    );
\rx_engine[baudcnt][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \rx_engine[baudcnt][9]_i_3_n_0\,
      I2 => \rx_engine_reg[baudcnt]\(2),
      I3 => \rx_engine[baudcnt][2]_i_2_n_0\,
      I4 => \rx_engine_reg[state_n_0_][0]\,
      I5 => \^q\(3),
      O => \rx_engine[baudcnt][2]_i_1_n_0\
    );
\rx_engine[baudcnt][2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_engine_reg[baudcnt]\(1),
      I1 => \rx_engine_reg[baudcnt]\(0),
      O => \rx_engine[baudcnt][2]_i_2_n_0\
    );
\rx_engine[baudcnt][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^q\(3),
      I1 => \rx_engine[baudcnt][9]_i_3_n_0\,
      I2 => \rx_engine[baudcnt][3]_i_2_n_0\,
      I3 => \rx_engine_reg[state_n_0_][0]\,
      I4 => \^q\(4),
      O => \rx_engine[baudcnt][3]_i_1_n_0\
    );
\rx_engine[baudcnt][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \rx_engine_reg[baudcnt]\(3),
      I1 => \rx_engine_reg[baudcnt]\(2),
      I2 => \rx_engine_reg[baudcnt]\(1),
      I3 => \rx_engine_reg[baudcnt]\(0),
      O => \rx_engine[baudcnt][3]_i_2_n_0\
    );
\rx_engine[baudcnt][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \rx_engine[baudcnt][9]_i_3_n_0\,
      I2 => \rx_engine_reg[baudcnt]\(4),
      I3 => \rx_engine[baudcnt][4]_i_2_n_0\,
      I4 => \rx_engine_reg[state_n_0_][0]\,
      I5 => \^q\(5),
      O => \rx_engine[baudcnt][4]_i_1_n_0\
    );
\rx_engine[baudcnt][4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \rx_engine_reg[baudcnt]\(0),
      I1 => \rx_engine_reg[baudcnt]\(1),
      I2 => \rx_engine_reg[baudcnt]\(3),
      I3 => \rx_engine_reg[baudcnt]\(2),
      O => \rx_engine[baudcnt][4]_i_2_n_0\
    );
\rx_engine[baudcnt][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \rx_engine[baudcnt][9]_i_3_n_0\,
      I2 => \rx_engine_reg[baudcnt]\(5),
      I3 => \rx_engine[baudcnt][5]_i_2_n_0\,
      I4 => \rx_engine_reg[state_n_0_][0]\,
      I5 => \^q\(6),
      O => \rx_engine[baudcnt][5]_i_1_n_0\
    );
\rx_engine[baudcnt][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rx_engine_reg[baudcnt]\(2),
      I1 => \rx_engine_reg[baudcnt]\(3),
      I2 => \rx_engine_reg[baudcnt]\(1),
      I3 => \rx_engine_reg[baudcnt]\(0),
      I4 => \rx_engine_reg[baudcnt]\(4),
      O => \rx_engine[baudcnt][5]_i_2_n_0\
    );
\rx_engine[baudcnt][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \rx_engine[baudcnt][9]_i_3_n_0\,
      I2 => \rx_engine_reg[baudcnt]\(6),
      I3 => \rx_engine[baudcnt][6]_i_2_n_0\,
      I4 => \rx_engine_reg[state_n_0_][0]\,
      I5 => \^q\(7),
      O => \rx_engine[baudcnt][6]_i_1_n_0\
    );
\rx_engine[baudcnt][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \rx_engine_reg[baudcnt]\(4),
      I1 => \rx_engine_reg[baudcnt]\(0),
      I2 => \rx_engine_reg[baudcnt]\(1),
      I3 => \rx_engine_reg[baudcnt]\(3),
      I4 => \rx_engine_reg[baudcnt]\(2),
      I5 => \rx_engine_reg[baudcnt]\(5),
      O => \rx_engine[baudcnt][6]_i_2_n_0\
    );
\rx_engine[baudcnt][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \rx_engine[baudcnt][9]_i_3_n_0\,
      I2 => \rx_engine_reg[baudcnt]\(7),
      I3 => \rx_engine[baudcnt][7]_i_2_n_0\,
      I4 => \rx_engine_reg[state_n_0_][0]\,
      I5 => \^q\(8),
      O => \rx_engine[baudcnt][7]_i_1_n_0\
    );
\rx_engine[baudcnt][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \rx_engine_reg[baudcnt]\(5),
      I1 => \rx_engine_reg[baudcnt]\(2),
      I2 => \rx_engine_reg[baudcnt]\(3),
      I3 => \rx_engine[baudcnt][2]_i_2_n_0\,
      I4 => \rx_engine_reg[baudcnt]\(4),
      I5 => \rx_engine_reg[baudcnt]\(6),
      O => \rx_engine[baudcnt][7]_i_2_n_0\
    );
\rx_engine[baudcnt][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \rx_engine[baudcnt][9]_i_3_n_0\,
      I2 => \rx_engine_reg[baudcnt]\(8),
      I3 => \rx_engine[baudcnt][9]_i_4_n_0\,
      I4 => \rx_engine_reg[state_n_0_][0]\,
      I5 => \^q\(9),
      O => \rx_engine[baudcnt][8]_i_1_n_0\
    );
\rx_engine[baudcnt][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \rx_engine_reg[state_n_0_][1]\,
      I1 => uart_clk,
      I2 => \rx_engine_reg[state_n_0_][0]\,
      O => \rx_engine[baudcnt][9]_i_1_n_0\
    );
\rx_engine[baudcnt][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AAAA80808080"
    )
        port map (
      I0 => \rx_engine_reg[state_n_0_][0]\,
      I1 => \^q\(9),
      I2 => \rx_engine[baudcnt][9]_i_3_n_0\,
      I3 => \rx_engine_reg[baudcnt]\(8),
      I4 => \rx_engine[baudcnt][9]_i_4_n_0\,
      I5 => \rx_engine_reg[baudcnt]\(9),
      O => \rx_engine[baudcnt][9]_i_2_n_0\
    );
\rx_engine[baudcnt][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \rx_engine[baudcnt][2]_i_2_n_0\,
      I1 => \rx_engine[baudcnt][9]_i_5_n_0\,
      I2 => \rx_engine_reg[baudcnt]\(7),
      I3 => \rx_engine_reg[baudcnt]\(6),
      I4 => \rx_engine_reg[baudcnt]\(9),
      I5 => \rx_engine_reg[baudcnt]\(8),
      O => \rx_engine[baudcnt][9]_i_3_n_0\
    );
\rx_engine[baudcnt][9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \rx_engine[baudcnt][6]_i_2_n_0\,
      I1 => \rx_engine_reg[baudcnt]\(7),
      I2 => \rx_engine_reg[baudcnt]\(6),
      O => \rx_engine[baudcnt][9]_i_4_n_0\
    );
\rx_engine[baudcnt][9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rx_engine_reg[baudcnt]\(3),
      I1 => \rx_engine_reg[baudcnt]\(2),
      I2 => \rx_engine_reg[baudcnt]\(4),
      I3 => \rx_engine_reg[baudcnt]\(5),
      O => \rx_engine[baudcnt][9]_i_5_n_0\
    );
\rx_engine[bitcnt][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_engine_reg[state_n_0_][0]\,
      I1 => \rx_engine_reg[bitcnt]\(0),
      O => \rx_engine[bitcnt][0]_i_1_n_0\
    );
\rx_engine[bitcnt][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => \rx_engine_reg[state_n_0_][0]\,
      I1 => \rx_engine_reg[bitcnt]\(0),
      I2 => \rx_engine_reg[bitcnt]\(1),
      O => \rx_engine[bitcnt][1]_i_1_n_0\
    );
\rx_engine[bitcnt][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \rx_engine_reg[state_n_0_][0]\,
      I1 => \rx_engine_reg[bitcnt]\(1),
      I2 => \rx_engine_reg[bitcnt]\(0),
      I3 => \rx_engine_reg[bitcnt]\(2),
      O => \rx_engine[bitcnt][2]_i_1_n_0\
    );
\rx_engine[bitcnt][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D050"
    )
        port map (
      I0 => \rx_engine_reg[state_n_0_][0]\,
      I1 => \rx_engine[baudcnt][9]_i_3_n_0\,
      I2 => \rx_engine_reg[state_n_0_][1]\,
      I3 => uart_clk,
      O => \rx_engine[bitcnt][3]_i_1_n_0\
    );
\rx_engine[bitcnt][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD5557"
    )
        port map (
      I0 => \rx_engine_reg[state_n_0_][0]\,
      I1 => \rx_engine_reg[bitcnt]\(2),
      I2 => \rx_engine_reg[bitcnt]\(0),
      I3 => \rx_engine_reg[bitcnt]\(1),
      I4 => \rx_engine_reg[bitcnt]\(3),
      O => \rx_engine[bitcnt][3]_i_2_n_0\
    );
\rx_engine[done]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \rx_engine_reg[state_n_0_][1]\,
      I1 => \rx_engine_reg[state_n_0_][0]\,
      I2 => \rx_engine_reg[bitcnt]\(3),
      I3 => \rx_engine_reg[bitcnt]\(1),
      I4 => \rx_engine_reg[bitcnt]\(0),
      I5 => \rx_engine_reg[bitcnt]\(2),
      O => \rx_engine[done]_i_1_n_0\
    );
\rx_engine[sreg][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rx_engine_reg[state_n_0_][0]\,
      I1 => \rx_engine[baudcnt][9]_i_3_n_0\,
      I2 => \rx_engine_reg[state_n_0_][1]\,
      I3 => uart_clk,
      O => \rx_engine[sreg][8]_i_1_n_0\
    );
\rx_engine[state][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAA550000000000"
    )
        port map (
      I0 => \rx_engine_reg[state_n_0_][0]\,
      I1 => \rx_engine_reg[sync_n_0_][2]\,
      I2 => \rx_engine_reg[sync_n_0_][1]\,
      I3 => uart_clk,
      I4 => \rx_engine[state][0]_i_2_n_0\,
      I5 => \rx_engine_reg[state_n_0_][1]\,
      O => \rx_engine[state][0]_i_1_n_0\
    );
\rx_engine[state][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \rx_engine_reg[bitcnt]\(2),
      I1 => \rx_engine_reg[bitcnt]\(0),
      I2 => \rx_engine_reg[bitcnt]\(1),
      I3 => \rx_engine_reg[bitcnt]\(3),
      I4 => \rx_engine_reg[state_n_0_][0]\,
      O => \rx_engine[state][0]_i_2_n_0\
    );
rx_engine_fifo_inst: entity work.system_neorv32_vivado_ip_0_0_neorv32_prim_fifo
     port map (
      Q(7 downto 0) => \rx_engine_reg[sreg]\(7 downto 0),
      clk => clk,
      \ctrl_reg[hwfc_en]__0\ => \^ctrl_reg[hwfc_en]__0\,
      \r_pnt_reg[4]_0\ => tx_engine_fifo_inst_n_3,
      \r_pnt_reg[6]_0\ => \^r_pnt_reg[6]_0\,
      \r_pnt_reg[6]_1\ => \r_pnt_reg[6]_1\,
      rdata(7 downto 0) => rdata(7 downto 0),
      re0 => re0,
      rstn_sys => rstn_sys,
      \rx_engine_reg[done]\ => rx_engine_fifo_inst_n_4,
      \rx_engine_reg[done]__0\ => \rx_engine_reg[done]__0\,
      \rx_fifo[avail]\ => \^rx_fifo[avail]\,
      rx_overrun_reg => \^rx_overrun_reg_0\,
      uart_rtsn_o0 => uart_rtsn_o0,
      \w_pnt_reg[6]_0\ => \^ctrl_reg[sim_mode]__0\,
      \w_pnt_reg[6]_1\ => \^ctrl_reg[enable]__0\
    );
\rx_engine_reg[baudcnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rx_engine[baudcnt][9]_i_1_n_0\,
      CLR => rstn_sys,
      D => \rx_engine[baudcnt][0]_i_1_n_0\,
      Q => \rx_engine_reg[baudcnt]\(0)
    );
\rx_engine_reg[baudcnt][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rx_engine[baudcnt][9]_i_1_n_0\,
      CLR => rstn_sys,
      D => \rx_engine[baudcnt][1]_i_1_n_0\,
      Q => \rx_engine_reg[baudcnt]\(1)
    );
\rx_engine_reg[baudcnt][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rx_engine[baudcnt][9]_i_1_n_0\,
      CLR => rstn_sys,
      D => \rx_engine[baudcnt][2]_i_1_n_0\,
      Q => \rx_engine_reg[baudcnt]\(2)
    );
\rx_engine_reg[baudcnt][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rx_engine[baudcnt][9]_i_1_n_0\,
      CLR => rstn_sys,
      D => \rx_engine[baudcnt][3]_i_1_n_0\,
      Q => \rx_engine_reg[baudcnt]\(3)
    );
\rx_engine_reg[baudcnt][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rx_engine[baudcnt][9]_i_1_n_0\,
      CLR => rstn_sys,
      D => \rx_engine[baudcnt][4]_i_1_n_0\,
      Q => \rx_engine_reg[baudcnt]\(4)
    );
\rx_engine_reg[baudcnt][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rx_engine[baudcnt][9]_i_1_n_0\,
      CLR => rstn_sys,
      D => \rx_engine[baudcnt][5]_i_1_n_0\,
      Q => \rx_engine_reg[baudcnt]\(5)
    );
\rx_engine_reg[baudcnt][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rx_engine[baudcnt][9]_i_1_n_0\,
      CLR => rstn_sys,
      D => \rx_engine[baudcnt][6]_i_1_n_0\,
      Q => \rx_engine_reg[baudcnt]\(6)
    );
\rx_engine_reg[baudcnt][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rx_engine[baudcnt][9]_i_1_n_0\,
      CLR => rstn_sys,
      D => \rx_engine[baudcnt][7]_i_1_n_0\,
      Q => \rx_engine_reg[baudcnt]\(7)
    );
\rx_engine_reg[baudcnt][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rx_engine[baudcnt][9]_i_1_n_0\,
      CLR => rstn_sys,
      D => \rx_engine[baudcnt][8]_i_1_n_0\,
      Q => \rx_engine_reg[baudcnt]\(8)
    );
\rx_engine_reg[baudcnt][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rx_engine[baudcnt][9]_i_1_n_0\,
      CLR => rstn_sys,
      D => \rx_engine[baudcnt][9]_i_2_n_0\,
      Q => \rx_engine_reg[baudcnt]\(9)
    );
\rx_engine_reg[bitcnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rx_engine[bitcnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => \rx_engine[bitcnt][0]_i_1_n_0\,
      Q => \rx_engine_reg[bitcnt]\(0)
    );
\rx_engine_reg[bitcnt][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rx_engine[bitcnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => \rx_engine[bitcnt][1]_i_1_n_0\,
      Q => \rx_engine_reg[bitcnt]\(1)
    );
\rx_engine_reg[bitcnt][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rx_engine[bitcnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => \rx_engine[bitcnt][2]_i_1_n_0\,
      Q => \rx_engine_reg[bitcnt]\(2)
    );
\rx_engine_reg[bitcnt][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rx_engine[bitcnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => \rx_engine[bitcnt][3]_i_2_n_0\,
      Q => \rx_engine_reg[bitcnt]\(3)
    );
\rx_engine_reg[done]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rx_engine[done]_i_1_n_0\,
      Q => \rx_engine_reg[done]__0\
    );
\rx_engine_reg[sreg][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rx_engine[sreg][8]_i_1_n_0\,
      CLR => rstn_sys,
      D => \rx_engine_reg[sreg]\(1),
      Q => \rx_engine_reg[sreg]\(0)
    );
\rx_engine_reg[sreg][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rx_engine[sreg][8]_i_1_n_0\,
      CLR => rstn_sys,
      D => \rx_engine_reg[sreg]\(2),
      Q => \rx_engine_reg[sreg]\(1)
    );
\rx_engine_reg[sreg][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rx_engine[sreg][8]_i_1_n_0\,
      CLR => rstn_sys,
      D => \rx_engine_reg[sreg]\(3),
      Q => \rx_engine_reg[sreg]\(2)
    );
\rx_engine_reg[sreg][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rx_engine[sreg][8]_i_1_n_0\,
      CLR => rstn_sys,
      D => \rx_engine_reg[sreg]\(4),
      Q => \rx_engine_reg[sreg]\(3)
    );
\rx_engine_reg[sreg][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rx_engine[sreg][8]_i_1_n_0\,
      CLR => rstn_sys,
      D => \rx_engine_reg[sreg]\(5),
      Q => \rx_engine_reg[sreg]\(4)
    );
\rx_engine_reg[sreg][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rx_engine[sreg][8]_i_1_n_0\,
      CLR => rstn_sys,
      D => \rx_engine_reg[sreg]\(6),
      Q => \rx_engine_reg[sreg]\(5)
    );
\rx_engine_reg[sreg][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rx_engine[sreg][8]_i_1_n_0\,
      CLR => rstn_sys,
      D => \rx_engine_reg[sreg]\(7),
      Q => \rx_engine_reg[sreg]\(6)
    );
\rx_engine_reg[sreg][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rx_engine[sreg][8]_i_1_n_0\,
      CLR => rstn_sys,
      D => \rx_engine_reg[sreg]\(8),
      Q => \rx_engine_reg[sreg]\(7)
    );
\rx_engine_reg[sreg][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rx_engine[sreg][8]_i_1_n_0\,
      CLR => rstn_sys,
      D => \rx_engine_reg[sync_n_0_][2]\,
      Q => \rx_engine_reg[sreg]\(8)
    );
\rx_engine_reg[state][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \rx_engine[state][0]_i_1_n_0\,
      Q => \rx_engine_reg[state_n_0_][0]\
    );
\rx_engine_reg[state][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \^ctrl_reg[enable]__0\,
      Q => \rx_engine_reg[state_n_0_][1]\
    );
\rx_engine_reg[sync][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => uart_clk,
      CLR => rstn_sys,
      D => uart0_rxd_i,
      Q => \rx_engine_reg[sync_n_0_][0]\
    );
\rx_engine_reg[sync][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => uart_clk,
      CLR => rstn_sys,
      D => \rx_engine_reg[sync_n_0_][0]\,
      Q => \rx_engine_reg[sync_n_0_][1]\
    );
\rx_engine_reg[sync][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => uart_clk,
      CLR => rstn_sys,
      D => \rx_engine_reg[sync_n_0_][1]\,
      Q => \rx_engine_reg[sync_n_0_][2]\
    );
rx_overrun_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => rx_engine_fifo_inst_n_4,
      Q => \^rx_overrun_reg_0\
    );
\tx_engine[baudcnt][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tx_engine[baudcnt][9]_i_3_n_0\,
      I2 => \tx_engine_reg[baudcnt]\(0),
      O => \tx_engine[baudcnt][0]_i_1_n_0\
    );
\tx_engine[baudcnt][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D00DDDDD"
    )
        port map (
      I0 => \tx_engine[baudcnt][9]_i_3_n_0\,
      I1 => \^q\(1),
      I2 => \tx_engine_reg[baudcnt]\(1),
      I3 => \tx_engine_reg[baudcnt]\(0),
      I4 => \^tx_engine_reg[state][0]_0\,
      O => \tx_engine[baudcnt][1]_i_1_n_0\
    );
\tx_engine[baudcnt][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8888BAAAAAAAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \tx_engine[baudcnt][2]_i_2_n_0\,
      I2 => \tx_engine_reg[baudcnt]\(1),
      I3 => \tx_engine_reg[baudcnt]\(0),
      I4 => \tx_engine_reg[baudcnt]\(2),
      I5 => \^tx_engine_reg[state][0]_0\,
      O => \tx_engine[baudcnt][2]_i_1_n_0\
    );
\tx_engine[baudcnt][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \tx_engine[baudcnt][8]_i_2_n_0\,
      I1 => \tx_engine_reg[baudcnt]\(8),
      I2 => \tx_engine_reg[baudcnt]\(9),
      I3 => \tx_engine_reg[baudcnt]\(6),
      I4 => \tx_engine_reg[baudcnt]\(7),
      O => \tx_engine[baudcnt][2]_i_2_n_0\
    );
\tx_engine[baudcnt][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \tx_engine[baudcnt][9]_i_3_n_0\,
      I2 => \tx_engine_reg[baudcnt]\(3),
      I3 => \tx_engine_reg[baudcnt]\(2),
      I4 => \tx_engine_reg[baudcnt]\(1),
      I5 => \tx_engine_reg[baudcnt]\(0),
      O => \tx_engine[baudcnt][3]_i_1_n_0\
    );
\tx_engine[baudcnt][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \tx_engine[baudcnt][9]_i_3_n_0\,
      I2 => \tx_engine_reg[baudcnt]\(4),
      I3 => \tx_engine[baudcnt][5]_i_2_n_0\,
      O => \tx_engine[baudcnt][4]_i_1_n_0\
    );
\tx_engine[baudcnt][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \tx_engine[baudcnt][9]_i_3_n_0\,
      I2 => \tx_engine_reg[baudcnt]\(5),
      I3 => \tx_engine[baudcnt][5]_i_2_n_0\,
      I4 => \tx_engine_reg[baudcnt]\(4),
      O => \tx_engine[baudcnt][5]_i_1_n_0\
    );
\tx_engine[baudcnt][5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \tx_engine_reg[baudcnt]\(3),
      I1 => \tx_engine_reg[baudcnt]\(2),
      I2 => \tx_engine_reg[baudcnt]\(1),
      I3 => \tx_engine_reg[baudcnt]\(0),
      O => \tx_engine[baudcnt][5]_i_2_n_0\
    );
\tx_engine[baudcnt][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \tx_engine[baudcnt][9]_i_3_n_0\,
      I2 => \tx_engine_reg[baudcnt]\(6),
      I3 => \tx_engine[baudcnt][8]_i_2_n_0\,
      O => \tx_engine[baudcnt][6]_i_1_n_0\
    );
\tx_engine[baudcnt][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \tx_engine[baudcnt][9]_i_3_n_0\,
      I2 => \tx_engine_reg[baudcnt]\(7),
      I3 => \tx_engine_reg[baudcnt]\(6),
      I4 => \tx_engine[baudcnt][8]_i_2_n_0\,
      O => \tx_engine[baudcnt][7]_i_1_n_0\
    );
\tx_engine[baudcnt][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB8B8B8B8"
    )
        port map (
      I0 => \^q\(8),
      I1 => \tx_engine[baudcnt][9]_i_3_n_0\,
      I2 => \tx_engine_reg[baudcnt]\(8),
      I3 => \tx_engine_reg[baudcnt]\(6),
      I4 => \tx_engine_reg[baudcnt]\(7),
      I5 => \tx_engine[baudcnt][8]_i_2_n_0\,
      O => \tx_engine[baudcnt][8]_i_1_n_0\
    );
\tx_engine[baudcnt][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \tx_engine_reg[baudcnt]\(4),
      I1 => \tx_engine_reg[baudcnt]\(5),
      I2 => \tx_engine_reg[baudcnt]\(0),
      I3 => \tx_engine_reg[baudcnt]\(1),
      I4 => \tx_engine_reg[baudcnt]\(2),
      I5 => \tx_engine_reg[baudcnt]\(3),
      O => \tx_engine[baudcnt][8]_i_2_n_0\
    );
\tx_engine[baudcnt][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \rx_engine_reg[state_n_0_][1]\,
      I1 => uart_clk,
      I2 => \^tx_engine_reg[state][0]_0\,
      O => \tx_engine[baudcnt][9]_i_1_n_0\
    );
\tx_engine[baudcnt][9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => \^q\(9),
      I1 => \tx_engine[baudcnt][9]_i_3_n_0\,
      I2 => \tx_engine_reg[baudcnt]\(9),
      I3 => \tx_engine_reg[baudcnt]\(8),
      I4 => \tx_engine[baudcnt][9]_i_4_n_0\,
      O => \tx_engine[baudcnt][9]_i_2_n_0\
    );
\tx_engine[baudcnt][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => \tx_engine_reg[baudcnt]\(7),
      I1 => \tx_engine_reg[baudcnt]\(6),
      I2 => \tx_engine_reg[baudcnt]\(9),
      I3 => \tx_engine_reg[baudcnt]\(8),
      I4 => \tx_engine[baudcnt][8]_i_2_n_0\,
      I5 => \^tx_engine_reg[state][0]_0\,
      O => \tx_engine[baudcnt][9]_i_3_n_0\
    );
\tx_engine[baudcnt][9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \tx_engine[baudcnt][8]_i_2_n_0\,
      I1 => \tx_engine_reg[baudcnt]\(7),
      I2 => \tx_engine_reg[baudcnt]\(6),
      O => \tx_engine[baudcnt][9]_i_4_n_0\
    );
\tx_engine[bitcnt][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tx_engine_reg[bitcnt]\(0),
      I1 => \^tx_engine_reg[state][0]_0\,
      O => \tx_engine[bitcnt][0]_i_1_n_0\
    );
\tx_engine[bitcnt][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => \^tx_engine_reg[state][0]_0\,
      I1 => \tx_engine_reg[bitcnt]\(0),
      I2 => \tx_engine_reg[bitcnt]\(1),
      O => \tx_engine[bitcnt][1]_i_1_n_0\
    );
\tx_engine[bitcnt][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \^tx_engine_reg[state][0]_0\,
      I1 => \tx_engine_reg[bitcnt]\(1),
      I2 => \tx_engine_reg[bitcnt]\(0),
      I3 => \tx_engine_reg[bitcnt]\(2),
      O => \tx_engine[bitcnt][2]_i_1_n_0\
    );
\tx_engine[bitcnt][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => \rx_engine_reg[state_n_0_][1]\,
      I1 => uart_clk,
      I2 => \^tx_engine_reg[state][0]_0\,
      I3 => \tx_engine[baudcnt][9]_i_3_n_0\,
      O => \tx_engine[bitcnt][3]_i_1_n_0\
    );
\tx_engine[bitcnt][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD5557"
    )
        port map (
      I0 => \^tx_engine_reg[state][0]_0\,
      I1 => \tx_engine_reg[bitcnt]\(2),
      I2 => \tx_engine_reg[bitcnt]\(0),
      I3 => \tx_engine_reg[bitcnt]\(1),
      I4 => \tx_engine_reg[bitcnt]\(3),
      O => \tx_engine[bitcnt][3]_i_2_n_0\
    );
\tx_engine[done]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \tx_engine_reg[bitcnt]\(3),
      I1 => \tx_engine_reg[bitcnt]\(1),
      I2 => \tx_engine_reg[bitcnt]\(0),
      I3 => \tx_engine_reg[bitcnt]\(2),
      I4 => \^tx_engine_reg[state][0]_0\,
      I5 => \rx_engine_reg[state_n_0_][1]\,
      O => \tx_engine[done]_i_1_n_0\
    );
\tx_engine[sreg][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^tx_engine_reg[state][0]_0\,
      I1 => \tx_engine_reg[sreg_n_0_][1]\,
      O => \tx_engine[sreg][0]_i_1_n_0\
    );
\tx_engine[state][0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => uart_clk,
      I1 => \^tx_engine_reg[state][0]_0\,
      I2 => \^ctrl_reg[hwfc_en]__0\,
      I3 => p_0_in,
      O => \tx_engine[state][0]_i_2_n_0\
    );
\tx_engine[state][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^tx_engine_reg[state][0]_0\,
      I1 => \tx_engine_reg[bitcnt]\(2),
      I2 => \tx_engine_reg[bitcnt]\(0),
      I3 => \tx_engine_reg[bitcnt]\(1),
      I4 => \tx_engine_reg[bitcnt]\(3),
      O => \tx_engine[state][0]_i_3_n_0\
    );
tx_engine_fifo_inst: entity work.system_neorv32_vivado_ip_0_0_neorv32_prim_fifo_3
     port map (
      D(7) => tx_engine_fifo_inst_n_4,
      D(6) => tx_engine_fifo_inst_n_5,
      D(5) => tx_engine_fifo_inst_n_6,
      D(4) => tx_engine_fifo_inst_n_7,
      D(3) => tx_engine_fifo_inst_n_8,
      D(2) => tx_engine_fifo_inst_n_9,
      D(1) => tx_engine_fifo_inst_n_10,
      D(0) => tx_engine_fifo_inst_n_11,
      Q(6) => \tx_engine_reg[sreg_n_0_][8]\,
      Q(5) => \tx_engine_reg[sreg_n_0_][7]\,
      Q(4) => \tx_engine_reg[sreg_n_0_][6]\,
      Q(3) => \tx_engine_reg[sreg_n_0_][5]\,
      Q(2) => \tx_engine_reg[sreg_n_0_][4]\,
      Q(1) => \tx_engine_reg[sreg_n_0_][3]\,
      Q(0) => \tx_engine_reg[sreg_n_0_][2]\,
      clk => clk,
      \ctrl_reg[enable]\ => tx_engine_fifo_inst_n_3,
      \ctrl_reg[irq_rx_full]__0\ => \^ctrl_reg[irq_rx_full]__0\,
      \ctrl_reg[irq_rx_nempty]__0\ => \^ctrl_reg[irq_rx_nempty]__0\,
      \ctrl_reg[irq_tx_empty]__0\ => \^ctrl_reg[irq_tx_empty]__0\,
      \ctrl_reg[irq_tx_nfull]__0\ => \^ctrl_reg[irq_tx_nfull]__0\,
      \dev_00_req_o[addr]\(0) => \dev_00_req_o[addr]\(0),
      \dev_12_req_o[data]\(7 downto 0) => \dev_12_req_o[data]\(7 downto 0),
      \dev_12_req_o[rw]\ => \dev_12_req_o[rw]\,
      \fifo_status_large.avail_reg_0\ => tx_engine_fifo_inst_n_12,
      \iodev_req[11][stb]\ => \iodev_req[11][stb]\,
      irq_o0 => irq_o0,
      irq_o_reg => \^r_pnt_reg[6]_0\,
      \r_pnt_reg[6]_0\ => \r_pnt_reg[6]\,
      \r_pnt_reg[6]_1\ => \^ctrl_reg[sim_mode]__0\,
      \r_pnt_reg[6]_2\ => \^ctrl_reg[enable]__0\,
      rstn_sys => rstn_sys,
      \rx_fifo[avail]\ => \^rx_fifo[avail]\,
      \tx_engine_reg[sreg][1]\ => \^tx_engine_reg[state][0]_0\,
      \tx_engine_reg[state][0]\ => \tx_engine_reg[done_n_0_]\,
      \tx_engine_reg[state][0]_0\ => \tx_engine[state][0]_i_2_n_0\,
      \tx_engine_reg[state][0]_1\ => \rx_engine_reg[state_n_0_][1]\,
      \tx_engine_reg[state][0]_2\ => \tx_engine[state][0]_i_3_n_0\,
      \tx_fifo[avail]\ => \tx_fifo[avail]\,
      we => we
    );
\tx_engine_reg[baudcnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_engine[baudcnt][9]_i_1_n_0\,
      CLR => rstn_sys,
      D => \tx_engine[baudcnt][0]_i_1_n_0\,
      Q => \tx_engine_reg[baudcnt]\(0)
    );
\tx_engine_reg[baudcnt][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_engine[baudcnt][9]_i_1_n_0\,
      CLR => rstn_sys,
      D => \tx_engine[baudcnt][1]_i_1_n_0\,
      Q => \tx_engine_reg[baudcnt]\(1)
    );
\tx_engine_reg[baudcnt][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_engine[baudcnt][9]_i_1_n_0\,
      CLR => rstn_sys,
      D => \tx_engine[baudcnt][2]_i_1_n_0\,
      Q => \tx_engine_reg[baudcnt]\(2)
    );
\tx_engine_reg[baudcnt][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_engine[baudcnt][9]_i_1_n_0\,
      CLR => rstn_sys,
      D => \tx_engine[baudcnt][3]_i_1_n_0\,
      Q => \tx_engine_reg[baudcnt]\(3)
    );
\tx_engine_reg[baudcnt][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_engine[baudcnt][9]_i_1_n_0\,
      CLR => rstn_sys,
      D => \tx_engine[baudcnt][4]_i_1_n_0\,
      Q => \tx_engine_reg[baudcnt]\(4)
    );
\tx_engine_reg[baudcnt][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_engine[baudcnt][9]_i_1_n_0\,
      CLR => rstn_sys,
      D => \tx_engine[baudcnt][5]_i_1_n_0\,
      Q => \tx_engine_reg[baudcnt]\(5)
    );
\tx_engine_reg[baudcnt][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_engine[baudcnt][9]_i_1_n_0\,
      CLR => rstn_sys,
      D => \tx_engine[baudcnt][6]_i_1_n_0\,
      Q => \tx_engine_reg[baudcnt]\(6)
    );
\tx_engine_reg[baudcnt][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_engine[baudcnt][9]_i_1_n_0\,
      CLR => rstn_sys,
      D => \tx_engine[baudcnt][7]_i_1_n_0\,
      Q => \tx_engine_reg[baudcnt]\(7)
    );
\tx_engine_reg[baudcnt][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_engine[baudcnt][9]_i_1_n_0\,
      CLR => rstn_sys,
      D => \tx_engine[baudcnt][8]_i_1_n_0\,
      Q => \tx_engine_reg[baudcnt]\(8)
    );
\tx_engine_reg[baudcnt][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_engine[baudcnt][9]_i_1_n_0\,
      CLR => rstn_sys,
      D => \tx_engine[baudcnt][9]_i_2_n_0\,
      Q => \tx_engine_reg[baudcnt]\(9)
    );
\tx_engine_reg[bitcnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_engine[bitcnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => \tx_engine[bitcnt][0]_i_1_n_0\,
      Q => \tx_engine_reg[bitcnt]\(0)
    );
\tx_engine_reg[bitcnt][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_engine[bitcnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => \tx_engine[bitcnt][1]_i_1_n_0\,
      Q => \tx_engine_reg[bitcnt]\(1)
    );
\tx_engine_reg[bitcnt][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_engine[bitcnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => \tx_engine[bitcnt][2]_i_1_n_0\,
      Q => \tx_engine_reg[bitcnt]\(2)
    );
\tx_engine_reg[bitcnt][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_engine[bitcnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => \tx_engine[bitcnt][3]_i_2_n_0\,
      Q => \tx_engine_reg[bitcnt]\(3)
    );
\tx_engine_reg[done]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \tx_engine[done]_i_1_n_0\,
      Q => \tx_engine_reg[done_n_0_]\
    );
\tx_engine_reg[sreg][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_engine[bitcnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => \tx_engine[sreg][0]_i_1_n_0\,
      Q => \tx_engine_reg[sreg_n_0_][0]\
    );
\tx_engine_reg[sreg][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_engine[bitcnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => tx_engine_fifo_inst_n_11,
      Q => \tx_engine_reg[sreg_n_0_][1]\
    );
\tx_engine_reg[sreg][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_engine[bitcnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => tx_engine_fifo_inst_n_10,
      Q => \tx_engine_reg[sreg_n_0_][2]\
    );
\tx_engine_reg[sreg][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_engine[bitcnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => tx_engine_fifo_inst_n_9,
      Q => \tx_engine_reg[sreg_n_0_][3]\
    );
\tx_engine_reg[sreg][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_engine[bitcnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => tx_engine_fifo_inst_n_8,
      Q => \tx_engine_reg[sreg_n_0_][4]\
    );
\tx_engine_reg[sreg][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_engine[bitcnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => tx_engine_fifo_inst_n_7,
      Q => \tx_engine_reg[sreg_n_0_][5]\
    );
\tx_engine_reg[sreg][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_engine[bitcnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => tx_engine_fifo_inst_n_6,
      Q => \tx_engine_reg[sreg_n_0_][6]\
    );
\tx_engine_reg[sreg][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_engine[bitcnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => tx_engine_fifo_inst_n_5,
      Q => \tx_engine_reg[sreg_n_0_][7]\
    );
\tx_engine_reg[sreg][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_engine[bitcnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => tx_engine_fifo_inst_n_4,
      Q => \tx_engine_reg[sreg_n_0_][8]\
    );
\tx_engine_reg[state][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => tx_engine_fifo_inst_n_12,
      Q => \^tx_engine_reg[state][0]_0\
    );
\tx_engine_reg[sync][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => uart_clk,
      CLR => rstn_sys,
      D => uart0_ctsn_i,
      Q => \tx_engine_reg[sync_n_0_][0]\
    );
\tx_engine_reg[sync][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => uart_clk,
      CLR => rstn_sys,
      D => \tx_engine_reg[sync_n_0_][0]\,
      Q => p_0_in
    );
uart_rtsn_o_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => uart_rtsn_o0,
      Q => uart0_rtsn_o
    );
uart_txd_o_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \tx_engine_reg[sreg_n_0_][0]\,
      I1 => \^tx_engine_reg[state][0]_0\,
      I2 => \rx_engine_reg[state_n_0_][1]\,
      O => uart_txd_o_i_1_n_0
    );
uart_txd_o_reg: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => uart_txd_o_i_1_n_0,
      PRE => rstn_sys,
      Q => uart0_txd_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_xbus is
  port (
    arvalid : out STD_LOGIC;
    xbus_cti_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    xbus_stb_o : out STD_LOGIC;
    awvalid : out STD_LOGIC;
    wvalid : out STD_LOGIC;
    data_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_rsp_o[err]\ : out STD_LOGIC;
    m_axi_awprot : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_rsp_o[ack]\ : out STD_LOGIC;
    \bus_rsp_o[data]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    arvalid_reg : in STD_LOGIC;
    m_axi_awvalid : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wvalid : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    \main_rsp_o[err]\ : in STD_LOGIC;
    xbus_terminate : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \request_reg_enabled.device_req_o_reg[stb]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \bus_req_i[addr]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \request_reg_enabled.device_req_o_reg[data][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus_req_i[ben]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bus_req_i[rw]\ : in STD_LOGIC;
    \bus_req_i[burst]\ : in STD_LOGIC;
    \bus_req_i[lock]\ : in STD_LOGIC
  );
end system_neorv32_vivado_ip_0_0_neorv32_xbus;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_xbus is
  signal locked : STD_LOGIC;
  signal pending_reg_n_0 : STD_LOGIC;
  signal reg_stage_inst_n_8 : STD_LOGIC;
  signal reg_stage_inst_n_9 : STD_LOGIC;
begin
locked_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => reg_stage_inst_n_9,
      Q => locked
    );
pending_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => reg_stage_inst_n_8,
      Q => pending_reg_n_0
    );
reg_stage_inst: entity work.system_neorv32_vivado_ip_0_0_neorv32_bus_reg
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      arvalid => arvalid,
      arvalid_reg => arvalid_reg,
      awvalid => awvalid,
      \bus_req_i[addr]\(31 downto 0) => \bus_req_i[addr]\(31 downto 0),
      \bus_req_i[ben]\(3 downto 0) => \bus_req_i[ben]\(3 downto 0),
      \bus_req_i[burst]\ => \bus_req_i[burst]\,
      \bus_req_i[lock]\ => \bus_req_i[lock]\,
      \bus_req_i[rw]\ => \bus_req_i[rw]\,
      \bus_rsp_o[ack]\ => \bus_rsp_o[ack]\,
      \bus_rsp_o[data]\(31 downto 0) => \bus_rsp_o[data]\(31 downto 0),
      \bus_rsp_o[err]\ => \bus_rsp_o[err]\,
      clk => clk,
      data_i(0) => data_i(0),
      locked => locked,
      locked_reg => reg_stage_inst_n_9,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awprot(1 downto 0) => m_axi_awprot(1 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      \main_rsp_o[err]\ => \main_rsp_o[err]\,
      pending_reg => pending_reg_n_0,
      \request_reg_enabled.device_req_o_reg[burst]_0\ => xbus_cti_o(0),
      \request_reg_enabled.device_req_o_reg[data][31]_0\(31 downto 0) => \request_reg_enabled.device_req_o_reg[data][31]\(31 downto 0),
      \request_reg_enabled.device_req_o_reg[stb]_0\ => xbus_stb_o,
      \request_reg_enabled.device_req_o_reg[stb]_1\ => reg_stage_inst_n_8,
      \request_reg_enabled.device_req_o_reg[stb]_2\(0) => \request_reg_enabled.device_req_o_reg[stb]\(0),
      rstn_sys => rstn_sys,
      wvalid => wvalid,
      xbus_terminate => xbus_terminate
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_cache is
  port (
    \ctrl_reg[buf_req]__0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : out STD_LOGIC;
    state_nxt0 : out STD_LOGIC;
    \FSM_sequential_ctrl_reg[state][2]_0\ : out STD_LOGIC;
    \bus_req_i[lock]\ : out STD_LOGIC;
    addr_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \fetch_reg[pc][31]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \locked_reg[1]\ : out STD_LOGIC;
    \cpu_i_rsp[0][data]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_sequential_ctrl_reg[state][0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_ctrl_reg[state][0]_1\ : out STD_LOGIC;
    wdata_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl_reg[buf_sync]_0\ : out STD_LOGIC;
    \icache_req[0][stb]\ : out STD_LOGIC;
    we_i : out STD_LOGIC;
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \ctrl_nxt[buf_dir]\ : in STD_LOGIC;
    \locked_reg[1]_0\ : in STD_LOGIC;
    \locked_reg[1]_1\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \request_reg_enabled.device_req_o_reg[lock]\ : in STD_LOGIC;
    \request_reg_enabled.device_req_o_reg[addr][7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \amo_rsp[ack]\ : in STD_LOGIC;
    b_req_reg : in STD_LOGIC;
    \ctrl_nxt[state]0\ : in STD_LOGIC;
    \icache_rsp[0][ack]\ : in STD_LOGIC;
    \ibus_req_o[stb]1\ : in STD_LOGIC;
    \FSM_sequential_ctrl[state][2]_i_4_0\ : in STD_LOGIC;
    \amo_rsp[data]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \icache_rsp[0][err]\ : in STD_LOGIC;
    \ctrl_o[if_fence]\ : in STD_LOGIC;
    \exe_engine_reg[ir][29]\ : in STD_LOGIC;
    data_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \rdata_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rdata_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rdata_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end system_neorv32_vivado_ip_0_0_neorv32_cache;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_cache is
  signal \FSM_sequential_ctrl[state][0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_ctrl[state][1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_ctrl[state][2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_ctrl[state][2]_i_5_n_0\ : STD_LOGIC;
  signal \ctrl[ofs_ext][4]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl[ofs_int][3]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_nxt[buf_req]\ : STD_LOGIC;
  signal \ctrl_nxt[buf_sync]\ : STD_LOGIC;
  signal \ctrl_nxt[ofs_ext]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ctrl_nxt[ofs_int]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ctrl_nxt[state]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ctrl_nxt[tag]\ : STD_LOGIC;
  signal \ctrl_reg[buf_dir_n_0_]\ : STD_LOGIC;
  signal \^ctrl_reg[buf_req]__0\ : STD_LOGIC;
  signal \ctrl_reg[buf_sync]__0\ : STD_LOGIC;
  signal \ctrl_reg[ofs_ext]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ctrl_reg[state]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \icache_req[0][addr]\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal in9 : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal ipb_reg_0_1_0_5_i_9_n_0 : STD_LOGIC;
  signal neorv32_cache_memory_inst_n_62 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal p_0_in5_out : STD_LOGIC;
  signal \^state_nxt0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_ctrl[state][0]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \FSM_sequential_ctrl[state][1]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \FSM_sequential_ctrl[state][2]_i_3\ : label is "soft_lutpair185";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_ctrl_reg[state][0]\ : label is "s_download_wait:101,s_download_run:110,s_check:010,s_clear:001,s_direct_rsp:011,s_download_start:100,s_idle:000,s_done:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_ctrl_reg[state][1]\ : label is "s_download_wait:101,s_download_run:110,s_check:010,s_clear:001,s_direct_rsp:011,s_download_start:100,s_idle:000,s_done:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_ctrl_reg[state][2]\ : label is "s_download_wait:101,s_download_run:110,s_check:010,s_clear:001,s_direct_rsp:011,s_download_start:100,s_idle:000,s_done:111";
  attribute SOFT_HLUTNM of \ctrl[buf_dir]_i_3\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \ctrl[buf_sync]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \ctrl[ofs_ext][0]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \ctrl[ofs_ext][2]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ctrl[ofs_ext][3]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ctrl[ofs_int][1]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \ctrl[ofs_int][2]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \ctrl[ofs_int][3]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of ipb_reg_0_1_0_5_i_9 : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \keeper[lock]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \request_reg_enabled.device_req_o[addr][2]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \request_reg_enabled.device_req_o[addr][5]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \request_reg_enabled.device_req_o[lock]_i_1\ : label is "soft_lutpair179";
begin
  \ctrl_reg[buf_req]__0\ <= \^ctrl_reg[buf_req]__0\;
  state_nxt0 <= \^state_nxt0\;
\FSM_onehot_state[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE2E2E2E00000000"
    )
        port map (
      I0 => \amo_rsp[ack]\,
      I1 => p_1_in,
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(0),
      I5 => \locked_reg[1]_0\,
      O => \locked_reg[1]\
    );
\FSM_sequential_ctrl[state][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl_nxt[state]__0\(0),
      I1 => \FSM_sequential_ctrl[state][2]_i_4_n_0\,
      I2 => \ctrl_reg[state]\(0),
      O => \FSM_sequential_ctrl[state][0]_i_1_n_0\
    );
\FSM_sequential_ctrl[state][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222333333003030"
    )
        port map (
      I0 => p_0_in5_out,
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[buf_sync]__0\,
      I3 => \ctrl_reg[buf_dir_n_0_]\,
      I4 => \ctrl_reg[state]\(1),
      I5 => \ctrl_reg[state]\(2),
      O => \ctrl_nxt[state]__0\(0)
    );
\FSM_sequential_ctrl[state][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl_nxt[state]__0\(1),
      I1 => \FSM_sequential_ctrl[state][2]_i_4_n_0\,
      I2 => \ctrl_reg[state]\(1),
      O => \FSM_sequential_ctrl[state][1]_i_1_n_0\
    );
\FSM_sequential_ctrl[state][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFF0000AA000F"
    )
        port map (
      I0 => \ctrl_reg[buf_dir_n_0_]\,
      I1 => p_0_in5_out,
      I2 => \ctrl_reg[buf_sync]__0\,
      I3 => \ctrl_reg[state]\(0),
      I4 => \ctrl_reg[state]\(1),
      I5 => \ctrl_reg[state]\(2),
      O => \ctrl_nxt[state]__0\(1)
    );
\FSM_sequential_ctrl[state][2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(2),
      I2 => p_0_in(5),
      I3 => p_0_in(4),
      O => p_0_in5_out
    );
\FSM_sequential_ctrl[state][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEE33EFF3EE33E"
    )
        port map (
      I0 => \FSM_sequential_ctrl[state][2]_i_5_n_0\,
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[state]\(0),
      I4 => \icache_rsp[0][ack]\,
      I5 => p_0_in5_out,
      O => \FSM_sequential_ctrl[state][2]_i_4_n_0\
    );
\FSM_sequential_ctrl[state][2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33323232"
    )
        port map (
      I0 => \ctrl_reg[buf_sync]__0\,
      I1 => \ctrl_reg[state]\(2),
      I2 => \^ctrl_reg[buf_req]__0\,
      I3 => \ibus_req_o[stb]1\,
      I4 => \FSM_sequential_ctrl[state][2]_i_4_0\,
      O => \FSM_sequential_ctrl[state][2]_i_5_n_0\
    );
\FSM_sequential_ctrl_reg[state][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \FSM_sequential_ctrl[state][0]_i_1_n_0\,
      Q => \ctrl_reg[state]\(0)
    );
\FSM_sequential_ctrl_reg[state][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \FSM_sequential_ctrl[state][1]_i_1_n_0\,
      Q => \ctrl_reg[state]\(1)
    );
\FSM_sequential_ctrl_reg[state][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => neorv32_cache_memory_inst_n_62,
      Q => \ctrl_reg[state]\(2)
    );
b_req_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_nxt0\,
      I1 => \locked_reg[1]_0\,
      O => \FSM_onehot_state_reg[2]\
    );
\ctrl[buf_dir]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \ctrl_reg[buf_sync]__0\,
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      O => \ctrl_reg[buf_sync]_0\
    );
\ctrl[buf_req]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \ctrl_nxt[state]0\,
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      O => \ctrl_nxt[buf_req]\
    );
\ctrl[buf_sync]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0EEEE"
    )
        port map (
      I0 => \ctrl_reg[buf_sync]__0\,
      I1 => \ctrl_o[if_fence]\,
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => \ctrl_reg[state]\(0),
      O => \ctrl_nxt[buf_sync]\
    );
\ctrl[idx][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ctrl_reg[state]\(2),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      O => \ctrl_nxt[tag]\
    );
\ctrl[ofs_ext][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl_reg[state]\(2),
      I1 => \ctrl_reg[ofs_ext]\(0),
      O => \ctrl_nxt[ofs_ext]\(0)
    );
\ctrl[ofs_ext][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \ctrl_reg[state]\(2),
      I1 => \ctrl_reg[ofs_ext]\(0),
      I2 => \ctrl_reg[ofs_ext]\(1),
      O => \ctrl_nxt[ofs_ext]\(1)
    );
\ctrl[ofs_ext][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \ctrl_reg[ofs_ext]\(1),
      I1 => \ctrl_reg[ofs_ext]\(0),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[ofs_ext]\(2),
      O => \ctrl_nxt[ofs_ext]\(2)
    );
\ctrl[ofs_ext][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \ctrl_reg[ofs_ext]\(2),
      I1 => \ctrl_reg[ofs_ext]\(0),
      I2 => \ctrl_reg[ofs_ext]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => \ctrl_reg[ofs_ext]\(3),
      O => \ctrl_nxt[ofs_ext]\(3)
    );
\ctrl[ofs_ext][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05800F80"
    )
        port map (
      I0 => \ctrl_reg[state]\(2),
      I1 => \icache_rsp[0][ack]\,
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[ofs_ext]\(4),
      O => \ctrl[ofs_ext][4]_i_1_n_0\
    );
\ctrl[ofs_ext][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \ctrl_reg[ofs_ext]\(3),
      I1 => \ctrl_reg[ofs_ext]\(1),
      I2 => \ctrl_reg[ofs_ext]\(0),
      I3 => \ctrl_reg[ofs_ext]\(2),
      I4 => \ctrl_reg[state]\(2),
      I5 => \ctrl_reg[ofs_ext]\(4),
      O => \ctrl_nxt[ofs_ext]\(4)
    );
\ctrl[ofs_int][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl_reg[state]\(2),
      I1 => p_0_in(2),
      O => \ctrl_nxt[ofs_int]\(0)
    );
\ctrl[ofs_int][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => p_0_in(2),
      I1 => \ctrl_reg[state]\(2),
      I2 => p_0_in(3),
      O => \ctrl_nxt[ofs_int]\(1)
    );
\ctrl[ofs_int][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(2),
      I2 => \ctrl_reg[state]\(2),
      I3 => p_0_in(4),
      O => \ctrl_nxt[ofs_int]\(2)
    );
\ctrl[ofs_int][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08B0"
    )
        port map (
      I0 => \icache_rsp[0][ack]\,
      I1 => \ctrl_reg[state]\(2),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(0),
      O => \ctrl[ofs_int][3]_i_1_n_0\
    );
\ctrl[ofs_int][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => \ctrl_reg[state]\(2),
      I4 => p_0_in(5),
      O => \ctrl_nxt[ofs_int]\(3)
    );
\ctrl_reg[buf_dir]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[buf_dir]\,
      Q => \ctrl_reg[buf_dir_n_0_]\
    );
\ctrl_reg[buf_req]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[buf_req]\,
      Q => \^ctrl_reg[buf_req]__0\
    );
\ctrl_reg[buf_sync]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[buf_sync]\,
      Q => \ctrl_reg[buf_sync]__0\
    );
\ctrl_reg[idx][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => Q(4),
      Q => in9(6)
    );
\ctrl_reg[idx][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => Q(5),
      Q => in9(7)
    );
\ctrl_reg[ofs_ext][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl[ofs_ext][4]_i_1_n_0\,
      CLR => rstn_sys,
      D => \ctrl_nxt[ofs_ext]\(0),
      Q => \ctrl_reg[ofs_ext]\(0)
    );
\ctrl_reg[ofs_ext][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl[ofs_ext][4]_i_1_n_0\,
      CLR => rstn_sys,
      D => \ctrl_nxt[ofs_ext]\(1),
      Q => \ctrl_reg[ofs_ext]\(1)
    );
\ctrl_reg[ofs_ext][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl[ofs_ext][4]_i_1_n_0\,
      CLR => rstn_sys,
      D => \ctrl_nxt[ofs_ext]\(2),
      Q => \ctrl_reg[ofs_ext]\(2)
    );
\ctrl_reg[ofs_ext][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl[ofs_ext][4]_i_1_n_0\,
      CLR => rstn_sys,
      D => \ctrl_nxt[ofs_ext]\(3),
      Q => \ctrl_reg[ofs_ext]\(3)
    );
\ctrl_reg[ofs_ext][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl[ofs_ext][4]_i_1_n_0\,
      CLR => rstn_sys,
      D => \ctrl_nxt[ofs_ext]\(4),
      Q => \ctrl_reg[ofs_ext]\(4)
    );
\ctrl_reg[ofs_int][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl[ofs_int][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => \ctrl_nxt[ofs_int]\(0),
      Q => p_0_in(2)
    );
\ctrl_reg[ofs_int][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl[ofs_int][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => \ctrl_nxt[ofs_int]\(1),
      Q => p_0_in(3)
    );
\ctrl_reg[ofs_int][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl[ofs_int][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => \ctrl_nxt[ofs_int]\(2),
      Q => p_0_in(4)
    );
\ctrl_reg[ofs_int][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl[ofs_int][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => \ctrl_nxt[ofs_int]\(3),
      Q => p_0_in(5)
    );
\ctrl_reg[tag][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => Q(6),
      Q => in9(8)
    );
\ctrl_reg[tag][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => Q(16),
      Q => in9(18)
    );
\ctrl_reg[tag][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => Q(17),
      Q => in9(19)
    );
\ctrl_reg[tag][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => Q(18),
      Q => in9(20)
    );
\ctrl_reg[tag][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => Q(19),
      Q => in9(21)
    );
\ctrl_reg[tag][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => Q(20),
      Q => in9(22)
    );
\ctrl_reg[tag][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => Q(21),
      Q => in9(23)
    );
\ctrl_reg[tag][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => Q(22),
      Q => in9(24)
    );
\ctrl_reg[tag][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => Q(23),
      Q => in9(25)
    );
\ctrl_reg[tag][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => Q(24),
      Q => in9(26)
    );
\ctrl_reg[tag][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => Q(25),
      Q => in9(27)
    );
\ctrl_reg[tag][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => Q(7),
      Q => in9(9)
    );
\ctrl_reg[tag][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => Q(26),
      Q => in9(28)
    );
\ctrl_reg[tag][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => Q(27),
      Q => in9(29)
    );
\ctrl_reg[tag][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => Q(28),
      Q => in9(30)
    );
\ctrl_reg[tag][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => Q(29),
      Q => in9(31)
    );
\ctrl_reg[tag][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => Q(8),
      Q => in9(10)
    );
\ctrl_reg[tag][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => Q(9),
      Q => in9(11)
    );
\ctrl_reg[tag][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => Q(10),
      Q => in9(12)
    );
\ctrl_reg[tag][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => Q(11),
      Q => in9(13)
    );
\ctrl_reg[tag][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => Q(12),
      Q => in9(14)
    );
\ctrl_reg[tag][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => Q(13),
      Q => in9(15)
    );
\ctrl_reg[tag][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => Q(14),
      Q => in9(16)
    );
\ctrl_reg[tag][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => Q(15),
      Q => in9(17)
    );
ipb_reg_0_1_0_5_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl_reg[state]\(1),
      I1 => \ctrl_reg[state]\(2),
      O => ipb_reg_0_1_0_5_i_9_n_0
    );
\keeper[lock]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \ctrl_reg[state]\(0),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(2),
      O => \FSM_sequential_ctrl_reg[state][0]_1\
    );
\locked[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF2A0000002A"
    )
        port map (
      I0 => \ctrl_reg[state]\(2),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \locked_reg[1]_0\,
      I4 => \locked_reg[1]_1\,
      I5 => p_1_in,
      O => \FSM_sequential_ctrl_reg[state][2]_0\
    );
neorv32_cache_memory_inst: entity work.system_neorv32_vivado_ip_0_0_neorv32_cache_memory
     port map (
      E(0) => E(0),
      \FSM_sequential_ctrl_reg[state][0]\ => \FSM_sequential_ctrl_reg[state][0]_0\,
      \FSM_sequential_ctrl_reg[state][0]_0\ => neorv32_cache_memory_inst_n_62,
      \FSM_sequential_ctrl_reg[state][2]\ => \ctrl_reg[buf_dir_n_0_]\,
      \FSM_sequential_ctrl_reg[state][2]_0\ => \FSM_sequential_ctrl[state][2]_i_4_n_0\,
      Q(29 downto 0) => Q(29 downto 0),
      \amo_rsp[data]\(31 downto 0) => \amo_rsp[data]\(31 downto 0),
      clk => clk,
      \cpu_i_rsp[0][data]\(31 downto 0) => \cpu_i_rsp[0][data]\(31 downto 0),
      \ctrl_reg[state]\(2 downto 0) => \ctrl_reg[state]\(2 downto 0),
      data_i(8 downto 0) => data_i(8 downto 0),
      \exe_engine_reg[ir][29]\ => ipb_reg_0_1_0_5_i_9_n_0,
      \exe_engine_reg[ir][29]_0\ => \exe_engine_reg[ir][29]\,
      \fetch_reg[pc][31]\(23 downto 0) => \fetch_reg[pc][31]\(27 downto 4),
      \icache_req[0][addr]\(1 downto 0) => \icache_req[0][addr]\(7 downto 6),
      \icache_rsp[0][ack]\ => \icache_rsp[0][ack]\,
      \icache_rsp[0][err]\ => \icache_rsp[0][err]\,
      in9(25 downto 0) => in9(31 downto 6),
      p_0_in5_out => p_0_in5_out,
      \rdata_reg[0]\(3 downto 0) => p_0_in(5 downto 2),
      \rdata_reg[7]\(7 downto 0) => \rdata_reg[7]\(7 downto 0),
      \rdata_reg[7]_0\(7 downto 0) => \rdata_reg[7]_0\(7 downto 0),
      \rdata_reg[7]_1\(7 downto 0) => \rdata_reg[7]_1\(7 downto 0),
      rstn_sys => rstn_sys,
      wdata_i(0) => wdata_i(0),
      we_i => we_i
    );
\request_reg_enabled.device_req_o[addr][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => Q(0),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => \ctrl_reg[ofs_ext]\(0),
      O => \fetch_reg[pc][31]\(0)
    );
\request_reg_enabled.device_req_o[addr][31]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14541050"
    )
        port map (
      I0 => \ctrl_reg[state]\(0),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[ofs_ext]\(4),
      I4 => \ctrl_reg[buf_dir_n_0_]\,
      O => \icache_req[0][stb]\
    );
\request_reg_enabled.device_req_o[addr][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => Q(1),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => \ctrl_reg[ofs_ext]\(1),
      O => \fetch_reg[pc][31]\(1)
    );
\request_reg_enabled.device_req_o[addr][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => Q(2),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => \ctrl_reg[ofs_ext]\(2),
      O => \fetch_reg[pc][31]\(2)
    );
\request_reg_enabled.device_req_o[addr][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => Q(3),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => \ctrl_reg[ofs_ext]\(3),
      O => \fetch_reg[pc][31]\(3)
    );
\request_reg_enabled.device_req_o[addr][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \icache_req[0][addr]\(6),
      I1 => \request_reg_enabled.device_req_o_reg[addr][7]\(0),
      I2 => D(0),
      O => addr_i(0)
    );
\request_reg_enabled.device_req_o[addr][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \icache_req[0][addr]\(7),
      I1 => \request_reg_enabled.device_req_o_reg[addr][7]\(1),
      I2 => D(0),
      O => addr_i(1)
    );
\request_reg_enabled.device_req_o[lock]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A002AFF"
    )
        port map (
      I0 => \ctrl_reg[state]\(2),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => D(0),
      I4 => \request_reg_enabled.device_req_o_reg[lock]\,
      O => \bus_req_i[lock]\
    );
\request_reg_enabled.device_req_o[meta][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAFEEFFAA"
    )
        port map (
      I0 => b_req_reg,
      I1 => \ctrl_reg[buf_dir_n_0_]\,
      I2 => \ctrl_reg[ofs_ext]\(4),
      I3 => \ctrl_reg[state]\(2),
      I4 => \ctrl_reg[state]\(1),
      I5 => \ctrl_reg[state]\(0),
      O => \^state_nxt0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_neorv32_vivado_ip_0_0_neorv32_cache__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \bus_req_i[rw]\ : out STD_LOGIC;
    \FSM_onehot_keeper_reg[state][0]\ : out STD_LOGIC;
    \mar_reg[30]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mar_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_ctrl_reg[state][2]_0\ : out STD_LOGIC;
    \bus_req_i[burst]\ : out STD_LOGIC;
    \FSM_sequential_ctrl_reg[state][1]_0\ : out STD_LOGIC;
    \dbus_req_o_reg[ben][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cpu_d_rsp[0][ack]\ : out STD_LOGIC;
    \cpu_d_rsp[0][err]\ : out STD_LOGIC;
    \cpu_d_rsp[0][data]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \dcache_req[0][stb]\ : out STD_LOGIC;
    \FSM_sequential_ctrl_reg[state][1]_1\ : out STD_LOGIC;
    \rdata_reg[6]\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \mar_reg[1]\ : out STD_LOGIC;
    \mar_reg[1]_0\ : out STD_LOGIC;
    en : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wack0 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \ctrl_nxt[buf_dir]\ : in STD_LOGIC;
    \ctrl_reg[tag][23]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \request_reg_enabled.device_req_o_reg[burst]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cpu_d_req[0][rw]\ : in STD_LOGIC;
    \keeper[lock]\ : in STD_LOGIC;
    \keeper_reg[ext]__0\ : in STD_LOGIC;
    \core_req[0][stb]\ : in STD_LOGIC;
    \icache_req[0][addr]\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \locked_reg[0]\ : in STD_LOGIC;
    \locked_reg[0]_0\ : in STD_LOGIC;
    \locked_reg[0]_1\ : in STD_LOGIC;
    \request_reg_enabled.device_req_o_reg[burst]_0\ : in STD_LOGIC;
    \rdata_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ctrl_reg[ofs_ext][0]_0\ : in STD_LOGIC;
    \trap_ctrl_reg[exc_buf][8]\ : in STD_LOGIC;
    \amo_rsp[data]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \main_req_i[data]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ctrl_o[lsu_req]\ : in STD_LOGIC;
    misaligned : in STD_LOGIC;
    \ctrl_o[lsu_fence]\ : in STD_LOGIC;
    \rdata_o_reg[0]\ : in STD_LOGIC;
    \rdata_o_reg[0]_0\ : in STD_LOGIC;
    \rdata_o_reg[1]\ : in STD_LOGIC;
    \rdata_o_reg[2]\ : in STD_LOGIC;
    \rdata_o_reg[3]\ : in STD_LOGIC;
    \rdata_o_reg[4]\ : in STD_LOGIC;
    \rdata_o_reg[5]\ : in STD_LOGIC;
    \rdata_o_reg[6]\ : in STD_LOGIC;
    \rdata_o_reg[24]\ : in STD_LOGIC;
    \rdata_o_reg[24]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_neorv32_vivado_ip_0_0_neorv32_cache__parameterized0\ : entity is "neorv32_cache";
end \system_neorv32_vivado_ip_0_0_neorv32_cache__parameterized0\;

architecture STRUCTURE of \system_neorv32_vivado_ip_0_0_neorv32_cache__parameterized0\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \FSM_sequential_ctrl[state][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_ctrl[state][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_ctrl[state][0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_ctrl[state][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_ctrl[state][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_ctrl[state][2]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_ctrl[state][2]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_ctrl[state][2]_i_5__0_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_ctrl_reg[state][1]_0\ : STD_LOGIC;
  signal \^bus_req_i[rw]\ : STD_LOGIC;
  signal \ctrl[buf_dir]_i_3__0_n_0\ : STD_LOGIC;
  signal \ctrl[ofs_ext][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \ctrl[ofs_int][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \ctrl_nxt[buf_req]\ : STD_LOGIC;
  signal \ctrl_nxt[buf_sync]\ : STD_LOGIC;
  signal \ctrl_nxt[ofs_ext]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ctrl_nxt[ofs_int]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ctrl_nxt[tag]\ : STD_LOGIC;
  signal \ctrl_reg[buf_dir_n_0_]\ : STD_LOGIC;
  signal \ctrl_reg[buf_req]__0\ : STD_LOGIC;
  signal \ctrl_reg[buf_sync]__0\ : STD_LOGIC;
  signal \ctrl_reg[ofs_ext]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ctrl_reg[state]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^dbus_req_o_reg[ben][3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dcache_req[0][addr]\ : STD_LOGIC_VECTOR ( 31 downto 15 );
  signal in10 : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \keeper[ext]_i_2_n_0\ : STD_LOGIC;
  signal \keeper[ext]_i_3_n_0\ : STD_LOGIC;
  signal \keeper[ext]_i_4_n_0\ : STD_LOGIC;
  signal \^mar_reg[30]\ : STD_LOGIC;
  signal neorv32_cache_memory_inst_n_64 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \rdata_o[30]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_o[30]_i_3_n_0\ : STD_LOGIC;
  signal \request_reg_enabled.device_req_o[addr][31]_i_11_n_0\ : STD_LOGIC;
  signal \request_reg_enabled.device_req_o[addr][31]_i_12_n_0\ : STD_LOGIC;
  signal \request_reg_enabled.device_req_o[addr][31]_i_13_n_0\ : STD_LOGIC;
  signal \request_reg_enabled.device_req_o[addr][31]_i_14_n_0\ : STD_LOGIC;
  signal \request_reg_enabled.device_req_o[addr][31]_i_15_n_0\ : STD_LOGIC;
  signal \request_reg_enabled.device_req_o[addr][31]_i_5_n_0\ : STD_LOGIC;
  signal \request_reg_enabled.device_req_o[addr][31]_i_6_n_0\ : STD_LOGIC;
  signal \request_reg_enabled.device_req_o[addr][31]_i_7_n_0\ : STD_LOGIC;
  signal \request_reg_enabled.device_req_o[addr][31]_i_8_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_ctrl[state][2]_i_3__0\ : label is "soft_lutpair177";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_ctrl_reg[state][0]\ : label is "s_download_wait:101,s_download_run:110,s_check:010,s_clear:001,s_direct_rsp:011,s_download_start:100,s_idle:000,s_done:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_ctrl_reg[state][1]\ : label is "s_download_wait:101,s_download_run:110,s_check:010,s_clear:001,s_direct_rsp:011,s_download_start:100,s_idle:000,s_done:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_ctrl_reg[state][2]\ : label is "s_download_wait:101,s_download_run:110,s_check:010,s_clear:001,s_direct_rsp:011,s_download_start:100,s_idle:000,s_done:111";
  attribute SOFT_HLUTNM of \ctrl[buf_dir]_i_3__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \ctrl[ofs_ext][0]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \ctrl[ofs_ext][1]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \ctrl[ofs_ext][2]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \ctrl[ofs_ext][3]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \ctrl[ofs_int][1]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \ctrl[ofs_int][2]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \ctrl[ofs_int][3]_i_2__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \rdata_o[30]_i_2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \rdata_o[30]_i_3\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \request_reg_enabled.device_req_o[addr][0]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \request_reg_enabled.device_req_o[addr][1]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \request_reg_enabled.device_req_o[addr][31]_i_9\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \request_reg_enabled.device_req_o[ben][0]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \request_reg_enabled.device_req_o[burst]_i_1\ : label is "soft_lutpair173";
begin
  D(29 downto 0) <= \^d\(29 downto 0);
  \FSM_sequential_ctrl_reg[state][1]_0\ <= \^fsm_sequential_ctrl_reg[state][1]_0\;
  \bus_req_i[rw]\ <= \^bus_req_i[rw]\;
  \dbus_req_o_reg[ben][3]\(3 downto 0) <= \^dbus_req_o_reg[ben][3]\(3 downto 0);
  \mar_reg[30]\ <= \^mar_reg[30]\;
\FSM_sequential_ctrl[state][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFFFFFBA0000"
    )
        port map (
      I0 => \FSM_sequential_ctrl[state][0]_i_2__0_n_0\,
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[buf_sync]__0\,
      I3 => \FSM_sequential_ctrl[state][0]_i_3_n_0\,
      I4 => \FSM_sequential_ctrl[state][2]_i_4__0_n_0\,
      I5 => \ctrl_reg[state]\(0),
      O => \FSM_sequential_ctrl[state][0]_i_1__0_n_0\
    );
\FSM_sequential_ctrl[state][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F0E00"
    )
        port map (
      I0 => \ctrl_reg[buf_dir_n_0_]\,
      I1 => \cpu_d_req[0][rw]\,
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(2),
      O => \FSM_sequential_ctrl[state][0]_i_2__0_n_0\
    );
\FSM_sequential_ctrl[state][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      I3 => p_0_in(5),
      I4 => \ctrl_reg[state]\(0),
      I5 => \ctrl_reg[state]\(2),
      O => \FSM_sequential_ctrl[state][0]_i_3_n_0\
    );
\FSM_sequential_ctrl[state][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFAA00"
    )
        port map (
      I0 => \FSM_sequential_ctrl[state][1]_i_2__0_n_0\,
      I1 => \FSM_sequential_ctrl[state][2]_i_3__0_n_0\,
      I2 => \ctrl_reg[state]\(2),
      I3 => \FSM_sequential_ctrl[state][2]_i_4__0_n_0\,
      I4 => \ctrl_reg[state]\(1),
      O => \FSM_sequential_ctrl[state][1]_i_1__0_n_0\
    );
\FSM_sequential_ctrl[state][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C1C3C1C3C1C0C1"
    )
        port map (
      I0 => \ctrl_reg[buf_sync]__0\,
      I1 => \ctrl_reg[state]\(2),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[buf_dir_n_0_]\,
      I5 => \cpu_d_req[0][rw]\,
      O => \FSM_sequential_ctrl[state][1]_i_2__0_n_0\
    );
\FSM_sequential_ctrl[state][2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_0_in(4),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      O => \FSM_sequential_ctrl[state][2]_i_3__0_n_0\
    );
\FSM_sequential_ctrl[state][2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFBFEFBFBEEBBEE"
    )
        port map (
      I0 => \FSM_sequential_ctrl[state][2]_i_5__0_n_0\,
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[ofs_ext][0]_0\,
      I3 => \ctrl_reg[state]\(2),
      I4 => \FSM_sequential_ctrl[state][2]_i_3__0_n_0\,
      I5 => \ctrl_reg[state]\(0),
      O => \FSM_sequential_ctrl[state][2]_i_4__0_n_0\
    );
\FSM_sequential_ctrl[state][2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0302030303020302"
    )
        port map (
      I0 => \ctrl_reg[buf_sync]__0\,
      I1 => \ctrl_reg[state]\(2),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[buf_req]__0\,
      I4 => misaligned,
      I5 => \ctrl_o[lsu_req]\,
      O => \FSM_sequential_ctrl[state][2]_i_5__0_n_0\
    );
\FSM_sequential_ctrl_reg[state][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \FSM_sequential_ctrl[state][0]_i_1__0_n_0\,
      Q => \ctrl_reg[state]\(0)
    );
\FSM_sequential_ctrl_reg[state][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \FSM_sequential_ctrl[state][1]_i_1__0_n_0\,
      Q => \ctrl_reg[state]\(1)
    );
\FSM_sequential_ctrl_reg[state][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => neorv32_cache_memory_inst_n_64,
      Q => \ctrl_reg[state]\(2)
    );
\ctrl[buf_dir]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101000001000"
    )
        port map (
      I0 => \ctrl_reg[state]\(1),
      I1 => \ctrl_reg[buf_sync]__0\,
      I2 => \ctrl[buf_dir]_i_3__0_n_0\,
      I3 => \ctrl_o[lsu_req]\,
      I4 => misaligned,
      I5 => \ctrl_reg[buf_req]__0\,
      O => \FSM_sequential_ctrl_reg[state][1]_1\
    );
\ctrl[buf_dir]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ctrl_reg[state]\(0),
      I1 => \ctrl_reg[state]\(2),
      O => \ctrl[buf_dir]_i_3__0_n_0\
    );
\ctrl[buf_req]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2F2F2F200F2"
    )
        port map (
      I0 => \ctrl_o[lsu_req]\,
      I1 => misaligned,
      I2 => \ctrl_reg[buf_req]__0\,
      I3 => \ctrl_reg[state]\(1),
      I4 => \ctrl_reg[state]\(0),
      I5 => \ctrl_reg[state]\(2),
      O => \ctrl_nxt[buf_req]\
    );
\ctrl[buf_sync]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3AAA2"
    )
        port map (
      I0 => \ctrl_reg[buf_sync]__0\,
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(2),
      I4 => \ctrl_o[lsu_fence]\,
      O => \ctrl_nxt[buf_sync]\
    );
\ctrl[idx][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \ctrl_reg[state]\(2),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      O => \ctrl_nxt[tag]\
    );
\ctrl[ofs_ext][0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl_reg[state]\(2),
      I1 => \ctrl_reg[ofs_ext]\(0),
      O => \ctrl_nxt[ofs_ext]\(0)
    );
\ctrl[ofs_ext][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \ctrl_reg[state]\(2),
      I1 => \ctrl_reg[ofs_ext]\(0),
      I2 => \ctrl_reg[ofs_ext]\(1),
      O => \ctrl_nxt[ofs_ext]\(1)
    );
\ctrl[ofs_ext][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \ctrl_reg[ofs_ext]\(0),
      I1 => \ctrl_reg[ofs_ext]\(1),
      I2 => \ctrl_reg[state]\(2),
      I3 => \ctrl_reg[ofs_ext]\(2),
      O => \ctrl_nxt[ofs_ext]\(2)
    );
\ctrl[ofs_ext][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \ctrl_reg[ofs_ext]\(1),
      I1 => \ctrl_reg[ofs_ext]\(0),
      I2 => \ctrl_reg[ofs_ext]\(2),
      I3 => \ctrl_reg[state]\(2),
      I4 => \ctrl_reg[ofs_ext]\(3),
      O => \ctrl_nxt[ofs_ext]\(3)
    );
\ctrl[ofs_ext][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"050FC000"
    )
        port map (
      I0 => \ctrl_reg[ofs_ext]\(4),
      I1 => \ctrl_reg[ofs_ext][0]_0\,
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \ctrl_reg[state]\(1),
      O => \ctrl[ofs_ext][4]_i_1__0_n_0\
    );
\ctrl[ofs_ext][4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \ctrl_reg[ofs_ext]\(2),
      I1 => \ctrl_reg[ofs_ext]\(0),
      I2 => \ctrl_reg[ofs_ext]\(1),
      I3 => \ctrl_reg[ofs_ext]\(3),
      I4 => \ctrl_reg[state]\(2),
      I5 => \ctrl_reg[ofs_ext]\(4),
      O => \ctrl_nxt[ofs_ext]\(4)
    );
\ctrl[ofs_int][0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl_reg[state]\(2),
      I1 => p_0_in(2),
      O => \ctrl_nxt[ofs_int]\(0)
    );
\ctrl[ofs_int][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => p_0_in(2),
      I1 => \ctrl_reg[state]\(2),
      I2 => p_0_in(3),
      O => \ctrl_nxt[ofs_int]\(1)
    );
\ctrl[ofs_int][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(2),
      I2 => \ctrl_reg[state]\(2),
      I3 => p_0_in(4),
      O => \ctrl_nxt[ofs_int]\(2)
    );
\ctrl[ofs_int][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08B0"
    )
        port map (
      I0 => \ctrl_reg[ofs_ext][0]_0\,
      I1 => \ctrl_reg[state]\(2),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(0),
      O => \ctrl[ofs_int][3]_i_1__0_n_0\
    );
\ctrl[ofs_int][3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      I3 => \ctrl_reg[state]\(2),
      I4 => p_0_in(5),
      O => \ctrl_nxt[ofs_int]\(3)
    );
\ctrl_reg[buf_dir]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[buf_dir]\,
      Q => \ctrl_reg[buf_dir_n_0_]\
    );
\ctrl_reg[buf_req]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[buf_req]\,
      Q => \ctrl_reg[buf_req]__0\
    );
\ctrl_reg[buf_sync]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[buf_sync]\,
      Q => \ctrl_reg[buf_sync]__0\
    );
\ctrl_reg[idx][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => \ctrl_reg[tag][23]_0\(6),
      Q => in10(6)
    );
\ctrl_reg[idx][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => \ctrl_reg[tag][23]_0\(7),
      Q => in10(7)
    );
\ctrl_reg[ofs_ext][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl[ofs_ext][4]_i_1__0_n_0\,
      CLR => rstn_sys,
      D => \ctrl_nxt[ofs_ext]\(0),
      Q => \ctrl_reg[ofs_ext]\(0)
    );
\ctrl_reg[ofs_ext][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl[ofs_ext][4]_i_1__0_n_0\,
      CLR => rstn_sys,
      D => \ctrl_nxt[ofs_ext]\(1),
      Q => \ctrl_reg[ofs_ext]\(1)
    );
\ctrl_reg[ofs_ext][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl[ofs_ext][4]_i_1__0_n_0\,
      CLR => rstn_sys,
      D => \ctrl_nxt[ofs_ext]\(2),
      Q => \ctrl_reg[ofs_ext]\(2)
    );
\ctrl_reg[ofs_ext][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl[ofs_ext][4]_i_1__0_n_0\,
      CLR => rstn_sys,
      D => \ctrl_nxt[ofs_ext]\(3),
      Q => \ctrl_reg[ofs_ext]\(3)
    );
\ctrl_reg[ofs_ext][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl[ofs_ext][4]_i_1__0_n_0\,
      CLR => rstn_sys,
      D => \ctrl_nxt[ofs_ext]\(4),
      Q => \ctrl_reg[ofs_ext]\(4)
    );
\ctrl_reg[ofs_int][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl[ofs_int][3]_i_1__0_n_0\,
      CLR => rstn_sys,
      D => \ctrl_nxt[ofs_int]\(0),
      Q => p_0_in(2)
    );
\ctrl_reg[ofs_int][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl[ofs_int][3]_i_1__0_n_0\,
      CLR => rstn_sys,
      D => \ctrl_nxt[ofs_int]\(1),
      Q => p_0_in(3)
    );
\ctrl_reg[ofs_int][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl[ofs_int][3]_i_1__0_n_0\,
      CLR => rstn_sys,
      D => \ctrl_nxt[ofs_int]\(2),
      Q => p_0_in(4)
    );
\ctrl_reg[ofs_int][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl[ofs_int][3]_i_1__0_n_0\,
      CLR => rstn_sys,
      D => \ctrl_nxt[ofs_int]\(3),
      Q => p_0_in(5)
    );
\ctrl_reg[tag][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => \ctrl_reg[tag][23]_0\(8),
      Q => in10(8)
    );
\ctrl_reg[tag][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => \ctrl_reg[tag][23]_0\(18),
      Q => in10(18)
    );
\ctrl_reg[tag][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => \ctrl_reg[tag][23]_0\(19),
      Q => in10(19)
    );
\ctrl_reg[tag][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => \ctrl_reg[tag][23]_0\(20),
      Q => in10(20)
    );
\ctrl_reg[tag][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => \ctrl_reg[tag][23]_0\(21),
      Q => in10(21)
    );
\ctrl_reg[tag][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => \ctrl_reg[tag][23]_0\(22),
      Q => in10(22)
    );
\ctrl_reg[tag][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => \ctrl_reg[tag][23]_0\(23),
      Q => in10(23)
    );
\ctrl_reg[tag][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => \ctrl_reg[tag][23]_0\(24),
      Q => in10(24)
    );
\ctrl_reg[tag][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => \ctrl_reg[tag][23]_0\(25),
      Q => in10(25)
    );
\ctrl_reg[tag][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => \ctrl_reg[tag][23]_0\(26),
      Q => in10(26)
    );
\ctrl_reg[tag][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => \ctrl_reg[tag][23]_0\(27),
      Q => in10(27)
    );
\ctrl_reg[tag][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => \ctrl_reg[tag][23]_0\(9),
      Q => in10(9)
    );
\ctrl_reg[tag][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => \ctrl_reg[tag][23]_0\(28),
      Q => in10(28)
    );
\ctrl_reg[tag][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => \ctrl_reg[tag][23]_0\(29),
      Q => in10(29)
    );
\ctrl_reg[tag][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => \ctrl_reg[tag][23]_0\(30),
      Q => in10(30)
    );
\ctrl_reg[tag][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => \ctrl_reg[tag][23]_0\(31),
      Q => in10(31)
    );
\ctrl_reg[tag][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => \ctrl_reg[tag][23]_0\(10),
      Q => in10(10)
    );
\ctrl_reg[tag][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => \ctrl_reg[tag][23]_0\(11),
      Q => in10(11)
    );
\ctrl_reg[tag][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => \ctrl_reg[tag][23]_0\(12),
      Q => in10(12)
    );
\ctrl_reg[tag][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => \ctrl_reg[tag][23]_0\(13),
      Q => in10(13)
    );
\ctrl_reg[tag][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => \ctrl_reg[tag][23]_0\(14),
      Q => in10(14)
    );
\ctrl_reg[tag][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => \ctrl_reg[tag][23]_0\(15),
      Q => in10(15)
    );
\ctrl_reg[tag][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => \ctrl_reg[tag][23]_0\(16),
      Q => in10(16)
    );
\ctrl_reg[tag][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ctrl_nxt[tag]\,
      CLR => rstn_sys,
      D => \ctrl_reg[tag][23]_0\(17),
      Q => in10(17)
    );
\keeper[ext]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFFFF00FE0000"
    )
        port map (
      I0 => \request_reg_enabled.device_req_o[addr][31]_i_8_n_0\,
      I1 => \keeper[ext]_i_2_n_0\,
      I2 => \request_reg_enabled.device_req_o[addr][31]_i_5_n_0\,
      I3 => \^mar_reg[30]\,
      I4 => \keeper[lock]\,
      I5 => \keeper_reg[ext]__0\,
      O => \FSM_onehot_keeper_reg[state][0]\
    );
\keeper[ext]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^d\(20),
      I1 => \^d\(24),
      I2 => \^d\(14),
      I3 => \^d\(28),
      I4 => \keeper[ext]_i_3_n_0\,
      I5 => \keeper[ext]_i_4_n_0\,
      O => \keeper[ext]_i_2_n_0\
    );
\keeper[ext]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACFCA"
    )
        port map (
      I0 => \dcache_req[0][addr]\(23),
      I1 => \icache_req[0][addr]\(19),
      I2 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      I3 => \dcache_req[0][addr]\(25),
      I4 => \icache_req[0][addr]\(21),
      O => \keeper[ext]_i_3_n_0\
    );
\keeper[ext]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACFCA"
    )
        port map (
      I0 => \dcache_req[0][addr]\(18),
      I1 => \icache_req[0][addr]\(14),
      I2 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      I3 => \dcache_req[0][addr]\(28),
      I4 => \icache_req[0][addr]\(24),
      O => \keeper[ext]_i_4_n_0\
    );
\locked[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF2A0000002A"
    )
        port map (
      I0 => \ctrl_reg[state]\(2),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(1),
      I3 => \locked_reg[0]\,
      I4 => \locked_reg[0]_0\,
      I5 => \locked_reg[0]_1\,
      O => \FSM_sequential_ctrl_reg[state][2]_0\
    );
neorv32_cache_memory_inst: entity work.system_neorv32_vivado_ip_0_0_neorv32_cache_memory_8
     port map (
      \FSM_sequential_ctrl_reg[state][1]\ => neorv32_cache_memory_inst_n_64,
      \FSM_sequential_ctrl_reg[state][2]\ => \ctrl_reg[buf_dir_n_0_]\,
      \FSM_sequential_ctrl_reg[state][2]_0\ => \FSM_sequential_ctrl[state][2]_i_3__0_n_0\,
      \FSM_sequential_ctrl_reg[state][2]_1\ => \FSM_sequential_ctrl[state][2]_i_4__0_n_0\,
      Q(3 downto 0) => p_0_in(5 downto 2),
      addr_i(1 downto 0) => \mar_reg[7]\(1 downto 0),
      \amo_rsp[data]\(31 downto 0) => \amo_rsp[data]\(31 downto 0),
      clk => clk,
      \cpu_d_req[0][rw]\ => \cpu_d_req[0][rw]\,
      \cpu_d_rsp[0][ack]\ => \cpu_d_rsp[0][ack]\,
      \cpu_d_rsp[0][data]\(24 downto 0) => \cpu_d_rsp[0][data]\(24 downto 0),
      \cpu_d_rsp[0][err]\ => \cpu_d_rsp[0][err]\,
      \ctrl_reg[rf_wb_en]\ => \ctrl_reg[ofs_ext][0]_0\,
      \ctrl_reg[state]\(2 downto 0) => \ctrl_reg[state]\(2 downto 0),
      data_i(11) => \dcache_req[0][addr]\(31),
      data_i(10 downto 2) => \dcache_req[0][addr]\(29 downto 21),
      data_i(1) => \dcache_req[0][addr]\(18),
      data_i(0) => \dcache_req[0][addr]\(15),
      in10(25 downto 0) => in10(31 downto 6),
      \main_req_i[data]\(31 downto 0) => \main_req_i[data]\(31 downto 0),
      \mar_reg[1]\ => \mar_reg[1]\,
      \mar_reg[1]_0\ => \mar_reg[1]_0\,
      \rdata_o_reg[0]\ => \rdata_o_reg[0]\,
      \rdata_o_reg[0]_0\ => \rdata_o_reg[0]_0\,
      \rdata_o_reg[1]\ => \rdata_o_reg[1]\,
      \rdata_o_reg[24]\ => \rdata_o_reg[24]\,
      \rdata_o_reg[24]_0\ => \rdata_o_reg[24]_0\,
      \rdata_o_reg[2]\ => \rdata_o_reg[2]\,
      \rdata_o_reg[30]\ => \rdata_o[30]_i_2_n_0\,
      \rdata_o_reg[30]_0\ => \rdata_o[30]_i_3_n_0\,
      \rdata_o_reg[3]\ => \rdata_o_reg[3]\,
      \rdata_o_reg[4]\ => \rdata_o_reg[4]\,
      \rdata_o_reg[5]\ => \rdata_o_reg[5]\,
      \rdata_o_reg[6]\ => \rdata_o_reg[6]\,
      \rdata_reg[6]\(20 downto 0) => \rdata_reg[6]\(20 downto 0),
      \rdata_reg[8]\(3 downto 0) => \rdata_reg[8]\(3 downto 0),
      rstn_sys => rstn_sys,
      \tag_ff_reg[23]_0\(30 downto 0) => \ctrl_reg[tag][23]_0\(31 downto 1),
      \trap_ctrl_reg[exc_buf][8]\ => \trap_ctrl_reg[exc_buf][8]\
    );
\rdata_o[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \ctrl_reg[state]\(0),
      I1 => \ctrl_reg[state]\(2),
      I2 => \ctrl_reg[state]\(1),
      O => \rdata_o[30]_i_2_n_0\
    );
\rdata_o[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ctrl_reg[state]\(1),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(2),
      O => \rdata_o[30]_i_3_n_0\
    );
\rden[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \request_reg_enabled.device_req_o[addr][31]_i_5_n_0\,
      I1 => \request_reg_enabled.device_req_o[addr][31]_i_6_n_0\,
      I2 => \request_reg_enabled.device_req_o[addr][31]_i_7_n_0\,
      I3 => \request_reg_enabled.device_req_o[addr][31]_i_8_n_0\,
      I4 => \core_req[0][stb]\,
      I5 => \^bus_req_i[rw]\,
      O => \FSM_onehot_state_reg[1]\(0)
    );
\request_reg_enabled.device_req_o[addr][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000080AA"
    )
        port map (
      I0 => \ctrl_reg[tag][23]_0\(0),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(0)
    );
\request_reg_enabled.device_req_o[addr][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \icache_req[0][addr]\(6),
      I1 => \ctrl_reg[tag][23]_0\(10),
      I2 => \^fsm_sequential_ctrl_reg[state][1]_0\,
      I3 => in10(10),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(8)
    );
\request_reg_enabled.device_req_o[addr][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \icache_req[0][addr]\(7),
      I1 => \ctrl_reg[tag][23]_0\(11),
      I2 => \^fsm_sequential_ctrl_reg[state][1]_0\,
      I3 => in10(11),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(9)
    );
\request_reg_enabled.device_req_o[addr][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \icache_req[0][addr]\(8),
      I1 => \ctrl_reg[tag][23]_0\(12),
      I2 => \^fsm_sequential_ctrl_reg[state][1]_0\,
      I3 => in10(12),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(10)
    );
\request_reg_enabled.device_req_o[addr][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \icache_req[0][addr]\(9),
      I1 => \ctrl_reg[tag][23]_0\(13),
      I2 => \^fsm_sequential_ctrl_reg[state][1]_0\,
      I3 => in10(13),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(11)
    );
\request_reg_enabled.device_req_o[addr][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \icache_req[0][addr]\(10),
      I1 => \ctrl_reg[tag][23]_0\(14),
      I2 => \^fsm_sequential_ctrl_reg[state][1]_0\,
      I3 => in10(14),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(12)
    );
\request_reg_enabled.device_req_o[addr][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \icache_req[0][addr]\(11),
      I1 => \ctrl_reg[tag][23]_0\(15),
      I2 => \^fsm_sequential_ctrl_reg[state][1]_0\,
      I3 => in10(15),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(13)
    );
\request_reg_enabled.device_req_o[addr][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \icache_req[0][addr]\(12),
      I1 => \ctrl_reg[tag][23]_0\(16),
      I2 => \^fsm_sequential_ctrl_reg[state][1]_0\,
      I3 => in10(16),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(14)
    );
\request_reg_enabled.device_req_o[addr][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \icache_req[0][addr]\(13),
      I1 => \ctrl_reg[tag][23]_0\(17),
      I2 => \^fsm_sequential_ctrl_reg[state][1]_0\,
      I3 => in10(17),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(15)
    );
\request_reg_enabled.device_req_o[addr][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \icache_req[0][addr]\(14),
      I1 => \ctrl_reg[tag][23]_0\(18),
      I2 => \^fsm_sequential_ctrl_reg[state][1]_0\,
      I3 => in10(18),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(16)
    );
\request_reg_enabled.device_req_o[addr][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \icache_req[0][addr]\(15),
      I1 => \ctrl_reg[tag][23]_0\(19),
      I2 => \^fsm_sequential_ctrl_reg[state][1]_0\,
      I3 => in10(19),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(17)
    );
\request_reg_enabled.device_req_o[addr][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000080AA"
    )
        port map (
      I0 => \ctrl_reg[tag][23]_0\(1),
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(1)
    );
\request_reg_enabled.device_req_o[addr][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \icache_req[0][addr]\(16),
      I1 => \ctrl_reg[tag][23]_0\(20),
      I2 => \^fsm_sequential_ctrl_reg[state][1]_0\,
      I3 => in10(20),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(18)
    );
\request_reg_enabled.device_req_o[addr][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \icache_req[0][addr]\(17),
      I1 => \ctrl_reg[tag][23]_0\(21),
      I2 => \^fsm_sequential_ctrl_reg[state][1]_0\,
      I3 => in10(21),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(19)
    );
\request_reg_enabled.device_req_o[addr][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \icache_req[0][addr]\(18),
      I1 => \ctrl_reg[tag][23]_0\(22),
      I2 => \^fsm_sequential_ctrl_reg[state][1]_0\,
      I3 => in10(22),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(20)
    );
\request_reg_enabled.device_req_o[addr][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \icache_req[0][addr]\(19),
      I1 => \ctrl_reg[tag][23]_0\(23),
      I2 => \^fsm_sequential_ctrl_reg[state][1]_0\,
      I3 => in10(23),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(21)
    );
\request_reg_enabled.device_req_o[addr][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \icache_req[0][addr]\(20),
      I1 => \ctrl_reg[tag][23]_0\(24),
      I2 => \^fsm_sequential_ctrl_reg[state][1]_0\,
      I3 => in10(24),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(22)
    );
\request_reg_enabled.device_req_o[addr][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \icache_req[0][addr]\(21),
      I1 => \ctrl_reg[tag][23]_0\(25),
      I2 => \^fsm_sequential_ctrl_reg[state][1]_0\,
      I3 => in10(25),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(23)
    );
\request_reg_enabled.device_req_o[addr][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \icache_req[0][addr]\(22),
      I1 => \ctrl_reg[tag][23]_0\(26),
      I2 => \^fsm_sequential_ctrl_reg[state][1]_0\,
      I3 => in10(26),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(24)
    );
\request_reg_enabled.device_req_o[addr][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \icache_req[0][addr]\(23),
      I1 => \ctrl_reg[tag][23]_0\(27),
      I2 => \^fsm_sequential_ctrl_reg[state][1]_0\,
      I3 => in10(27),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(25)
    );
\request_reg_enabled.device_req_o[addr][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \icache_req[0][addr]\(24),
      I1 => \ctrl_reg[tag][23]_0\(28),
      I2 => \^fsm_sequential_ctrl_reg[state][1]_0\,
      I3 => in10(28),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(26)
    );
\request_reg_enabled.device_req_o[addr][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \icache_req[0][addr]\(25),
      I1 => \ctrl_reg[tag][23]_0\(29),
      I2 => \^fsm_sequential_ctrl_reg[state][1]_0\,
      I3 => in10(29),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(27)
    );
\request_reg_enabled.device_req_o[addr][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \icache_req[0][addr]\(0),
      I1 => \ctrl_reg[tag][23]_0\(2),
      I2 => \^fsm_sequential_ctrl_reg[state][1]_0\,
      I3 => \ctrl_reg[ofs_ext]\(0),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(2)
    );
\request_reg_enabled.device_req_o[addr][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \icache_req[0][addr]\(26),
      I1 => \ctrl_reg[tag][23]_0\(30),
      I2 => \^fsm_sequential_ctrl_reg[state][1]_0\,
      I3 => in10(30),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(28)
    );
\request_reg_enabled.device_req_o[addr][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222222222220"
    )
        port map (
      I0 => \core_req[0][stb]\,
      I1 => \^mar_reg[30]\,
      I2 => \request_reg_enabled.device_req_o[addr][31]_i_5_n_0\,
      I3 => \request_reg_enabled.device_req_o[addr][31]_i_6_n_0\,
      I4 => \request_reg_enabled.device_req_o[addr][31]_i_7_n_0\,
      I5 => \request_reg_enabled.device_req_o[addr][31]_i_8_n_0\,
      O => E(0)
    );
\request_reg_enabled.device_req_o[addr][31]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353FF5FF"
    )
        port map (
      I0 => \dcache_req[0][addr]\(22),
      I1 => \icache_req[0][addr]\(18),
      I2 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      I3 => \dcache_req[0][addr]\(28),
      I4 => \icache_req[0][addr]\(24),
      O => \request_reg_enabled.device_req_o[addr][31]_i_11_n_0\
    );
\request_reg_enabled.device_req_o[addr][31]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353FF5FF"
    )
        port map (
      I0 => \dcache_req[0][addr]\(26),
      I1 => \icache_req[0][addr]\(22),
      I2 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      I3 => \dcache_req[0][addr]\(24),
      I4 => \icache_req[0][addr]\(20),
      O => \request_reg_enabled.device_req_o[addr][31]_i_12_n_0\
    );
\request_reg_enabled.device_req_o[addr][31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353FF5FF"
    )
        port map (
      I0 => \dcache_req[0][addr]\(27),
      I1 => \icache_req[0][addr]\(23),
      I2 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      I3 => \dcache_req[0][addr]\(31),
      I4 => \icache_req[0][addr]\(27),
      O => \request_reg_enabled.device_req_o[addr][31]_i_13_n_0\
    );
\request_reg_enabled.device_req_o[addr][31]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353FF5FF"
    )
        port map (
      I0 => \dcache_req[0][addr]\(25),
      I1 => \icache_req[0][addr]\(21),
      I2 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      I3 => \dcache_req[0][addr]\(29),
      I4 => \icache_req[0][addr]\(25),
      O => \request_reg_enabled.device_req_o[addr][31]_i_14_n_0\
    );
\request_reg_enabled.device_req_o[addr][31]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353FF5FF"
    )
        port map (
      I0 => \dcache_req[0][addr]\(23),
      I1 => \icache_req[0][addr]\(19),
      I2 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      I3 => \dcache_req[0][addr]\(21),
      I4 => \icache_req[0][addr]\(17),
      O => \request_reg_enabled.device_req_o[addr][31]_i_15_n_0\
    );
\request_reg_enabled.device_req_o[addr][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \icache_req[0][addr]\(27),
      I1 => \ctrl_reg[tag][23]_0\(31),
      I2 => \^fsm_sequential_ctrl_reg[state][1]_0\,
      I3 => in10(31),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(29)
    );
\request_reg_enabled.device_req_o[addr][31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \request_reg_enabled.device_req_o[addr][31]_i_11_n_0\,
      I1 => \^d\(28),
      I2 => \request_reg_enabled.device_req_o[addr][31]_i_12_n_0\,
      I3 => \request_reg_enabled.device_req_o[addr][31]_i_13_n_0\,
      I4 => \request_reg_enabled.device_req_o[addr][31]_i_14_n_0\,
      I5 => \request_reg_enabled.device_req_o[addr][31]_i_15_n_0\,
      O => \^mar_reg[30]\
    );
\request_reg_enabled.device_req_o[addr][31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^d\(27),
      I1 => \^d\(18),
      I2 => \^d\(22),
      I3 => \^d\(29),
      I4 => \^d\(17),
      I5 => \^d\(25),
      O => \request_reg_enabled.device_req_o[addr][31]_i_5_n_0\
    );
\request_reg_enabled.device_req_o[addr][31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^d\(28),
      I1 => \^d\(14),
      I2 => \^d\(24),
      I3 => \^d\(20),
      O => \request_reg_enabled.device_req_o[addr][31]_i_6_n_0\
    );
\request_reg_enabled.device_req_o[addr][31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^d\(26),
      I1 => \^d\(16),
      I2 => \^d\(23),
      I3 => \^d\(21),
      O => \request_reg_enabled.device_req_o[addr][31]_i_7_n_0\
    );
\request_reg_enabled.device_req_o[addr][31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE4"
    )
        port map (
      I0 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      I1 => \dcache_req[0][addr]\(15),
      I2 => \icache_req[0][addr]\(11),
      I3 => \^d\(19),
      I4 => \^d\(15),
      O => \request_reg_enabled.device_req_o[addr][31]_i_8_n_0\
    );
\request_reg_enabled.device_req_o[addr][31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \ctrl_reg[state]\(1),
      I1 => \ctrl_reg[state]\(0),
      I2 => \ctrl_reg[state]\(2),
      O => \^fsm_sequential_ctrl_reg[state][1]_0\
    );
\request_reg_enabled.device_req_o[addr][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \icache_req[0][addr]\(1),
      I1 => \ctrl_reg[tag][23]_0\(3),
      I2 => \^fsm_sequential_ctrl_reg[state][1]_0\,
      I3 => \ctrl_reg[ofs_ext]\(1),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(3)
    );
\request_reg_enabled.device_req_o[addr][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \icache_req[0][addr]\(2),
      I1 => \ctrl_reg[tag][23]_0\(4),
      I2 => \^fsm_sequential_ctrl_reg[state][1]_0\,
      I3 => \ctrl_reg[ofs_ext]\(2),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(4)
    );
\request_reg_enabled.device_req_o[addr][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \icache_req[0][addr]\(3),
      I1 => \ctrl_reg[tag][23]_0\(5),
      I2 => \^fsm_sequential_ctrl_reg[state][1]_0\,
      I3 => \ctrl_reg[ofs_ext]\(3),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(5)
    );
\request_reg_enabled.device_req_o[addr][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \icache_req[0][addr]\(4),
      I1 => \ctrl_reg[tag][23]_0\(8),
      I2 => \^fsm_sequential_ctrl_reg[state][1]_0\,
      I3 => in10(8),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(6)
    );
\request_reg_enabled.device_req_o[addr][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \icache_req[0][addr]\(5),
      I1 => \ctrl_reg[tag][23]_0\(9),
      I2 => \^fsm_sequential_ctrl_reg[state][1]_0\,
      I3 => in10(9),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^d\(7)
    );
\request_reg_enabled.device_req_o[ben][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEFFEE"
    )
        port map (
      I0 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      I1 => \rdata_reg[8]\(0),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \ctrl_reg[state]\(1),
      O => \^dbus_req_o_reg[ben][3]\(0)
    );
\request_reg_enabled.device_req_o[ben][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEFFEE"
    )
        port map (
      I0 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      I1 => \rdata_reg[8]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \ctrl_reg[state]\(1),
      O => \^dbus_req_o_reg[ben][3]\(1)
    );
\request_reg_enabled.device_req_o[ben][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEFFEE"
    )
        port map (
      I0 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      I1 => \rdata_reg[8]\(2),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \ctrl_reg[state]\(1),
      O => \^dbus_req_o_reg[ben][3]\(2)
    );
\request_reg_enabled.device_req_o[ben][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEFFEE"
    )
        port map (
      I0 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      I1 => \rdata_reg[8]\(3),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \ctrl_reg[state]\(1),
      O => \^dbus_req_o_reg[ben][3]\(3)
    );
\request_reg_enabled.device_req_o[burst]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47447744"
    )
        port map (
      I0 => \request_reg_enabled.device_req_o_reg[burst]_0\,
      I1 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \ctrl_reg[state]\(1),
      O => \bus_req_i[burst]\
    );
\request_reg_enabled.device_req_o[meta][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007C007C007C004C"
    )
        port map (
      I0 => \ctrl_reg[ofs_ext]\(4),
      I1 => \ctrl_reg[state]\(2),
      I2 => \ctrl_reg[state]\(1),
      I3 => \ctrl_reg[state]\(0),
      I4 => \cpu_d_req[0][rw]\,
      I5 => \ctrl_reg[buf_dir_n_0_]\,
      O => \dcache_req[0][stb]\
    );
spram_reg_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \request_reg_enabled.device_req_o[addr][31]_i_5_n_0\,
      I1 => \request_reg_enabled.device_req_o[addr][31]_i_6_n_0\,
      I2 => \request_reg_enabled.device_req_o[addr][31]_i_7_n_0\,
      I3 => \request_reg_enabled.device_req_o[addr][31]_i_8_n_0\,
      I4 => \core_req[0][stb]\,
      I5 => \^dbus_req_o_reg[ben][3]\(3),
      O => en(3)
    );
\spram_reg_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \request_reg_enabled.device_req_o[addr][31]_i_5_n_0\,
      I1 => \request_reg_enabled.device_req_o[addr][31]_i_6_n_0\,
      I2 => \request_reg_enabled.device_req_o[addr][31]_i_7_n_0\,
      I3 => \request_reg_enabled.device_req_o[addr][31]_i_8_n_0\,
      I4 => \core_req[0][stb]\,
      I5 => \^dbus_req_o_reg[ben][3]\(2),
      O => en(2)
    );
\spram_reg_0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \request_reg_enabled.device_req_o[addr][31]_i_5_n_0\,
      I1 => \request_reg_enabled.device_req_o[addr][31]_i_6_n_0\,
      I2 => \request_reg_enabled.device_req_o[addr][31]_i_7_n_0\,
      I3 => \request_reg_enabled.device_req_o[addr][31]_i_8_n_0\,
      I4 => \core_req[0][stb]\,
      I5 => \^dbus_req_o_reg[ben][3]\(1),
      O => en(1)
    );
\spram_reg_0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \request_reg_enabled.device_req_o[addr][31]_i_5_n_0\,
      I1 => \request_reg_enabled.device_req_o[addr][31]_i_6_n_0\,
      I2 => \request_reg_enabled.device_req_o[addr][31]_i_7_n_0\,
      I3 => \request_reg_enabled.device_req_o[addr][31]_i_8_n_0\,
      I4 => \core_req[0][stb]\,
      I5 => \^dbus_req_o_reg[ben][3]\(0),
      O => en(0)
    );
spram_reg_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000080AA"
    )
        port map (
      I0 => \cpu_d_req[0][rw]\,
      I1 => \ctrl_reg[state]\(1),
      I2 => \ctrl_reg[state]\(0),
      I3 => \ctrl_reg[state]\(2),
      I4 => \request_reg_enabled.device_req_o_reg[burst]\(0),
      O => \^bus_req_i[rw]\
    );
wack_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \request_reg_enabled.device_req_o[addr][31]_i_5_n_0\,
      I1 => \request_reg_enabled.device_req_o[addr][31]_i_6_n_0\,
      I2 => \request_reg_enabled.device_req_o[addr][31]_i_7_n_0\,
      I3 => \request_reg_enabled.device_req_o[addr][31]_i_8_n_0\,
      I4 => \core_req[0][stb]\,
      I5 => \^bus_req_i[rw]\,
      O => wack0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_cpu is
  port (
    misaligned : out STD_LOGIC;
    \dbus_req_o[meta]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cpu_d_req[0][rw]\ : out STD_LOGIC;
    \ctrl_nxt[buf_dir]\ : out STD_LOGIC;
    \ctrl_nxt[state]0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \ibus_req_o[stb]1\ : out STD_LOGIC;
    \FSM_onehot_fetch_reg[state][1]\ : out STD_LOGIC;
    \ctrl_nxt[buf_dir]_0\ : out STD_LOGIC;
    \mar_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_onehot_fetch_reg[state][2]\ : out STD_LOGIC;
    \mar_reg[1]\ : out STD_LOGIC;
    \mar_reg[1]_0\ : out STD_LOGIC;
    \mar_reg[1]_1\ : out STD_LOGIC;
    \mar_reg[1]_2\ : out STD_LOGIC;
    \mar_reg[1]_3\ : out STD_LOGIC;
    \mar_reg[1]_4\ : out STD_LOGIC;
    \mar_reg[1]_5\ : out STD_LOGIC;
    \exe_engine_reg[ir][12]\ : out STD_LOGIC;
    \exe_engine_reg[ir][12]_0\ : out STD_LOGIC;
    \exe_engine_reg[ir][13]_rep__0\ : out STD_LOGIC;
    \ctrl_o[lsu_req]\ : out STD_LOGIC;
    \dbus_req_o_reg[data][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \dbus_req_o_reg[ben][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ctrl_o[if_fence]\ : out STD_LOGIC;
    \ctrl_o[lsu_fence]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \ctrl_reg[buf_dir]\ : in STD_LOGIC;
    \ctrl_reg[buf_req]__0\ : in STD_LOGIC;
    \ctrl_reg[buf_dir]_0\ : in STD_LOGIC;
    we_i : in STD_LOGIC;
    \cpu_d_rsp[0][data]\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \rdata_o_reg[23]\ : in STD_LOGIC;
    \rdata_o_reg[31]\ : in STD_LOGIC;
    \cpu_i_rsp[0][data]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wdata_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cpu_d_rsp[0][ack]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 20 downto 0 );
    irq_fast_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trap_ctrl_reg[irq_pnd][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cpu_d_rsp[0][err]\ : in STD_LOGIC
  );
end system_neorv32_vivado_ip_0_0_neorv32_cpu;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_cpu is
  signal alu_add : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal alu_cmp : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal alu_cp_done : STD_LOGIC;
  signal cp_valid_1 : STD_LOGIC;
  signal csr_rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ctrl[alu_op]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ctrl[alu_opa_mux]\ : STD_LOGIC;
  signal \ctrl[alu_unsigned]\ : STD_LOGIC;
  signal \ctrl[ir_funct3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ctrl[lsu_mo_we]\ : STD_LOGIC;
  signal \ctrl[lsu_rw]\ : STD_LOGIC;
  signal \ctrl[pc_nxt]\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \ctrl[pc_ret]\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \ctrl[rf_rs2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ctrl_reg[out_en]\ : STD_LOGIC;
  signal \exe_engine_reg[state]\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \frontend[fault]\ : STD_LOGIC;
  signal \frontend[instr]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lsu_rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^mar_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^misaligned\ : STD_LOGIC;
  signal \mul[add]\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal neorv32_cpu_alu_inst_n_100 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_101 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_102 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_104 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_106 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_139 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_140 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_141 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_142 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_143 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_144 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_145 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_146 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_147 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_148 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_149 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_150 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_151 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_152 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_153 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_154 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_155 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_156 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_157 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_158 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_159 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_160 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_161 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_162 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_163 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_164 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_165 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_166 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_167 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_168 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_169 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_170 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_171 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_172 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_173 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_174 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_175 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_176 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_177 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_178 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_179 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_180 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_181 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_182 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_183 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_184 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_185 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_186 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_187 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_188 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_189 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_190 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_191 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_192 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_193 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_194 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_195 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_196 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_197 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_198 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_199 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_200 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_201 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_67 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_68 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_69 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_70 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_71 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_72 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_73 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_74 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_75 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_76 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_77 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_78 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_79 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_80 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_81 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_82 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_83 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_84 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_85 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_86 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_87 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_88 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_89 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_90 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_91 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_92 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_93 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_94 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_95 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_96 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_97 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_98 : STD_LOGIC;
  signal neorv32_cpu_alu_inst_n_99 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_100 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_101 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_102 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_103 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_104 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_105 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_106 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_107 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_108 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_109 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_110 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_111 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_112 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_113 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_114 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_115 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_116 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_117 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_118 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_119 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_120 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_121 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_122 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_123 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_124 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_125 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_126 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_127 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_128 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_129 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_13 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_130 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_131 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_132 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_133 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_134 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_135 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_136 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_137 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_138 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_139 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_14 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_140 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_141 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_142 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_143 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_144 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_145 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_146 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_147 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_148 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_149 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_15 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_150 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_153 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_16 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_17 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_18 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_186 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_187 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_188 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_189 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_19 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_190 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_191 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_192 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_195 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_196 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_197 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_20 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_21 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_22 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_23 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_24 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_25 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_26 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_262 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_263 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_265 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_266 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_267 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_268 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_269 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_27 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_270 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_271 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_272 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_273 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_274 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_275 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_276 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_277 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_278 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_279 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_28 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_280 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_281 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_282 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_283 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_284 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_285 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_286 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_287 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_288 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_289 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_29 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_290 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_291 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_292 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_293 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_294 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_295 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_296 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_297 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_298 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_299 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_30 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_300 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_301 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_305 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_306 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_307 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_308 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_309 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_31 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_310 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_311 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_312 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_313 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_314 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_315 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_316 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_317 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_318 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_319 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_32 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_320 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_321 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_322 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_323 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_324 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_325 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_326 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_327 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_328 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_329 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_33 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_330 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_331 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_332 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_333 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_334 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_335 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_336 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_337 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_338 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_339 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_34 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_340 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_341 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_342 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_343 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_344 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_345 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_346 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_347 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_348 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_349 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_35 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_350 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_351 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_352 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_353 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_354 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_355 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_356 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_357 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_358 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_359 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_36 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_360 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_361 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_362 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_363 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_364 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_365 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_366 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_367 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_368 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_369 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_37 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_370 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_371 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_372 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_38 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_39 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_40 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_41 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_42 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_43 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_44 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_45 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_46 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_47 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_48 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_49 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_50 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_51 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_52 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_53 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_54 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_55 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_56 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_57 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_58 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_59 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_6 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_60 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_61 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_62 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_63 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_64 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_65 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_66 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_67 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_68 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_69 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_70 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_71 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_72 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_73 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_74 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_75 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_76 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_77 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_78 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_79 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_80 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_81 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_82 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_85 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_86 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_87 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_88 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_89 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_90 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_91 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_92 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_93 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_94 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_95 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_96 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_97 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_98 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_99 : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/div[quotient]\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/div[start]\ : STD_LOGIC;
  signal \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/p_0_in__0\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \neorv32_cpu_cp_shifter_inst/p_2_in\ : STD_LOGIC;
  signal \neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[busy]__0\ : STD_LOGIC;
  signal \neorv32_cpu_cp_shifter_inst/valid_cmd\ : STD_LOGIC;
  signal neorv32_cpu_frontend_inst_n_0 : STD_LOGIC;
  signal neorv32_cpu_frontend_inst_n_1 : STD_LOGIC;
  signal neorv32_cpu_lsu_inst_n_3 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_100 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_101 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_102 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_103 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_104 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_105 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_106 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_107 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_108 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_109 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_110 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_111 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_112 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_113 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_114 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_115 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_116 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_117 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_118 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_119 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_120 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_121 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_124 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_64 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_65 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_66 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_67 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_68 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_69 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_70 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_71 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_72 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_73 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_74 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_75 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_76 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_77 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_78 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_79 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_80 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_81 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_82 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_83 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_84 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_85 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_86 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_87 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_88 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_89 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_91 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_92 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_93 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_94 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_95 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_96 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_97 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_98 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_99 : STD_LOGIC;
  signal opa : STD_LOGIC_VECTOR ( 0 to 0 );
  signal opa_addr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rf_wdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rf_we : STD_LOGIC;
  signal rs1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rs2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \serial_shifter.shifter_reg[sreg]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \mar_reg[31]\(31 downto 0) <= \^mar_reg[31]\(31 downto 0);
  misaligned <= \^misaligned\;
neorv32_cpu_alu_inst: entity work.system_neorv32_vivado_ip_0_0_neorv32_cpu_alu
     port map (
      CO(0) => neorv32_cpu_alu_inst_n_100,
      D(1) => neorv32_cpu_control_inst_n_262,
      D(0) => neorv32_cpu_control_inst_n_263,
      DI(0) => neorv32_cpu_control_inst_n_15,
      E(0) => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/div[start]\,
      \FSM_onehot_ctrl_reg[state][0]\ => neorv32_cpu_alu_inst_n_201,
      \FSM_onehot_ctrl_reg[state][1]\ => neorv32_cpu_alu_inst_n_99,
      \FSM_onehot_ctrl_reg[state][2]\ => neorv32_cpu_control_inst_n_196,
      \FSM_sequential_exe_engine_reg[state][0]\(1 downto 0) => \exe_engine_reg[state]\(2 downto 1),
      \FSM_sequential_exe_engine_reg[state][2]\ => neorv32_cpu_alu_inst_n_101,
      Q(62 downto 32) => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/p_0_in__0\(31 downto 1),
      Q(31) => neorv32_cpu_alu_inst_n_67,
      Q(30) => neorv32_cpu_alu_inst_n_68,
      Q(29) => neorv32_cpu_alu_inst_n_69,
      Q(28) => neorv32_cpu_alu_inst_n_70,
      Q(27) => neorv32_cpu_alu_inst_n_71,
      Q(26) => neorv32_cpu_alu_inst_n_72,
      Q(25) => neorv32_cpu_alu_inst_n_73,
      Q(24) => neorv32_cpu_alu_inst_n_74,
      Q(23) => neorv32_cpu_alu_inst_n_75,
      Q(22) => neorv32_cpu_alu_inst_n_76,
      Q(21) => neorv32_cpu_alu_inst_n_77,
      Q(20) => neorv32_cpu_alu_inst_n_78,
      Q(19) => neorv32_cpu_alu_inst_n_79,
      Q(18) => neorv32_cpu_alu_inst_n_80,
      Q(17) => neorv32_cpu_alu_inst_n_81,
      Q(16) => neorv32_cpu_alu_inst_n_82,
      Q(15) => neorv32_cpu_alu_inst_n_83,
      Q(14) => neorv32_cpu_alu_inst_n_84,
      Q(13) => neorv32_cpu_alu_inst_n_85,
      Q(12) => neorv32_cpu_alu_inst_n_86,
      Q(11) => neorv32_cpu_alu_inst_n_87,
      Q(10) => neorv32_cpu_alu_inst_n_88,
      Q(9) => neorv32_cpu_alu_inst_n_89,
      Q(8) => neorv32_cpu_alu_inst_n_90,
      Q(7) => neorv32_cpu_alu_inst_n_91,
      Q(6) => neorv32_cpu_alu_inst_n_92,
      Q(5) => neorv32_cpu_alu_inst_n_93,
      Q(4) => neorv32_cpu_alu_inst_n_94,
      Q(3) => neorv32_cpu_alu_inst_n_95,
      Q(2) => neorv32_cpu_alu_inst_n_96,
      Q(1) => neorv32_cpu_alu_inst_n_97,
      Q(0) => neorv32_cpu_alu_inst_n_98,
      S(0) => neorv32_cpu_regfile_inst_n_124,
      \_inferred__4/i__carry\ => neorv32_cpu_control_inst_n_297,
      \_inferred__4/i__carry__7\ => neorv32_cpu_control_inst_n_298,
      alu_add(30 downto 0) => alu_add(31 downto 1),
      alu_cp_done => alu_cp_done,
      clk => clk,
      cp_valid_1 => cp_valid_1,
      \ctrl_reg[out_en]\ => \ctrl_reg[out_en]\,
      \ctrl_reg[out_en]__0\ => neorv32_cpu_alu_inst_n_106,
      \divider_core_serial.div_reg[quotient][30]\(30) => neorv32_cpu_alu_inst_n_139,
      \divider_core_serial.div_reg[quotient][30]\(29) => neorv32_cpu_alu_inst_n_140,
      \divider_core_serial.div_reg[quotient][30]\(28) => neorv32_cpu_alu_inst_n_141,
      \divider_core_serial.div_reg[quotient][30]\(27) => neorv32_cpu_alu_inst_n_142,
      \divider_core_serial.div_reg[quotient][30]\(26) => neorv32_cpu_alu_inst_n_143,
      \divider_core_serial.div_reg[quotient][30]\(25) => neorv32_cpu_alu_inst_n_144,
      \divider_core_serial.div_reg[quotient][30]\(24) => neorv32_cpu_alu_inst_n_145,
      \divider_core_serial.div_reg[quotient][30]\(23) => neorv32_cpu_alu_inst_n_146,
      \divider_core_serial.div_reg[quotient][30]\(22) => neorv32_cpu_alu_inst_n_147,
      \divider_core_serial.div_reg[quotient][30]\(21) => neorv32_cpu_alu_inst_n_148,
      \divider_core_serial.div_reg[quotient][30]\(20) => neorv32_cpu_alu_inst_n_149,
      \divider_core_serial.div_reg[quotient][30]\(19) => neorv32_cpu_alu_inst_n_150,
      \divider_core_serial.div_reg[quotient][30]\(18) => neorv32_cpu_alu_inst_n_151,
      \divider_core_serial.div_reg[quotient][30]\(17) => neorv32_cpu_alu_inst_n_152,
      \divider_core_serial.div_reg[quotient][30]\(16) => neorv32_cpu_alu_inst_n_153,
      \divider_core_serial.div_reg[quotient][30]\(15) => neorv32_cpu_alu_inst_n_154,
      \divider_core_serial.div_reg[quotient][30]\(14) => neorv32_cpu_alu_inst_n_155,
      \divider_core_serial.div_reg[quotient][30]\(13) => neorv32_cpu_alu_inst_n_156,
      \divider_core_serial.div_reg[quotient][30]\(12) => neorv32_cpu_alu_inst_n_157,
      \divider_core_serial.div_reg[quotient][30]\(11) => neorv32_cpu_alu_inst_n_158,
      \divider_core_serial.div_reg[quotient][30]\(10) => neorv32_cpu_alu_inst_n_159,
      \divider_core_serial.div_reg[quotient][30]\(9) => neorv32_cpu_alu_inst_n_160,
      \divider_core_serial.div_reg[quotient][30]\(8) => neorv32_cpu_alu_inst_n_161,
      \divider_core_serial.div_reg[quotient][30]\(7) => neorv32_cpu_alu_inst_n_162,
      \divider_core_serial.div_reg[quotient][30]\(6) => neorv32_cpu_alu_inst_n_163,
      \divider_core_serial.div_reg[quotient][30]\(5) => neorv32_cpu_alu_inst_n_164,
      \divider_core_serial.div_reg[quotient][30]\(4) => neorv32_cpu_alu_inst_n_165,
      \divider_core_serial.div_reg[quotient][30]\(3) => neorv32_cpu_alu_inst_n_166,
      \divider_core_serial.div_reg[quotient][30]\(2) => neorv32_cpu_alu_inst_n_167,
      \divider_core_serial.div_reg[quotient][30]\(1) => neorv32_cpu_alu_inst_n_168,
      \divider_core_serial.div_reg[quotient][30]\(0) => neorv32_cpu_alu_inst_n_169,
      \divider_core_serial.div_reg[quotient][31]\(31) => neorv32_cpu_control_inst_n_50,
      \divider_core_serial.div_reg[quotient][31]\(30) => neorv32_cpu_control_inst_n_51,
      \divider_core_serial.div_reg[quotient][31]\(29) => neorv32_cpu_control_inst_n_52,
      \divider_core_serial.div_reg[quotient][31]\(28) => neorv32_cpu_control_inst_n_53,
      \divider_core_serial.div_reg[quotient][31]\(27) => neorv32_cpu_control_inst_n_54,
      \divider_core_serial.div_reg[quotient][31]\(26) => neorv32_cpu_control_inst_n_55,
      \divider_core_serial.div_reg[quotient][31]\(25) => neorv32_cpu_control_inst_n_56,
      \divider_core_serial.div_reg[quotient][31]\(24) => neorv32_cpu_control_inst_n_57,
      \divider_core_serial.div_reg[quotient][31]\(23) => neorv32_cpu_control_inst_n_58,
      \divider_core_serial.div_reg[quotient][31]\(22) => neorv32_cpu_control_inst_n_59,
      \divider_core_serial.div_reg[quotient][31]\(21) => neorv32_cpu_control_inst_n_60,
      \divider_core_serial.div_reg[quotient][31]\(20) => neorv32_cpu_control_inst_n_61,
      \divider_core_serial.div_reg[quotient][31]\(19) => neorv32_cpu_control_inst_n_62,
      \divider_core_serial.div_reg[quotient][31]\(18) => neorv32_cpu_control_inst_n_63,
      \divider_core_serial.div_reg[quotient][31]\(17) => neorv32_cpu_control_inst_n_64,
      \divider_core_serial.div_reg[quotient][31]\(16) => neorv32_cpu_control_inst_n_65,
      \divider_core_serial.div_reg[quotient][31]\(15) => neorv32_cpu_control_inst_n_66,
      \divider_core_serial.div_reg[quotient][31]\(14) => neorv32_cpu_control_inst_n_67,
      \divider_core_serial.div_reg[quotient][31]\(13) => neorv32_cpu_control_inst_n_68,
      \divider_core_serial.div_reg[quotient][31]\(12) => neorv32_cpu_control_inst_n_69,
      \divider_core_serial.div_reg[quotient][31]\(11) => neorv32_cpu_control_inst_n_70,
      \divider_core_serial.div_reg[quotient][31]\(10) => neorv32_cpu_control_inst_n_71,
      \divider_core_serial.div_reg[quotient][31]\(9) => neorv32_cpu_control_inst_n_72,
      \divider_core_serial.div_reg[quotient][31]\(8) => neorv32_cpu_control_inst_n_73,
      \divider_core_serial.div_reg[quotient][31]\(7) => neorv32_cpu_control_inst_n_74,
      \divider_core_serial.div_reg[quotient][31]\(6) => neorv32_cpu_control_inst_n_75,
      \divider_core_serial.div_reg[quotient][31]\(5) => neorv32_cpu_control_inst_n_76,
      \divider_core_serial.div_reg[quotient][31]\(4) => neorv32_cpu_control_inst_n_77,
      \divider_core_serial.div_reg[quotient][31]\(3) => neorv32_cpu_control_inst_n_78,
      \divider_core_serial.div_reg[quotient][31]\(2) => neorv32_cpu_control_inst_n_79,
      \divider_core_serial.div_reg[quotient][31]\(1) => neorv32_cpu_control_inst_n_80,
      \divider_core_serial.div_reg[quotient][31]\(0) => neorv32_cpu_control_inst_n_81,
      \divider_core_serial.div_reg[remainder][0]\(0) => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/div[quotient]\,
      \divider_core_serial.div_reg[remainder][31]\ => neorv32_cpu_control_inst_n_82,
      \divider_core_serial.div_reg[remainder][31]_0\ => neorv32_cpu_control_inst_n_14,
      \divider_core_serial.div_reg[rs2_abs][31]\(31) => neorv32_cpu_control_inst_n_340,
      \divider_core_serial.div_reg[rs2_abs][31]\(30) => neorv32_cpu_control_inst_n_341,
      \divider_core_serial.div_reg[rs2_abs][31]\(29) => neorv32_cpu_control_inst_n_342,
      \divider_core_serial.div_reg[rs2_abs][31]\(28) => neorv32_cpu_control_inst_n_343,
      \divider_core_serial.div_reg[rs2_abs][31]\(27) => neorv32_cpu_control_inst_n_344,
      \divider_core_serial.div_reg[rs2_abs][31]\(26) => neorv32_cpu_control_inst_n_345,
      \divider_core_serial.div_reg[rs2_abs][31]\(25) => neorv32_cpu_control_inst_n_346,
      \divider_core_serial.div_reg[rs2_abs][31]\(24) => neorv32_cpu_control_inst_n_347,
      \divider_core_serial.div_reg[rs2_abs][31]\(23) => neorv32_cpu_control_inst_n_348,
      \divider_core_serial.div_reg[rs2_abs][31]\(22) => neorv32_cpu_control_inst_n_349,
      \divider_core_serial.div_reg[rs2_abs][31]\(21) => neorv32_cpu_control_inst_n_350,
      \divider_core_serial.div_reg[rs2_abs][31]\(20) => neorv32_cpu_control_inst_n_351,
      \divider_core_serial.div_reg[rs2_abs][31]\(19) => neorv32_cpu_control_inst_n_352,
      \divider_core_serial.div_reg[rs2_abs][31]\(18) => neorv32_cpu_control_inst_n_353,
      \divider_core_serial.div_reg[rs2_abs][31]\(17) => neorv32_cpu_control_inst_n_354,
      \divider_core_serial.div_reg[rs2_abs][31]\(16) => neorv32_cpu_control_inst_n_355,
      \divider_core_serial.div_reg[rs2_abs][31]\(15) => neorv32_cpu_control_inst_n_356,
      \divider_core_serial.div_reg[rs2_abs][31]\(14) => neorv32_cpu_control_inst_n_357,
      \divider_core_serial.div_reg[rs2_abs][31]\(13) => neorv32_cpu_control_inst_n_358,
      \divider_core_serial.div_reg[rs2_abs][31]\(12) => neorv32_cpu_control_inst_n_359,
      \divider_core_serial.div_reg[rs2_abs][31]\(11) => neorv32_cpu_control_inst_n_360,
      \divider_core_serial.div_reg[rs2_abs][31]\(10) => neorv32_cpu_control_inst_n_361,
      \divider_core_serial.div_reg[rs2_abs][31]\(9) => neorv32_cpu_control_inst_n_362,
      \divider_core_serial.div_reg[rs2_abs][31]\(8) => neorv32_cpu_control_inst_n_363,
      \divider_core_serial.div_reg[rs2_abs][31]\(7) => neorv32_cpu_control_inst_n_364,
      \divider_core_serial.div_reg[rs2_abs][31]\(6) => neorv32_cpu_control_inst_n_365,
      \divider_core_serial.div_reg[rs2_abs][31]\(5) => neorv32_cpu_control_inst_n_366,
      \divider_core_serial.div_reg[rs2_abs][31]\(4) => neorv32_cpu_control_inst_n_367,
      \divider_core_serial.div_reg[rs2_abs][31]\(3) => neorv32_cpu_control_inst_n_368,
      \divider_core_serial.div_reg[rs2_abs][31]\(2) => neorv32_cpu_control_inst_n_369,
      \divider_core_serial.div_reg[rs2_abs][31]\(1) => neorv32_cpu_control_inst_n_370,
      \divider_core_serial.div_reg[rs2_abs][31]\(0) => neorv32_cpu_control_inst_n_371,
      \divider_core_serial.div_reg[sign_mod]\ => neorv32_cpu_regfile_inst_n_89,
      \mul[add]\(32 downto 0) => \mul[add]\(32 downto 0),
      \multiplier_core_serial.mul_reg[res][0]\(0) => neorv32_cpu_control_inst_n_149,
      \multiplier_core_serial.mul_reg[res][63]\(63) => neorv32_cpu_control_inst_n_85,
      \multiplier_core_serial.mul_reg[res][63]\(62) => neorv32_cpu_control_inst_n_86,
      \multiplier_core_serial.mul_reg[res][63]\(61) => neorv32_cpu_control_inst_n_87,
      \multiplier_core_serial.mul_reg[res][63]\(60) => neorv32_cpu_control_inst_n_88,
      \multiplier_core_serial.mul_reg[res][63]\(59) => neorv32_cpu_control_inst_n_89,
      \multiplier_core_serial.mul_reg[res][63]\(58) => neorv32_cpu_control_inst_n_90,
      \multiplier_core_serial.mul_reg[res][63]\(57) => neorv32_cpu_control_inst_n_91,
      \multiplier_core_serial.mul_reg[res][63]\(56) => neorv32_cpu_control_inst_n_92,
      \multiplier_core_serial.mul_reg[res][63]\(55) => neorv32_cpu_control_inst_n_93,
      \multiplier_core_serial.mul_reg[res][63]\(54) => neorv32_cpu_control_inst_n_94,
      \multiplier_core_serial.mul_reg[res][63]\(53) => neorv32_cpu_control_inst_n_95,
      \multiplier_core_serial.mul_reg[res][63]\(52) => neorv32_cpu_control_inst_n_96,
      \multiplier_core_serial.mul_reg[res][63]\(51) => neorv32_cpu_control_inst_n_97,
      \multiplier_core_serial.mul_reg[res][63]\(50) => neorv32_cpu_control_inst_n_98,
      \multiplier_core_serial.mul_reg[res][63]\(49) => neorv32_cpu_control_inst_n_99,
      \multiplier_core_serial.mul_reg[res][63]\(48) => neorv32_cpu_control_inst_n_100,
      \multiplier_core_serial.mul_reg[res][63]\(47) => neorv32_cpu_control_inst_n_101,
      \multiplier_core_serial.mul_reg[res][63]\(46) => neorv32_cpu_control_inst_n_102,
      \multiplier_core_serial.mul_reg[res][63]\(45) => neorv32_cpu_control_inst_n_103,
      \multiplier_core_serial.mul_reg[res][63]\(44) => neorv32_cpu_control_inst_n_104,
      \multiplier_core_serial.mul_reg[res][63]\(43) => neorv32_cpu_control_inst_n_105,
      \multiplier_core_serial.mul_reg[res][63]\(42) => neorv32_cpu_control_inst_n_106,
      \multiplier_core_serial.mul_reg[res][63]\(41) => neorv32_cpu_control_inst_n_107,
      \multiplier_core_serial.mul_reg[res][63]\(40) => neorv32_cpu_control_inst_n_108,
      \multiplier_core_serial.mul_reg[res][63]\(39) => neorv32_cpu_control_inst_n_109,
      \multiplier_core_serial.mul_reg[res][63]\(38) => neorv32_cpu_control_inst_n_110,
      \multiplier_core_serial.mul_reg[res][63]\(37) => neorv32_cpu_control_inst_n_111,
      \multiplier_core_serial.mul_reg[res][63]\(36) => neorv32_cpu_control_inst_n_112,
      \multiplier_core_serial.mul_reg[res][63]\(35) => neorv32_cpu_control_inst_n_113,
      \multiplier_core_serial.mul_reg[res][63]\(34) => neorv32_cpu_control_inst_n_114,
      \multiplier_core_serial.mul_reg[res][63]\(33) => neorv32_cpu_control_inst_n_115,
      \multiplier_core_serial.mul_reg[res][63]\(32) => neorv32_cpu_control_inst_n_116,
      \multiplier_core_serial.mul_reg[res][63]\(31) => neorv32_cpu_control_inst_n_117,
      \multiplier_core_serial.mul_reg[res][63]\(30) => neorv32_cpu_control_inst_n_118,
      \multiplier_core_serial.mul_reg[res][63]\(29) => neorv32_cpu_control_inst_n_119,
      \multiplier_core_serial.mul_reg[res][63]\(28) => neorv32_cpu_control_inst_n_120,
      \multiplier_core_serial.mul_reg[res][63]\(27) => neorv32_cpu_control_inst_n_121,
      \multiplier_core_serial.mul_reg[res][63]\(26) => neorv32_cpu_control_inst_n_122,
      \multiplier_core_serial.mul_reg[res][63]\(25) => neorv32_cpu_control_inst_n_123,
      \multiplier_core_serial.mul_reg[res][63]\(24) => neorv32_cpu_control_inst_n_124,
      \multiplier_core_serial.mul_reg[res][63]\(23) => neorv32_cpu_control_inst_n_125,
      \multiplier_core_serial.mul_reg[res][63]\(22) => neorv32_cpu_control_inst_n_126,
      \multiplier_core_serial.mul_reg[res][63]\(21) => neorv32_cpu_control_inst_n_127,
      \multiplier_core_serial.mul_reg[res][63]\(20) => neorv32_cpu_control_inst_n_128,
      \multiplier_core_serial.mul_reg[res][63]\(19) => neorv32_cpu_control_inst_n_129,
      \multiplier_core_serial.mul_reg[res][63]\(18) => neorv32_cpu_control_inst_n_130,
      \multiplier_core_serial.mul_reg[res][63]\(17) => neorv32_cpu_control_inst_n_131,
      \multiplier_core_serial.mul_reg[res][63]\(16) => neorv32_cpu_control_inst_n_132,
      \multiplier_core_serial.mul_reg[res][63]\(15) => neorv32_cpu_control_inst_n_133,
      \multiplier_core_serial.mul_reg[res][63]\(14) => neorv32_cpu_control_inst_n_134,
      \multiplier_core_serial.mul_reg[res][63]\(13) => neorv32_cpu_control_inst_n_135,
      \multiplier_core_serial.mul_reg[res][63]\(12) => neorv32_cpu_control_inst_n_136,
      \multiplier_core_serial.mul_reg[res][63]\(11) => neorv32_cpu_control_inst_n_137,
      \multiplier_core_serial.mul_reg[res][63]\(10) => neorv32_cpu_control_inst_n_138,
      \multiplier_core_serial.mul_reg[res][63]\(9) => neorv32_cpu_control_inst_n_139,
      \multiplier_core_serial.mul_reg[res][63]\(8) => neorv32_cpu_control_inst_n_140,
      \multiplier_core_serial.mul_reg[res][63]\(7) => neorv32_cpu_control_inst_n_141,
      \multiplier_core_serial.mul_reg[res][63]\(6) => neorv32_cpu_control_inst_n_142,
      \multiplier_core_serial.mul_reg[res][63]\(5) => neorv32_cpu_control_inst_n_143,
      \multiplier_core_serial.mul_reg[res][63]\(4) => neorv32_cpu_control_inst_n_144,
      \multiplier_core_serial.mul_reg[res][63]\(3) => neorv32_cpu_control_inst_n_145,
      \multiplier_core_serial.mul_reg[res][63]\(2) => neorv32_cpu_control_inst_n_146,
      \multiplier_core_serial.mul_reg[res][63]\(1) => neorv32_cpu_control_inst_n_147,
      \multiplier_core_serial.mul_reg[res][63]\(0) => neorv32_cpu_control_inst_n_148,
      rs2_o(30 downto 0) => rs2(31 downto 1),
      rstn_sys => rstn_sys,
      sdpram_reg(1 downto 0) => \ctrl[alu_op]\(1 downto 0),
      sdpram_reg_i_101 => neorv32_cpu_control_inst_n_49,
      sdpram_reg_i_128 => neorv32_cpu_control_inst_n_42,
      sdpram_reg_i_137(0) => \ctrl[ir_funct3]\(0),
      sdpram_reg_i_190 => neorv32_cpu_control_inst_n_17,
      sdpram_reg_i_199 => neorv32_cpu_control_inst_n_6,
      sdpram_reg_i_199_0 => neorv32_cpu_control_inst_n_13,
      sdpram_reg_i_41 => neorv32_cpu_control_inst_n_16,
      sdpram_reg_i_43 => neorv32_cpu_control_inst_n_18,
      sdpram_reg_i_45 => neorv32_cpu_control_inst_n_19,
      sdpram_reg_i_47 => neorv32_cpu_control_inst_n_20,
      sdpram_reg_i_49 => neorv32_cpu_control_inst_n_21,
      sdpram_reg_i_51 => neorv32_cpu_control_inst_n_22,
      sdpram_reg_i_53 => neorv32_cpu_control_inst_n_23,
      sdpram_reg_i_55 => neorv32_cpu_control_inst_n_24,
      sdpram_reg_i_57 => neorv32_cpu_control_inst_n_25,
      sdpram_reg_i_59 => neorv32_cpu_control_inst_n_26,
      sdpram_reg_i_61 => neorv32_cpu_control_inst_n_27,
      sdpram_reg_i_63 => neorv32_cpu_control_inst_n_28,
      sdpram_reg_i_65 => neorv32_cpu_control_inst_n_29,
      sdpram_reg_i_67 => neorv32_cpu_control_inst_n_30,
      sdpram_reg_i_69 => neorv32_cpu_control_inst_n_31,
      sdpram_reg_i_71 => neorv32_cpu_control_inst_n_32,
      sdpram_reg_i_73 => neorv32_cpu_control_inst_n_33,
      sdpram_reg_i_75 => neorv32_cpu_control_inst_n_34,
      sdpram_reg_i_77 => neorv32_cpu_control_inst_n_35,
      sdpram_reg_i_79 => neorv32_cpu_control_inst_n_36,
      sdpram_reg_i_81 => neorv32_cpu_control_inst_n_37,
      sdpram_reg_i_83 => neorv32_cpu_control_inst_n_39,
      sdpram_reg_i_83_0 => neorv32_cpu_control_inst_n_38,
      sdpram_reg_i_85 => neorv32_cpu_control_inst_n_40,
      sdpram_reg_i_87 => neorv32_cpu_control_inst_n_41,
      sdpram_reg_i_89 => neorv32_cpu_control_inst_n_43,
      sdpram_reg_i_91 => neorv32_cpu_control_inst_n_44,
      sdpram_reg_i_93 => neorv32_cpu_control_inst_n_45,
      sdpram_reg_i_95 => neorv32_cpu_control_inst_n_46,
      sdpram_reg_i_97 => neorv32_cpu_control_inst_n_47,
      sdpram_reg_i_99 => neorv32_cpu_control_inst_n_48,
      \serial_shifter.shifter_reg[busy]\ => neorv32_cpu_control_inst_n_372,
      \serial_shifter.shifter_reg[busy]__0\ => \neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[busy]__0\,
      \serial_shifter.shifter_reg[cnt][1]\(1) => \neorv32_cpu_cp_shifter_inst/p_2_in\,
      \serial_shifter.shifter_reg[cnt][1]\(0) => neorv32_cpu_alu_inst_n_104,
      \serial_shifter.shifter_reg[cnt][2]\ => neorv32_cpu_alu_inst_n_102,
      \serial_shifter.shifter_reg[cnt][2]_0\ => neorv32_cpu_control_inst_n_336,
      \serial_shifter.shifter_reg[cnt][3]\ => neorv32_cpu_control_inst_n_334,
      \serial_shifter.shifter_reg[cnt][4]\ => neorv32_cpu_control_inst_n_332,
      \serial_shifter.shifter_reg[done_ff]__0\ => neorv32_cpu_alu_inst_n_170,
      \serial_shifter.shifter_reg[done_ff]__0_0\ => neorv32_cpu_alu_inst_n_171,
      \serial_shifter.shifter_reg[done_ff]__0_1\ => neorv32_cpu_alu_inst_n_172,
      \serial_shifter.shifter_reg[done_ff]__0_10\ => neorv32_cpu_alu_inst_n_181,
      \serial_shifter.shifter_reg[done_ff]__0_11\ => neorv32_cpu_alu_inst_n_182,
      \serial_shifter.shifter_reg[done_ff]__0_12\ => neorv32_cpu_alu_inst_n_183,
      \serial_shifter.shifter_reg[done_ff]__0_13\ => neorv32_cpu_alu_inst_n_184,
      \serial_shifter.shifter_reg[done_ff]__0_14\ => neorv32_cpu_alu_inst_n_185,
      \serial_shifter.shifter_reg[done_ff]__0_15\ => neorv32_cpu_alu_inst_n_186,
      \serial_shifter.shifter_reg[done_ff]__0_16\ => neorv32_cpu_alu_inst_n_187,
      \serial_shifter.shifter_reg[done_ff]__0_17\ => neorv32_cpu_alu_inst_n_188,
      \serial_shifter.shifter_reg[done_ff]__0_18\ => neorv32_cpu_alu_inst_n_189,
      \serial_shifter.shifter_reg[done_ff]__0_19\ => neorv32_cpu_alu_inst_n_190,
      \serial_shifter.shifter_reg[done_ff]__0_2\ => neorv32_cpu_alu_inst_n_173,
      \serial_shifter.shifter_reg[done_ff]__0_20\ => neorv32_cpu_alu_inst_n_191,
      \serial_shifter.shifter_reg[done_ff]__0_21\ => neorv32_cpu_alu_inst_n_192,
      \serial_shifter.shifter_reg[done_ff]__0_22\ => neorv32_cpu_alu_inst_n_193,
      \serial_shifter.shifter_reg[done_ff]__0_23\ => neorv32_cpu_alu_inst_n_194,
      \serial_shifter.shifter_reg[done_ff]__0_24\ => neorv32_cpu_alu_inst_n_195,
      \serial_shifter.shifter_reg[done_ff]__0_25\ => neorv32_cpu_alu_inst_n_196,
      \serial_shifter.shifter_reg[done_ff]__0_26\ => neorv32_cpu_alu_inst_n_197,
      \serial_shifter.shifter_reg[done_ff]__0_27\ => neorv32_cpu_alu_inst_n_198,
      \serial_shifter.shifter_reg[done_ff]__0_28\ => neorv32_cpu_alu_inst_n_199,
      \serial_shifter.shifter_reg[done_ff]__0_29\ => neorv32_cpu_alu_inst_n_200,
      \serial_shifter.shifter_reg[done_ff]__0_3\ => neorv32_cpu_alu_inst_n_174,
      \serial_shifter.shifter_reg[done_ff]__0_4\ => neorv32_cpu_alu_inst_n_175,
      \serial_shifter.shifter_reg[done_ff]__0_5\ => neorv32_cpu_alu_inst_n_176,
      \serial_shifter.shifter_reg[done_ff]__0_6\ => neorv32_cpu_alu_inst_n_177,
      \serial_shifter.shifter_reg[done_ff]__0_7\ => neorv32_cpu_alu_inst_n_178,
      \serial_shifter.shifter_reg[done_ff]__0_8\ => neorv32_cpu_alu_inst_n_179,
      \serial_shifter.shifter_reg[done_ff]__0_9\ => neorv32_cpu_alu_inst_n_180,
      \serial_shifter.shifter_reg[sreg][31]\(31 downto 0) => \serial_shifter.shifter_reg[sreg]\(31 downto 0),
      \serial_shifter.shifter_reg[sreg][31]_0\(31) => neorv32_cpu_control_inst_n_265,
      \serial_shifter.shifter_reg[sreg][31]_0\(30) => neorv32_cpu_control_inst_n_266,
      \serial_shifter.shifter_reg[sreg][31]_0\(29) => neorv32_cpu_control_inst_n_267,
      \serial_shifter.shifter_reg[sreg][31]_0\(28) => neorv32_cpu_control_inst_n_268,
      \serial_shifter.shifter_reg[sreg][31]_0\(27) => neorv32_cpu_control_inst_n_269,
      \serial_shifter.shifter_reg[sreg][31]_0\(26) => neorv32_cpu_control_inst_n_270,
      \serial_shifter.shifter_reg[sreg][31]_0\(25) => neorv32_cpu_control_inst_n_271,
      \serial_shifter.shifter_reg[sreg][31]_0\(24) => neorv32_cpu_control_inst_n_272,
      \serial_shifter.shifter_reg[sreg][31]_0\(23) => neorv32_cpu_control_inst_n_273,
      \serial_shifter.shifter_reg[sreg][31]_0\(22) => neorv32_cpu_control_inst_n_274,
      \serial_shifter.shifter_reg[sreg][31]_0\(21) => neorv32_cpu_control_inst_n_275,
      \serial_shifter.shifter_reg[sreg][31]_0\(20) => neorv32_cpu_control_inst_n_276,
      \serial_shifter.shifter_reg[sreg][31]_0\(19) => neorv32_cpu_control_inst_n_277,
      \serial_shifter.shifter_reg[sreg][31]_0\(18) => neorv32_cpu_control_inst_n_278,
      \serial_shifter.shifter_reg[sreg][31]_0\(17) => neorv32_cpu_control_inst_n_279,
      \serial_shifter.shifter_reg[sreg][31]_0\(16) => neorv32_cpu_control_inst_n_280,
      \serial_shifter.shifter_reg[sreg][31]_0\(15) => neorv32_cpu_control_inst_n_281,
      \serial_shifter.shifter_reg[sreg][31]_0\(14) => neorv32_cpu_control_inst_n_282,
      \serial_shifter.shifter_reg[sreg][31]_0\(13) => neorv32_cpu_control_inst_n_283,
      \serial_shifter.shifter_reg[sreg][31]_0\(12) => neorv32_cpu_control_inst_n_284,
      \serial_shifter.shifter_reg[sreg][31]_0\(11) => neorv32_cpu_control_inst_n_285,
      \serial_shifter.shifter_reg[sreg][31]_0\(10) => neorv32_cpu_control_inst_n_286,
      \serial_shifter.shifter_reg[sreg][31]_0\(9) => neorv32_cpu_control_inst_n_287,
      \serial_shifter.shifter_reg[sreg][31]_0\(8) => neorv32_cpu_control_inst_n_288,
      \serial_shifter.shifter_reg[sreg][31]_0\(7) => neorv32_cpu_control_inst_n_289,
      \serial_shifter.shifter_reg[sreg][31]_0\(6) => neorv32_cpu_control_inst_n_290,
      \serial_shifter.shifter_reg[sreg][31]_0\(5) => neorv32_cpu_control_inst_n_291,
      \serial_shifter.shifter_reg[sreg][31]_0\(4) => neorv32_cpu_control_inst_n_292,
      \serial_shifter.shifter_reg[sreg][31]_0\(3) => neorv32_cpu_control_inst_n_293,
      \serial_shifter.shifter_reg[sreg][31]_0\(2) => neorv32_cpu_control_inst_n_294,
      \serial_shifter.shifter_reg[sreg][31]_0\(1) => neorv32_cpu_control_inst_n_295,
      \serial_shifter.shifter_reg[sreg][31]_0\(0) => neorv32_cpu_control_inst_n_296,
      valid_cmd => \neorv32_cpu_cp_shifter_inst/valid_cmd\
    );
neorv32_cpu_control_inst: entity work.system_neorv32_vivado_ip_0_0_neorv32_cpu_control
     port map (
      ADDRARDADDR(4 downto 0) => opa_addr(4 downto 0),
      CO(0) => neorv32_cpu_alu_inst_n_100,
      D(3) => neorv32_cpu_control_inst_n_186,
      D(2) => neorv32_cpu_control_inst_n_187,
      D(1) => neorv32_cpu_control_inst_n_188,
      D(0) => neorv32_cpu_control_inst_n_189,
      DI(0) => neorv32_cpu_control_inst_n_15,
      DOADO(31 downto 0) => rs1(31 downto 0),
      DOBDO(31 downto 0) => rs2(31 downto 0),
      E(0) => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/div[start]\,
      \FSM_onehot_ctrl_reg[state][2]\ => neorv32_cpu_control_inst_n_297,
      \FSM_onehot_fetch_reg[state][0]\ => neorv32_cpu_frontend_inst_n_1,
      \FSM_sequential_exe_engine_reg[state][0]_0\ => neorv32_cpu_alu_inst_n_101,
      \FSM_sequential_exe_engine_reg[state][2]_0\(1 downto 0) => \exe_engine_reg[state]\(2 downto 1),
      \FSM_sequential_exe_engine_reg[state][2]_1\ => neorv32_cpu_control_inst_n_196,
      \FSM_sequential_exe_engine_reg[state][2]_2\ => neorv32_cpu_control_inst_n_197,
      \FSM_sequential_exe_engine_reg[state][2]_3\(0) => \ctrl[lsu_mo_we]\,
      O(3) => neorv32_cpu_regfile_inst_n_91,
      O(2) => neorv32_cpu_regfile_inst_n_92,
      O(1) => neorv32_cpu_regfile_inst_n_93,
      O(0) => neorv32_cpu_regfile_inst_n_94,
      Q(5 downto 1) => \ctrl[rf_rs2]\(4 downto 0),
      Q(0) => \ctrl[ir_funct3]\(0),
      S(0) => neorv32_cpu_regfile_inst_n_64,
      WEA(0) => rf_we,
      alu_add(31 downto 0) => alu_add(31 downto 0),
      alu_cmp(1 downto 0) => alu_cmp(1 downto 0),
      alu_cp_done => alu_cp_done,
      clk => clk,
      cp_valid_1 => cp_valid_1,
      \cpu_d_rsp[0][ack]\ => \cpu_d_rsp[0][ack]\,
      \cpu_d_rsp[0][err]\ => \cpu_d_rsp[0][err]\,
      \csr_reg[mtval][31]_0\(31 downto 0) => \^mar_reg[31]\(31 downto 0),
      \csr_reg[rdata][31]_0\(31 downto 0) => csr_rdata(31 downto 0),
      \ctrl[alu_opa_mux]\ => \ctrl[alu_opa_mux]\,
      \ctrl[alu_unsigned]\ => \ctrl[alu_unsigned]\,
      \ctrl[lsu_rw]\ => \ctrl[lsu_rw]\,
      \ctrl_o[if_fence]\ => \ctrl_o[if_fence]\,
      \ctrl_o[lsu_fence]\ => \ctrl_o[lsu_fence]\,
      \ctrl_o[lsu_req]\ => \ctrl_o[lsu_req]\,
      \ctrl_reg[alu_op][0]_0\ => neorv32_cpu_control_inst_n_339,
      \ctrl_reg[alu_op][1]_0\ => neorv32_cpu_control_inst_n_301,
      \ctrl_reg[alu_op][1]_1\ => neorv32_cpu_control_inst_n_305,
      \ctrl_reg[alu_op][1]_10\ => neorv32_cpu_control_inst_n_314,
      \ctrl_reg[alu_op][1]_11\ => neorv32_cpu_control_inst_n_315,
      \ctrl_reg[alu_op][1]_12\ => neorv32_cpu_control_inst_n_316,
      \ctrl_reg[alu_op][1]_13\ => neorv32_cpu_control_inst_n_317,
      \ctrl_reg[alu_op][1]_14\ => neorv32_cpu_control_inst_n_318,
      \ctrl_reg[alu_op][1]_15\ => neorv32_cpu_control_inst_n_319,
      \ctrl_reg[alu_op][1]_16\ => neorv32_cpu_control_inst_n_320,
      \ctrl_reg[alu_op][1]_17\ => neorv32_cpu_control_inst_n_321,
      \ctrl_reg[alu_op][1]_18\ => neorv32_cpu_control_inst_n_322,
      \ctrl_reg[alu_op][1]_19\ => neorv32_cpu_control_inst_n_323,
      \ctrl_reg[alu_op][1]_2\ => neorv32_cpu_control_inst_n_306,
      \ctrl_reg[alu_op][1]_20\ => neorv32_cpu_control_inst_n_324,
      \ctrl_reg[alu_op][1]_21\ => neorv32_cpu_control_inst_n_325,
      \ctrl_reg[alu_op][1]_22\ => neorv32_cpu_control_inst_n_326,
      \ctrl_reg[alu_op][1]_23\ => neorv32_cpu_control_inst_n_327,
      \ctrl_reg[alu_op][1]_24\ => neorv32_cpu_control_inst_n_328,
      \ctrl_reg[alu_op][1]_25\ => neorv32_cpu_control_inst_n_329,
      \ctrl_reg[alu_op][1]_26\ => neorv32_cpu_control_inst_n_330,
      \ctrl_reg[alu_op][1]_27\ => neorv32_cpu_control_inst_n_331,
      \ctrl_reg[alu_op][1]_28\ => neorv32_cpu_control_inst_n_333,
      \ctrl_reg[alu_op][1]_29\ => neorv32_cpu_control_inst_n_335,
      \ctrl_reg[alu_op][1]_3\ => neorv32_cpu_control_inst_n_307,
      \ctrl_reg[alu_op][1]_30\ => neorv32_cpu_control_inst_n_337,
      \ctrl_reg[alu_op][1]_31\ => neorv32_cpu_control_inst_n_338,
      \ctrl_reg[alu_op][1]_4\ => neorv32_cpu_control_inst_n_308,
      \ctrl_reg[alu_op][1]_5\ => neorv32_cpu_control_inst_n_309,
      \ctrl_reg[alu_op][1]_6\ => neorv32_cpu_control_inst_n_310,
      \ctrl_reg[alu_op][1]_7\ => neorv32_cpu_control_inst_n_311,
      \ctrl_reg[alu_op][1]_8\ => neorv32_cpu_control_inst_n_312,
      \ctrl_reg[alu_op][1]_9\ => neorv32_cpu_control_inst_n_313,
      \ctrl_reg[alu_op][2]_0\(2 downto 0) => \ctrl[alu_op]\(2 downto 0),
      \ctrl_reg[lsu_req]_0\ => neorv32_cpu_control_inst_n_195,
      \ctrl_reg[out_en]\ => \ctrl_reg[out_en]\,
      \divider_core_serial.div_reg[quotient][12]\(3) => neorv32_cpu_regfile_inst_n_99,
      \divider_core_serial.div_reg[quotient][12]\(2) => neorv32_cpu_regfile_inst_n_100,
      \divider_core_serial.div_reg[quotient][12]\(1) => neorv32_cpu_regfile_inst_n_101,
      \divider_core_serial.div_reg[quotient][12]\(0) => neorv32_cpu_regfile_inst_n_102,
      \divider_core_serial.div_reg[quotient][16]\(3) => neorv32_cpu_regfile_inst_n_103,
      \divider_core_serial.div_reg[quotient][16]\(2) => neorv32_cpu_regfile_inst_n_104,
      \divider_core_serial.div_reg[quotient][16]\(1) => neorv32_cpu_regfile_inst_n_105,
      \divider_core_serial.div_reg[quotient][16]\(0) => neorv32_cpu_regfile_inst_n_106,
      \divider_core_serial.div_reg[quotient][20]\(3) => neorv32_cpu_regfile_inst_n_107,
      \divider_core_serial.div_reg[quotient][20]\(2) => neorv32_cpu_regfile_inst_n_108,
      \divider_core_serial.div_reg[quotient][20]\(1) => neorv32_cpu_regfile_inst_n_109,
      \divider_core_serial.div_reg[quotient][20]\(0) => neorv32_cpu_regfile_inst_n_110,
      \divider_core_serial.div_reg[quotient][24]\(3) => neorv32_cpu_regfile_inst_n_111,
      \divider_core_serial.div_reg[quotient][24]\(2) => neorv32_cpu_regfile_inst_n_112,
      \divider_core_serial.div_reg[quotient][24]\(1) => neorv32_cpu_regfile_inst_n_113,
      \divider_core_serial.div_reg[quotient][24]\(0) => neorv32_cpu_regfile_inst_n_114,
      \divider_core_serial.div_reg[quotient][28]\(3) => neorv32_cpu_regfile_inst_n_115,
      \divider_core_serial.div_reg[quotient][28]\(2) => neorv32_cpu_regfile_inst_n_116,
      \divider_core_serial.div_reg[quotient][28]\(1) => neorv32_cpu_regfile_inst_n_117,
      \divider_core_serial.div_reg[quotient][28]\(0) => neorv32_cpu_regfile_inst_n_118,
      \divider_core_serial.div_reg[quotient][31]\(30) => neorv32_cpu_alu_inst_n_139,
      \divider_core_serial.div_reg[quotient][31]\(29) => neorv32_cpu_alu_inst_n_140,
      \divider_core_serial.div_reg[quotient][31]\(28) => neorv32_cpu_alu_inst_n_141,
      \divider_core_serial.div_reg[quotient][31]\(27) => neorv32_cpu_alu_inst_n_142,
      \divider_core_serial.div_reg[quotient][31]\(26) => neorv32_cpu_alu_inst_n_143,
      \divider_core_serial.div_reg[quotient][31]\(25) => neorv32_cpu_alu_inst_n_144,
      \divider_core_serial.div_reg[quotient][31]\(24) => neorv32_cpu_alu_inst_n_145,
      \divider_core_serial.div_reg[quotient][31]\(23) => neorv32_cpu_alu_inst_n_146,
      \divider_core_serial.div_reg[quotient][31]\(22) => neorv32_cpu_alu_inst_n_147,
      \divider_core_serial.div_reg[quotient][31]\(21) => neorv32_cpu_alu_inst_n_148,
      \divider_core_serial.div_reg[quotient][31]\(20) => neorv32_cpu_alu_inst_n_149,
      \divider_core_serial.div_reg[quotient][31]\(19) => neorv32_cpu_alu_inst_n_150,
      \divider_core_serial.div_reg[quotient][31]\(18) => neorv32_cpu_alu_inst_n_151,
      \divider_core_serial.div_reg[quotient][31]\(17) => neorv32_cpu_alu_inst_n_152,
      \divider_core_serial.div_reg[quotient][31]\(16) => neorv32_cpu_alu_inst_n_153,
      \divider_core_serial.div_reg[quotient][31]\(15) => neorv32_cpu_alu_inst_n_154,
      \divider_core_serial.div_reg[quotient][31]\(14) => neorv32_cpu_alu_inst_n_155,
      \divider_core_serial.div_reg[quotient][31]\(13) => neorv32_cpu_alu_inst_n_156,
      \divider_core_serial.div_reg[quotient][31]\(12) => neorv32_cpu_alu_inst_n_157,
      \divider_core_serial.div_reg[quotient][31]\(11) => neorv32_cpu_alu_inst_n_158,
      \divider_core_serial.div_reg[quotient][31]\(10) => neorv32_cpu_alu_inst_n_159,
      \divider_core_serial.div_reg[quotient][31]\(9) => neorv32_cpu_alu_inst_n_160,
      \divider_core_serial.div_reg[quotient][31]\(8) => neorv32_cpu_alu_inst_n_161,
      \divider_core_serial.div_reg[quotient][31]\(7) => neorv32_cpu_alu_inst_n_162,
      \divider_core_serial.div_reg[quotient][31]\(6) => neorv32_cpu_alu_inst_n_163,
      \divider_core_serial.div_reg[quotient][31]\(5) => neorv32_cpu_alu_inst_n_164,
      \divider_core_serial.div_reg[quotient][31]\(4) => neorv32_cpu_alu_inst_n_165,
      \divider_core_serial.div_reg[quotient][31]\(3) => neorv32_cpu_alu_inst_n_166,
      \divider_core_serial.div_reg[quotient][31]\(2) => neorv32_cpu_alu_inst_n_167,
      \divider_core_serial.div_reg[quotient][31]\(1) => neorv32_cpu_alu_inst_n_168,
      \divider_core_serial.div_reg[quotient][31]\(0) => neorv32_cpu_alu_inst_n_169,
      \divider_core_serial.div_reg[quotient][31]_0\(2) => neorv32_cpu_regfile_inst_n_119,
      \divider_core_serial.div_reg[quotient][31]_0\(1) => neorv32_cpu_regfile_inst_n_120,
      \divider_core_serial.div_reg[quotient][31]_0\(0) => neorv32_cpu_regfile_inst_n_121,
      \divider_core_serial.div_reg[quotient][8]\(3) => neorv32_cpu_regfile_inst_n_95,
      \divider_core_serial.div_reg[quotient][8]\(2) => neorv32_cpu_regfile_inst_n_96,
      \divider_core_serial.div_reg[quotient][8]\(1) => neorv32_cpu_regfile_inst_n_97,
      \divider_core_serial.div_reg[quotient][8]\(0) => neorv32_cpu_regfile_inst_n_98,
      \divider_core_serial.div_reg[remainder][0]\ => neorv32_cpu_alu_inst_n_99,
      \exe_engine_reg[ir][12]_0\ => neorv32_cpu_control_inst_n_153,
      \exe_engine_reg[ir][12]_1\ => \exe_engine_reg[ir][12]_0\,
      \exe_engine_reg[ir][12]_2\ => neorv32_cpu_control_inst_n_300,
      \exe_engine_reg[ir][12]_3\(31) => neorv32_cpu_control_inst_n_340,
      \exe_engine_reg[ir][12]_3\(30) => neorv32_cpu_control_inst_n_341,
      \exe_engine_reg[ir][12]_3\(29) => neorv32_cpu_control_inst_n_342,
      \exe_engine_reg[ir][12]_3\(28) => neorv32_cpu_control_inst_n_343,
      \exe_engine_reg[ir][12]_3\(27) => neorv32_cpu_control_inst_n_344,
      \exe_engine_reg[ir][12]_3\(26) => neorv32_cpu_control_inst_n_345,
      \exe_engine_reg[ir][12]_3\(25) => neorv32_cpu_control_inst_n_346,
      \exe_engine_reg[ir][12]_3\(24) => neorv32_cpu_control_inst_n_347,
      \exe_engine_reg[ir][12]_3\(23) => neorv32_cpu_control_inst_n_348,
      \exe_engine_reg[ir][12]_3\(22) => neorv32_cpu_control_inst_n_349,
      \exe_engine_reg[ir][12]_3\(21) => neorv32_cpu_control_inst_n_350,
      \exe_engine_reg[ir][12]_3\(20) => neorv32_cpu_control_inst_n_351,
      \exe_engine_reg[ir][12]_3\(19) => neorv32_cpu_control_inst_n_352,
      \exe_engine_reg[ir][12]_3\(18) => neorv32_cpu_control_inst_n_353,
      \exe_engine_reg[ir][12]_3\(17) => neorv32_cpu_control_inst_n_354,
      \exe_engine_reg[ir][12]_3\(16) => neorv32_cpu_control_inst_n_355,
      \exe_engine_reg[ir][12]_3\(15) => neorv32_cpu_control_inst_n_356,
      \exe_engine_reg[ir][12]_3\(14) => neorv32_cpu_control_inst_n_357,
      \exe_engine_reg[ir][12]_3\(13) => neorv32_cpu_control_inst_n_358,
      \exe_engine_reg[ir][12]_3\(12) => neorv32_cpu_control_inst_n_359,
      \exe_engine_reg[ir][12]_3\(11) => neorv32_cpu_control_inst_n_360,
      \exe_engine_reg[ir][12]_3\(10) => neorv32_cpu_control_inst_n_361,
      \exe_engine_reg[ir][12]_3\(9) => neorv32_cpu_control_inst_n_362,
      \exe_engine_reg[ir][12]_3\(8) => neorv32_cpu_control_inst_n_363,
      \exe_engine_reg[ir][12]_3\(7) => neorv32_cpu_control_inst_n_364,
      \exe_engine_reg[ir][12]_3\(6) => neorv32_cpu_control_inst_n_365,
      \exe_engine_reg[ir][12]_3\(5) => neorv32_cpu_control_inst_n_366,
      \exe_engine_reg[ir][12]_3\(4) => neorv32_cpu_control_inst_n_367,
      \exe_engine_reg[ir][12]_3\(3) => neorv32_cpu_control_inst_n_368,
      \exe_engine_reg[ir][12]_3\(2) => neorv32_cpu_control_inst_n_369,
      \exe_engine_reg[ir][12]_3\(1) => neorv32_cpu_control_inst_n_370,
      \exe_engine_reg[ir][12]_3\(0) => neorv32_cpu_control_inst_n_371,
      \exe_engine_reg[ir][13]_rep_0\ => neorv32_cpu_control_inst_n_13,
      \exe_engine_reg[ir][13]_rep__0_0\ => neorv32_cpu_control_inst_n_42,
      \exe_engine_reg[ir][13]_rep__0_1\ => neorv32_cpu_control_inst_n_190,
      \exe_engine_reg[ir][13]_rep__0_2\ => neorv32_cpu_control_inst_n_192,
      \exe_engine_reg[ir][13]_rep__0_3\ => \exe_engine_reg[ir][13]_rep__0\,
      \exe_engine_reg[ir][13]_rep__0_4\ => neorv32_cpu_frontend_inst_n_0,
      \exe_engine_reg[ir][14]_0\(63) => neorv32_cpu_control_inst_n_85,
      \exe_engine_reg[ir][14]_0\(62) => neorv32_cpu_control_inst_n_86,
      \exe_engine_reg[ir][14]_0\(61) => neorv32_cpu_control_inst_n_87,
      \exe_engine_reg[ir][14]_0\(60) => neorv32_cpu_control_inst_n_88,
      \exe_engine_reg[ir][14]_0\(59) => neorv32_cpu_control_inst_n_89,
      \exe_engine_reg[ir][14]_0\(58) => neorv32_cpu_control_inst_n_90,
      \exe_engine_reg[ir][14]_0\(57) => neorv32_cpu_control_inst_n_91,
      \exe_engine_reg[ir][14]_0\(56) => neorv32_cpu_control_inst_n_92,
      \exe_engine_reg[ir][14]_0\(55) => neorv32_cpu_control_inst_n_93,
      \exe_engine_reg[ir][14]_0\(54) => neorv32_cpu_control_inst_n_94,
      \exe_engine_reg[ir][14]_0\(53) => neorv32_cpu_control_inst_n_95,
      \exe_engine_reg[ir][14]_0\(52) => neorv32_cpu_control_inst_n_96,
      \exe_engine_reg[ir][14]_0\(51) => neorv32_cpu_control_inst_n_97,
      \exe_engine_reg[ir][14]_0\(50) => neorv32_cpu_control_inst_n_98,
      \exe_engine_reg[ir][14]_0\(49) => neorv32_cpu_control_inst_n_99,
      \exe_engine_reg[ir][14]_0\(48) => neorv32_cpu_control_inst_n_100,
      \exe_engine_reg[ir][14]_0\(47) => neorv32_cpu_control_inst_n_101,
      \exe_engine_reg[ir][14]_0\(46) => neorv32_cpu_control_inst_n_102,
      \exe_engine_reg[ir][14]_0\(45) => neorv32_cpu_control_inst_n_103,
      \exe_engine_reg[ir][14]_0\(44) => neorv32_cpu_control_inst_n_104,
      \exe_engine_reg[ir][14]_0\(43) => neorv32_cpu_control_inst_n_105,
      \exe_engine_reg[ir][14]_0\(42) => neorv32_cpu_control_inst_n_106,
      \exe_engine_reg[ir][14]_0\(41) => neorv32_cpu_control_inst_n_107,
      \exe_engine_reg[ir][14]_0\(40) => neorv32_cpu_control_inst_n_108,
      \exe_engine_reg[ir][14]_0\(39) => neorv32_cpu_control_inst_n_109,
      \exe_engine_reg[ir][14]_0\(38) => neorv32_cpu_control_inst_n_110,
      \exe_engine_reg[ir][14]_0\(37) => neorv32_cpu_control_inst_n_111,
      \exe_engine_reg[ir][14]_0\(36) => neorv32_cpu_control_inst_n_112,
      \exe_engine_reg[ir][14]_0\(35) => neorv32_cpu_control_inst_n_113,
      \exe_engine_reg[ir][14]_0\(34) => neorv32_cpu_control_inst_n_114,
      \exe_engine_reg[ir][14]_0\(33) => neorv32_cpu_control_inst_n_115,
      \exe_engine_reg[ir][14]_0\(32) => neorv32_cpu_control_inst_n_116,
      \exe_engine_reg[ir][14]_0\(31) => neorv32_cpu_control_inst_n_117,
      \exe_engine_reg[ir][14]_0\(30) => neorv32_cpu_control_inst_n_118,
      \exe_engine_reg[ir][14]_0\(29) => neorv32_cpu_control_inst_n_119,
      \exe_engine_reg[ir][14]_0\(28) => neorv32_cpu_control_inst_n_120,
      \exe_engine_reg[ir][14]_0\(27) => neorv32_cpu_control_inst_n_121,
      \exe_engine_reg[ir][14]_0\(26) => neorv32_cpu_control_inst_n_122,
      \exe_engine_reg[ir][14]_0\(25) => neorv32_cpu_control_inst_n_123,
      \exe_engine_reg[ir][14]_0\(24) => neorv32_cpu_control_inst_n_124,
      \exe_engine_reg[ir][14]_0\(23) => neorv32_cpu_control_inst_n_125,
      \exe_engine_reg[ir][14]_0\(22) => neorv32_cpu_control_inst_n_126,
      \exe_engine_reg[ir][14]_0\(21) => neorv32_cpu_control_inst_n_127,
      \exe_engine_reg[ir][14]_0\(20) => neorv32_cpu_control_inst_n_128,
      \exe_engine_reg[ir][14]_0\(19) => neorv32_cpu_control_inst_n_129,
      \exe_engine_reg[ir][14]_0\(18) => neorv32_cpu_control_inst_n_130,
      \exe_engine_reg[ir][14]_0\(17) => neorv32_cpu_control_inst_n_131,
      \exe_engine_reg[ir][14]_0\(16) => neorv32_cpu_control_inst_n_132,
      \exe_engine_reg[ir][14]_0\(15) => neorv32_cpu_control_inst_n_133,
      \exe_engine_reg[ir][14]_0\(14) => neorv32_cpu_control_inst_n_134,
      \exe_engine_reg[ir][14]_0\(13) => neorv32_cpu_control_inst_n_135,
      \exe_engine_reg[ir][14]_0\(12) => neorv32_cpu_control_inst_n_136,
      \exe_engine_reg[ir][14]_0\(11) => neorv32_cpu_control_inst_n_137,
      \exe_engine_reg[ir][14]_0\(10) => neorv32_cpu_control_inst_n_138,
      \exe_engine_reg[ir][14]_0\(9) => neorv32_cpu_control_inst_n_139,
      \exe_engine_reg[ir][14]_0\(8) => neorv32_cpu_control_inst_n_140,
      \exe_engine_reg[ir][14]_0\(7) => neorv32_cpu_control_inst_n_141,
      \exe_engine_reg[ir][14]_0\(6) => neorv32_cpu_control_inst_n_142,
      \exe_engine_reg[ir][14]_0\(5) => neorv32_cpu_control_inst_n_143,
      \exe_engine_reg[ir][14]_0\(4) => neorv32_cpu_control_inst_n_144,
      \exe_engine_reg[ir][14]_0\(3) => neorv32_cpu_control_inst_n_145,
      \exe_engine_reg[ir][14]_0\(2) => neorv32_cpu_control_inst_n_146,
      \exe_engine_reg[ir][14]_0\(1) => neorv32_cpu_control_inst_n_147,
      \exe_engine_reg[ir][14]_0\(0) => neorv32_cpu_control_inst_n_148,
      \exe_engine_reg[ir][14]_1\(0) => neorv32_cpu_control_inst_n_149,
      \exe_engine_reg[ir][14]_2\ => neorv32_cpu_control_inst_n_298,
      \exe_engine_reg[ir][14]_rep_0\ => neorv32_cpu_control_inst_n_14,
      \exe_engine_reg[ir][14]_rep_1\(31) => neorv32_cpu_control_inst_n_50,
      \exe_engine_reg[ir][14]_rep_1\(30) => neorv32_cpu_control_inst_n_51,
      \exe_engine_reg[ir][14]_rep_1\(29) => neorv32_cpu_control_inst_n_52,
      \exe_engine_reg[ir][14]_rep_1\(28) => neorv32_cpu_control_inst_n_53,
      \exe_engine_reg[ir][14]_rep_1\(27) => neorv32_cpu_control_inst_n_54,
      \exe_engine_reg[ir][14]_rep_1\(26) => neorv32_cpu_control_inst_n_55,
      \exe_engine_reg[ir][14]_rep_1\(25) => neorv32_cpu_control_inst_n_56,
      \exe_engine_reg[ir][14]_rep_1\(24) => neorv32_cpu_control_inst_n_57,
      \exe_engine_reg[ir][14]_rep_1\(23) => neorv32_cpu_control_inst_n_58,
      \exe_engine_reg[ir][14]_rep_1\(22) => neorv32_cpu_control_inst_n_59,
      \exe_engine_reg[ir][14]_rep_1\(21) => neorv32_cpu_control_inst_n_60,
      \exe_engine_reg[ir][14]_rep_1\(20) => neorv32_cpu_control_inst_n_61,
      \exe_engine_reg[ir][14]_rep_1\(19) => neorv32_cpu_control_inst_n_62,
      \exe_engine_reg[ir][14]_rep_1\(18) => neorv32_cpu_control_inst_n_63,
      \exe_engine_reg[ir][14]_rep_1\(17) => neorv32_cpu_control_inst_n_64,
      \exe_engine_reg[ir][14]_rep_1\(16) => neorv32_cpu_control_inst_n_65,
      \exe_engine_reg[ir][14]_rep_1\(15) => neorv32_cpu_control_inst_n_66,
      \exe_engine_reg[ir][14]_rep_1\(14) => neorv32_cpu_control_inst_n_67,
      \exe_engine_reg[ir][14]_rep_1\(13) => neorv32_cpu_control_inst_n_68,
      \exe_engine_reg[ir][14]_rep_1\(12) => neorv32_cpu_control_inst_n_69,
      \exe_engine_reg[ir][14]_rep_1\(11) => neorv32_cpu_control_inst_n_70,
      \exe_engine_reg[ir][14]_rep_1\(10) => neorv32_cpu_control_inst_n_71,
      \exe_engine_reg[ir][14]_rep_1\(9) => neorv32_cpu_control_inst_n_72,
      \exe_engine_reg[ir][14]_rep_1\(8) => neorv32_cpu_control_inst_n_73,
      \exe_engine_reg[ir][14]_rep_1\(7) => neorv32_cpu_control_inst_n_74,
      \exe_engine_reg[ir][14]_rep_1\(6) => neorv32_cpu_control_inst_n_75,
      \exe_engine_reg[ir][14]_rep_1\(5) => neorv32_cpu_control_inst_n_76,
      \exe_engine_reg[ir][14]_rep_1\(4) => neorv32_cpu_control_inst_n_77,
      \exe_engine_reg[ir][14]_rep_1\(3) => neorv32_cpu_control_inst_n_78,
      \exe_engine_reg[ir][14]_rep_1\(2) => neorv32_cpu_control_inst_n_79,
      \exe_engine_reg[ir][14]_rep_1\(1) => neorv32_cpu_control_inst_n_80,
      \exe_engine_reg[ir][14]_rep_1\(0) => neorv32_cpu_control_inst_n_81,
      \exe_engine_reg[ir][14]_rep_2\(0) => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/div[quotient]\,
      \exe_engine_reg[ir][14]_rep__0_0\ => neorv32_cpu_control_inst_n_6,
      \exe_engine_reg[ir][14]_rep__1_0\ => neorv32_cpu_control_inst_n_16,
      \exe_engine_reg[ir][14]_rep__1_1\ => neorv32_cpu_control_inst_n_17,
      \exe_engine_reg[ir][14]_rep__1_10\ => neorv32_cpu_control_inst_n_26,
      \exe_engine_reg[ir][14]_rep__1_11\ => neorv32_cpu_control_inst_n_27,
      \exe_engine_reg[ir][14]_rep__1_12\ => neorv32_cpu_control_inst_n_28,
      \exe_engine_reg[ir][14]_rep__1_13\ => neorv32_cpu_control_inst_n_29,
      \exe_engine_reg[ir][14]_rep__1_14\ => neorv32_cpu_control_inst_n_30,
      \exe_engine_reg[ir][14]_rep__1_15\ => neorv32_cpu_control_inst_n_31,
      \exe_engine_reg[ir][14]_rep__1_16\ => neorv32_cpu_control_inst_n_32,
      \exe_engine_reg[ir][14]_rep__1_17\ => neorv32_cpu_control_inst_n_33,
      \exe_engine_reg[ir][14]_rep__1_18\ => neorv32_cpu_control_inst_n_34,
      \exe_engine_reg[ir][14]_rep__1_19\ => neorv32_cpu_control_inst_n_35,
      \exe_engine_reg[ir][14]_rep__1_2\ => neorv32_cpu_control_inst_n_18,
      \exe_engine_reg[ir][14]_rep__1_20\ => neorv32_cpu_control_inst_n_36,
      \exe_engine_reg[ir][14]_rep__1_21\ => neorv32_cpu_control_inst_n_37,
      \exe_engine_reg[ir][14]_rep__1_3\ => neorv32_cpu_control_inst_n_19,
      \exe_engine_reg[ir][14]_rep__1_4\ => neorv32_cpu_control_inst_n_20,
      \exe_engine_reg[ir][14]_rep__1_5\ => neorv32_cpu_control_inst_n_21,
      \exe_engine_reg[ir][14]_rep__1_6\ => neorv32_cpu_control_inst_n_22,
      \exe_engine_reg[ir][14]_rep__1_7\ => neorv32_cpu_control_inst_n_23,
      \exe_engine_reg[ir][14]_rep__1_8\ => neorv32_cpu_control_inst_n_24,
      \exe_engine_reg[ir][14]_rep__1_9\ => neorv32_cpu_control_inst_n_25,
      \exe_engine_reg[ir][14]_rep__2_0\ => neorv32_cpu_control_inst_n_38,
      \exe_engine_reg[ir][14]_rep__2_1\ => neorv32_cpu_control_inst_n_39,
      \exe_engine_reg[ir][14]_rep__2_10\ => neorv32_cpu_control_inst_n_49,
      \exe_engine_reg[ir][14]_rep__2_2\ => neorv32_cpu_control_inst_n_40,
      \exe_engine_reg[ir][14]_rep__2_3\ => neorv32_cpu_control_inst_n_41,
      \exe_engine_reg[ir][14]_rep__2_4\ => neorv32_cpu_control_inst_n_43,
      \exe_engine_reg[ir][14]_rep__2_5\ => neorv32_cpu_control_inst_n_44,
      \exe_engine_reg[ir][14]_rep__2_6\ => neorv32_cpu_control_inst_n_45,
      \exe_engine_reg[ir][14]_rep__2_7\ => neorv32_cpu_control_inst_n_46,
      \exe_engine_reg[ir][14]_rep__2_8\ => neorv32_cpu_control_inst_n_47,
      \exe_engine_reg[ir][14]_rep__2_9\ => neorv32_cpu_control_inst_n_48,
      \exe_engine_reg[ir][31]_0\ => neorv32_cpu_control_inst_n_82,
      \exe_engine_reg[ir][31]_1\(15 downto 0) => \frontend[instr]\(31 downto 16),
      \exe_engine_reg[pc2][31]_0\(30 downto 0) => \ctrl[pc_nxt]\(31 downto 1),
      \exe_engine_reg[ra][31]_0\(30 downto 0) => \ctrl[pc_ret]\(31 downto 1),
      \fetch_reg[restart]\ => neorv32_cpu_control_inst_n_150,
      \immediate_reg[1]_0\(1) => neorv32_cpu_control_inst_n_262,
      \immediate_reg[1]_0\(0) => neorv32_cpu_control_inst_n_263,
      \immediate_reg[2]_0\ => neorv32_cpu_control_inst_n_336,
      \immediate_reg[3]_0\ => neorv32_cpu_control_inst_n_334,
      \immediate_reg[4]_0\ => neorv32_cpu_control_inst_n_332,
      \mar_reg[0]\ => neorv32_cpu_control_inst_n_191,
      \mar_reg[3]\(0) => opa(0),
      misaligned => \^misaligned\,
      \mul[add]\(32 downto 0) => \mul[add]\(32 downto 0),
      \multiplier_core_serial.mul_reg[res][0]\ => neorv32_cpu_alu_inst_n_201,
      pending_reg => neorv32_cpu_lsu_inst_n_3,
      rdata_o(16) => \frontend[fault]\,
      rdata_o(15 downto 0) => \frontend[instr]\(15 downto 0),
      \rdata_o_reg[24]\ => \rdata_o_reg[23]\,
      \rdata_o_reg[24]_0\ => \rdata_o_reg[31]\,
      rstn_sys => rstn_sys,
      sdpram_reg(31) => neorv32_cpu_control_inst_n_265,
      sdpram_reg(30) => neorv32_cpu_control_inst_n_266,
      sdpram_reg(29) => neorv32_cpu_control_inst_n_267,
      sdpram_reg(28) => neorv32_cpu_control_inst_n_268,
      sdpram_reg(27) => neorv32_cpu_control_inst_n_269,
      sdpram_reg(26) => neorv32_cpu_control_inst_n_270,
      sdpram_reg(25) => neorv32_cpu_control_inst_n_271,
      sdpram_reg(24) => neorv32_cpu_control_inst_n_272,
      sdpram_reg(23) => neorv32_cpu_control_inst_n_273,
      sdpram_reg(22) => neorv32_cpu_control_inst_n_274,
      sdpram_reg(21) => neorv32_cpu_control_inst_n_275,
      sdpram_reg(20) => neorv32_cpu_control_inst_n_276,
      sdpram_reg(19) => neorv32_cpu_control_inst_n_277,
      sdpram_reg(18) => neorv32_cpu_control_inst_n_278,
      sdpram_reg(17) => neorv32_cpu_control_inst_n_279,
      sdpram_reg(16) => neorv32_cpu_control_inst_n_280,
      sdpram_reg(15) => neorv32_cpu_control_inst_n_281,
      sdpram_reg(14) => neorv32_cpu_control_inst_n_282,
      sdpram_reg(13) => neorv32_cpu_control_inst_n_283,
      sdpram_reg(12) => neorv32_cpu_control_inst_n_284,
      sdpram_reg(11) => neorv32_cpu_control_inst_n_285,
      sdpram_reg(10) => neorv32_cpu_control_inst_n_286,
      sdpram_reg(9) => neorv32_cpu_control_inst_n_287,
      sdpram_reg(8) => neorv32_cpu_control_inst_n_288,
      sdpram_reg(7) => neorv32_cpu_control_inst_n_289,
      sdpram_reg(6) => neorv32_cpu_control_inst_n_290,
      sdpram_reg(5) => neorv32_cpu_control_inst_n_291,
      sdpram_reg(4) => neorv32_cpu_control_inst_n_292,
      sdpram_reg(3) => neorv32_cpu_control_inst_n_293,
      sdpram_reg(2) => neorv32_cpu_control_inst_n_294,
      sdpram_reg(1) => neorv32_cpu_control_inst_n_295,
      sdpram_reg(0) => neorv32_cpu_control_inst_n_296,
      sdpram_reg_0 => neorv32_cpu_control_inst_n_299,
      sdpram_reg_1 => neorv32_cpu_alu_inst_n_106,
      sdpram_reg_i_105(62 downto 32) => \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/p_0_in__0\(31 downto 1),
      sdpram_reg_i_105(31) => neorv32_cpu_alu_inst_n_67,
      sdpram_reg_i_105(30) => neorv32_cpu_alu_inst_n_68,
      sdpram_reg_i_105(29) => neorv32_cpu_alu_inst_n_69,
      sdpram_reg_i_105(28) => neorv32_cpu_alu_inst_n_70,
      sdpram_reg_i_105(27) => neorv32_cpu_alu_inst_n_71,
      sdpram_reg_i_105(26) => neorv32_cpu_alu_inst_n_72,
      sdpram_reg_i_105(25) => neorv32_cpu_alu_inst_n_73,
      sdpram_reg_i_105(24) => neorv32_cpu_alu_inst_n_74,
      sdpram_reg_i_105(23) => neorv32_cpu_alu_inst_n_75,
      sdpram_reg_i_105(22) => neorv32_cpu_alu_inst_n_76,
      sdpram_reg_i_105(21) => neorv32_cpu_alu_inst_n_77,
      sdpram_reg_i_105(20) => neorv32_cpu_alu_inst_n_78,
      sdpram_reg_i_105(19) => neorv32_cpu_alu_inst_n_79,
      sdpram_reg_i_105(18) => neorv32_cpu_alu_inst_n_80,
      sdpram_reg_i_105(17) => neorv32_cpu_alu_inst_n_81,
      sdpram_reg_i_105(16) => neorv32_cpu_alu_inst_n_82,
      sdpram_reg_i_105(15) => neorv32_cpu_alu_inst_n_83,
      sdpram_reg_i_105(14) => neorv32_cpu_alu_inst_n_84,
      sdpram_reg_i_105(13) => neorv32_cpu_alu_inst_n_85,
      sdpram_reg_i_105(12) => neorv32_cpu_alu_inst_n_86,
      sdpram_reg_i_105(11) => neorv32_cpu_alu_inst_n_87,
      sdpram_reg_i_105(10) => neorv32_cpu_alu_inst_n_88,
      sdpram_reg_i_105(9) => neorv32_cpu_alu_inst_n_89,
      sdpram_reg_i_105(8) => neorv32_cpu_alu_inst_n_90,
      sdpram_reg_i_105(7) => neorv32_cpu_alu_inst_n_91,
      sdpram_reg_i_105(6) => neorv32_cpu_alu_inst_n_92,
      sdpram_reg_i_105(5) => neorv32_cpu_alu_inst_n_93,
      sdpram_reg_i_105(4) => neorv32_cpu_alu_inst_n_94,
      sdpram_reg_i_105(3) => neorv32_cpu_alu_inst_n_95,
      sdpram_reg_i_105(2) => neorv32_cpu_alu_inst_n_96,
      sdpram_reg_i_105(1) => neorv32_cpu_alu_inst_n_97,
      sdpram_reg_i_105(0) => neorv32_cpu_alu_inst_n_98,
      \serial_shifter.shifter_reg[busy]\ => neorv32_cpu_control_inst_n_372,
      \serial_shifter.shifter_reg[busy]_0\ => neorv32_cpu_alu_inst_n_102,
      \serial_shifter.shifter_reg[busy]__0\ => \neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[busy]__0\,
      \serial_shifter.shifter_reg[cnt][1]\(1) => \neorv32_cpu_cp_shifter_inst/p_2_in\,
      \serial_shifter.shifter_reg[cnt][1]\(0) => neorv32_cpu_alu_inst_n_104,
      \serial_shifter.shifter_reg[sreg][31]\(31 downto 0) => \serial_shifter.shifter_reg[sreg]\(31 downto 0),
      \trap_ctrl_reg[irq_pnd][17]_0\(6 downto 3) => irq_fast_i(3 downto 0),
      \trap_ctrl_reg[irq_pnd][17]_0\(2 downto 0) => \trap_ctrl_reg[irq_pnd][2]\(2 downto 0),
      valid_cmd => \neorv32_cpu_cp_shifter_inst/valid_cmd\
    );
neorv32_cpu_frontend_inst: entity work.system_neorv32_vivado_ip_0_0_neorv32_cpu_frontend
     port map (
      \FSM_onehot_fetch_reg[state][0]_0\ => neorv32_cpu_control_inst_n_150,
      \FSM_onehot_fetch_reg[state][1]_0\ => \FSM_onehot_fetch_reg[state][1]\,
      \FSM_onehot_fetch_reg[state][2]_0\ => \FSM_onehot_fetch_reg[state][2]\,
      Q(29 downto 0) => Q(29 downto 0),
      clk => clk,
      \cpu_i_rsp[0][data]\(31 downto 0) => \cpu_i_rsp[0][data]\(31 downto 0),
      \ctrl_nxt[buf_dir]\ => \ctrl_nxt[buf_dir]\,
      \ctrl_nxt[state]0\ => \ctrl_nxt[state]0\,
      \ctrl_reg[buf_dir]\ => \ctrl_reg[buf_dir]\,
      \ctrl_reg[buf_req]__0\ => \ctrl_reg[buf_req]__0\,
      \fetch_reg[pc][31]_0\(30 downto 0) => \ctrl[pc_nxt]\(31 downto 1),
      \fetch_reg[restart]_0\ => neorv32_cpu_frontend_inst_n_1,
      \frontend[instr]\(31 downto 0) => \frontend[instr]\(31 downto 0),
      \r_pnt_reg[0]\ => neorv32_cpu_control_inst_n_197,
      \r_pnt_reg[1]\ => neorv32_cpu_frontend_inst_n_0,
      rdata_o(0) => \frontend[fault]\,
      rstn_sys => rstn_sys,
      \w_pnt_reg[0]\ => \ibus_req_o[stb]1\,
      wdata_i(0) => wdata_i(0),
      we_i => we_i
    );
neorv32_cpu_lsu_inst: entity work.system_neorv32_vivado_ip_0_0_neorv32_cpu_lsu
     port map (
      D(31 downto 0) => alu_add(31 downto 0),
      E(0) => \ctrl[lsu_mo_we]\,
      Q(0) => \ctrl[ir_funct3]\(0),
      clk => clk,
      \cpu_d_req[0][rw]\ => \cpu_d_req[0][rw]\,
      \cpu_d_rsp[0][data]\(24 downto 0) => \cpu_d_rsp[0][data]\(24 downto 0),
      \ctrl[lsu_rw]\ => \ctrl[lsu_rw]\,
      \ctrl_nxt[buf_dir]_0\ => \ctrl_nxt[buf_dir]_0\,
      \ctrl_reg[buf_dir]\ => \ctrl_reg[buf_dir]_0\,
      \dbus_req_o[meta]\(0) => \dbus_req_o[meta]\(0),
      \dbus_req_o_reg[ben][3]_0\(3 downto 0) => \dbus_req_o_reg[ben][3]\(3 downto 0),
      \dbus_req_o_reg[ben][3]_1\(3) => neorv32_cpu_control_inst_n_186,
      \dbus_req_o_reg[ben][3]_1\(2) => neorv32_cpu_control_inst_n_187,
      \dbus_req_o_reg[ben][3]_1\(1) => neorv32_cpu_control_inst_n_188,
      \dbus_req_o_reg[ben][3]_1\(0) => neorv32_cpu_control_inst_n_189,
      \dbus_req_o_reg[data][31]_0\(31 downto 0) => \dbus_req_o_reg[data][31]\(31 downto 0),
      \dbus_req_o_reg[data][31]_1\(31) => neorv32_cpu_regfile_inst_n_65,
      \dbus_req_o_reg[data][31]_1\(30) => neorv32_cpu_regfile_inst_n_66,
      \dbus_req_o_reg[data][31]_1\(29) => neorv32_cpu_regfile_inst_n_67,
      \dbus_req_o_reg[data][31]_1\(28) => neorv32_cpu_regfile_inst_n_68,
      \dbus_req_o_reg[data][31]_1\(27) => neorv32_cpu_regfile_inst_n_69,
      \dbus_req_o_reg[data][31]_1\(26) => neorv32_cpu_regfile_inst_n_70,
      \dbus_req_o_reg[data][31]_1\(25) => neorv32_cpu_regfile_inst_n_71,
      \dbus_req_o_reg[data][31]_1\(24) => neorv32_cpu_regfile_inst_n_72,
      \dbus_req_o_reg[data][31]_1\(23) => neorv32_cpu_regfile_inst_n_73,
      \dbus_req_o_reg[data][31]_1\(22) => neorv32_cpu_regfile_inst_n_74,
      \dbus_req_o_reg[data][31]_1\(21) => neorv32_cpu_regfile_inst_n_75,
      \dbus_req_o_reg[data][31]_1\(20) => neorv32_cpu_regfile_inst_n_76,
      \dbus_req_o_reg[data][31]_1\(19) => neorv32_cpu_regfile_inst_n_77,
      \dbus_req_o_reg[data][31]_1\(18) => neorv32_cpu_regfile_inst_n_78,
      \dbus_req_o_reg[data][31]_1\(17) => neorv32_cpu_regfile_inst_n_79,
      \dbus_req_o_reg[data][31]_1\(16) => neorv32_cpu_regfile_inst_n_80,
      \dbus_req_o_reg[data][31]_1\(15) => neorv32_cpu_regfile_inst_n_81,
      \dbus_req_o_reg[data][31]_1\(14) => neorv32_cpu_regfile_inst_n_82,
      \dbus_req_o_reg[data][31]_1\(13) => neorv32_cpu_regfile_inst_n_83,
      \dbus_req_o_reg[data][31]_1\(12) => neorv32_cpu_regfile_inst_n_84,
      \dbus_req_o_reg[data][31]_1\(11) => neorv32_cpu_regfile_inst_n_85,
      \dbus_req_o_reg[data][31]_1\(10) => neorv32_cpu_regfile_inst_n_86,
      \dbus_req_o_reg[data][31]_1\(9) => neorv32_cpu_regfile_inst_n_87,
      \dbus_req_o_reg[data][31]_1\(8) => neorv32_cpu_regfile_inst_n_88,
      \dbus_req_o_reg[data][31]_1\(7 downto 0) => rs2(7 downto 0),
      \exe_engine_reg[ir][12]\ => \exe_engine_reg[ir][12]\,
      \mar_reg[1]_0\ => \mar_reg[1]\,
      \mar_reg[1]_1\ => \mar_reg[1]_0\,
      \mar_reg[1]_2\ => \mar_reg[1]_1\,
      \mar_reg[1]_3\ => \mar_reg[1]_2\,
      \mar_reg[1]_4\ => \mar_reg[1]_3\,
      \mar_reg[1]_5\ => \mar_reg[1]_4\,
      \mar_reg[1]_6\ => \mar_reg[1]_5\,
      \mar_reg[31]_0\(31 downto 0) => \^mar_reg[31]\(31 downto 0),
      misaligned => \^misaligned\,
      misaligned_reg_0 => neorv32_cpu_control_inst_n_153,
      pending_reg_0 => neorv32_cpu_lsu_inst_n_3,
      pending_reg_1 => neorv32_cpu_control_inst_n_195,
      \rdata_o_reg[15]_0\ => neorv32_cpu_control_inst_n_42,
      \rdata_o_reg[23]_0\ => \rdata_o_reg[23]\,
      \rdata_o_reg[23]_1\ => neorv32_cpu_control_inst_n_192,
      \rdata_o_reg[30]_0\(20 downto 0) => D(20 downto 0),
      \rdata_o_reg[31]_0\(31 downto 0) => lsu_rdata(31 downto 0),
      \rdata_o_reg[31]_1\ => \rdata_o_reg[31]\,
      \rdata_o_reg[31]_2\ => neorv32_cpu_control_inst_n_6,
      \rdata_o_reg[7]_0\ => neorv32_cpu_control_inst_n_190,
      \rdata_o_reg[8]_0\ => neorv32_cpu_control_inst_n_191,
      rstn_sys => rstn_sys
    );
neorv32_cpu_regfile_inst: entity work.system_neorv32_vivado_ip_0_0_neorv32_cpu_regfile
     port map (
      ADDRARDADDR(4 downto 0) => opa_addr(4 downto 0),
      DIADI(31 downto 0) => rf_wdata(31 downto 0),
      DOADO(31 downto 0) => rs1(31 downto 0),
      DOBDO(31 downto 0) => rs2(31 downto 0),
      O(3) => neorv32_cpu_regfile_inst_n_91,
      O(2) => neorv32_cpu_regfile_inst_n_92,
      O(1) => neorv32_cpu_regfile_inst_n_93,
      O(0) => neorv32_cpu_regfile_inst_n_94,
      Q(5 downto 1) => \ctrl[rf_rs2]\(4 downto 0),
      Q(0) => \ctrl[ir_funct3]\(0),
      S(0) => neorv32_cpu_regfile_inst_n_64,
      WEA(0) => rf_we,
      \_inferred__4/i__carry\(0) => neorv32_cpu_alu_inst_n_98,
      alu_cmp(1 downto 0) => alu_cmp(1 downto 0),
      clk => clk,
      \ctrl[alu_opa_mux]\ => \ctrl[alu_opa_mux]\,
      \ctrl[alu_unsigned]\ => \ctrl[alu_unsigned]\,
      \dbus_req_o_reg[data][15]\ => neorv32_cpu_control_inst_n_42,
      \divider_core_serial.div_reg[sign_mod]\ => neorv32_cpu_control_inst_n_299,
      \divider_core_serial.div_reg[sign_mod]_0\ => neorv32_cpu_control_inst_n_300,
      sdpram_reg(23) => neorv32_cpu_regfile_inst_n_65,
      sdpram_reg(22) => neorv32_cpu_regfile_inst_n_66,
      sdpram_reg(21) => neorv32_cpu_regfile_inst_n_67,
      sdpram_reg(20) => neorv32_cpu_regfile_inst_n_68,
      sdpram_reg(19) => neorv32_cpu_regfile_inst_n_69,
      sdpram_reg(18) => neorv32_cpu_regfile_inst_n_70,
      sdpram_reg(17) => neorv32_cpu_regfile_inst_n_71,
      sdpram_reg(16) => neorv32_cpu_regfile_inst_n_72,
      sdpram_reg(15) => neorv32_cpu_regfile_inst_n_73,
      sdpram_reg(14) => neorv32_cpu_regfile_inst_n_74,
      sdpram_reg(13) => neorv32_cpu_regfile_inst_n_75,
      sdpram_reg(12) => neorv32_cpu_regfile_inst_n_76,
      sdpram_reg(11) => neorv32_cpu_regfile_inst_n_77,
      sdpram_reg(10) => neorv32_cpu_regfile_inst_n_78,
      sdpram_reg(9) => neorv32_cpu_regfile_inst_n_79,
      sdpram_reg(8) => neorv32_cpu_regfile_inst_n_80,
      sdpram_reg(7) => neorv32_cpu_regfile_inst_n_81,
      sdpram_reg(6) => neorv32_cpu_regfile_inst_n_82,
      sdpram_reg(5) => neorv32_cpu_regfile_inst_n_83,
      sdpram_reg(4) => neorv32_cpu_regfile_inst_n_84,
      sdpram_reg(3) => neorv32_cpu_regfile_inst_n_85,
      sdpram_reg(2) => neorv32_cpu_regfile_inst_n_86,
      sdpram_reg(1) => neorv32_cpu_regfile_inst_n_87,
      sdpram_reg(0) => neorv32_cpu_regfile_inst_n_88,
      sdpram_reg_0 => neorv32_cpu_regfile_inst_n_89,
      sdpram_reg_1(0) => opa(0),
      sdpram_reg_2(3) => neorv32_cpu_regfile_inst_n_95,
      sdpram_reg_2(2) => neorv32_cpu_regfile_inst_n_96,
      sdpram_reg_2(1) => neorv32_cpu_regfile_inst_n_97,
      sdpram_reg_2(0) => neorv32_cpu_regfile_inst_n_98,
      sdpram_reg_3(3) => neorv32_cpu_regfile_inst_n_99,
      sdpram_reg_3(2) => neorv32_cpu_regfile_inst_n_100,
      sdpram_reg_3(1) => neorv32_cpu_regfile_inst_n_101,
      sdpram_reg_3(0) => neorv32_cpu_regfile_inst_n_102,
      sdpram_reg_4(3) => neorv32_cpu_regfile_inst_n_103,
      sdpram_reg_4(2) => neorv32_cpu_regfile_inst_n_104,
      sdpram_reg_4(1) => neorv32_cpu_regfile_inst_n_105,
      sdpram_reg_4(0) => neorv32_cpu_regfile_inst_n_106,
      sdpram_reg_5(3) => neorv32_cpu_regfile_inst_n_107,
      sdpram_reg_5(2) => neorv32_cpu_regfile_inst_n_108,
      sdpram_reg_5(1) => neorv32_cpu_regfile_inst_n_109,
      sdpram_reg_5(0) => neorv32_cpu_regfile_inst_n_110,
      sdpram_reg_6(3) => neorv32_cpu_regfile_inst_n_111,
      sdpram_reg_6(2) => neorv32_cpu_regfile_inst_n_112,
      sdpram_reg_6(1) => neorv32_cpu_regfile_inst_n_113,
      sdpram_reg_6(0) => neorv32_cpu_regfile_inst_n_114,
      sdpram_reg_7(3) => neorv32_cpu_regfile_inst_n_115,
      sdpram_reg_7(2) => neorv32_cpu_regfile_inst_n_116,
      sdpram_reg_7(1) => neorv32_cpu_regfile_inst_n_117,
      sdpram_reg_7(0) => neorv32_cpu_regfile_inst_n_118,
      sdpram_reg_8(2) => neorv32_cpu_regfile_inst_n_119,
      sdpram_reg_8(1) => neorv32_cpu_regfile_inst_n_120,
      sdpram_reg_8(0) => neorv32_cpu_regfile_inst_n_121,
      sdpram_reg_9(0) => neorv32_cpu_regfile_inst_n_124
    );
sdpram_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(27),
      I1 => neorv32_cpu_control_inst_n_308,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_196,
      I4 => lsu_rdata(27),
      I5 => csr_rdata(27),
      O => rf_wdata(27)
    );
sdpram_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(26),
      I1 => neorv32_cpu_control_inst_n_309,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_195,
      I4 => lsu_rdata(26),
      I5 => csr_rdata(26),
      O => rf_wdata(26)
    );
sdpram_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(25),
      I1 => neorv32_cpu_control_inst_n_310,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_194,
      I4 => lsu_rdata(25),
      I5 => csr_rdata(25),
      O => rf_wdata(25)
    );
sdpram_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(24),
      I1 => neorv32_cpu_control_inst_n_311,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_193,
      I4 => lsu_rdata(24),
      I5 => csr_rdata(24),
      O => rf_wdata(24)
    );
sdpram_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(23),
      I1 => neorv32_cpu_control_inst_n_312,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_192,
      I4 => lsu_rdata(23),
      I5 => csr_rdata(23),
      O => rf_wdata(23)
    );
sdpram_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(22),
      I1 => neorv32_cpu_control_inst_n_313,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_191,
      I4 => lsu_rdata(22),
      I5 => csr_rdata(22),
      O => rf_wdata(22)
    );
sdpram_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(21),
      I1 => neorv32_cpu_control_inst_n_314,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_190,
      I4 => lsu_rdata(21),
      I5 => csr_rdata(21),
      O => rf_wdata(21)
    );
sdpram_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(20),
      I1 => neorv32_cpu_control_inst_n_315,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_189,
      I4 => lsu_rdata(20),
      I5 => csr_rdata(20),
      O => rf_wdata(20)
    );
sdpram_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(19),
      I1 => neorv32_cpu_control_inst_n_316,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_188,
      I4 => lsu_rdata(19),
      I5 => csr_rdata(19),
      O => rf_wdata(19)
    );
sdpram_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(18),
      I1 => neorv32_cpu_control_inst_n_317,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_187,
      I4 => lsu_rdata(18),
      I5 => csr_rdata(18),
      O => rf_wdata(18)
    );
sdpram_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(17),
      I1 => neorv32_cpu_control_inst_n_318,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_186,
      I4 => lsu_rdata(17),
      I5 => csr_rdata(17),
      O => rf_wdata(17)
    );
sdpram_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(16),
      I1 => neorv32_cpu_control_inst_n_319,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_185,
      I4 => lsu_rdata(16),
      I5 => csr_rdata(16),
      O => rf_wdata(16)
    );
sdpram_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(15),
      I1 => neorv32_cpu_control_inst_n_320,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_184,
      I4 => lsu_rdata(15),
      I5 => csr_rdata(15),
      O => rf_wdata(15)
    );
sdpram_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(14),
      I1 => neorv32_cpu_control_inst_n_321,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_183,
      I4 => lsu_rdata(14),
      I5 => csr_rdata(14),
      O => rf_wdata(14)
    );
sdpram_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(13),
      I1 => neorv32_cpu_control_inst_n_322,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_182,
      I4 => lsu_rdata(13),
      I5 => csr_rdata(13),
      O => rf_wdata(13)
    );
sdpram_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(12),
      I1 => neorv32_cpu_control_inst_n_323,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_181,
      I4 => lsu_rdata(12),
      I5 => csr_rdata(12),
      O => rf_wdata(12)
    );
sdpram_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(11),
      I1 => neorv32_cpu_control_inst_n_324,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_180,
      I4 => lsu_rdata(11),
      I5 => csr_rdata(11),
      O => rf_wdata(11)
    );
sdpram_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(10),
      I1 => neorv32_cpu_control_inst_n_325,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_179,
      I4 => lsu_rdata(10),
      I5 => csr_rdata(10),
      O => rf_wdata(10)
    );
sdpram_reg_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(9),
      I1 => neorv32_cpu_control_inst_n_326,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_178,
      I4 => lsu_rdata(9),
      I5 => csr_rdata(9),
      O => rf_wdata(9)
    );
sdpram_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(8),
      I1 => neorv32_cpu_control_inst_n_327,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_177,
      I4 => lsu_rdata(8),
      I5 => csr_rdata(8),
      O => rf_wdata(8)
    );
sdpram_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(7),
      I1 => neorv32_cpu_control_inst_n_328,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_176,
      I4 => lsu_rdata(7),
      I5 => csr_rdata(7),
      O => rf_wdata(7)
    );
sdpram_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(6),
      I1 => neorv32_cpu_control_inst_n_329,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_175,
      I4 => lsu_rdata(6),
      I5 => csr_rdata(6),
      O => rf_wdata(6)
    );
sdpram_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(5),
      I1 => neorv32_cpu_control_inst_n_330,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_174,
      I4 => lsu_rdata(5),
      I5 => csr_rdata(5),
      O => rf_wdata(5)
    );
sdpram_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(4),
      I1 => neorv32_cpu_control_inst_n_331,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_173,
      I4 => lsu_rdata(4),
      I5 => csr_rdata(4),
      O => rf_wdata(4)
    );
sdpram_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(3),
      I1 => neorv32_cpu_control_inst_n_333,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_172,
      I4 => lsu_rdata(3),
      I5 => csr_rdata(3),
      O => rf_wdata(3)
    );
sdpram_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(2),
      I1 => neorv32_cpu_control_inst_n_335,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_171,
      I4 => lsu_rdata(2),
      I5 => csr_rdata(2),
      O => rf_wdata(2)
    );
sdpram_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(1),
      I1 => neorv32_cpu_control_inst_n_337,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_170,
      I4 => lsu_rdata(1),
      I5 => csr_rdata(1),
      O => rf_wdata(1)
    );
sdpram_reg_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => neorv32_cpu_control_inst_n_339,
      I1 => \ctrl[alu_op]\(2),
      I2 => neorv32_cpu_control_inst_n_338,
      I3 => lsu_rdata(0),
      I4 => csr_rdata(0),
      O => rf_wdata(0)
    );
sdpram_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(31),
      I1 => neorv32_cpu_control_inst_n_301,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_200,
      I4 => lsu_rdata(31),
      I5 => csr_rdata(31),
      O => rf_wdata(31)
    );
sdpram_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(30),
      I1 => neorv32_cpu_control_inst_n_305,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_199,
      I4 => lsu_rdata(30),
      I5 => csr_rdata(30),
      O => rf_wdata(30)
    );
sdpram_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(29),
      I1 => neorv32_cpu_control_inst_n_306,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_198,
      I4 => lsu_rdata(29),
      I5 => csr_rdata(29),
      O => rf_wdata(29)
    );
sdpram_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \ctrl[pc_ret]\(28),
      I1 => neorv32_cpu_control_inst_n_307,
      I2 => \ctrl[alu_op]\(2),
      I3 => neorv32_cpu_alu_inst_n_197,
      I4 => lsu_rdata(28),
      I5 => csr_rdata(28),
      O => rf_wdata(28)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_top is
  port (
    arvalid : out STD_LOGIC;
    xbus_cti_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    xbus_stb_o : out STD_LOGIC;
    awvalid : out STD_LOGIC;
    wvalid : out STD_LOGIC;
    m_axi_awprot : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gpio_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    spi_dat_o : out STD_LOGIC;
    spi_clk_o : out STD_LOGIC;
    spi_csn_o : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 36 downto 0 );
    \w_pnt_reg[0]\ : out STD_LOGIC;
    s0_axis_tvalid : out STD_LOGIC;
    uart0_txd_o : out STD_LOGIC;
    uart0_rtsn_o : out STD_LOGIC;
    clk : in STD_LOGIC;
    rstn_sys_o_reg_inv : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    arvalid_reg : in STD_LOGIC;
    m_axi_awvalid : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wvalid : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    gpio_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    spi_dat_i : in STD_LOGIC;
    s1_axis_tvalid : in STD_LOGIC;
    s0_axis_tready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 36 downto 0 );
    uart0_ctsn_i : in STD_LOGIC;
    uart0_rxd_i : in STD_LOGIC;
    \trap_ctrl_reg[irq_pnd][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end system_neorv32_vivado_ip_0_0_neorv32_top;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_top is
  signal \amo_rsp[ack]\ : STD_LOGIC;
  signal \amo_rsp[data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bus_rsp_o[data]0_out\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \cache_o[stat]\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_core_bus_switch_inst_n_1\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_core_bus_switch_inst_n_2\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_core_bus_switch_inst_n_3\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_core_bus_switch_inst_n_6\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_cpu_inst_n_36\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_cpu_inst_n_70\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_cpu_inst_n_71\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_cpu_inst_n_72\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_cpu_inst_n_73\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_cpu_inst_n_74\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_cpu_inst_n_75\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_cpu_inst_n_76\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_cpu_inst_n_77\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_cpu_inst_n_78\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_cpu_inst_n_79\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_cpu_inst_n_80\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_28\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_29\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_30\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_31\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_32\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_36\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_38\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_71\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_72\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_73\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_74\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_75\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_76\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_77\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_78\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_79\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_80\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_81\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_82\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_83\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_84\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_85\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_86\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_87\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_88\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_89\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_90\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_91\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_92\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_93\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_94\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_1\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_3\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_35\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_68\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_70\ : STD_LOGIC;
  signal \core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_72\ : STD_LOGIC;
  signal \core_req[0][addr]\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \core_req[0][ben]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \core_req[0][burst]\ : STD_LOGIC;
  signal \core_req[0][lock]\ : STD_LOGIC;
  signal \core_req[0][meta]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_req[0][stb]\ : STD_LOGIC;
  signal \cpu_d_req[0][addr]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpu_d_req[0][ben]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cpu_d_req[0][data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpu_d_req[0][fence]\ : STD_LOGIC;
  signal \cpu_d_req[0][meta]\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \cpu_d_req[0][rw]\ : STD_LOGIC;
  signal \cpu_d_rsp[0][ack]\ : STD_LOGIC;
  signal \cpu_d_rsp[0][data]\ : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \cpu_d_rsp[0][err]\ : STD_LOGIC;
  signal cpu_firq : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal \cpu_i_req[0][addr]\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \cpu_i_req[0][fence]\ : STD_LOGIC;
  signal \cpu_i_rsp[0][data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpu_i_rsp[0][err]\ : STD_LOGIC;
  signal \ctrl[enable]\ : STD_LOGIC;
  signal \ctrl[lsu_req]\ : STD_LOGIC;
  signal \ctrl[prsc]\ : STD_LOGIC;
  signal \ctrl_nxt[buf_dir]\ : STD_LOGIC;
  signal \ctrl_nxt[buf_dir]_0\ : STD_LOGIC;
  signal \ctrl_nxt[state]0\ : STD_LOGIC;
  signal \ctrl_reg[buf_req]__0\ : STD_LOGIC;
  signal \ctrl_reg[cpha]__0\ : STD_LOGIC;
  signal \ctrl_reg[enable]__0\ : STD_LOGIC;
  signal \ctrl_reg[enable]__0_8\ : STD_LOGIC;
  signal \ctrl_reg[hwfc_en]__0\ : STD_LOGIC;
  signal \ctrl_reg[irq_rx_full]__0\ : STD_LOGIC;
  signal \ctrl_reg[irq_rx_full]__0_6\ : STD_LOGIC;
  signal \ctrl_reg[irq_rx_nempty]__0\ : STD_LOGIC;
  signal \ctrl_reg[irq_rx_nempty]__0_7\ : STD_LOGIC;
  signal \ctrl_reg[irq_tx_empty]__0\ : STD_LOGIC;
  signal \ctrl_reg[irq_tx_empty]__0_5\ : STD_LOGIC;
  signal \ctrl_reg[irq_tx_nfull]__0\ : STD_LOGIC;
  signal \ctrl_reg[irq_tx_nfull]__0_4\ : STD_LOGIC;
  signal \ctrl_reg[sim_mode]__0\ : STD_LOGIC;
  signal data_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dcache_req[0][addr]\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \dcache_req[0][stb]\ : STD_LOGIC;
  signal empty : STD_LOGIC;
  signal en : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gpio_o\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \icache_req[0][addr]\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \icache_req[0][stb]\ : STD_LOGIC;
  signal \icache_rsp[0][ack]\ : STD_LOGIC;
  signal \icache_rsp[0][err]\ : STD_LOGIC;
  signal \imem_ram.imem_ram_gen[1].ram_inst/rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \imem_ram.imem_ram_gen[2].ram_inst/rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \imem_ram.imem_ram_gen[3].ram_inst/rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \io_req[stb]\ : STD_LOGIC;
  signal \io_rsp[ack]\ : STD_LOGIC;
  signal \io_rsp[data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \io_rsp[err]\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_0\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_115\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_117\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_118\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_119\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_120\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_121\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_122\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_123\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_124\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_125\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_126\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_127\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_128\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_129\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_13\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_130\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_131\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_132\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_133\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_136\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_137\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_138\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_139\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_140\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_141\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_142\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_143\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_144\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_145\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_146\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_147\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_148\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_149\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_150\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_151\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_152\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_153\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_154\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_155\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_156\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_157\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_158\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_159\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_160\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_161\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_162\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_163\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_164\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_165\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_166\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_167\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_205\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_64\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_65\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_66\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_67\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_68\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_69\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_70\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_71\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_72\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_73\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_74\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_75\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_76\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_77\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_78\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_79\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_80\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_81\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_82\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_83\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_84\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_85\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_86\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_87\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_88\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_89\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_90\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_91\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_93\ : STD_LOGIC;
  signal \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_1\ : STD_LOGIC;
  signal \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_10\ : STD_LOGIC;
  signal \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_11\ : STD_LOGIC;
  signal \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_12\ : STD_LOGIC;
  signal \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_13\ : STD_LOGIC;
  signal \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_14\ : STD_LOGIC;
  signal \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_15\ : STD_LOGIC;
  signal \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_16\ : STD_LOGIC;
  signal \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_2\ : STD_LOGIC;
  signal \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_3\ : STD_LOGIC;
  signal \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_32\ : STD_LOGIC;
  signal \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_4\ : STD_LOGIC;
  signal \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_5\ : STD_LOGIC;
  signal \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_6\ : STD_LOGIC;
  signal \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_7\ : STD_LOGIC;
  signal \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_8\ : STD_LOGIC;
  signal \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_9\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_0\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_10\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_11\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_13\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_54\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_55\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_56\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_57\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_58\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_59\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_60\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_61\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_62\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_63\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_64\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_65\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_66\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_67\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_68\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_69\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_70\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_71\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_72\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_73\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_74\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_75\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_76\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_77\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_78\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_79\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_80\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_81\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_82\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_83\ : STD_LOGIC;
  signal \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_84\ : STD_LOGIC;
  signal \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_11\ : STD_LOGIC;
  signal \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_12\ : STD_LOGIC;
  signal \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_13\ : STD_LOGIC;
  signal \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_14\ : STD_LOGIC;
  signal \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_15\ : STD_LOGIC;
  signal \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_16\ : STD_LOGIC;
  signal \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_18\ : STD_LOGIC;
  signal \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_19\ : STD_LOGIC;
  signal \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_20\ : STD_LOGIC;
  signal \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_21\ : STD_LOGIC;
  signal \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_22\ : STD_LOGIC;
  signal \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_23\ : STD_LOGIC;
  signal \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_24\ : STD_LOGIC;
  signal \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_25\ : STD_LOGIC;
  signal \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_26\ : STD_LOGIC;
  signal \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_27\ : STD_LOGIC;
  signal \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_28\ : STD_LOGIC;
  signal \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_3\ : STD_LOGIC;
  signal \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_5\ : STD_LOGIC;
  signal \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_6\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_14\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_15\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_16\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_17\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_18\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_19\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_20\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_21\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_22\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_23\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_24\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_25\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_26\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_27\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_28\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_29\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_30\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_31\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_32\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_33\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_34\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_35\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_36\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_37\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_38\ : STD_LOGIC;
  signal \iodev_req[0][addr]\ : STD_LOGIC_VECTOR ( 11 downto 5 );
  signal \iodev_req[0][stb]\ : STD_LOGIC;
  signal \iodev_req[11][stb]\ : STD_LOGIC;
  signal \iodev_req[17][addr]\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \iodev_req[17][data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \iodev_req[17][rw]\ : STD_LOGIC;
  signal \iodev_req[17][stb]\ : STD_LOGIC;
  signal \iodev_req[2][stb]\ : STD_LOGIC;
  signal \iodev_req[4][addr]\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \iodev_req[4][stb]\ : STD_LOGIC;
  signal \iodev_req[8][stb]\ : STD_LOGIC;
  signal \iodev_rsp[0][ack]\ : STD_LOGIC;
  signal \iodev_rsp[11][ack]\ : STD_LOGIC;
  signal \iodev_rsp[11][data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \iodev_rsp[17][ack]\ : STD_LOGIC;
  signal \iodev_rsp[17][data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \iodev_rsp[2][ack]\ : STD_LOGIC;
  signal \iodev_rsp[2][data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \iodev_rsp[2][err]\ : STD_LOGIC;
  signal \iodev_rsp[4][ack]\ : STD_LOGIC;
  signal \iodev_rsp[4][data]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iodev_rsp[8][ack]\ : STD_LOGIC;
  signal \iodev_rsp[8][data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal irq_en : STD_LOGIC;
  signal irq_pol : STD_LOGIC;
  signal irq_typ : STD_LOGIC;
  signal \keeper[lock]\ : STD_LOGIC;
  signal \keeper_reg[ext]__0\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_1\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_10\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_11\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_12\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_13\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_22\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_23\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_24\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_25\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_26\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_27\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_28\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_29\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_3\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_38\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_39\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_40\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_41\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_42\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_43\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_44\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_45\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_54\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_55\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_56\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_57\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_58\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_59\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_6\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_60\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_61\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_7\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_8\ : STD_LOGIC;
  signal \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_9\ : STD_LOGIC;
  signal neorv32_bus_gateway_inst_n_1 : STD_LOGIC;
  signal neorv32_bus_gateway_inst_n_3 : STD_LOGIC;
  signal \neorv32_cpu_frontend_inst/ibus_req_o[stb]1\ : STD_LOGIC;
  signal \neorv32_cpu_frontend_inst/we_i\ : STD_LOGIC;
  signal \neorv32_cpu_lsu_inst/misaligned\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in_9 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_10_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in_2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in_3 : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_21_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_31_in : STD_LOGIC;
  signal p_33_in : STD_LOGIC;
  signal p_35_in : STD_LOGIC;
  signal p_37_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal port_out : STD_LOGIC;
  signal r_pnt : STD_LOGIC;
  signal \rdata1__2\ : STD_LOGIC;
  signal rdata_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rstn_sys : STD_LOGIC;
  signal \rx_engine_fifo_inst/re0\ : STD_LOGIC;
  signal \rx_fifo[avail]\ : STD_LOGIC;
  signal \rx_fifo[re]\ : STD_LOGIC;
  signal rx_last : STD_LOGIC;
  signal rx_route : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \soc_generators.neorv32_sys_clock_inst_n_0\ : STD_LOGIC;
  signal spi_clk_en1 : STD_LOGIC;
  signal state_nxt0 : STD_LOGIC;
  signal \sysinfo_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tx_fifo[avail]\ : STD_LOGIC;
  signal \tx_fifo_inst/we\ : STD_LOGIC;
  signal \tx_fifo_inst/we_1\ : STD_LOGIC;
  signal tx_route : STD_LOGIC;
  signal uart_clk : STD_LOGIC;
  signal w_pnt : STD_LOGIC;
  signal \^w_pnt_reg[0]\ : STD_LOGIC;
  signal wack : STD_LOGIC;
  signal wack0 : STD_LOGIC;
  signal \we__0\ : STD_LOGIC;
  signal \xbus_req[stb]\ : STD_LOGIC;
  signal \xbus_rsp[ack]\ : STD_LOGIC;
  signal \xbus_rsp[data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \xbus_rsp[err]_0\ : STD_LOGIC;
  signal xbus_terminate : STD_LOGIC;
begin
  gpio_o(15 downto 0) <= \^gpio_o\(15 downto 0);
  \w_pnt_reg[0]\ <= \^w_pnt_reg[0]\;
\core_complex_gen[0].neorv32_core_bus_switch_inst\: entity work.system_neorv32_vivado_ip_0_0_neorv32_bus_switch
     port map (
      D(1 downto 0) => \core_req[0][meta]\(1 downto 0),
      E(0) => \io_req[stb]\,
      \FSM_onehot_state_reg[1]_0\ => \core_complex_gen[0].neorv32_core_bus_switch_inst_n_3\,
      \FSM_onehot_state_reg[2]_0\ => \core_complex_gen[0].neorv32_core_bus_switch_inst_n_6\,
      \FSM_onehot_state_reg[2]_1\ => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_38\,
      \FSM_onehot_state_reg[2]_2\ => \core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_35\,
      \amo_rsp[ack]\ => \amo_rsp[ack]\,
      b_req_reg_0 => \core_complex_gen[0].neorv32_core_bus_switch_inst_n_2\,
      b_req_reg_1 => \core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_1\,
      \bus_rsp_o[err]\ => \xbus_rsp[err]_0\,
      clk => clk,
      \core_req[0][stb]\ => \core_req[0][stb]\,
      \dbus_req_o[meta]\(0) => \cpu_d_req[0][meta]\(1),
      \dcache_req[0][stb]\ => \dcache_req[0][stb]\,
      \icache_req[0][stb]\ => \icache_req[0][stb]\,
      \icache_rsp[0][err]\ => \icache_rsp[0][err]\,
      \locked_reg[0]_0\ => \core_complex_gen[0].neorv32_core_bus_switch_inst_n_1\,
      \locked_reg[0]_1\ => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_36\,
      \locked_reg[1]_0\ => \core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_3\,
      \main_rsp_o[err]\ => \io_rsp[err]\,
      p_1_in => p_1_in,
      \request_reg_enabled.device_req_o_reg[rw]\ => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_32\,
      rstn_sys => rstn_sys,
      state_nxt0 => state_nxt0,
      xbus_terminate => xbus_terminate
    );
\core_complex_gen[0].neorv32_cpu_inst\: entity work.system_neorv32_vivado_ip_0_0_neorv32_cpu
     port map (
      D(20) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_72\,
      D(19) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_73\,
      D(18) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_74\,
      D(17) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_75\,
      D(16) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_76\,
      D(15) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_77\,
      D(14) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_78\,
      D(13) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_79\,
      D(12) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_80\,
      D(11) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_81\,
      D(10) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_82\,
      D(9) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_83\,
      D(8) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_84\,
      D(7) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_85\,
      D(6) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_86\,
      D(5) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_87\,
      D(4) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_88\,
      D(3) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_89\,
      D(2) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_90\,
      D(1) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_91\,
      D(0) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_92\,
      \FSM_onehot_fetch_reg[state][1]\ => \core_complex_gen[0].neorv32_cpu_inst_n_36\,
      \FSM_onehot_fetch_reg[state][2]\ => \core_complex_gen[0].neorv32_cpu_inst_n_70\,
      Q(29 downto 0) => \cpu_i_req[0][addr]\(31 downto 2),
      clk => clk,
      \cpu_d_req[0][rw]\ => \cpu_d_req[0][rw]\,
      \cpu_d_rsp[0][ack]\ => \cpu_d_rsp[0][ack]\,
      \cpu_d_rsp[0][data]\(24 downto 0) => \cpu_d_rsp[0][data]\(31 downto 7),
      \cpu_d_rsp[0][err]\ => \cpu_d_rsp[0][err]\,
      \cpu_i_rsp[0][data]\(31 downto 0) => \cpu_i_rsp[0][data]\(31 downto 0),
      \ctrl_nxt[buf_dir]\ => \ctrl_nxt[buf_dir]_0\,
      \ctrl_nxt[buf_dir]_0\ => \ctrl_nxt[buf_dir]\,
      \ctrl_nxt[state]0\ => \ctrl_nxt[state]0\,
      \ctrl_o[if_fence]\ => \cpu_i_req[0][fence]\,
      \ctrl_o[lsu_fence]\ => \cpu_d_req[0][fence]\,
      \ctrl_o[lsu_req]\ => \ctrl[lsu_req]\,
      \ctrl_reg[buf_dir]\ => \core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_72\,
      \ctrl_reg[buf_dir]_0\ => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_71\,
      \ctrl_reg[buf_req]__0\ => \ctrl_reg[buf_req]__0\,
      \dbus_req_o[meta]\(0) => \cpu_d_req[0][meta]\(1),
      \dbus_req_o_reg[ben][3]\(3 downto 0) => \cpu_d_req[0][ben]\(3 downto 0),
      \dbus_req_o_reg[data][31]\(31 downto 0) => \cpu_d_req[0][data]\(31 downto 0),
      \exe_engine_reg[ir][12]\ => \core_complex_gen[0].neorv32_cpu_inst_n_78\,
      \exe_engine_reg[ir][12]_0\ => \core_complex_gen[0].neorv32_cpu_inst_n_79\,
      \exe_engine_reg[ir][13]_rep__0\ => \core_complex_gen[0].neorv32_cpu_inst_n_80\,
      \ibus_req_o[stb]1\ => \neorv32_cpu_frontend_inst/ibus_req_o[stb]1\,
      irq_fast_i(3) => cpu_firq(14),
      irq_fast_i(2) => cpu_firq(8),
      irq_fast_i(1) => cpu_firq(6),
      irq_fast_i(0) => cpu_firq(2),
      \mar_reg[1]\ => \core_complex_gen[0].neorv32_cpu_inst_n_71\,
      \mar_reg[1]_0\ => \core_complex_gen[0].neorv32_cpu_inst_n_72\,
      \mar_reg[1]_1\ => \core_complex_gen[0].neorv32_cpu_inst_n_73\,
      \mar_reg[1]_2\ => \core_complex_gen[0].neorv32_cpu_inst_n_74\,
      \mar_reg[1]_3\ => \core_complex_gen[0].neorv32_cpu_inst_n_75\,
      \mar_reg[1]_4\ => \core_complex_gen[0].neorv32_cpu_inst_n_76\,
      \mar_reg[1]_5\ => \core_complex_gen[0].neorv32_cpu_inst_n_77\,
      \mar_reg[31]\(31 downto 0) => \cpu_d_req[0][addr]\(31 downto 0),
      misaligned => \neorv32_cpu_lsu_inst/misaligned\,
      \rdata_o_reg[23]\ => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_94\,
      \rdata_o_reg[31]\ => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_93\,
      rstn_sys => rstn_sys,
      \trap_ctrl_reg[irq_pnd][2]\(2 downto 0) => \trap_ctrl_reg[irq_pnd][2]\(2 downto 0),
      wdata_i(0) => \cpu_i_rsp[0][err]\,
      we_i => \neorv32_cpu_frontend_inst/we_i\
    );
\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst\: entity work.\system_neorv32_vivado_ip_0_0_neorv32_cache__parameterized0\
     port map (
      D(29 downto 6) => \core_req[0][addr]\(31 downto 8),
      D(5 downto 2) => \core_req[0][addr]\(5 downto 2),
      D(1) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_28\,
      D(0) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_29\,
      E(0) => \xbus_req[stb]\,
      \FSM_onehot_keeper_reg[state][0]\ => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_31\,
      \FSM_onehot_state_reg[1]\(0) => p_1_out(0),
      \FSM_sequential_ctrl_reg[state][1]_0\ => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_38\,
      \FSM_sequential_ctrl_reg[state][1]_1\ => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_71\,
      \FSM_sequential_ctrl_reg[state][2]_0\ => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_36\,
      \amo_rsp[data]\(31 downto 0) => \amo_rsp[data]\(31 downto 0),
      \bus_req_i[burst]\ => \core_req[0][burst]\,
      \bus_req_i[rw]\ => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_30\,
      clk => clk,
      \core_req[0][stb]\ => \core_req[0][stb]\,
      \cpu_d_req[0][rw]\ => \cpu_d_req[0][rw]\,
      \cpu_d_rsp[0][ack]\ => \cpu_d_rsp[0][ack]\,
      \cpu_d_rsp[0][data]\(24 downto 0) => \cpu_d_rsp[0][data]\(31 downto 7),
      \cpu_d_rsp[0][err]\ => \cpu_d_rsp[0][err]\,
      \ctrl_nxt[buf_dir]\ => \ctrl_nxt[buf_dir]\,
      \ctrl_o[lsu_fence]\ => \cpu_d_req[0][fence]\,
      \ctrl_o[lsu_req]\ => \ctrl[lsu_req]\,
      \ctrl_reg[ofs_ext][0]_0\ => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_1\,
      \ctrl_reg[tag][23]_0\(31 downto 0) => \cpu_d_req[0][addr]\(31 downto 0),
      \dbus_req_o_reg[ben][3]\(3 downto 0) => \core_req[0][ben]\(3 downto 0),
      \dcache_req[0][stb]\ => \dcache_req[0][stb]\,
      en(3 downto 0) => en(3 downto 0),
      \icache_req[0][addr]\(27 downto 4) => \icache_req[0][addr]\(31 downto 8),
      \icache_req[0][addr]\(3 downto 0) => \icache_req[0][addr]\(5 downto 2),
      \keeper[lock]\ => \keeper[lock]\,
      \keeper_reg[ext]__0\ => \keeper_reg[ext]__0\,
      \locked_reg[0]\ => \core_complex_gen[0].neorv32_core_bus_switch_inst_n_6\,
      \locked_reg[0]_0\ => \core_complex_gen[0].neorv32_core_bus_switch_inst_n_3\,
      \locked_reg[0]_1\ => \core_complex_gen[0].neorv32_core_bus_switch_inst_n_1\,
      \main_req_i[data]\(31 downto 0) => \cpu_d_req[0][data]\(31 downto 0),
      \mar_reg[1]\ => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_93\,
      \mar_reg[1]_0\ => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_94\,
      \mar_reg[30]\ => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_32\,
      \mar_reg[7]\(1 downto 0) => \dcache_req[0][addr]\(7 downto 6),
      misaligned => \neorv32_cpu_lsu_inst/misaligned\,
      \rdata_o_reg[0]\ => \core_complex_gen[0].neorv32_cpu_inst_n_78\,
      \rdata_o_reg[0]_0\ => \core_complex_gen[0].neorv32_cpu_inst_n_71\,
      \rdata_o_reg[1]\ => \core_complex_gen[0].neorv32_cpu_inst_n_72\,
      \rdata_o_reg[24]\ => \core_complex_gen[0].neorv32_cpu_inst_n_80\,
      \rdata_o_reg[24]_0\ => \core_complex_gen[0].neorv32_cpu_inst_n_79\,
      \rdata_o_reg[2]\ => \core_complex_gen[0].neorv32_cpu_inst_n_73\,
      \rdata_o_reg[3]\ => \core_complex_gen[0].neorv32_cpu_inst_n_74\,
      \rdata_o_reg[4]\ => \core_complex_gen[0].neorv32_cpu_inst_n_75\,
      \rdata_o_reg[5]\ => \core_complex_gen[0].neorv32_cpu_inst_n_76\,
      \rdata_o_reg[6]\ => \core_complex_gen[0].neorv32_cpu_inst_n_77\,
      \rdata_reg[6]\(20) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_72\,
      \rdata_reg[6]\(19) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_73\,
      \rdata_reg[6]\(18) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_74\,
      \rdata_reg[6]\(17) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_75\,
      \rdata_reg[6]\(16) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_76\,
      \rdata_reg[6]\(15) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_77\,
      \rdata_reg[6]\(14) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_78\,
      \rdata_reg[6]\(13) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_79\,
      \rdata_reg[6]\(12) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_80\,
      \rdata_reg[6]\(11) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_81\,
      \rdata_reg[6]\(10) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_82\,
      \rdata_reg[6]\(9) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_83\,
      \rdata_reg[6]\(8) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_84\,
      \rdata_reg[6]\(7) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_85\,
      \rdata_reg[6]\(6) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_86\,
      \rdata_reg[6]\(5) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_87\,
      \rdata_reg[6]\(4) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_88\,
      \rdata_reg[6]\(3) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_89\,
      \rdata_reg[6]\(2) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_90\,
      \rdata_reg[6]\(1) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_91\,
      \rdata_reg[6]\(0) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_92\,
      \rdata_reg[8]\(3 downto 0) => \cpu_d_req[0][ben]\(3 downto 0),
      \request_reg_enabled.device_req_o_reg[burst]\(0) => \core_req[0][meta]\(0),
      \request_reg_enabled.device_req_o_reg[burst]_0\ => \core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_70\,
      rstn_sys => rstn_sys,
      \trap_ctrl_reg[exc_buf][8]\ => neorv32_bus_gateway_inst_n_1,
      wack0 => wack0
    );
\core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst\: entity work.system_neorv32_vivado_ip_0_0_neorv32_cache
     port map (
      D(0) => \core_req[0][meta]\(0),
      E(0) => \rdata1__2\,
      \FSM_onehot_state_reg[2]\ => \core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_1\,
      \FSM_sequential_ctrl[state][2]_i_4_0\ => \core_complex_gen[0].neorv32_cpu_inst_n_36\,
      \FSM_sequential_ctrl_reg[state][0]_0\ => \core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_68\,
      \FSM_sequential_ctrl_reg[state][0]_1\ => \core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_70\,
      \FSM_sequential_ctrl_reg[state][2]_0\ => \core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_3\,
      Q(29 downto 0) => \cpu_i_req[0][addr]\(31 downto 2),
      addr_i(1 downto 0) => \core_req[0][addr]\(7 downto 6),
      \amo_rsp[ack]\ => \amo_rsp[ack]\,
      \amo_rsp[data]\(31 downto 0) => \amo_rsp[data]\(31 downto 0),
      b_req_reg => \core_complex_gen[0].neorv32_core_bus_switch_inst_n_2\,
      \bus_req_i[lock]\ => \core_req[0][lock]\,
      clk => clk,
      \cpu_i_rsp[0][data]\(31 downto 0) => \cpu_i_rsp[0][data]\(31 downto 0),
      \ctrl_nxt[buf_dir]\ => \ctrl_nxt[buf_dir]_0\,
      \ctrl_nxt[state]0\ => \ctrl_nxt[state]0\,
      \ctrl_o[if_fence]\ => \cpu_i_req[0][fence]\,
      \ctrl_reg[buf_req]__0\ => \ctrl_reg[buf_req]__0\,
      \ctrl_reg[buf_sync]_0\ => \core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_72\,
      data_i(8) => \cache_o[stat]\,
      data_i(7) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_54\,
      data_i(6) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_55\,
      data_i(5) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_56\,
      data_i(4) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_57\,
      data_i(3) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_58\,
      data_i(2) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_59\,
      data_i(1) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_60\,
      data_i(0) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_61\,
      \exe_engine_reg[ir][29]\ => \core_complex_gen[0].neorv32_cpu_inst_n_70\,
      \fetch_reg[pc][31]\(27 downto 4) => \icache_req[0][addr]\(31 downto 8),
      \fetch_reg[pc][31]\(3 downto 0) => \icache_req[0][addr]\(5 downto 2),
      \ibus_req_o[stb]1\ => \neorv32_cpu_frontend_inst/ibus_req_o[stb]1\,
      \icache_req[0][stb]\ => \icache_req[0][stb]\,
      \icache_rsp[0][ack]\ => \icache_rsp[0][ack]\,
      \icache_rsp[0][err]\ => \icache_rsp[0][err]\,
      \locked_reg[1]\ => \core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_35\,
      \locked_reg[1]_0\ => \core_complex_gen[0].neorv32_core_bus_switch_inst_n_6\,
      \locked_reg[1]_1\ => \core_complex_gen[0].neorv32_core_bus_switch_inst_n_3\,
      p_1_in => p_1_in,
      \rdata_reg[7]\(7) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_6\,
      \rdata_reg[7]\(6) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_7\,
      \rdata_reg[7]\(5) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_8\,
      \rdata_reg[7]\(4) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_9\,
      \rdata_reg[7]\(3) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_10\,
      \rdata_reg[7]\(2) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_11\,
      \rdata_reg[7]\(1) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_12\,
      \rdata_reg[7]\(0) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_13\,
      \rdata_reg[7]_0\(7) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_22\,
      \rdata_reg[7]_0\(6) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_23\,
      \rdata_reg[7]_0\(5) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_24\,
      \rdata_reg[7]_0\(4) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_25\,
      \rdata_reg[7]_0\(3) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_26\,
      \rdata_reg[7]_0\(2) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_27\,
      \rdata_reg[7]_0\(1) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_28\,
      \rdata_reg[7]_0\(0) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_29\,
      \rdata_reg[7]_1\(7) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_38\,
      \rdata_reg[7]_1\(6) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_39\,
      \rdata_reg[7]_1\(5) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_40\,
      \rdata_reg[7]_1\(4) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_41\,
      \rdata_reg[7]_1\(3) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_42\,
      \rdata_reg[7]_1\(2) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_43\,
      \rdata_reg[7]_1\(1) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_44\,
      \rdata_reg[7]_1\(0) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_45\,
      \request_reg_enabled.device_req_o_reg[addr][7]\(1 downto 0) => \dcache_req[0][addr]\(7 downto 6),
      \request_reg_enabled.device_req_o_reg[lock]\ => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_38\,
      rstn_sys => rstn_sys,
      state_nxt0 => state_nxt0,
      wdata_i(0) => \cpu_i_rsp[0][err]\,
      we_i => \neorv32_cpu_frontend_inst/we_i\
    );
\io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst\: entity work.system_neorv32_vivado_ip_0_0_neorv32_boot_rom
     port map (
      DOADO(31 downto 0) => rdata_reg(31 downto 0),
      I48 => \io_system.neorv32_bus_io_switch_inst_n_93\,
      \bus_req_i[stb]\ => \iodev_req[0][stb]\,
      \bus_rsp_o[ack]\ => \iodev_rsp[0][ack]\,
      clk => clk,
      \dev_00_req_o[addr]\(9 downto 3) => \iodev_req[0][addr]\(11 downto 5),
      \dev_00_req_o[addr]\(2) => \iodev_req[4][addr]\(4),
      \dev_00_req_o[addr]\(1 downto 0) => \iodev_req[17][addr]\(3 downto 2),
      rstn_sys => rstn_sys
    );
\io_system.neorv32_bus_io_switch_inst\: entity work.system_neorv32_vivado_ip_0_0_neorv32_bus_io_switch
     port map (
      D(15 downto 0) => \p_0_in__0\(15 downto 0),
      DOADO(31 downto 0) => rdata_reg(31 downto 0),
      E(0) => \io_system.neorv32_bus_io_switch_inst_n_13\,
      I48 => \io_system.neorv32_bus_io_switch_inst_n_93\,
      Q(7) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_31\,
      Q(6) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_32\,
      Q(5) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_33\,
      Q(4) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_34\,
      Q(3) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_35\,
      Q(2) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_36\,
      Q(1) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_37\,
      Q(0) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_38\,
      \bus_req_i[rw]\ => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_30\,
      \bus_req_i[stb]\ => \iodev_req[0][stb]\,
      \bus_rsp_o[ack]\ => \iodev_rsp[0][ack]\,
      \bus_rsp_o_reg[data][0]\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_1\,
      \bus_rsp_o_reg[data][0]_0\ => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_13\,
      \bus_rsp_o_reg[data][10]\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_11\,
      \bus_rsp_o_reg[data][11]\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_12\,
      \bus_rsp_o_reg[data][11]_0\ => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_10\,
      \bus_rsp_o_reg[data][12]\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_13\,
      \bus_rsp_o_reg[data][13]\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_14\,
      \bus_rsp_o_reg[data][14]\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_15\,
      \bus_rsp_o_reg[data][15]\(9) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_17\,
      \bus_rsp_o_reg[data][15]\(8) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_18\,
      \bus_rsp_o_reg[data][15]\(7) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_19\,
      \bus_rsp_o_reg[data][15]\(6) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_20\,
      \bus_rsp_o_reg[data][15]\(5) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_21\,
      \bus_rsp_o_reg[data][15]\(4) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_22\,
      \bus_rsp_o_reg[data][15]\(3) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_23\,
      \bus_rsp_o_reg[data][15]\(2) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_24\,
      \bus_rsp_o_reg[data][15]\(1) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_25\,
      \bus_rsp_o_reg[data][15]\(0) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_26\,
      \bus_rsp_o_reg[data][15]_0\(15) => p_19_in,
      \bus_rsp_o_reg[data][15]_0\(14) => p_21_in,
      \bus_rsp_o_reg[data][15]_0\(13) => p_23_in,
      \bus_rsp_o_reg[data][15]_0\(12) => p_25_in,
      \bus_rsp_o_reg[data][15]_0\(11) => p_27_in,
      \bus_rsp_o_reg[data][15]_0\(10) => p_29_in,
      \bus_rsp_o_reg[data][15]_0\(9) => p_31_in,
      \bus_rsp_o_reg[data][15]_0\(8) => p_33_in,
      \bus_rsp_o_reg[data][15]_0\(7) => p_35_in,
      \bus_rsp_o_reg[data][15]_0\(6) => p_37_in,
      \bus_rsp_o_reg[data][15]_0\(5) => p_16_in,
      \bus_rsp_o_reg[data][15]_0\(4) => p_13_in,
      \bus_rsp_o_reg[data][15]_0\(3) => p_10_in,
      \bus_rsp_o_reg[data][15]_0\(2) => p_7_in,
      \bus_rsp_o_reg[data][15]_0\(1) => p_4_in,
      \bus_rsp_o_reg[data][15]_0\(0) => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_32\,
      \bus_rsp_o_reg[data][15]_1\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_16\,
      \bus_rsp_o_reg[data][16]\ => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_11\,
      \bus_rsp_o_reg[data][16]_0\ => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_12\,
      \bus_rsp_o_reg[data][17]\ => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_16\,
      \bus_rsp_o_reg[data][19]\ => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_15\,
      \bus_rsp_o_reg[data][1]\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_2\,
      \bus_rsp_o_reg[data][2]\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_3\,
      \bus_rsp_o_reg[data][2]_0\ => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_3\,
      \bus_rsp_o_reg[data][30]\ => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_30\,
      \bus_rsp_o_reg[data][30]_0\(0) => p_1_in_3,
      \bus_rsp_o_reg[data][31]\ => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_14\,
      \bus_rsp_o_reg[data][31]_0\ => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_5\,
      \bus_rsp_o_reg[data][31]_1\ => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_6\,
      \bus_rsp_o_reg[data][31]_2\(30) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_54\,
      \bus_rsp_o_reg[data][31]_2\(29) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_55\,
      \bus_rsp_o_reg[data][31]_2\(28) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_56\,
      \bus_rsp_o_reg[data][31]_2\(27) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_57\,
      \bus_rsp_o_reg[data][31]_2\(26) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_58\,
      \bus_rsp_o_reg[data][31]_2\(25) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_59\,
      \bus_rsp_o_reg[data][31]_2\(24) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_60\,
      \bus_rsp_o_reg[data][31]_2\(23) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_61\,
      \bus_rsp_o_reg[data][31]_2\(22) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_62\,
      \bus_rsp_o_reg[data][31]_2\(21) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_63\,
      \bus_rsp_o_reg[data][31]_2\(20) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_64\,
      \bus_rsp_o_reg[data][31]_2\(19) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_65\,
      \bus_rsp_o_reg[data][31]_2\(18) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_66\,
      \bus_rsp_o_reg[data][31]_2\(17) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_67\,
      \bus_rsp_o_reg[data][31]_2\(16) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_68\,
      \bus_rsp_o_reg[data][31]_2\(15) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_69\,
      \bus_rsp_o_reg[data][31]_2\(14) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_70\,
      \bus_rsp_o_reg[data][31]_2\(13) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_71\,
      \bus_rsp_o_reg[data][31]_2\(12) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_72\,
      \bus_rsp_o_reg[data][31]_2\(11) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_73\,
      \bus_rsp_o_reg[data][31]_2\(10) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_74\,
      \bus_rsp_o_reg[data][31]_2\(9) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_75\,
      \bus_rsp_o_reg[data][31]_2\(8) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_76\,
      \bus_rsp_o_reg[data][31]_2\(7) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_77\,
      \bus_rsp_o_reg[data][31]_2\(6) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_78\,
      \bus_rsp_o_reg[data][31]_2\(5) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_79\,
      \bus_rsp_o_reg[data][31]_2\(4) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_80\,
      \bus_rsp_o_reg[data][31]_2\(3) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_81\,
      \bus_rsp_o_reg[data][31]_2\(2) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_82\,
      \bus_rsp_o_reg[data][31]_2\(1) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_83\,
      \bus_rsp_o_reg[data][31]_2\(0) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_84\,
      \bus_rsp_o_reg[data][31]_3\(31 downto 0) => \sysinfo_reg[0]_0\(31 downto 0),
      \bus_rsp_o_reg[data][3]\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_4\,
      \bus_rsp_o_reg[data][3]_0\(2 downto 0) => rx_route(3 downto 1),
      \bus_rsp_o_reg[data][4]\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_5\,
      \bus_rsp_o_reg[data][5]\(2) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_27\,
      \bus_rsp_o_reg[data][5]\(1) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_28\,
      \bus_rsp_o_reg[data][5]\(0) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_29\,
      \bus_rsp_o_reg[data][5]_0\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_6\,
      \bus_rsp_o_reg[data][5]_1\(2) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_18\,
      \bus_rsp_o_reg[data][5]_1\(1) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_19\,
      \bus_rsp_o_reg[data][5]_1\(0) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_20\,
      \bus_rsp_o_reg[data][6]\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_7\,
      \bus_rsp_o_reg[data][7]\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_8\,
      \bus_rsp_o_reg[data][7]_0\(7) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_21\,
      \bus_rsp_o_reg[data][7]_0\(6) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_22\,
      \bus_rsp_o_reg[data][7]_0\(5) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_23\,
      \bus_rsp_o_reg[data][7]_0\(4) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_24\,
      \bus_rsp_o_reg[data][7]_0\(3) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_25\,
      \bus_rsp_o_reg[data][7]_0\(2) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_26\,
      \bus_rsp_o_reg[data][7]_0\(1) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_27\,
      \bus_rsp_o_reg[data][7]_0\(0) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_28\,
      \bus_rsp_o_reg[data][8]\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_9\,
      \bus_rsp_o_reg[data][9]\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_10\,
      \bus_rsp_o_reg[data][9]_0\(3) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_13\,
      \bus_rsp_o_reg[data][9]_0\(2) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_14\,
      \bus_rsp_o_reg[data][9]_0\(1) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_15\,
      \bus_rsp_o_reg[data][9]_0\(0) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_16\,
      \bus_rsp_o_reg[data][9]_1\ => \^w_pnt_reg[0]\,
      clk => clk,
      \ctrl[enable]\ => \ctrl[enable]\,
      \ctrl_reg[cpha]__0\ => \ctrl_reg[cpha]__0\,
      \ctrl_reg[enable]__0\ => \ctrl_reg[enable]__0_8\,
      \ctrl_reg[enable]__0_0\ => \ctrl_reg[enable]__0\,
      \ctrl_reg[hwfc_en]__0\ => \ctrl_reg[hwfc_en]__0\,
      \ctrl_reg[irq_rx_full]__0\ => \ctrl_reg[irq_rx_full]__0_6\,
      \ctrl_reg[irq_rx_full]__0_2\ => \ctrl_reg[irq_rx_full]__0\,
      \ctrl_reg[irq_rx_nempty]__0\ => \ctrl_reg[irq_rx_nempty]__0_7\,
      \ctrl_reg[irq_rx_nempty]__0_1\ => \ctrl_reg[irq_rx_nempty]__0\,
      \ctrl_reg[irq_tx_empty]__0\ => \ctrl_reg[irq_tx_empty]__0_5\,
      \ctrl_reg[irq_tx_empty]__0_3\ => \ctrl_reg[irq_tx_empty]__0\,
      \ctrl_reg[irq_tx_nfull]__0\ => \ctrl_reg[irq_tx_nfull]__0_4\,
      \ctrl_reg[irq_tx_nfull]__0_4\ => \ctrl_reg[irq_tx_nfull]__0\,
      \ctrl_reg[sim_mode]__0\ => \ctrl_reg[sim_mode]__0\,
      \dev_00_req_o[addr]\(9 downto 3) => \iodev_req[0][addr]\(11 downto 5),
      \dev_00_req_o[addr]\(2) => \iodev_req[4][addr]\(4),
      \dev_00_req_o[addr]\(1 downto 0) => \iodev_req[17][addr]\(3 downto 2),
      \dev_12_req_o[data]\(31 downto 0) => \iodev_req[17][data]\(31 downto 0),
      \dev_12_req_o[rw]\ => \iodev_req[17][rw]\,
      \dev_30_rsp_i[err]\ => \iodev_rsp[2][err]\,
      empty => empty,
      gpio_o(15 downto 0) => \^gpio_o\(15 downto 0),
      \iodev_req[11][stb]\ => \iodev_req[11][stb]\,
      \iodev_req[17][stb]\ => \iodev_req[17][stb]\,
      \iodev_req[2][stb]\ => \iodev_req[2][stb]\,
      \iodev_req[4][stb]\ => \iodev_req[4][stb]\,
      \iodev_req[8][stb]\ => \iodev_req[8][stb]\,
      \iodev_rsp[11][ack]\ => \iodev_rsp[11][ack]\,
      \iodev_rsp[17][ack]\ => \iodev_rsp[17][ack]\,
      \iodev_rsp[2][ack]\ => \iodev_rsp[2][ack]\,
      \iodev_rsp[4][ack]\ => \iodev_rsp[4][ack]\,
      \iodev_rsp[8][ack]\ => \iodev_rsp[8][ack]\,
      \main_req_i[addr]\(14 downto 10) => \core_req[0][addr]\(20 downto 16),
      \main_req_i[addr]\(9 downto 0) => \core_req[0][addr]\(11 downto 2),
      \main_req_i[data]\(31 downto 0) => \cpu_d_req[0][data]\(31 downto 0),
      \main_rsp_o[ack]\ => \io_rsp[ack]\,
      \main_rsp_o[data]\(31 downto 0) => \io_rsp[data]\(31 downto 0),
      \main_rsp_o[err]\ => \io_rsp[err]\,
      p_1_in(0) => p_1_in_2(0),
      \port_in_reg[15]\(15 downto 0) => \bus_rsp_o[data]0_out\(15 downto 0),
      r_pnt => r_pnt,
      re0 => \rx_engine_fifo_inst/re0\,
      \request_reg_enabled.device_req_o_reg[addr][2]\ => \io_system.neorv32_bus_io_switch_inst_n_0\,
      \request_reg_enabled.device_req_o_reg[addr][2]_0\(0) => irq_en,
      \request_reg_enabled.device_req_o_reg[addr][2]_1\(0) => \ctrl[prsc]\,
      \request_reg_enabled.device_req_o_reg[addr][2]_2\(0) => tx_route,
      \request_reg_enabled.device_req_o_reg[addr][3]\(0) => irq_pol,
      \request_reg_enabled.device_req_o_reg[addr][3]_0\(0) => irq_typ,
      \request_reg_enabled.device_req_o_reg[addr][3]_1\(0) => \rx_fifo[re]\,
      \request_reg_enabled.device_req_o_reg[addr][3]_2\(31 downto 0) => p_0_in(31 downto 0),
      \request_reg_enabled.device_req_o_reg[addr][4]\(0) => port_out,
      \request_reg_enabled.device_req_o_reg[data][0]\ => \io_system.neorv32_bus_io_switch_inst_n_115\,
      \request_reg_enabled.device_req_o_reg[data][1]\ => \io_system.neorv32_bus_io_switch_inst_n_117\,
      \request_reg_enabled.device_req_o_reg[data][2]\ => \io_system.neorv32_bus_io_switch_inst_n_118\,
      \request_reg_enabled.device_req_o_reg[rw]\(25) => \io_system.neorv32_bus_io_switch_inst_n_64\,
      \request_reg_enabled.device_req_o_reg[rw]\(24) => \io_system.neorv32_bus_io_switch_inst_n_65\,
      \request_reg_enabled.device_req_o_reg[rw]\(23) => \io_system.neorv32_bus_io_switch_inst_n_66\,
      \request_reg_enabled.device_req_o_reg[rw]\(22) => \io_system.neorv32_bus_io_switch_inst_n_67\,
      \request_reg_enabled.device_req_o_reg[rw]\(21) => \io_system.neorv32_bus_io_switch_inst_n_68\,
      \request_reg_enabled.device_req_o_reg[rw]\(20) => \io_system.neorv32_bus_io_switch_inst_n_69\,
      \request_reg_enabled.device_req_o_reg[rw]\(19) => \io_system.neorv32_bus_io_switch_inst_n_70\,
      \request_reg_enabled.device_req_o_reg[rw]\(18) => \io_system.neorv32_bus_io_switch_inst_n_71\,
      \request_reg_enabled.device_req_o_reg[rw]\(17) => \io_system.neorv32_bus_io_switch_inst_n_72\,
      \request_reg_enabled.device_req_o_reg[rw]\(16) => \io_system.neorv32_bus_io_switch_inst_n_73\,
      \request_reg_enabled.device_req_o_reg[rw]\(15) => \io_system.neorv32_bus_io_switch_inst_n_74\,
      \request_reg_enabled.device_req_o_reg[rw]\(14) => \io_system.neorv32_bus_io_switch_inst_n_75\,
      \request_reg_enabled.device_req_o_reg[rw]\(13) => \io_system.neorv32_bus_io_switch_inst_n_76\,
      \request_reg_enabled.device_req_o_reg[rw]\(12) => \io_system.neorv32_bus_io_switch_inst_n_77\,
      \request_reg_enabled.device_req_o_reg[rw]\(11) => \io_system.neorv32_bus_io_switch_inst_n_78\,
      \request_reg_enabled.device_req_o_reg[rw]\(10) => \io_system.neorv32_bus_io_switch_inst_n_79\,
      \request_reg_enabled.device_req_o_reg[rw]\(9) => \io_system.neorv32_bus_io_switch_inst_n_80\,
      \request_reg_enabled.device_req_o_reg[rw]\(8) => \io_system.neorv32_bus_io_switch_inst_n_81\,
      \request_reg_enabled.device_req_o_reg[rw]\(7) => \io_system.neorv32_bus_io_switch_inst_n_82\,
      \request_reg_enabled.device_req_o_reg[rw]\(6) => \io_system.neorv32_bus_io_switch_inst_n_83\,
      \request_reg_enabled.device_req_o_reg[rw]\(5) => \io_system.neorv32_bus_io_switch_inst_n_84\,
      \request_reg_enabled.device_req_o_reg[rw]\(4) => \io_system.neorv32_bus_io_switch_inst_n_85\,
      \request_reg_enabled.device_req_o_reg[rw]\(3) => \io_system.neorv32_bus_io_switch_inst_n_86\,
      \request_reg_enabled.device_req_o_reg[rw]\(2) => \io_system.neorv32_bus_io_switch_inst_n_87\,
      \request_reg_enabled.device_req_o_reg[rw]\(1) => \io_system.neorv32_bus_io_switch_inst_n_88\,
      \request_reg_enabled.device_req_o_reg[rw]\(0) => \io_system.neorv32_bus_io_switch_inst_n_89\,
      \request_reg_enabled.device_req_o_reg[rw]_0\ => \io_system.neorv32_bus_io_switch_inst_n_90\,
      \request_reg_enabled.device_req_o_reg[rw]_1\ => \io_system.neorv32_bus_io_switch_inst_n_91\,
      \request_reg_enabled.device_req_o_reg[rw]_2\(14) => \io_system.neorv32_bus_io_switch_inst_n_119\,
      \request_reg_enabled.device_req_o_reg[rw]_2\(13) => \io_system.neorv32_bus_io_switch_inst_n_120\,
      \request_reg_enabled.device_req_o_reg[rw]_2\(12) => \io_system.neorv32_bus_io_switch_inst_n_121\,
      \request_reg_enabled.device_req_o_reg[rw]_2\(11) => \io_system.neorv32_bus_io_switch_inst_n_122\,
      \request_reg_enabled.device_req_o_reg[rw]_2\(10) => \io_system.neorv32_bus_io_switch_inst_n_123\,
      \request_reg_enabled.device_req_o_reg[rw]_2\(9) => \io_system.neorv32_bus_io_switch_inst_n_124\,
      \request_reg_enabled.device_req_o_reg[rw]_2\(8) => \io_system.neorv32_bus_io_switch_inst_n_125\,
      \request_reg_enabled.device_req_o_reg[rw]_2\(7) => \io_system.neorv32_bus_io_switch_inst_n_126\,
      \request_reg_enabled.device_req_o_reg[rw]_2\(6) => \io_system.neorv32_bus_io_switch_inst_n_127\,
      \request_reg_enabled.device_req_o_reg[rw]_2\(5) => \io_system.neorv32_bus_io_switch_inst_n_128\,
      \request_reg_enabled.device_req_o_reg[rw]_2\(4) => \io_system.neorv32_bus_io_switch_inst_n_129\,
      \request_reg_enabled.device_req_o_reg[rw]_2\(3) => \io_system.neorv32_bus_io_switch_inst_n_130\,
      \request_reg_enabled.device_req_o_reg[rw]_2\(2) => \io_system.neorv32_bus_io_switch_inst_n_131\,
      \request_reg_enabled.device_req_o_reg[rw]_2\(1) => \io_system.neorv32_bus_io_switch_inst_n_132\,
      \request_reg_enabled.device_req_o_reg[rw]_2\(0) => \io_system.neorv32_bus_io_switch_inst_n_133\,
      \request_reg_enabled.device_req_o_reg[rw]_3\(0) => \tx_fifo_inst/we_1\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(31) => \io_system.neorv32_bus_io_switch_inst_n_136\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(30) => \io_system.neorv32_bus_io_switch_inst_n_137\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(29) => \io_system.neorv32_bus_io_switch_inst_n_138\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(28) => \io_system.neorv32_bus_io_switch_inst_n_139\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(27) => \io_system.neorv32_bus_io_switch_inst_n_140\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(26) => \io_system.neorv32_bus_io_switch_inst_n_141\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(25) => \io_system.neorv32_bus_io_switch_inst_n_142\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(24) => \io_system.neorv32_bus_io_switch_inst_n_143\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(23) => \io_system.neorv32_bus_io_switch_inst_n_144\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(22) => \io_system.neorv32_bus_io_switch_inst_n_145\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(21) => \io_system.neorv32_bus_io_switch_inst_n_146\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(20) => \io_system.neorv32_bus_io_switch_inst_n_147\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(19) => \io_system.neorv32_bus_io_switch_inst_n_148\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(18) => \io_system.neorv32_bus_io_switch_inst_n_149\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(17) => \io_system.neorv32_bus_io_switch_inst_n_150\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(16) => \io_system.neorv32_bus_io_switch_inst_n_151\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(15) => \io_system.neorv32_bus_io_switch_inst_n_152\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(14) => \io_system.neorv32_bus_io_switch_inst_n_153\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(13) => \io_system.neorv32_bus_io_switch_inst_n_154\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(12) => \io_system.neorv32_bus_io_switch_inst_n_155\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(11) => \io_system.neorv32_bus_io_switch_inst_n_156\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(10) => \io_system.neorv32_bus_io_switch_inst_n_157\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(9) => \io_system.neorv32_bus_io_switch_inst_n_158\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(8) => \io_system.neorv32_bus_io_switch_inst_n_159\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(7) => \io_system.neorv32_bus_io_switch_inst_n_160\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(6) => \io_system.neorv32_bus_io_switch_inst_n_161\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(5) => \io_system.neorv32_bus_io_switch_inst_n_162\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(4) => \io_system.neorv32_bus_io_switch_inst_n_163\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(3) => \io_system.neorv32_bus_io_switch_inst_n_164\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(2) => \io_system.neorv32_bus_io_switch_inst_n_165\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(1) => \io_system.neorv32_bus_io_switch_inst_n_166\,
      \request_reg_enabled.device_req_o_reg[rw]_4\(0) => \io_system.neorv32_bus_io_switch_inst_n_167\,
      \request_reg_enabled.device_req_o_reg[rw]_5\(0) => \tx_fifo_inst/we\,
      \request_reg_enabled.device_req_o_reg[rw]_6\ => \io_system.neorv32_bus_io_switch_inst_n_205\,
      \request_reg_enabled.device_req_o_reg[rw]_7\(0) => \io_req[stb]\,
      \response_reg_enabled.host_rsp_o_reg[data][15]\(15 downto 0) => \iodev_rsp[4][data]\(15 downto 0),
      \response_reg_enabled.host_rsp_o_reg[data][31]\(31 downto 0) => \iodev_rsp[2][data]\(31 downto 0),
      \response_reg_enabled.host_rsp_o_reg[data][31]_0\(14 downto 13) => \iodev_rsp[8][data]\(31 downto 30),
      \response_reg_enabled.host_rsp_o_reg[data][31]_0\(12 downto 10) => \iodev_rsp[8][data]\(18 downto 16),
      \response_reg_enabled.host_rsp_o_reg[data][31]_0\(9 downto 0) => \iodev_rsp[8][data]\(9 downto 0),
      \response_reg_enabled.host_rsp_o_reg[data][31]_1\(31 downto 0) => \iodev_rsp[17][data]\(31 downto 0),
      \response_reg_enabled.host_rsp_o_reg[data][31]_2\(25 downto 24) => \iodev_rsp[11][data]\(31 downto 30),
      \response_reg_enabled.host_rsp_o_reg[data][31]_2\(23 downto 0) => \iodev_rsp[11][data]\(23 downto 0),
      rstn_sys => rstn_sys,
      \rx_fifo[avail]\ => \rx_fifo[avail]\,
      rx_last => rx_last,
      \tx_fifo[avail]\ => \tx_fifo[avail]\,
      w_pnt => w_pnt,
      \w_pnt_reg[0]\ => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_11\,
      \w_pnt_reg[0]_0\ => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_0\,
      we => \we__0\
    );
\io_system.neorv32_gpio_enabled.neorv32_gpio_inst\: entity work.system_neorv32_vivado_ip_0_0_neorv32_gpio
     port map (
      D(15 downto 0) => \iodev_req[17][data]\(15 downto 0),
      E(0) => port_out,
      Q(15) => p_19_in,
      Q(14) => p_21_in,
      Q(13) => p_23_in,
      Q(12) => p_25_in,
      Q(11) => p_27_in,
      Q(10) => p_29_in,
      Q(9) => p_31_in,
      Q(8) => p_33_in,
      Q(7) => p_35_in,
      Q(6) => p_37_in,
      Q(5) => p_16_in,
      Q(4) => p_13_in,
      Q(3) => p_10_in,
      Q(2) => p_7_in,
      Q(1) => p_4_in,
      Q(0) => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_32\,
      \bus_rsp_o_reg[data][15]_0\(15 downto 0) => \iodev_rsp[4][data]\(15 downto 0),
      \bus_rsp_o_reg[data][15]_1\(15 downto 0) => \bus_rsp_o[data]0_out\(15 downto 0),
      clk => clk,
      \dev_00_req_o[addr]\(1 downto 0) => \iodev_req[17][addr]\(3 downto 2),
      gpio_i(15 downto 0) => gpio_i(15 downto 0),
      gpio_o(15 downto 0) => \^gpio_o\(15 downto 0),
      \iodev_req[4][stb]\ => \iodev_req[4][stb]\,
      \iodev_rsp[4][ack]\ => \iodev_rsp[4][ack]\,
      \irq_clrn_reg[15]_0\(15 downto 0) => \p_0_in__0\(15 downto 0),
      \irq_en_reg[15]_0\(0) => irq_en,
      irq_fast_i(0) => cpu_firq(8),
      \irq_pol_reg[0]_0\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_1\,
      \irq_pol_reg[10]_0\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_11\,
      \irq_pol_reg[11]_0\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_12\,
      \irq_pol_reg[12]_0\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_13\,
      \irq_pol_reg[13]_0\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_14\,
      \irq_pol_reg[14]_0\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_15\,
      \irq_pol_reg[15]_0\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_16\,
      \irq_pol_reg[15]_1\(0) => irq_pol,
      \irq_pol_reg[1]_0\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_2\,
      \irq_pol_reg[2]_0\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_3\,
      \irq_pol_reg[3]_0\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_4\,
      \irq_pol_reg[4]_0\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_5\,
      \irq_pol_reg[5]_0\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_6\,
      \irq_pol_reg[6]_0\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_7\,
      \irq_pol_reg[7]_0\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_8\,
      \irq_pol_reg[8]_0\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_9\,
      \irq_pol_reg[9]_0\ => \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_10\,
      \irq_typ_reg[15]_0\(0) => irq_typ,
      rstn_sys => rstn_sys
    );
\io_system.neorv32_slink_enabled.neorv32_slink_inst\: entity work.system_neorv32_vivado_ip_0_0_neorv32_slink
     port map (
      D(31 downto 0) => \iodev_req[17][data]\(31 downto 0),
      E(0) => \rx_fifo[re]\,
      Q(2 downto 0) => rx_route(3 downto 1),
      \bus_rsp_o_reg[data][31]_0\(31 downto 0) => \iodev_rsp[17][data]\(31 downto 0),
      \bus_rsp_o_reg[data][31]_1\(31) => \io_system.neorv32_bus_io_switch_inst_n_136\,
      \bus_rsp_o_reg[data][31]_1\(30) => \io_system.neorv32_bus_io_switch_inst_n_137\,
      \bus_rsp_o_reg[data][31]_1\(29) => \io_system.neorv32_bus_io_switch_inst_n_138\,
      \bus_rsp_o_reg[data][31]_1\(28) => \io_system.neorv32_bus_io_switch_inst_n_139\,
      \bus_rsp_o_reg[data][31]_1\(27) => \io_system.neorv32_bus_io_switch_inst_n_140\,
      \bus_rsp_o_reg[data][31]_1\(26) => \io_system.neorv32_bus_io_switch_inst_n_141\,
      \bus_rsp_o_reg[data][31]_1\(25) => \io_system.neorv32_bus_io_switch_inst_n_142\,
      \bus_rsp_o_reg[data][31]_1\(24) => \io_system.neorv32_bus_io_switch_inst_n_143\,
      \bus_rsp_o_reg[data][31]_1\(23) => \io_system.neorv32_bus_io_switch_inst_n_144\,
      \bus_rsp_o_reg[data][31]_1\(22) => \io_system.neorv32_bus_io_switch_inst_n_145\,
      \bus_rsp_o_reg[data][31]_1\(21) => \io_system.neorv32_bus_io_switch_inst_n_146\,
      \bus_rsp_o_reg[data][31]_1\(20) => \io_system.neorv32_bus_io_switch_inst_n_147\,
      \bus_rsp_o_reg[data][31]_1\(19) => \io_system.neorv32_bus_io_switch_inst_n_148\,
      \bus_rsp_o_reg[data][31]_1\(18) => \io_system.neorv32_bus_io_switch_inst_n_149\,
      \bus_rsp_o_reg[data][31]_1\(17) => \io_system.neorv32_bus_io_switch_inst_n_150\,
      \bus_rsp_o_reg[data][31]_1\(16) => \io_system.neorv32_bus_io_switch_inst_n_151\,
      \bus_rsp_o_reg[data][31]_1\(15) => \io_system.neorv32_bus_io_switch_inst_n_152\,
      \bus_rsp_o_reg[data][31]_1\(14) => \io_system.neorv32_bus_io_switch_inst_n_153\,
      \bus_rsp_o_reg[data][31]_1\(13) => \io_system.neorv32_bus_io_switch_inst_n_154\,
      \bus_rsp_o_reg[data][31]_1\(12) => \io_system.neorv32_bus_io_switch_inst_n_155\,
      \bus_rsp_o_reg[data][31]_1\(11) => \io_system.neorv32_bus_io_switch_inst_n_156\,
      \bus_rsp_o_reg[data][31]_1\(10) => \io_system.neorv32_bus_io_switch_inst_n_157\,
      \bus_rsp_o_reg[data][31]_1\(9) => \io_system.neorv32_bus_io_switch_inst_n_158\,
      \bus_rsp_o_reg[data][31]_1\(8) => \io_system.neorv32_bus_io_switch_inst_n_159\,
      \bus_rsp_o_reg[data][31]_1\(7) => \io_system.neorv32_bus_io_switch_inst_n_160\,
      \bus_rsp_o_reg[data][31]_1\(6) => \io_system.neorv32_bus_io_switch_inst_n_161\,
      \bus_rsp_o_reg[data][31]_1\(5) => \io_system.neorv32_bus_io_switch_inst_n_162\,
      \bus_rsp_o_reg[data][31]_1\(4) => \io_system.neorv32_bus_io_switch_inst_n_163\,
      \bus_rsp_o_reg[data][31]_1\(3) => \io_system.neorv32_bus_io_switch_inst_n_164\,
      \bus_rsp_o_reg[data][31]_1\(2) => \io_system.neorv32_bus_io_switch_inst_n_165\,
      \bus_rsp_o_reg[data][31]_1\(1) => \io_system.neorv32_bus_io_switch_inst_n_166\,
      \bus_rsp_o_reg[data][31]_1\(0) => \io_system.neorv32_bus_io_switch_inst_n_167\,
      clk => clk,
      \ctrl[enable]\ => \ctrl[enable]\,
      \ctrl_reg[enable]_0\ => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_13\,
      \ctrl_reg[irq_rx_full]__0\ => \ctrl_reg[irq_rx_full]__0\,
      \ctrl_reg[irq_rx_nempty]__0\ => \ctrl_reg[irq_rx_nempty]__0\,
      \ctrl_reg[irq_tx_empty]__0\ => \ctrl_reg[irq_tx_empty]__0\,
      \ctrl_reg[irq_tx_nfull]__0\ => \ctrl_reg[irq_tx_nfull]__0\,
      \dev_00_req_o[addr]\(1 downto 0) => \iodev_req[17][addr]\(3 downto 2),
      \dev_12_req_o[rw]\ => \iodev_req[17][rw]\,
      \fifo_memory_small.fifo_reg[0][0]\(0) => \tx_fifo_inst/we\,
      \fifo_memory_small.fifo_reg[0][31]\(30) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_54\,
      \fifo_memory_small.fifo_reg[0][31]\(29) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_55\,
      \fifo_memory_small.fifo_reg[0][31]\(28) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_56\,
      \fifo_memory_small.fifo_reg[0][31]\(27) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_57\,
      \fifo_memory_small.fifo_reg[0][31]\(26) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_58\,
      \fifo_memory_small.fifo_reg[0][31]\(25) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_59\,
      \fifo_memory_small.fifo_reg[0][31]\(24) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_60\,
      \fifo_memory_small.fifo_reg[0][31]\(23) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_61\,
      \fifo_memory_small.fifo_reg[0][31]\(22) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_62\,
      \fifo_memory_small.fifo_reg[0][31]\(21) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_63\,
      \fifo_memory_small.fifo_reg[0][31]\(20) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_64\,
      \fifo_memory_small.fifo_reg[0][31]\(19) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_65\,
      \fifo_memory_small.fifo_reg[0][31]\(18) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_66\,
      \fifo_memory_small.fifo_reg[0][31]\(17) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_67\,
      \fifo_memory_small.fifo_reg[0][31]\(16) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_68\,
      \fifo_memory_small.fifo_reg[0][31]\(15) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_69\,
      \fifo_memory_small.fifo_reg[0][31]\(14) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_70\,
      \fifo_memory_small.fifo_reg[0][31]\(13) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_71\,
      \fifo_memory_small.fifo_reg[0][31]\(12) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_72\,
      \fifo_memory_small.fifo_reg[0][31]\(11) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_73\,
      \fifo_memory_small.fifo_reg[0][31]\(10) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_74\,
      \fifo_memory_small.fifo_reg[0][31]\(9) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_75\,
      \fifo_memory_small.fifo_reg[0][31]\(8) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_76\,
      \fifo_memory_small.fifo_reg[0][31]\(7) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_77\,
      \fifo_memory_small.fifo_reg[0][31]\(6) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_78\,
      \fifo_memory_small.fifo_reg[0][31]\(5) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_79\,
      \fifo_memory_small.fifo_reg[0][31]\(4) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_80\,
      \fifo_memory_small.fifo_reg[0][31]\(3) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_81\,
      \fifo_memory_small.fifo_reg[0][31]\(2) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_82\,
      \fifo_memory_small.fifo_reg[0][31]\(1) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_83\,
      \fifo_memory_small.fifo_reg[0][31]\(0) => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_84\,
      \fifo_memory_small.fifo_reg[0][36]\(36 downto 0) => Q(36 downto 0),
      \fifo_memory_small.fifo_reg[0][36]_0\(36 downto 0) => D(36 downto 0),
      \iodev_req[17][stb]\ => \iodev_req[17][stb]\,
      \iodev_rsp[17][ack]\ => \iodev_rsp[17][ack]\,
      irq_fast_i(0) => cpu_firq(14),
      p_1_in(0) => p_1_in_2(0),
      \r_pnt_reg[0]\ => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_11\,
      rstn_sys => rstn_sys,
      rx_last => rx_last,
      s0_axis_tready => s0_axis_tready,
      s0_axis_tvalid => s0_axis_tvalid,
      s1_axis_tvalid => s1_axis_tvalid,
      \tx_route_reg[3]_0\(0) => tx_route,
      \w_pnt_reg[0]\ => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_0\,
      \w_pnt_reg[0]_0\ => \^w_pnt_reg[0]\,
      \w_pnt_reg[0]_1\ => \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_10\,
      \w_pnt_reg[0]_2\ => \io_system.neorv32_bus_io_switch_inst_n_91\
    );
\io_system.neorv32_spi_enabled.neorv32_spi_inst\: entity work.system_neorv32_vivado_ip_0_0_neorv32_spi
     port map (
      D(10) => \iodev_req[17][data]\(31),
      D(9 downto 0) => \iodev_req[17][data]\(9 downto 0),
      E(0) => \tx_fifo_inst/we_1\,
      Q(0) => p_1_in_3,
      \bus_rsp_o_reg[data][31]_0\(14 downto 13) => \iodev_rsp[8][data]\(31 downto 30),
      \bus_rsp_o_reg[data][31]_0\(12 downto 10) => \iodev_rsp[8][data]\(18 downto 16),
      \bus_rsp_o_reg[data][31]_0\(9 downto 0) => \iodev_rsp[8][data]\(9 downto 0),
      \bus_rsp_o_reg[data][31]_1\(14) => \io_system.neorv32_bus_io_switch_inst_n_119\,
      \bus_rsp_o_reg[data][31]_1\(13) => \io_system.neorv32_bus_io_switch_inst_n_120\,
      \bus_rsp_o_reg[data][31]_1\(12) => \io_system.neorv32_bus_io_switch_inst_n_121\,
      \bus_rsp_o_reg[data][31]_1\(11) => \io_system.neorv32_bus_io_switch_inst_n_122\,
      \bus_rsp_o_reg[data][31]_1\(10) => \io_system.neorv32_bus_io_switch_inst_n_123\,
      \bus_rsp_o_reg[data][31]_1\(9) => \io_system.neorv32_bus_io_switch_inst_n_124\,
      \bus_rsp_o_reg[data][31]_1\(8) => \io_system.neorv32_bus_io_switch_inst_n_125\,
      \bus_rsp_o_reg[data][31]_1\(7) => \io_system.neorv32_bus_io_switch_inst_n_126\,
      \bus_rsp_o_reg[data][31]_1\(6) => \io_system.neorv32_bus_io_switch_inst_n_127\,
      \bus_rsp_o_reg[data][31]_1\(5) => \io_system.neorv32_bus_io_switch_inst_n_128\,
      \bus_rsp_o_reg[data][31]_1\(4) => \io_system.neorv32_bus_io_switch_inst_n_129\,
      \bus_rsp_o_reg[data][31]_1\(3) => \io_system.neorv32_bus_io_switch_inst_n_130\,
      \bus_rsp_o_reg[data][31]_1\(2) => \io_system.neorv32_bus_io_switch_inst_n_131\,
      \bus_rsp_o_reg[data][31]_1\(1) => \io_system.neorv32_bus_io_switch_inst_n_132\,
      \bus_rsp_o_reg[data][31]_1\(0) => \io_system.neorv32_bus_io_switch_inst_n_133\,
      \cdiv_cnt_reg[0]_0\(0) => \soc_generators.neorv32_sys_clock_inst_n_0\,
      clk => clk,
      \ctrl_reg[cdiv][3]_0\(3) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_13\,
      \ctrl_reg[cdiv][3]_0\(2) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_14\,
      \ctrl_reg[cdiv][3]_0\(1) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_15\,
      \ctrl_reg[cdiv][3]_0\(0) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_16\,
      \ctrl_reg[cpha]_0\ => \io_system.neorv32_bus_io_switch_inst_n_117\,
      \ctrl_reg[cpha]__0\ => \ctrl_reg[cpha]__0\,
      \ctrl_reg[cpol]_0\ => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_3\,
      \ctrl_reg[cpol]_1\ => \io_system.neorv32_bus_io_switch_inst_n_118\,
      \ctrl_reg[enable]_0\ => \io_system.neorv32_bus_io_switch_inst_n_115\,
      \ctrl_reg[enable]__0\ => \ctrl_reg[enable]__0\,
      \ctrl_reg[prsc][2]_0\(2) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_18\,
      \ctrl_reg[prsc][2]_0\(1) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_19\,
      \ctrl_reg[prsc][2]_0\(0) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_20\,
      \ctrl_reg[prsc][2]_1\(0) => \ctrl[prsc]\,
      \dev_00_req_o[addr]\(0) => \iodev_req[17][addr]\(2),
      \dev_12_req_o[rw]\ => \iodev_req[17][rw]\,
      empty => empty,
      \fifo_memory_small.fifo_reg[0][7]\(7) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_21\,
      \fifo_memory_small.fifo_reg[0][7]\(6) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_22\,
      \fifo_memory_small.fifo_reg[0][7]\(5) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_23\,
      \fifo_memory_small.fifo_reg[0][7]\(4) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_24\,
      \fifo_memory_small.fifo_reg[0][7]\(3) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_25\,
      \fifo_memory_small.fifo_reg[0][7]\(2) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_26\,
      \fifo_memory_small.fifo_reg[0][7]\(1) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_27\,
      \fifo_memory_small.fifo_reg[0][7]\(0) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_28\,
      \iodev_req[8][stb]\ => \iodev_req[8][stb]\,
      \iodev_rsp[8][ack]\ => \iodev_rsp[8][ack]\,
      irq_fast_i(0) => cpu_firq(6),
      r_pnt => r_pnt,
      \r_pnt_reg[0]\ => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_11\,
      rstn_sys => rstn_sys,
      \rtx_engine_reg[state][0]_0\ => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_5\,
      \rtx_engine_reg[state][1]_0\ => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_6\,
      spi_clk_en1 => spi_clk_en1,
      spi_clk_o => spi_clk_o,
      spi_csn_o(7 downto 0) => spi_csn_o(7 downto 0),
      spi_dat_i => spi_dat_i,
      spi_dat_o => spi_dat_o,
      w_pnt => w_pnt,
      \w_pnt_reg[0]\ => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_12\
    );
\io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst\: entity work.system_neorv32_vivado_ip_0_0_neorv32_sysinfo
     port map (
      D(31 downto 0) => \iodev_req[17][data]\(31 downto 0),
      E(0) => \io_system.neorv32_bus_io_switch_inst_n_13\,
      Q(31 downto 0) => \sysinfo_reg[0]_0\(31 downto 0),
      \bus_rsp_o_reg[data][31]_0\(31 downto 0) => \iodev_rsp[2][data]\(31 downto 0),
      \bus_rsp_o_reg[data][31]_1\(31 downto 0) => p_0_in(31 downto 0),
      \bus_rsp_o_reg[err]_0\ => \io_system.neorv32_bus_io_switch_inst_n_205\,
      clk => clk,
      \dev_30_rsp_i[err]\ => \iodev_rsp[2][err]\,
      \iodev_req[2][stb]\ => \iodev_req[2][stb]\,
      \iodev_rsp[2][ack]\ => \iodev_rsp[2][ack]\,
      rstn_sys => rstn_sys
    );
\io_system.neorv32_uart0_enabled.neorv32_uart0_inst\: entity work.system_neorv32_vivado_ip_0_0_neorv32_uart
     port map (
      D(25) => \io_system.neorv32_bus_io_switch_inst_n_64\,
      D(24) => \io_system.neorv32_bus_io_switch_inst_n_65\,
      D(23) => \io_system.neorv32_bus_io_switch_inst_n_66\,
      D(22) => \io_system.neorv32_bus_io_switch_inst_n_67\,
      D(21) => \io_system.neorv32_bus_io_switch_inst_n_68\,
      D(20) => \io_system.neorv32_bus_io_switch_inst_n_69\,
      D(19) => \io_system.neorv32_bus_io_switch_inst_n_70\,
      D(18) => \io_system.neorv32_bus_io_switch_inst_n_71\,
      D(17) => \io_system.neorv32_bus_io_switch_inst_n_72\,
      D(16) => \io_system.neorv32_bus_io_switch_inst_n_73\,
      D(15) => \io_system.neorv32_bus_io_switch_inst_n_74\,
      D(14) => \io_system.neorv32_bus_io_switch_inst_n_75\,
      D(13) => \io_system.neorv32_bus_io_switch_inst_n_76\,
      D(12) => \io_system.neorv32_bus_io_switch_inst_n_77\,
      D(11) => \io_system.neorv32_bus_io_switch_inst_n_78\,
      D(10) => \io_system.neorv32_bus_io_switch_inst_n_79\,
      D(9) => \io_system.neorv32_bus_io_switch_inst_n_80\,
      D(8) => \io_system.neorv32_bus_io_switch_inst_n_81\,
      D(7) => \io_system.neorv32_bus_io_switch_inst_n_82\,
      D(6) => \io_system.neorv32_bus_io_switch_inst_n_83\,
      D(5) => \io_system.neorv32_bus_io_switch_inst_n_84\,
      D(4) => \io_system.neorv32_bus_io_switch_inst_n_85\,
      D(3) => \io_system.neorv32_bus_io_switch_inst_n_86\,
      D(2) => \io_system.neorv32_bus_io_switch_inst_n_87\,
      D(1) => \io_system.neorv32_bus_io_switch_inst_n_88\,
      D(0) => \io_system.neorv32_bus_io_switch_inst_n_89\,
      Q(9) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_17\,
      Q(8) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_18\,
      Q(7) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_19\,
      Q(6) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_20\,
      Q(5) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_21\,
      Q(4) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_22\,
      Q(3) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_23\,
      Q(2) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_24\,
      Q(1) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_25\,
      Q(0) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_26\,
      \bus_rsp_o_reg[data][31]_0\(25 downto 24) => \iodev_rsp[11][data]\(31 downto 30),
      \bus_rsp_o_reg[data][31]_0\(23 downto 0) => \iodev_rsp[11][data]\(23 downto 0),
      clk => clk,
      \ctrl_reg[enable]__0\ => \ctrl_reg[enable]__0_8\,
      \ctrl_reg[hwfc_en]__0\ => \ctrl_reg[hwfc_en]__0\,
      \ctrl_reg[irq_rx_full]__0\ => \ctrl_reg[irq_rx_full]__0_6\,
      \ctrl_reg[irq_rx_nempty]__0\ => \ctrl_reg[irq_rx_nempty]__0_7\,
      \ctrl_reg[irq_tx_empty]__0\ => \ctrl_reg[irq_tx_empty]__0_5\,
      \ctrl_reg[irq_tx_nfull]__0\ => \ctrl_reg[irq_tx_nfull]__0_4\,
      \ctrl_reg[prsc][2]_0\(2) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_27\,
      \ctrl_reg[prsc][2]_0\(1) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_28\,
      \ctrl_reg[prsc][2]_0\(0) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_29\,
      \ctrl_reg[prsc][2]_1\ => \io_system.neorv32_bus_io_switch_inst_n_0\,
      \ctrl_reg[sim_mode]__0\ => \ctrl_reg[sim_mode]__0\,
      \dev_00_req_o[addr]\(0) => \iodev_req[17][addr]\(2),
      \dev_12_req_o[data]\(19 downto 16) => \iodev_req[17][data]\(23 downto 20),
      \dev_12_req_o[data]\(15 downto 0) => \iodev_req[17][data]\(15 downto 0),
      \dev_12_req_o[rw]\ => \iodev_req[17][rw]\,
      \iodev_req[11][stb]\ => \iodev_req[11][stb]\,
      \iodev_rsp[11][ack]\ => \iodev_rsp[11][ack]\,
      irq_fast_i(0) => cpu_firq(2),
      \r_pnt_reg[6]\ => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_15\,
      \r_pnt_reg[6]_0\ => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_16\,
      \r_pnt_reg[6]_1\ => \io_system.neorv32_bus_io_switch_inst_n_90\,
      rdata(7) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_31\,
      rdata(6) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_32\,
      rdata(5) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_33\,
      rdata(4) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_34\,
      rdata(3) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_35\,
      rdata(2) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_36\,
      rdata(1) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_37\,
      rdata(0) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_38\,
      re0 => \rx_engine_fifo_inst/re0\,
      rstn_sys => rstn_sys,
      \rx_fifo[avail]\ => \rx_fifo[avail]\,
      rx_overrun_reg_0 => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_30\,
      \tx_engine_reg[state][0]_0\ => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_14\,
      \tx_fifo[avail]\ => \tx_fifo[avail]\,
      uart0_ctsn_i => uart0_ctsn_i,
      uart0_rtsn_o => uart0_rtsn_o,
      uart0_rxd_i => uart0_rxd_i,
      uart0_txd_o => uart0_txd_o,
      uart_clk => uart_clk,
      we => \we__0\
    );
\memory_system.neorv32_imem_enabled.neorv32_imem_inst\: entity work.system_neorv32_vivado_ip_0_0_neorv32_imem
     port map (
      D(0) => \core_req[0][meta]\(0),
      \FSM_onehot_keeper[state][2]_i_2\ => neorv32_bus_gateway_inst_n_3,
      Q(0) => p_0_in_9,
      addr_i(12 downto 0) => \core_req[0][addr]\(14 downto 2),
      \amo_rsp[ack]\ => \amo_rsp[ack]\,
      \bus_req_i[rw]\ => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_30\,
      \bus_rsp_o[ack]\ => \xbus_rsp[ack]\,
      clk => clk,
      data_i(7) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_54\,
      data_i(6) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_55\,
      data_i(5) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_56\,
      data_i(4) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_57\,
      data_i(3) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_58\,
      data_i(2) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_59\,
      data_i(1) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_60\,
      data_i(0) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_61\,
      en(3 downto 0) => en(3 downto 0),
      \icache_rsp[0][ack]\ => \icache_rsp[0][ack]\,
      \main_rsp_o[ack]\ => \io_rsp[ack]\,
      \main_rsp_o[data]\(31 downto 0) => \io_rsp[data]\(31 downto 0),
      rdata(7 downto 0) => data_o(7 downto 0),
      \rdata_reg[7]\ => \core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_68\,
      \rdata_reg[7]_0\(31 downto 0) => \xbus_rsp[data]\(31 downto 0),
      \rden_reg[0]_0\(0) => p_1_out(0),
      \response_reg_enabled.host_rsp_o_reg[ack]\ => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_3\,
      \response_reg_enabled.host_rsp_o_reg[data][15]\(7) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_22\,
      \response_reg_enabled.host_rsp_o_reg[data][15]\(6) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_23\,
      \response_reg_enabled.host_rsp_o_reg[data][15]\(5) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_24\,
      \response_reg_enabled.host_rsp_o_reg[data][15]\(4) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_25\,
      \response_reg_enabled.host_rsp_o_reg[data][15]\(3) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_26\,
      \response_reg_enabled.host_rsp_o_reg[data][15]\(2) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_27\,
      \response_reg_enabled.host_rsp_o_reg[data][15]\(1) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_28\,
      \response_reg_enabled.host_rsp_o_reg[data][15]\(0) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_29\,
      \response_reg_enabled.host_rsp_o_reg[data][23]\(7) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_38\,
      \response_reg_enabled.host_rsp_o_reg[data][23]\(6) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_39\,
      \response_reg_enabled.host_rsp_o_reg[data][23]\(5) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_40\,
      \response_reg_enabled.host_rsp_o_reg[data][23]\(4) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_41\,
      \response_reg_enabled.host_rsp_o_reg[data][23]\(3) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_42\,
      \response_reg_enabled.host_rsp_o_reg[data][23]\(2) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_43\,
      \response_reg_enabled.host_rsp_o_reg[data][23]\(1) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_44\,
      \response_reg_enabled.host_rsp_o_reg[data][23]\(0) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_45\,
      \response_reg_enabled.host_rsp_o_reg[data][7]\(7) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_6\,
      \response_reg_enabled.host_rsp_o_reg[data][7]\(6) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_7\,
      \response_reg_enabled.host_rsp_o_reg[data][7]\(5) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_8\,
      \response_reg_enabled.host_rsp_o_reg[data][7]\(4) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_9\,
      \response_reg_enabled.host_rsp_o_reg[data][7]\(3) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_10\,
      \response_reg_enabled.host_rsp_o_reg[data][7]\(2) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_11\,
      \response_reg_enabled.host_rsp_o_reg[data][7]\(1) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_12\,
      \response_reg_enabled.host_rsp_o_reg[data][7]\(0) => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_13\,
      rstn_sys => rstn_sys,
      spram_reg_1(7 downto 0) => \imem_ram.imem_ram_gen[1].ram_inst/rdata\(7 downto 0),
      spram_reg_1_0(7 downto 0) => \imem_ram.imem_ram_gen[2].ram_inst/rdata\(7 downto 0),
      spram_reg_1_1(7 downto 0) => \imem_ram.imem_ram_gen[3].ram_inst/rdata\(7 downto 0),
      spram_reg_1_2(31 downto 0) => \cpu_d_req[0][data]\(31 downto 0),
      wack => wack,
      wack0 => wack0,
      wack_reg_0 => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_1\,
      xbus_terminate => xbus_terminate
    );
\memory_system.neorv32_xbus_enabled.neorv32_xbus_inst\: entity work.system_neorv32_vivado_ip_0_0_neorv32_xbus
     port map (
      D(1 downto 0) => \core_req[0][meta]\(1 downto 0),
      E(0) => \rdata1__2\,
      arvalid => arvalid,
      arvalid_reg => arvalid_reg,
      awvalid => awvalid,
      \bus_req_i[addr]\(31 downto 2) => \core_req[0][addr]\(31 downto 2),
      \bus_req_i[addr]\(1) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_28\,
      \bus_req_i[addr]\(0) => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_29\,
      \bus_req_i[ben]\(3 downto 0) => \core_req[0][ben]\(3 downto 0),
      \bus_req_i[burst]\ => \core_req[0][burst]\,
      \bus_req_i[lock]\ => \core_req[0][lock]\,
      \bus_req_i[rw]\ => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_30\,
      \bus_rsp_o[ack]\ => \xbus_rsp[ack]\,
      \bus_rsp_o[data]\(31 downto 0) => \xbus_rsp[data]\(31 downto 0),
      \bus_rsp_o[err]\ => \xbus_rsp[err]_0\,
      clk => clk,
      data_i(0) => \cache_o[stat]\,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awprot(1 downto 0) => m_axi_awprot(1 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      \main_rsp_o[err]\ => \io_rsp[err]\,
      \request_reg_enabled.device_req_o_reg[data][31]\(31 downto 0) => \cpu_d_req[0][data]\(31 downto 0),
      \request_reg_enabled.device_req_o_reg[stb]\(0) => \xbus_req[stb]\,
      rstn_sys => rstn_sys,
      wvalid => wvalid,
      xbus_cti_o(0) => xbus_cti_o(0),
      xbus_stb_o => xbus_stb_o,
      xbus_terminate => xbus_terminate
    );
neorv32_bus_gateway_inst: entity work.system_neorv32_vivado_ip_0_0_neorv32_bus_gateway
     port map (
      D(0) => \core_req[0][meta]\(0),
      \FSM_onehot_keeper_reg[state][1]_0\ => neorv32_bus_gateway_inst_n_3,
      \FSM_onehot_keeper_reg[state][2]_0\ => neorv32_bus_gateway_inst_n_1,
      \FSM_onehot_keeper_reg[state][2]_1\ => \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_3\,
      Q(0) => p_0_in_9,
      \amo_rsp[data]\(31 downto 0) => \amo_rsp[data]\(31 downto 0),
      \bus_req_i[lock]\ => \core_req[0][lock]\,
      \bus_rsp_o[ack]\ => \xbus_rsp[ack]\,
      \bus_rsp_o[data]\(31 downto 0) => \xbus_rsp[data]\(31 downto 0),
      \bus_rsp_o[err]\ => \xbus_rsp[err]_0\,
      clk => clk,
      \core_req[0][stb]\ => \core_req[0][stb]\,
      \keeper[lock]\ => \keeper[lock]\,
      \keeper_reg[ext]_0\ => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_31\,
      \keeper_reg[ext]__0\ => \keeper_reg[ext]__0\,
      \keeper_reg[lock]_0\ => \core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_70\,
      \keeper_reg[lock]_1\ => \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_38\,
      \main_rsp_o[ack]\ => \io_rsp[ack]\,
      \main_rsp_o[data]\(31 downto 0) => \io_rsp[data]\(31 downto 0),
      \main_rsp_o[err]\ => \io_rsp[err]\,
      rdata(7 downto 0) => data_o(7 downto 0),
      rstn_sys => rstn_sys,
      \spram_reg_0_63_7_7_i_1__4\(7 downto 0) => \imem_ram.imem_ram_gen[1].ram_inst/rdata\(7 downto 0),
      \spram_reg_0_63_7_7_i_1__5\(7 downto 0) => \imem_ram.imem_ram_gen[2].ram_inst/rdata\(7 downto 0),
      \spram_reg_0_63_7_7_i_1__6\(7 downto 0) => \imem_ram.imem_ram_gen[3].ram_inst/rdata\(7 downto 0),
      wack => wack,
      xbus_terminate => xbus_terminate
    );
\soc_generators.neorv32_sys_clock_inst\: entity work.system_neorv32_vivado_ip_0_0_neorv32_sys_clock
     port map (
      \cdiv_cnt_reg[0]\(2) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_18\,
      \cdiv_cnt_reg[0]\(1) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_19\,
      \cdiv_cnt_reg[0]\(0) => \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_20\,
      clk => clk,
      \ctrl_reg[enable]\(0) => \soc_generators.neorv32_sys_clock_inst_n_0\,
      \ctrl_reg[enable]__0\ => \ctrl_reg[enable]__0\,
      rstn_sys => rstn_sys,
      spi_clk_en1 => spi_clk_en1,
      \tx_engine_reg[sync][1]\(2) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_27\,
      \tx_engine_reg[sync][1]\(1) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_28\,
      \tx_engine_reg[sync][1]\(0) => \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_29\,
      uart_clk => uart_clk
    );
\soc_generators.neorv32_sys_reset_inst\: entity work.system_neorv32_vivado_ip_0_0_neorv32_sys_reset
     port map (
      clk => clk,
      rstn_sys => rstn_sys,
      rstn_sys_o_reg_inv_0 => rstn_sys_o_reg_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0_neorv32_vivado_ip is
  port (
    m_axi_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gpio_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    uart0_txd_o : out STD_LOGIC;
    uart0_rtsn_o : out STD_LOGIC;
    spi_dat_o : out STD_LOGIC;
    spi_clk_o : out STD_LOGIC;
    spi_csn_o : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s0_axis_tlast : out STD_LOGIC;
    s0_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s0_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \w_pnt_reg[0]\ : out STD_LOGIC;
    s0_axis_tvalid : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    mext_irq_i : in STD_LOGIC;
    mtime_irq_i : in STD_LOGIC;
    msw_irq_i : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    gpio_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    uart0_ctsn_i : in STD_LOGIC;
    uart0_rxd_i : in STD_LOGIC;
    spi_dat_i : in STD_LOGIC;
    s1_axis_tvalid : in STD_LOGIC;
    s0_axis_tready : in STD_LOGIC;
    s1_axis_tlast : in STD_LOGIC;
    s1_axis_tid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s1_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    resetn : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arready : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC
  );
end system_neorv32_vivado_ip_0_0_neorv32_vivado_ip;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0_neorv32_vivado_ip is
  signal arvalid : STD_LOGIC;
  signal awvalid : STD_LOGIC;
  signal awvalid_i_2_n_0 : STD_LOGIC;
  signal \axi4_bridge.axi4_bridge_inst_n_4\ : STD_LOGIC;
  signal \^m_axi_arvalid\ : STD_LOGIC;
  signal \^m_axi_awvalid\ : STD_LOGIC;
  signal \^m_axi_wvalid\ : STD_LOGIC;
  signal wvalid : STD_LOGIC;
  signal \xbus_req[cti]\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \xbus_req[stb]\ : STD_LOGIC;
begin
  m_axi_arvalid <= \^m_axi_arvalid\;
  m_axi_awvalid <= \^m_axi_awvalid\;
  m_axi_wvalid <= \^m_axi_wvalid\;
awvalid_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => awvalid_i_2_n_0
    );
\axi4_bridge.axi4_bridge_inst\: entity work.system_neorv32_vivado_ip_0_0_xbus2axi4_bridge
     port map (
      \FSM_sequential_state_reg[0]_0\ => \axi4_bridge.axi4_bridge_inst_n_4\,
      arvalid => arvalid,
      awvalid => awvalid,
      clk => clk,
      m_axi_arlen(0) => m_axi_arlen(0),
      m_axi_arvalid => \^m_axi_arvalid\,
      m_axi_awvalid => \^m_axi_awvalid\,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rlast => m_axi_rlast,
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wvalid => \^m_axi_wvalid\,
      wvalid => wvalid,
      wvalid_reg_0 => awvalid_i_2_n_0,
      xbus_cti_o(0) => \xbus_req[cti]\(1),
      xbus_stb_o => \xbus_req[stb]\
    );
neorv32_top_inst: entity work.system_neorv32_vivado_ip_0_0_neorv32_top
     port map (
      D(36) => s1_axis_tlast,
      D(35 downto 32) => s1_axis_tid(3 downto 0),
      D(31 downto 0) => s1_axis_tdata(31 downto 0),
      Q(36) => s0_axis_tlast,
      Q(35 downto 32) => s0_axis_tdest(3 downto 0),
      Q(31 downto 0) => s0_axis_tdata(31 downto 0),
      arvalid => arvalid,
      arvalid_reg => \axi4_bridge.axi4_bridge_inst_n_4\,
      awvalid => awvalid,
      clk => clk,
      gpio_i(15 downto 0) => gpio_i(15 downto 0),
      gpio_o(15 downto 0) => gpio_o(15 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => \^m_axi_arvalid\,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awprot(1 downto 0) => m_axi_awprot(1 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => \^m_axi_awvalid\,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wvalid => \^m_axi_wvalid\,
      rstn_sys_o_reg_inv => awvalid_i_2_n_0,
      s0_axis_tready => s0_axis_tready,
      s0_axis_tvalid => s0_axis_tvalid,
      s1_axis_tvalid => s1_axis_tvalid,
      spi_clk_o => spi_clk_o,
      spi_csn_o(7 downto 0) => spi_csn_o(7 downto 0),
      spi_dat_i => spi_dat_i,
      spi_dat_o => spi_dat_o,
      \trap_ctrl_reg[irq_pnd][2]\(2) => mext_irq_i,
      \trap_ctrl_reg[irq_pnd][2]\(1) => mtime_irq_i,
      \trap_ctrl_reg[irq_pnd][2]\(0) => msw_irq_i,
      uart0_ctsn_i => uart0_ctsn_i,
      uart0_rtsn_o => uart0_rtsn_o,
      uart0_rxd_i => uart0_rxd_i,
      uart0_txd_o => uart0_txd_o,
      \w_pnt_reg[0]\ => \w_pnt_reg[0]\,
      wvalid => wvalid,
      xbus_cti_o(0) => \xbus_req[cti]\(1),
      xbus_stb_o => \xbus_req[stb]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_neorv32_vivado_ip_0_0 is
  port (
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s0_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s0_axis_tvalid : out STD_LOGIC;
    s0_axis_tready : in STD_LOGIC;
    s0_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s0_axis_tlast : out STD_LOGIC;
    s1_axis_tid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s1_axis_tvalid : in STD_LOGIC;
    s1_axis_tready : out STD_LOGIC;
    s1_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s1_axis_tlast : in STD_LOGIC;
    gpio_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gpio_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    uart0_txd_o : out STD_LOGIC;
    uart0_rxd_i : in STD_LOGIC;
    uart0_rtsn_o : out STD_LOGIC;
    uart0_ctsn_i : in STD_LOGIC;
    spi_clk_o : out STD_LOGIC;
    spi_dat_o : out STD_LOGIC;
    spi_dat_i : in STD_LOGIC;
    spi_csn_o : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mtime_irq_i : in STD_LOGIC;
    msw_irq_i : in STD_LOGIC;
    mext_irq_i : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_neorv32_vivado_ip_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_neorv32_vivado_ip_0_0 : entity is "system_neorv32_vivado_ip_0_0,neorv32_vivado_ip,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of system_neorv32_vivado_ip_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of system_neorv32_vivado_ip_0_0 : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of system_neorv32_vivado_ip_0_0 : entity is "neorv32_vivado_ip,Vivado 2025.1";
end system_neorv32_vivado_ip_0_0;

architecture STRUCTURE of system_neorv32_vivado_ip_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_arlen\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axi_awprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute x_interface_mode : string;
  attribute x_interface_mode of clk : signal is "slave clk";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_BUSIF s0_axis:s1_axis:m_axi, ASSOCIATED_RESET resetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_CLK100MHZ, INSERT_VIP 0";
  attribute x_interface_info of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 m_axi ARREADY";
  attribute x_interface_info of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi ARVALID";
  attribute x_interface_info of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 m_axi AWREADY";
  attribute x_interface_info of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi AWVALID";
  attribute x_interface_info of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 m_axi BREADY";
  attribute x_interface_info of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi BVALID";
  attribute x_interface_info of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 m_axi RLAST";
  attribute x_interface_info of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 m_axi RREADY";
  attribute x_interface_info of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi RVALID";
  attribute x_interface_info of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 m_axi WLAST";
  attribute x_interface_info of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 m_axi WREADY";
  attribute x_interface_info of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi WVALID";
  attribute x_interface_info of resetn : signal is "xilinx.com:signal:reset:1.0 resetn RST";
  attribute x_interface_mode of resetn : signal is "slave resetn";
  attribute x_interface_parameter of resetn : signal is "XIL_INTERFACENAME resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s0_axis_tlast : signal is "xilinx.com:interface:axis:1.0 s0_axis TLAST";
  attribute x_interface_info of s0_axis_tready : signal is "xilinx.com:interface:axis:1.0 s0_axis TREADY";
  attribute x_interface_info of s0_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 s0_axis TVALID";
  attribute x_interface_info of s1_axis_tlast : signal is "xilinx.com:interface:axis:1.0 s1_axis TLAST";
  attribute x_interface_info of s1_axis_tready : signal is "xilinx.com:interface:axis:1.0 s1_axis TREADY";
  attribute x_interface_info of s1_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 s1_axis TVALID";
  attribute x_interface_info of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 m_axi ARADDR";
  attribute x_interface_info of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 m_axi ARBURST";
  attribute x_interface_info of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 m_axi ARCACHE";
  attribute x_interface_info of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 m_axi ARLEN";
  attribute x_interface_info of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 m_axi ARPROT";
  attribute x_interface_info of m_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 m_axi ARSIZE";
  attribute x_interface_info of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 m_axi AWADDR";
  attribute x_interface_mode of m_axi_awaddr : signal is "master m_axi";
  attribute x_interface_parameter of m_axi_awaddr : signal is "XIL_INTERFACENAME m_axi, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN system_CLK100MHZ, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 m_axi AWBURST";
  attribute x_interface_info of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 m_axi AWCACHE";
  attribute x_interface_info of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 m_axi AWLEN";
  attribute x_interface_info of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 m_axi AWPROT";
  attribute x_interface_info of m_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 m_axi AWSIZE";
  attribute x_interface_info of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 m_axi BRESP";
  attribute x_interface_info of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 m_axi RDATA";
  attribute x_interface_info of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 m_axi RRESP";
  attribute x_interface_info of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 m_axi WDATA";
  attribute x_interface_info of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 m_axi WSTRB";
  attribute x_interface_info of s0_axis_tdata : signal is "xilinx.com:interface:axis:1.0 s0_axis TDATA";
  attribute x_interface_info of s0_axis_tdest : signal is "xilinx.com:interface:axis:1.0 s0_axis TDEST";
  attribute x_interface_mode of s0_axis_tdest : signal is "master s0_axis";
  attribute x_interface_parameter of s0_axis_tdest : signal is "XIL_INTERFACENAME s0_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 4, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN system_CLK100MHZ, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of s1_axis_tdata : signal is "xilinx.com:interface:axis:1.0 s1_axis TDATA";
  attribute x_interface_info of s1_axis_tid : signal is "xilinx.com:interface:axis:1.0 s1_axis TID";
  attribute x_interface_mode of s1_axis_tid : signal is "slave s1_axis";
  attribute x_interface_parameter of s1_axis_tid : signal is "XIL_INTERFACENAME s1_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 4, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN system_CLK100MHZ, LAYERED_METADATA undef, INSERT_VIP 0";
begin
  m_axi_araddr(31 downto 0) <= \^m_axi_awaddr\(31 downto 0);
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const1>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const1>\;
  m_axi_arcache(0) <= \<const1>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \^m_axi_arlen\(0);
  m_axi_arlen(2) <= \^m_axi_arlen\(0);
  m_axi_arlen(1) <= \^m_axi_arlen\(0);
  m_axi_arlen(0) <= \^m_axi_arlen\(0);
  m_axi_arprot(2) <= \^m_axi_awprot\(2);
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \^m_axi_awprot\(0);
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const1>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_awaddr(31 downto 0) <= \^m_axi_awaddr\(31 downto 0);
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const1>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const1>\;
  m_axi_awcache(0) <= \<const1>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awprot(2) <= \^m_axi_awprot\(2);
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \^m_axi_awprot\(0);
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const1>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_bready <= \<const1>\;
  m_axi_rready <= \<const1>\;
  m_axi_wlast <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.system_neorv32_vivado_ip_0_0_neorv32_vivado_ip
     port map (
      clk => clk,
      gpio_i(15 downto 0) => gpio_i(15 downto 0),
      gpio_o(15 downto 0) => gpio_o(15 downto 0),
      m_axi_arlen(0) => \^m_axi_arlen\(0),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => \^m_axi_awaddr\(31 downto 0),
      m_axi_awprot(1) => \^m_axi_awprot\(2),
      m_axi_awprot(0) => \^m_axi_awprot\(0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      mext_irq_i => mext_irq_i,
      msw_irq_i => msw_irq_i,
      mtime_irq_i => mtime_irq_i,
      resetn => resetn,
      s0_axis_tdata(31 downto 0) => s0_axis_tdata(31 downto 0),
      s0_axis_tdest(3 downto 0) => s0_axis_tdest(3 downto 0),
      s0_axis_tlast => s0_axis_tlast,
      s0_axis_tready => s0_axis_tready,
      s0_axis_tvalid => s0_axis_tvalid,
      s1_axis_tdata(31 downto 0) => s1_axis_tdata(31 downto 0),
      s1_axis_tid(3 downto 0) => s1_axis_tid(3 downto 0),
      s1_axis_tlast => s1_axis_tlast,
      s1_axis_tvalid => s1_axis_tvalid,
      spi_clk_o => spi_clk_o,
      spi_csn_o(7 downto 0) => spi_csn_o(7 downto 0),
      spi_dat_i => spi_dat_i,
      spi_dat_o => spi_dat_o,
      uart0_ctsn_i => uart0_ctsn_i,
      uart0_rtsn_o => uart0_rtsn_o,
      uart0_rxd_i => uart0_rxd_i,
      uart0_txd_o => uart0_txd_o,
      \w_pnt_reg[0]\ => s1_axis_tready
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
