

================================================================
== Vitis HLS Report for 'decision_function_29'
================================================================
* Date:           Thu Jan 23 13:48:05 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read2332 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read23" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read2332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read2231 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read22" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read2231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read2130 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read21" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read2130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read2029 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read20" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read2029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read19" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_446 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read18" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_447 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read17" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_448 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read16" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_449 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read15" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read1423 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read1423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read1322 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read1221 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read1120 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read1019 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 23 'read' 'p_read1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read918 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 24 'read' 'p_read918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read817 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 25 'read' 'p_read817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read716 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 26 'read' 'p_read716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read615 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 27 'read' 'p_read615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read514 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 28 'read' 'p_read514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read413 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 29 'read' 'p_read413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read312 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 30 'read' 'p_read312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read211 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 31 'read' 'p_read211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read110 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 32 'read' 'p_read110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read2332, i18 51713" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_768 = icmp_slt  i18 %p_read413, i18 12657" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_768' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_769 = icmp_slt  i18 %p_read1423, i18 20" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_769' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_770 = icmp_slt  i18 %p_read514, i18 7794" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_770' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_771 = icmp_slt  i18 %p_read_448, i18 693" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_771' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_772 = icmp_slt  i18 %p_read918, i18 310" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_772' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_773 = icmp_slt  i18 %p_read110, i18 242245" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_773' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_774 = icmp_slt  i18 %p_read211, i18 91150" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_774' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_775 = icmp_slt  i18 %p_read_449, i18 26458" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_775' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_776 = icmp_slt  i18 %p_read615, i18 3143" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_776' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_777 = icmp_slt  i18 %p_read1019, i18 7" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_777' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_778 = icmp_slt  i18 %p_read2029, i18 249" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_778' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_779 = icmp_slt  i18 %p_read2231, i18 6714" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_779' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_780 = icmp_slt  i18 %p_read312, i18 16931" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_780' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_781 = icmp_slt  i18 %p_read110, i18 25226" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_781' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_782 = icmp_slt  i18 %p_read1322, i18 90" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_782' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_783 = icmp_slt  i18 %p_read110, i18 241726" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_783' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_784 = icmp_slt  i18 %p_read1120, i18 895" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_784' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_785 = icmp_slt  i18 %p_read413, i18 11028" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_785' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln86_786 = icmp_slt  i18 %p_read2130, i18 95682" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_786' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln86_787 = icmp_slt  i18 %p_read817, i18 260052" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_787' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (2.13ns)   --->   "%icmp_ln86_788 = icmp_slt  i18 %p_read918, i18 479" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_788' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (2.13ns)   --->   "%icmp_ln86_789 = icmp_slt  i18 %p_read1221, i18 4949" [firmware/BDT.h:86]   --->   Operation 55 'icmp' 'icmp_ln86_789' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (2.13ns)   --->   "%icmp_ln86_790 = icmp_slt  i18 %p_read_446, i18 7" [firmware/BDT.h:86]   --->   Operation 56 'icmp' 'icmp_ln86_790' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (2.13ns)   --->   "%icmp_ln86_791 = icmp_slt  i18 %p_read, i18 574" [firmware/BDT.h:86]   --->   Operation 57 'icmp' 'icmp_ln86_791' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (2.13ns)   --->   "%icmp_ln86_792 = icmp_slt  i18 %p_read716, i18 988" [firmware/BDT.h:86]   --->   Operation 58 'icmp' 'icmp_ln86_792' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (2.13ns)   --->   "%icmp_ln86_793 = icmp_slt  i18 %p_read_447, i18 6" [firmware/BDT.h:86]   --->   Operation 59 'icmp' 'icmp_ln86_793' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (2.13ns)   --->   "%icmp_ln86_794 = icmp_slt  i18 %p_read716, i18 303" [firmware/BDT.h:86]   --->   Operation 60 'icmp' 'icmp_ln86_794' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 61 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 62 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_768, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.97ns)   --->   "%and_ln102_738 = and i1 %icmp_ln86_769, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_738' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_151)   --->   "%xor_ln104_370 = xor i1 %icmp_ln86_769, i1 1" [firmware/BDT.h:104]   --->   Operation 64 'xor' 'xor_ln104_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_151 = and i1 %xor_ln104_370, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 65 'and' 'and_ln104_151' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.97ns)   --->   "%and_ln102_739 = and i1 %icmp_ln86_770, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_739' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns)   --->   "%and_ln102_741 = and i1 %icmp_ln86_772, i1 %and_ln102_738" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_741' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_154)   --->   "%xor_ln104_373 = xor i1 %icmp_ln86_772, i1 1" [firmware/BDT.h:104]   --->   Operation 68 'xor' 'xor_ln104_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_154 = and i1 %and_ln102_738, i1 %xor_ln104_373" [firmware/BDT.h:104]   --->   Operation 69 'and' 'and_ln104_154' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.97ns)   --->   "%and_ln102_742 = and i1 %icmp_ln86_773, i1 %and_ln104_151" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_742' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_155)   --->   "%xor_ln104_374 = xor i1 %icmp_ln86_773, i1 1" [firmware/BDT.h:104]   --->   Operation 71 'xor' 'xor_ln104_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_155 = and i1 %and_ln104_151, i1 %xor_ln104_374" [firmware/BDT.h:104]   --->   Operation 72 'and' 'and_ln104_155' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.97ns)   --->   "%and_ln102_743 = and i1 %icmp_ln86_774, i1 %and_ln102_739" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_743' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_749 = and i1 %icmp_ln86_780, i1 %and_ln102_742" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_156)   --->   "%xor_ln104_380 = xor i1 %icmp_ln86_780, i1 1" [firmware/BDT.h:104]   --->   Operation 75 'xor' 'xor_ln104_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_156 = and i1 %and_ln102_742, i1 %xor_ln104_380" [firmware/BDT.h:104]   --->   Operation 76 'and' 'and_ln104_156' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_741, i1 %and_ln102_749" [firmware/BDT.h:117]   --->   Operation 77 'or' 'or_ln117' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.95>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_369 = xor i1 %icmp_ln86_768, i1 1" [firmware/BDT.h:104]   --->   Operation 78 'xor' 'xor_ln104_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_369" [firmware/BDT.h:104]   --->   Operation 79 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_152)   --->   "%xor_ln104_371 = xor i1 %icmp_ln86_770, i1 1" [firmware/BDT.h:104]   --->   Operation 80 'xor' 'xor_ln104_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_152 = and i1 %and_ln102, i1 %xor_ln104_371" [firmware/BDT.h:104]   --->   Operation 81 'and' 'and_ln104_152' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.97ns)   --->   "%and_ln102_740 = and i1 %icmp_ln86_771, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_740' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_153)   --->   "%xor_ln104_372 = xor i1 %icmp_ln86_771, i1 1" [firmware/BDT.h:104]   --->   Operation 83 'xor' 'xor_ln104_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_153 = and i1 %and_ln104, i1 %xor_ln104_372" [firmware/BDT.h:104]   --->   Operation 84 'and' 'and_ln104_153' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_749)   --->   "%xor_ln104_375 = xor i1 %icmp_ln86_774, i1 1" [firmware/BDT.h:104]   --->   Operation 85 'xor' 'xor_ln104_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.97ns)   --->   "%and_ln102_744 = and i1 %icmp_ln86_775, i1 %and_ln104_152" [firmware/BDT.h:102]   --->   Operation 86 'and' 'and_ln102_744' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_745)   --->   "%and_ln102_747 = and i1 %icmp_ln86_778, i1 %and_ln102_741" [firmware/BDT.h:102]   --->   Operation 87 'and' 'and_ln102_747' <Predicate = (and_ln102_741 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_747)   --->   "%and_ln102_751 = and i1 %icmp_ln86_782, i1 %and_ln102_743" [firmware/BDT.h:102]   --->   Operation 88 'and' 'and_ln102_751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_749)   --->   "%and_ln102_764 = and i1 %icmp_ln86_783, i1 %xor_ln104_375" [firmware/BDT.h:102]   --->   Operation 89 'and' 'and_ln102_764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_749)   --->   "%and_ln102_752 = and i1 %and_ln102_764, i1 %and_ln102_739" [firmware/BDT.h:102]   --->   Operation 90 'and' 'and_ln102_752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_745)   --->   "%xor_ln117 = xor i1 %and_ln102_747, i1 1" [firmware/BDT.h:117]   --->   Operation 91 'xor' 'xor_ln117' <Predicate = (and_ln102_741 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_745)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 92 'zext' 'zext_ln117' <Predicate = (and_ln102_741 & or_ln117)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_745)   --->   "%select_ln117 = select i1 %and_ln102_741, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117' <Predicate = (or_ln117)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_747)   --->   "%or_ln117_706 = or i1 %or_ln117, i1 %and_ln102_751" [firmware/BDT.h:117]   --->   Operation 94 'or' 'or_ln117_706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_745 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_745' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_747)   --->   "%zext_ln117_84 = zext i2 %select_ln117_745" [firmware/BDT.h:117]   --->   Operation 96 'zext' 'zext_ln117_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.97ns)   --->   "%or_ln117_707 = or i1 %or_ln117, i1 %and_ln102_743" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_707' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_747)   --->   "%select_ln117_746 = select i1 %or_ln117_706, i3 %zext_ln117_84, i3 4" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_746' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_749)   --->   "%or_ln117_708 = or i1 %or_ln117_707, i1 %and_ln102_752" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_747 = select i1 %or_ln117_707, i3 %select_ln117_746, i3 5" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_747' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.97ns)   --->   "%or_ln117_709 = or i1 %or_ln117, i1 %and_ln102_739" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_709' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_749)   --->   "%select_ln117_748 = select i1 %or_ln117_708, i3 %select_ln117_747, i3 6" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_748' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_749 = select i1 %or_ln117_709, i3 %select_ln117_748, i3 7" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_749' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.97ns)   --->   "%or_ln117_711 = or i1 %or_ln117_709, i1 %and_ln102_744" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_711' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.97ns)   --->   "%or_ln117_713 = or i1 %or_ln117, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 105 'or' 'or_ln117_713' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.97ns)   --->   "%or_ln117_721 = or i1 %or_ln117, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 106 'or' 'or_ln117_721' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_753)   --->   "%xor_ln104_376 = xor i1 %icmp_ln86_775, i1 1" [firmware/BDT.h:104]   --->   Operation 107 'xor' 'xor_ln104_376' <Predicate = (or_ln117_713 & or_ln117_721)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.97ns)   --->   "%and_ln102_745 = and i1 %icmp_ln86_776, i1 %and_ln102_740" [firmware/BDT.h:102]   --->   Operation 108 'and' 'and_ln102_745' <Predicate = (or_ln117_721)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.97ns)   --->   "%and_ln102_746 = and i1 %icmp_ln86_777, i1 %and_ln104_153" [firmware/BDT.h:102]   --->   Operation 109 'and' 'and_ln102_746' <Predicate = (or_ln117_721)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_751)   --->   "%and_ln102_753 = and i1 %icmp_ln86_784, i1 %and_ln102_744" [firmware/BDT.h:102]   --->   Operation 110 'and' 'and_ln102_753' <Predicate = (or_ln117_711 & or_ln117_713 & or_ln117_721)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_753)   --->   "%and_ln102_765 = and i1 %icmp_ln86_785, i1 %xor_ln104_376" [firmware/BDT.h:102]   --->   Operation 111 'and' 'and_ln102_765' <Predicate = (or_ln117_713 & or_ln117_721)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_753)   --->   "%and_ln102_754 = and i1 %and_ln102_765, i1 %and_ln104_152" [firmware/BDT.h:102]   --->   Operation 112 'and' 'and_ln102_754' <Predicate = (or_ln117_713 & or_ln117_721)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_755)   --->   "%and_ln102_755 = and i1 %icmp_ln86_786, i1 %and_ln102_745" [firmware/BDT.h:102]   --->   Operation 113 'and' 'and_ln102_755' <Predicate = (or_ln117_721)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_751)   --->   "%or_ln117_710 = or i1 %or_ln117_709, i1 %and_ln102_753" [firmware/BDT.h:117]   --->   Operation 114 'or' 'or_ln117_710' <Predicate = (or_ln117_711 & or_ln117_713 & or_ln117_721)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_751)   --->   "%zext_ln117_85 = zext i3 %select_ln117_749" [firmware/BDT.h:117]   --->   Operation 115 'zext' 'zext_ln117_85' <Predicate = (or_ln117_711 & or_ln117_713 & or_ln117_721)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_751)   --->   "%select_ln117_750 = select i1 %or_ln117_710, i4 %zext_ln117_85, i4 8" [firmware/BDT.h:117]   --->   Operation 116 'select' 'select_ln117_750' <Predicate = (or_ln117_711 & or_ln117_713 & or_ln117_721)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_753)   --->   "%or_ln117_712 = or i1 %or_ln117_711, i1 %and_ln102_754" [firmware/BDT.h:117]   --->   Operation 117 'or' 'or_ln117_712' <Predicate = (or_ln117_713 & or_ln117_721)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_751 = select i1 %or_ln117_711, i4 %select_ln117_750, i4 9" [firmware/BDT.h:117]   --->   Operation 118 'select' 'select_ln117_751' <Predicate = (or_ln117_713 & or_ln117_721)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_753)   --->   "%select_ln117_752 = select i1 %or_ln117_712, i4 %select_ln117_751, i4 10" [firmware/BDT.h:117]   --->   Operation 119 'select' 'select_ln117_752' <Predicate = (or_ln117_713 & or_ln117_721)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_755)   --->   "%or_ln117_714 = or i1 %or_ln117_713, i1 %and_ln102_755" [firmware/BDT.h:117]   --->   Operation 120 'or' 'or_ln117_714' <Predicate = (or_ln117_721)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_753 = select i1 %or_ln117_713, i4 %select_ln117_752, i4 11" [firmware/BDT.h:117]   --->   Operation 121 'select' 'select_ln117_753' <Predicate = (or_ln117_721)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.97ns)   --->   "%or_ln117_715 = or i1 %or_ln117_713, i1 %and_ln102_745" [firmware/BDT.h:117]   --->   Operation 122 'or' 'or_ln117_715' <Predicate = (or_ln117_721)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_755)   --->   "%select_ln117_754 = select i1 %or_ln117_714, i4 %select_ln117_753, i4 12" [firmware/BDT.h:117]   --->   Operation 123 'select' 'select_ln117_754' <Predicate = (or_ln117_721)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_755 = select i1 %or_ln117_715, i4 %select_ln117_754, i4 13" [firmware/BDT.h:117]   --->   Operation 124 'select' 'select_ln117_755' <Predicate = (or_ln117_721)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.97ns)   --->   "%or_ln117_717 = or i1 %or_ln117_713, i1 %and_ln102_740" [firmware/BDT.h:117]   --->   Operation 125 'or' 'or_ln117_717' <Predicate = (or_ln117_721)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_757)   --->   "%xor_ln104_377 = xor i1 %icmp_ln86_776, i1 1" [firmware/BDT.h:104]   --->   Operation 126 'xor' 'xor_ln104_377' <Predicate = (or_ln117_717 & or_ln117_721)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_761)   --->   "%xor_ln104_378 = xor i1 %icmp_ln86_777, i1 1" [firmware/BDT.h:104]   --->   Operation 127 'xor' 'xor_ln104_378' <Predicate = (or_ln117_721)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.97ns)   --->   "%and_ln102_748 = and i1 %icmp_ln86_779, i1 %and_ln104_154" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_748' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_757)   --->   "%and_ln102_766 = and i1 %icmp_ln86_787, i1 %xor_ln104_377" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_766' <Predicate = (or_ln117_717 & or_ln117_721)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_757)   --->   "%and_ln102_756 = and i1 %and_ln102_766, i1 %and_ln102_740" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_756' <Predicate = (or_ln117_717 & or_ln117_721)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_759)   --->   "%and_ln102_757 = and i1 %icmp_ln86_788, i1 %and_ln102_746" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_757' <Predicate = (or_ln117_721)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_761)   --->   "%and_ln102_767 = and i1 %icmp_ln86_789, i1 %xor_ln104_378" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_767' <Predicate = (or_ln117_721)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_761)   --->   "%and_ln102_758 = and i1 %and_ln102_767, i1 %and_ln104_153" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_758' <Predicate = (or_ln117_721)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_757)   --->   "%or_ln117_716 = or i1 %or_ln117_715, i1 %and_ln102_756" [firmware/BDT.h:117]   --->   Operation 134 'or' 'or_ln117_716' <Predicate = (or_ln117_717 & or_ln117_721)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_757)   --->   "%select_ln117_756 = select i1 %or_ln117_716, i4 %select_ln117_755, i4 14" [firmware/BDT.h:117]   --->   Operation 135 'select' 'select_ln117_756' <Predicate = (or_ln117_717 & or_ln117_721)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_759)   --->   "%or_ln117_718 = or i1 %or_ln117_717, i1 %and_ln102_757" [firmware/BDT.h:117]   --->   Operation 136 'or' 'or_ln117_718' <Predicate = (or_ln117_721)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_757 = select i1 %or_ln117_717, i4 %select_ln117_756, i4 15" [firmware/BDT.h:117]   --->   Operation 137 'select' 'select_ln117_757' <Predicate = (or_ln117_721)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_759)   --->   "%zext_ln117_86 = zext i4 %select_ln117_757" [firmware/BDT.h:117]   --->   Operation 138 'zext' 'zext_ln117_86' <Predicate = (or_ln117_721)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.97ns)   --->   "%or_ln117_719 = or i1 %or_ln117_717, i1 %and_ln102_746" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_719' <Predicate = (or_ln117_721)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_759)   --->   "%select_ln117_758 = select i1 %or_ln117_718, i5 %zext_ln117_86, i5 16" [firmware/BDT.h:117]   --->   Operation 140 'select' 'select_ln117_758' <Predicate = (or_ln117_721)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_761)   --->   "%or_ln117_720 = or i1 %or_ln117_719, i1 %and_ln102_758" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_720' <Predicate = (or_ln117_721)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_759 = select i1 %or_ln117_719, i5 %select_ln117_758, i5 17" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_759' <Predicate = (or_ln117_721)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_761)   --->   "%select_ln117_760 = select i1 %or_ln117_720, i5 %select_ln117_759, i5 18" [firmware/BDT.h:117]   --->   Operation 143 'select' 'select_ln117_760' <Predicate = (or_ln117_721)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_761 = select i1 %or_ln117_721, i5 %select_ln117_760, i5 19" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_761' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.97ns)   --->   "%or_ln117_723 = or i1 %or_ln117_721, i1 %and_ln102_748" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_723' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_765)   --->   "%xor_ln104_379 = xor i1 %icmp_ln86_779, i1 1" [firmware/BDT.h:104]   --->   Operation 146 'xor' 'xor_ln104_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_763)   --->   "%and_ln102_759 = and i1 %icmp_ln86_790, i1 %and_ln102_748" [firmware/BDT.h:102]   --->   Operation 147 'and' 'and_ln102_759' <Predicate = (or_ln117_723)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_765)   --->   "%and_ln102_768 = and i1 %icmp_ln86_791, i1 %xor_ln104_379" [firmware/BDT.h:102]   --->   Operation 148 'and' 'and_ln102_768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_765)   --->   "%and_ln102_760 = and i1 %and_ln102_768, i1 %and_ln104_154" [firmware/BDT.h:102]   --->   Operation 149 'and' 'and_ln102_760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_767)   --->   "%and_ln102_761 = and i1 %icmp_ln86_792, i1 %and_ln104_156" [firmware/BDT.h:102]   --->   Operation 150 'and' 'and_ln102_761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_763)   --->   "%or_ln117_722 = or i1 %or_ln117_721, i1 %and_ln102_759" [firmware/BDT.h:117]   --->   Operation 151 'or' 'or_ln117_722' <Predicate = (or_ln117_723)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_763)   --->   "%select_ln117_762 = select i1 %or_ln117_722, i5 %select_ln117_761, i5 20" [firmware/BDT.h:117]   --->   Operation 152 'select' 'select_ln117_762' <Predicate = (or_ln117_723)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_765)   --->   "%or_ln117_724 = or i1 %or_ln117_723, i1 %and_ln102_760" [firmware/BDT.h:117]   --->   Operation 153 'or' 'or_ln117_724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_763 = select i1 %or_ln117_723, i5 %select_ln117_762, i5 21" [firmware/BDT.h:117]   --->   Operation 154 'select' 'select_ln117_763' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.97ns)   --->   "%or_ln117_725 = or i1 %or_ln117_721, i1 %and_ln104_154" [firmware/BDT.h:117]   --->   Operation 155 'or' 'or_ln117_725' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_765)   --->   "%select_ln117_764 = select i1 %or_ln117_724, i5 %select_ln117_763, i5 22" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_764' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_767)   --->   "%or_ln117_726 = or i1 %or_ln117_725, i1 %and_ln102_761" [firmware/BDT.h:117]   --->   Operation 157 'or' 'or_ln117_726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_765 = select i1 %or_ln117_725, i5 %select_ln117_764, i5 23" [firmware/BDT.h:117]   --->   Operation 158 'select' 'select_ln117_765' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.97ns)   --->   "%or_ln117_727 = or i1 %or_ln117_725, i1 %and_ln104_156" [firmware/BDT.h:117]   --->   Operation 159 'or' 'or_ln117_727' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_767)   --->   "%select_ln117_766 = select i1 %or_ln117_726, i5 %select_ln117_765, i5 24" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_766' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_767 = select i1 %or_ln117_727, i5 %select_ln117_766, i5 25" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_767' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 162 [1/1] (0.97ns)   --->   "%and_ln102_750 = and i1 %icmp_ln86_781, i1 %and_ln104_155" [firmware/BDT.h:102]   --->   Operation 162 'and' 'and_ln102_750' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_769)   --->   "%and_ln102_762 = and i1 %icmp_ln86_793, i1 %and_ln102_750" [firmware/BDT.h:102]   --->   Operation 163 'and' 'and_ln102_762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_769)   --->   "%or_ln117_728 = or i1 %or_ln117_727, i1 %and_ln102_762" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.97ns)   --->   "%or_ln117_729 = or i1 %or_ln117_727, i1 %and_ln102_750" [firmware/BDT.h:117]   --->   Operation 165 'or' 'or_ln117_729' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_769)   --->   "%select_ln117_768 = select i1 %or_ln117_728, i5 %select_ln117_767, i5 26" [firmware/BDT.h:117]   --->   Operation 166 'select' 'select_ln117_768' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_769 = select i1 %or_ln117_729, i5 %select_ln117_768, i5 27" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_769' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_381 = xor i1 %icmp_ln86_781, i1 1" [firmware/BDT.h:104]   --->   Operation 168 'xor' 'xor_ln104_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_769 = and i1 %icmp_ln86_794, i1 %xor_ln104_381" [firmware/BDT.h:102]   --->   Operation 169 'and' 'and_ln102_769' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_763 = and i1 %and_ln102_769, i1 %and_ln104_155" [firmware/BDT.h:102]   --->   Operation 170 'and' 'and_ln102_763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_730 = or i1 %or_ln117_729, i1 %and_ln102_763" [firmware/BDT.h:117]   --->   Operation 171 'or' 'or_ln117_730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_770 = select i1 %or_ln117_730, i5 %select_ln117_769, i5 28" [firmware/BDT.h:117]   --->   Operation 172 'select' 'select_ln117_770' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (3.20ns) (out node of the LUT)   --->   "%tmp = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.29i12.i12.i5, i5 0, i12 144, i5 1, i12 1496, i5 2, i12 1922, i5 3, i12 87, i5 4, i12 4089, i5 5, i12 232, i5 6, i12 3825, i5 7, i12 3587, i5 8, i12 3938, i5 9, i12 1396, i5 10, i12 3817, i5 11, i12 111, i5 12, i12 3669, i5 13, i12 314, i5 14, i12 1518, i5 15, i12 33, i5 16, i12 218, i5 17, i12 3972, i5 18, i12 309, i5 19, i12 3974, i5 20, i12 1312, i5 21, i12 16, i5 22, i12 3732, i5 23, i12 4015, i5 24, i12 983, i5 25, i12 22, i5 26, i12 144, i5 27, i12 196, i5 28, i12 4022, i12 0, i5 %select_ln117_770" [firmware/BDT.h:118]   --->   Operation 173 'sparsemux' 'tmp' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.97>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 174 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_731 = or i1 %or_ln117_727, i1 %and_ln104_155" [firmware/BDT.h:117]   --->   Operation 175 'or' 'or_ln117_731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (0.97ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_731, i12 %tmp, i12 0" [firmware/BDT.h:117]   --->   Operation 176 'select' 'agg_result_0' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 177 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read2332', firmware/BDT.h:86) on port 'p_read23' (firmware/BDT.h:86) [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [48]  (2.136 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [76]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [77]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_739', firmware/BDT.h:102) [83]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_743', firmware/BDT.h:102) [95]  (0.978 ns)

 <State 3>: 2.953ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_747', firmware/BDT.h:102) [103]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln117', firmware/BDT.h:117) [130]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [133]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_745', firmware/BDT.h:117) [135]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_746', firmware/BDT.h:117) [138]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_747', firmware/BDT.h:117) [140]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_748', firmware/BDT.h:117) [142]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_749', firmware/BDT.h:117) [144]  (0.980 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_753', firmware/BDT.h:102) [114]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_710', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_750', firmware/BDT.h:117) [147]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_751', firmware/BDT.h:117) [149]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_752', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_753', firmware/BDT.h:117) [153]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_754', firmware/BDT.h:117) [155]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_755', firmware/BDT.h:117) [157]  (1.024 ns)

 <State 5>: 3.454ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_377', firmware/BDT.h:104) [100]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_766', firmware/BDT.h:102) [118]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_756', firmware/BDT.h:102) [119]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_716', firmware/BDT.h:117) [156]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_756', firmware/BDT.h:117) [159]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_757', firmware/BDT.h:117) [161]  (1.024 ns)
	'select' operation 5 bit ('select_ln117_758', firmware/BDT.h:117) [164]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_759', firmware/BDT.h:117) [166]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_760', firmware/BDT.h:117) [168]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_761', firmware/BDT.h:117) [170]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_759', firmware/BDT.h:102) [123]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_722', firmware/BDT.h:117) [169]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_762', firmware/BDT.h:117) [172]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_763', firmware/BDT.h:117) [174]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_764', firmware/BDT.h:117) [176]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_765', firmware/BDT.h:117) [178]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_766', firmware/BDT.h:117) [180]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_767', firmware/BDT.h:117) [182]  (1.215 ns)

 <State 7>: 3.171ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_750', firmware/BDT.h:102) [109]  (0.978 ns)
	'or' operation 1 bit ('or_ln117_729', firmware/BDT.h:117) [183]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_769', firmware/BDT.h:117) [186]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_381', firmware/BDT.h:104) [110]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_769', firmware/BDT.h:102) [128]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_763', firmware/BDT.h:102) [129]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_730', firmware/BDT.h:117) [185]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_770', firmware/BDT.h:117) [188]  (0.000 ns)
	'sparsemux' operation 12 bit ('tmp', firmware/BDT.h:118) [189]  (3.205 ns)

 <State 9>: 0.978ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_731', firmware/BDT.h:117) [187]  (0.000 ns)
	'select' operation 12 bit ('agg_result_0', firmware/BDT.h:117) [190]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
