{"abstracts-retrieval-response": {
    "item": {
        "ait:process-info": {
            "ait:status": {
                "@state": "update",
                "@type": "core",
                "@stage": "S300"
            },
            "ait:date-delivered": {
                "@day": "19",
                "@timestamp": "2022-07-19T17:40:53.000053-04:00",
                "@year": "2022",
                "@month": "07"
            },
            "ait:date-sort": {
                "@day": "01",
                "@year": "2022",
                "@month": "01"
            }
        },
        "bibrecord": {
            "head": {
                "author-group": {
                    "affiliation": {
                        "country": "Thailand",
                        "@afid": "60028190",
                        "@country": "tha",
                        "city": "Bangkok",
                        "organization": [
                            {"$": "Chulalongkorn University"},
                            {"$": "Computer Science Program"},
                            {"$": "Department of Computer Engineering"},
                            {"$": "Faculty of Engineering"}
                        ],
                        "affiliation-id": {
                            "@afid": "60028190",
                            "@dptid": "113891981"
                        },
                        "ce:source-text": "Chulalongkorn University, Computer Science Program, Department of Computer Engineering, Faculty of Engineering, Bangkok, Thailand",
                        "@dptid": "113891981"
                    },
                    "author": [
                        {
                            "ce:given-name": "Yaninee",
                            "preferred-name": {
                                "ce:given-name": "Yaninee",
                                "ce:initials": "Y.",
                                "ce:surname": "Jungjarassub",
                                "ce:indexed-name": "Jungjarassub Y."
                            },
                            "@seq": "1",
                            "ce:initials": "Y.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Jungjarassub",
                            "@auid": "57778298300",
                            "ce:indexed-name": "Jungjarassub Y."
                        },
                        {
                            "ce:given-name": "Krerk",
                            "preferred-name": {
                                "ce:given-name": "Krerk",
                                "ce:initials": "K.",
                                "ce:surname": "Piromsopa",
                                "ce:indexed-name": "Piromsopa K."
                            },
                            "@seq": "2",
                            "ce:initials": "K.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Piromsopa",
                            "@auid": "14018355900",
                            "ce:indexed-name": "Piromsopa K."
                        }
                    ]
                },
                "citation-title": "A Performance Optimization of Quantum Computing Simulation using FPGA",
                "abstracts": "© 2022 IEEE.We use FPGA to optimize the simulation of quantum computing in two aspects. (a) The if-else state is used in place of tensor product calculation. This allows the tensor product of each quantum operator to be generated in a single clock cycle. (b) The pre-calculated lookup ROM is used for estimating the sine and cosine values. This facilitates the computation of quantum gates that are related to angle. To validate our work, we implement our design in VerilogHDL. The performance is evaluated using an FPGA simulator. The result shows a dramatic improvement in the simulation process comparing to those of simulation on classical computers.",
                "citation-info": {
                    "author-keywords": {"author-keyword": [
                        {
                            "$": "FPGA",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "quantum gate",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "quantum state",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "simulation",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "tensor product",
                            "@xml:lang": "eng",
                            "@original": "y"
                        }
                    ]},
                    "citation-type": {"@code": "cp"},
                    "citation-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    },
                    "abstract-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    }
                },
                "source": {
                    "website": {"ce:e-address": {
                        "$": "http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=9795349",
                        "@type": "email"
                    }},
                    "translated-sourcetitle": {
                        "$": "19th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, ECTI-CON 2022",
                        "@xml:lang": "eng"
                    },
                    "@type": "p",
                    "isbn": {
                        "@level": "volume",
                        "$": "9781665485845",
                        "@type": "electronic",
                        "@length": "13"
                    },
                    "additional-srcinfo": {"conferenceinfo": {
                        "confpublication": {"procpartno": "1 of 1"},
                        "confevent": {
                            "confname": "19th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, ECTI-CON 2022",
                            "confsponsors": {
                                "confsponsor": "ECTI Association",
                                "@complete": "n"
                            },
                            "confnumber": "19",
                            "conforganization": "Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology (ECTI) Association and Department of Electrical Engineering, Kasetsart University",
                            "confcatnumber": "CFP2206E-ART",
                            "confseriestitle": "International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology",
                            "conflocation": {
                                "venue": "Hilton Hua Hin Resort and Spa",
                                "@country": "tha",
                                "city": "Prachuap Khiri Khan"
                            },
                            "confcode": "180163",
                            "confdate": {
                                "enddate": {
                                    "@day": "27",
                                    "@year": "2022",
                                    "@month": "05"
                                },
                                "startdate": {
                                    "@day": "24",
                                    "@year": "2022",
                                    "@month": "05"
                                }
                            }
                        }
                    }},
                    "sourcetitle": "19th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, ECTI-CON 2022",
                    "publicationdate": {
                        "year": "2022",
                        "date-text": {
                            "@xfab-added": "true",
                            "$": "2022"
                        }
                    },
                    "sourcetitle-abbrev": "Int. Conf. Electr. Eng./Electron., Comput., Telecommun. Inf. Technol., ECTI-CON",
                    "@country": "usa",
                    "issuetitle": "19th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, ECTI-CON 2022",
                    "publicationyear": {"@first": "2022"},
                    "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."},
                    "@srcid": "21101094822"
                },
                "enhancement": {"classificationgroup": {"classifications": [
                    {
                        "@type": "ASJC",
                        "classification": [
                            {"$": "1705"},
                            {"$": "1702"},
                            {"$": "1706"},
                            {"$": "1708"},
                            {"$": "1710"},
                            {"$": "1711"},
                            {"$": "2208"}
                        ]
                    },
                    {
                        "@type": "CPXCLASS",
                        "classification": [
                            {
                                "classification-code": "721.2",
                                "classification-description": "Logic Elements"
                            },
                            {
                                "classification-code": "722",
                                "classification-description": "Computer Systems and Equipment"
                            },
                            {
                                "classification-code": "741.1",
                                "classification-description": "Light/Optics"
                            },
                            {
                                "classification-code": "921.1",
                                "classification-description": "Algebra"
                            },
                            {
                                "classification-code": "931.4",
                                "classification-description": "Quantum Theory; Quantum Mechanics"
                            }
                        ]
                    },
                    {
                        "@type": "FLXCLASS",
                        "classification": {
                            "classification-code": "902",
                            "classification-description": "FLUIDEX; Related Topics"
                        }
                    },
                    {
                        "@type": "SUBJABBR",
                        "classification": [
                            {"$": "COMP"},
                            {"$": "ENGI"}
                        ]
                    }
                ]}}
            },
            "item-info": {
                "copyright": {
                    "$": "Copyright 2022 Elsevier B.V., All rights reserved.",
                    "@type": "Elsevier"
                },
                "dbcollection": [
                    {"$": "CPX"},
                    {"$": "SCOPUS"},
                    {"$": "Scopusbase"}
                ],
                "history": {"date-created": {
                    "@day": "07",
                    "@timestamp": "BST 07:01:54",
                    "@year": "2022",
                    "@month": "07"
                }},
                "itemidlist": {
                    "itemid": [
                        {
                            "$": "638381429",
                            "@idtype": "PUI"
                        },
                        {
                            "$": "941292373",
                            "@idtype": "CAR-ID"
                        },
                        {
                            "$": "20222712322244",
                            "@idtype": "CPX"
                        },
                        {
                            "$": "20222297838",
                            "@idtype": "SCOPUS"
                        },
                        {
                            "$": "85133325833",
                            "@idtype": "SCP"
                        },
                        {
                            "$": "85133325833",
                            "@idtype": "SGR"
                        }
                    ],
                    "ce:doi": "10.1109/ECTI-CON54298.2022.9795571"
                }
            },
            "tail": {"bibliography": {
                "@refcount": "9",
                "reference": [
                    {
                        "ref-fulltext": "S. Monk, Programming FPGAs getting started with Verilog. 2017",
                        "@id": "1",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84907902734",
                                "@idtype": "SGR"
                            }},
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "S.",
                                "@_fa": "true",
                                "ce:surname": "Monk",
                                "ce:indexed-name": "Monk S."
                            }]},
                            "ref-sourcetitle": "Programming FPGAs Getting Started with Verilog"
                        },
                        "ce:source-text": "S. Monk, Programming FPGAs getting started with Verilog. 2017"
                    },
                    {
                        "ref-fulltext": "C. Conceicao and R. Reis, \"Efficient emulation of quantum circuits on classical hardware, \" in 2015 IEEE 6th Latin American Symposium on Circuits Systems (LASCAS), Feb. 2015, pp. 1-4. doi: 10.1109/LASCAS. 2015.7250404",
                        "@id": "2",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2015"},
                            "ref-title": {"ref-titletext": "Efficient emulation of quantum circuits on classical hardware"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1109/LASCAS.2015.7250404",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "84945162168",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "1",
                                "@last": "4"
                            }},
                            "ref-text": "Feb",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Conceicao",
                                    "ce:indexed-name": "Conceicao C."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Reis",
                                    "ce:indexed-name": "Reis R."
                                }
                            ]},
                            "ref-sourcetitle": "2015 IEEE 6th Latin American Symposium on Circuits Systems (LASCAS)"
                        },
                        "ce:source-text": "C. Conceicao and R. Reis, \"Efficient emulation of quantum circuits on classical hardware, \" in 2015 IEEE 6th Latin American Symposium on Circuits Systems (LASCAS), Feb. 2015, pp. 1-4. doi: 10.1109/LASCAS. 2015.7250404"
                    },
                    {
                        "ref-fulltext": "Y. H. Lee, M. Khalil-Hani, and M. N. Marsono, \"An FPGA-Based Quantum Computing Emulation Framework Based on Serial-Parallel Architecture, \" Int. J. Reconfigurable Comput., vol. 2016, pp. 1-18, 2016, doi: 10.1155/2016/5718124",
                        "@id": "3",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2016"},
                            "ref-title": {"ref-titletext": "An FPGA-Based Quantum Computing Emulation Framework Based on Serial-Parallel Architecture"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1155/2016/5718124",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "84965115243",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "2016"},
                                "pagerange": {
                                    "@first": "1",
                                    "@last": "18"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "Y.H.",
                                    "@_fa": "true",
                                    "ce:surname": "Lee",
                                    "ce:indexed-name": "Lee Y.H."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Khalil-Hani",
                                    "ce:indexed-name": "Khalil-Hani M."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "M.N.",
                                    "@_fa": "true",
                                    "ce:surname": "Marsono",
                                    "ce:indexed-name": "Marsono M.N."
                                }
                            ]},
                            "ref-sourcetitle": "Int. J. Reconfigurable Comput"
                        },
                        "ce:source-text": "Y. H. Lee, M. Khalil-Hani, and M. N. Marsono, \"An FPGA-Based Quantum Computing Emulation Framework Based on Serial-Parallel Architecture, \" Int. J. Reconfigurable Comput., vol. 2016, pp. 1-18, 2016, doi: 10.1155/2016/5718124"
                    },
                    {
                        "ref-fulltext": "N. Mahmud, E. El-Araby, and D. Caliga, \"Scaling reconfigurable emulation of quantum algorithms at high precision and high throughput, \" p. 21",
                        "@id": "4",
                        "ref-info": {
                            "refd-itemidlist": {"itemid": {
                                "$": "85133329911",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {"@first": "21"}},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "N.",
                                    "@_fa": "true",
                                    "ce:surname": "Mahmud",
                                    "ce:indexed-name": "Mahmud N."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "E.",
                                    "@_fa": "true",
                                    "ce:surname": "El-Araby",
                                    "ce:indexed-name": "El-Araby E."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Caliga",
                                    "ce:indexed-name": "Caliga D."
                                }
                            ]},
                            "ref-sourcetitle": "Scaling Reconfigurable Emulation of Quantum Algorithms at High Precision and High Throughput"
                        },
                        "ce:source-text": "N. Mahmud, E. El-Araby, and D. Caliga, \"Scaling reconfigurable emulation of quantum algorithms at high precision and high throughput, \" p. 21"
                    },
                    {
                        "ref-fulltext": "A. U. Khalid, Z. Zilic, and K. Radecka, \"FPGA emulation of quantum circuits, \" in IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings., San Jose, CA, USA, 2004, pp. 310-315. doi: 10.1109/ICCD.2004.1347938",
                        "@id": "5",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2004"},
                            "ref-title": {"ref-titletext": "FPGA emulation of quantum circuits"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1109/ICCD.2004.1347938",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "17644392882",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "310",
                                "@last": "315"
                            }},
                            "ref-text": "San Jose, CA, USA",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "A.U.",
                                    "@_fa": "true",
                                    "ce:surname": "Khalid",
                                    "ce:indexed-name": "Khalid A.U."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "Z.",
                                    "@_fa": "true",
                                    "ce:surname": "Zilic",
                                    "ce:indexed-name": "Zilic Z."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Radecka",
                                    "ce:indexed-name": "Radecka K."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE International Conference on Computer Design: VLSI in Computers and Processors 2004 ICCD 2004. Proceedings"
                        },
                        "ce:source-text": "A. U. Khalid, Z. Zilic, and K. Radecka, \"FPGA emulation of quantum circuits, \" in IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings., San Jose, CA, USA, 2004, pp. 310-315. doi: 10.1109/ICCD.2004.1347938"
                    },
                    {
                        "ref-fulltext": "\"An FPGA-based real quantum computer emulator-Springer-Link.\" https://link.springer.com/article/10.1007/s10825-018-1287-5 (accessed Nov. 26, 2020)",
                        "@id": "6",
                        "ref-info": {
                            "ref-website": {"ce:e-address": {
                                "$": "https://link.springer.com/article/10.1007/s10825-018-1287-5",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85058440785",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Springer-Link accessed Nov. 26 2020",
                            "ref-sourcetitle": "An FPGA-based Real Quantum Computer Emulator-"
                        },
                        "ce:source-text": "\"An FPGA-based real quantum computer emulator-Springer-Link.\" https://link.springer.com/article/10.1007/s10825-018-1287-5 (accessed Nov. 26, 2020)"
                    },
                    {
                        "ref-fulltext": "N. S. Yanofsky and M. A. Mannucci, \"Quantum Computing for Computer Scientists, \"",
                        "@id": "7",
                        "ref-info": {
                            "refd-itemidlist": {"itemid": {
                                "$": "85045556865",
                                "@idtype": "SGR"
                            }},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "N.S.",
                                    "@_fa": "true",
                                    "ce:surname": "Yanofsky",
                                    "ce:indexed-name": "Yanofsky N.S."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "M.A.",
                                    "@_fa": "true",
                                    "ce:surname": "Mannucci",
                                    "ce:indexed-name": "Mannucci M.A."
                                }
                            ]},
                            "ref-sourcetitle": "Quantum Computing for Computer Scientists"
                        },
                        "ce:source-text": "N. S. Yanofsky and M. A. Mannucci, \"Quantum Computing for Computer Scientists, \""
                    },
                    {
                        "ref-fulltext": "E. Gibney, \"Hello quantum world! Google publishes landmark quantum supremacy claim, \" Nature, vol. 574, no. 7779, Art. no. 7779, Oct. 2019, doi: 10.1038/d41586-019-03213-z",
                        "@id": "8",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2019"},
                            "ref-title": {"ref-titletext": "Hello quantum world! Google publishes landmark quantum supremacy claim"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1038/d41586-019-03213-z",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "85074084581",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "574",
                                    "@issue": "7779"
                                },
                                "pagerange": {"@first": "7779"}
                            },
                            "ref-text": "Oct",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "E.",
                                "@_fa": "true",
                                "ce:surname": "Gibney",
                                "ce:indexed-name": "Gibney E."
                            }]},
                            "ref-sourcetitle": "Nature"
                        },
                        "ce:source-text": "E. Gibney, \"Hello quantum world! Google publishes landmark quantum supremacy claim, \" Nature, vol. 574, no. 7779, Art. no. 7779, Oct. 2019, doi: 10.1038/d41586-019-03213-z"
                    },
                    {
                        "ref-fulltext": "B. Tom (2014) verilog fixed point math library [Source code]. https://github.com/freecores/verilog fixed point math library",
                        "@id": "9",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2014"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://github.com/freecores/verilogfixedpointmathlibrary",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85133404252",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[Source code]",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "B.",
                                "@_fa": "true",
                                "ce:surname": "Tom",
                                "ce:indexed-name": "Tom B."
                            }]},
                            "ref-sourcetitle": "Verilog Fixed Point Math Library"
                        },
                        "ce:source-text": "B. Tom (2014) verilog fixed point math library [Source code]. https://github.com/freecores/verilog fixed point math library"
                    }
                ]
            }}
        }
    },
    "affiliation": {
        "affiliation-city": "Bangkok",
        "@id": "60028190",
        "affilname": "Chulalongkorn University",
        "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190",
        "affiliation-country": "Thailand"
    },
    "coredata": {
        "srctype": "p",
        "eid": "2-s2.0-85133325833",
        "dc:description": "We use FPGA to optimize the simulation of quantum computing in two aspects. (a) The if-else state is used in place of tensor product calculation. This allows the tensor product of each quantum operator to be generated in a single clock cycle. (b) The pre-calculated lookup ROM is used for estimating the sine and cosine values. This facilitates the computation of quantum gates that are related to angle. To validate our work, we implement our design in VerilogHDL. The performance is evaluated using an FPGA simulator. The result shows a dramatic improvement in the simulation process comparing to those of simulation on classical computers.",
        "prism:coverDate": "2022-01-01",
        "prism:aggregationType": "Conference Proceeding",
        "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85133325833",
        "subtypeDescription": "Conference Paper",
        "dc:creator": {"author": [{
            "ce:given-name": "Yaninee",
            "preferred-name": {
                "ce:given-name": "Yaninee",
                "ce:initials": "Y.",
                "ce:surname": "Jungjarassub",
                "ce:indexed-name": "Jungjarassub Y."
            },
            "@seq": "1",
            "ce:initials": "Y.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Jungjarassub",
            "@auid": "57778298300",
            "author-url": "https://api.elsevier.com/content/author/author_id/57778298300",
            "ce:indexed-name": "Jungjarassub Y."
        }]},
        "link": [
            {
                "@_fa": "true",
                "@rel": "self",
                "@href": "https://api.elsevier.com/content/abstract/scopus_id/85133325833"
            },
            {
                "@_fa": "true",
                "@rel": "scopus",
                "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85133325833&origin=inward"
            },
            {
                "@_fa": "true",
                "@rel": "scopus-citedby",
                "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85133325833&origin=inward"
            }
        ],
        "prism:isbn": "9781665485845",
        "prism:publicationName": "19th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, ECTI-CON 2022",
        "source-id": "21101094822",
        "citedby-count": "0",
        "subtype": "cp",
        "dc:title": "A Performance Optimization of Quantum Computing Simulation using FPGA",
        "openaccess": "0",
        "openaccessFlag": "false",
        "prism:doi": "10.1109/ECTI-CON54298.2022.9795571",
        "publishercopyright": "© 2022 IEEE.",
        "dc:identifier": "SCOPUS_ID:85133325833",
        "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."
    },
    "idxterms": {"mainterm": [
        {
            "$": "Cosine values",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Lookups",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Performance optimizations",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Quantum Computing",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Quantum gates",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Quantum operators",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Quantum state",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Simulation",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Single-clock-cycle",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Tensor products",
            "@weight": "b",
            "@candidate": "n"
        }
    ]},
    "language": {"@xml:lang": "eng"},
    "authkeywords": {"author-keyword": [
        {
            "@_fa": "true",
            "$": "FPGA"
        },
        {
            "@_fa": "true",
            "$": "quantum gate"
        },
        {
            "@_fa": "true",
            "$": "quantum state"
        },
        {
            "@_fa": "true",
            "$": "simulation"
        },
        {
            "@_fa": "true",
            "$": "tensor product"
        }
    ]},
    "subject-areas": {"subject-area": [
        {
            "@_fa": "true",
            "$": "Computer Networks and Communications",
            "@code": "1705",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Artificial Intelligence",
            "@code": "1702",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Computer Science Applications",
            "@code": "1706",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Hardware and Architecture",
            "@code": "1708",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Information Systems",
            "@code": "1710",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Signal Processing",
            "@code": "1711",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Electrical and Electronic Engineering",
            "@code": "2208",
            "@abbrev": "ENGI"
        }
    ]},
    "authors": {"author": [
        {
            "ce:given-name": "Yaninee",
            "preferred-name": {
                "ce:given-name": "Yaninee",
                "ce:initials": "Y.",
                "ce:surname": "Jungjarassub",
                "ce:indexed-name": "Jungjarassub Y."
            },
            "@seq": "1",
            "ce:initials": "Y.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Jungjarassub",
            "@auid": "57778298300",
            "author-url": "https://api.elsevier.com/content/author/author_id/57778298300",
            "ce:indexed-name": "Jungjarassub Y."
        },
        {
            "ce:given-name": "Krerk",
            "preferred-name": {
                "ce:given-name": "Krerk",
                "ce:initials": "K.",
                "ce:surname": "Piromsopa",
                "ce:indexed-name": "Piromsopa K."
            },
            "@seq": "2",
            "ce:initials": "K.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Piromsopa",
            "@auid": "14018355900",
            "author-url": "https://api.elsevier.com/content/author/author_id/14018355900",
            "ce:indexed-name": "Piromsopa K."
        }
    ]}
}}