{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 216 03/06/2006 Service Pack 2.01 SJ Full Version " "Info: Version 5.1 Build 216 03/06/2006 Service Pack 2.01 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 09:44:16 2006 " "Info: Processing started: Thu May 11 09:44:16 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lvdt_interface -c lvdt_interface " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lvdt_interface -c lvdt_interface" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "lvdt_interface EP20K200EFC484-1 " "Info: Selected device EP20K200EFC484-1 for design \"lvdt_interface\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0}
{ "Info" "IFIT_FIT_GLOBAL_SIGNAL_PROMOTION" "clk automatically " "Info: Promoted cell \"clk\" to global signal automatically" {  } {  } 0 0 "Promoted cell \"%1!s!\" to global signal %2!s!" 0 0}
{ "Info" "IFIT_FIT_GLOBAL_SIGNAL_PROMOTION" "rst automatically " "Info: Promoted cell \"rst\" to global signal automatically" {  } {  } 0 0 "Promoted cell \"%1!s!\" to global signal %2!s!" 0 0}
{ "Info" "IFIT_FIT_GLOBAL_SIGNAL_PROMOTION" "clk_divider:inst4\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|pre_sclr automatically " "Info: Promoted cell \"clk_divider:inst4\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|pre_sclr\" to global signal automatically" {  } {  } 0 0 "Promoted cell \"%1!s!\" to global signal %2!s!" 0 0}
{ "Info" "IFIT_FIT_GLOBAL_SIGNAL_PROMOTION" "pulse_expander:inst33\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|pre_sclr automatically " "Info: Promoted cell \"pulse_expander:inst33\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|pre_sclr\" to global signal automatically" {  } {  } 0 0 "Promoted cell \"%1!s!\" to global signal %2!s!" 0 0}
{ "Info" "IFIT_FIT_GLOBAL_SIGNAL_PROMOTION" "pulse_expander:inst40\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|pre_sclr automatically " "Info: Promoted cell \"pulse_expander:inst40\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|pre_sclr\" to global signal automatically" {  } {  } 0 0 "Promoted cell \"%1!s!\" to global signal %2!s!" 0 0}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Thu May 11 2006 09:44:19 " "Info: Started fitting attempt 1 on Thu May 11 2006 at 09:44:19" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACER_ESTIMATED_ROUTING_RESOURCE_USAGE" "" "Info: Design requires the following device routing resources:" { { "Info" "IFITAPI_FITAPI_INFO_VPR_ROUTING_RESOURCE_USAGE_OVERALL_COL_FSTTRK" "0 " "Info: Overall column FastTrack interconnect = 0%" {  } {  } 0 0 "Overall column FastTrack interconnect = %1!d!%%" 0 0} { "Info" "IFITAPI_FITAPI_INFO_VPR_ROUTING_RESOURCE_USAGE_OVERALL_ROW_FSTTRK" "0 " "Info: Overall row FastTrack interconnect = 0%" {  } {  } 0 0 "Overall row FastTrack interconnect = %1!d!%%" 0 0} { "Info" "IFITAPI_FITAPI_INFO_VPR_ROUTING_RESOURCE_USAGE_MAX_COL_FSTTRK" "1 " "Info: Maximum column FastTrack interconnect = 1%" {  } {  } 0 0 "Maximum column FastTrack interconnect = %1!d!%%" 0 0} { "Info" "IFITAPI_FITAPI_INFO_VPR_ROUTING_RESOURCE_USAGE_MAX_ROW_FSTTRK" "4 " "Info: Maximum row FastTrack interconnect = 4%" {  } {  } 0 0 "Maximum row FastTrack interconnect = %1!d!%%" 0 0}  } {  } 0 0 "Design requires the following device routing resources:" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.296 ns register register " "Info: Estimated most critical path is register to register delay of 6.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.144 ns) 0.144 ns pulse_expander:inst33\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|sload_path\[0\] 1 REG LAB_8_O1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.144 ns) = 0.144 ns; Loc. = LAB_8_O1; Fanout = 4; REG Node = 'pulse_expander:inst33\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|sload_path\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "" { pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] } "NODE_NAME" } "" } } { "alt_synch_counter.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/alt_synch_counter.tdf" 784 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.796 ns) 1.194 ns pulse_expander:inst33\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|lpm_compare:\$00016\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\]\|aeb_out 2 COMB LAB_7_O1 1 " "Info: 2: + IC(0.254 ns) + CELL(0.796 ns) = 1.194 ns; Loc. = LAB_7_O1; Fanout = 1; COMB Node = 'pulse_expander:inst33\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|lpm_compare:\$00016\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\]\|aeb_out'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "1.050 ns" { pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00016|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out } "NODE_NAME" } "" } } { "cmpchain.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/cmpchain.tdf" 113 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.796 ns) 2.244 ns pulse_expander:inst33\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|lpm_compare:\$00016\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out 3 COMB LAB_7_O1 2 " "Info: 3: + IC(0.254 ns) + CELL(0.796 ns) = 2.244 ns; Loc. = LAB_7_O1; Fanout = 2; COMB Node = 'pulse_expander:inst33\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|lpm_compare:\$00016\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "1.050 ns" { pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00016|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00016|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out } "NODE_NAME" } "" } } { "cmpchain.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/cmpchain.tdf" 113 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.796 ns) 3.294 ns pulse_expander:inst33\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|pre_sclr 4 COMB LAB_7_O1 8 " "Info: 4: + IC(0.254 ns) + CELL(0.796 ns) = 3.294 ns; Loc. = LAB_7_O1; Fanout = 8; COMB Node = 'pulse_expander:inst33\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|pre_sclr'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "1.050 ns" { pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00016|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr } "NODE_NAME" } "" } } { "alt_synch_counter.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/alt_synch_counter.tdf" 1420 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.558 ns) + CELL(0.444 ns) 6.296 ns pulse_expander:inst33\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|sload_path\[7\] 5 REG LAB_8_O1 3 " "Info: 5: + IC(2.558 ns) + CELL(0.444 ns) = 6.296 ns; Loc. = LAB_8_O1; Fanout = 3; REG Node = 'pulse_expander:inst33\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|sload_path\[7\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "3.002 ns" { pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] } "NODE_NAME" } "" } } { "alt_synch_counter.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/alt_synch_counter.tdf" 784 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.976 ns ( 47.27 % ) " "Info: Total cell delay = 2.976 ns ( 47.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.320 ns ( 52.73 % ) " "Info: Total interconnect delay = 3.320 ns ( 52.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "6.296 ns" { pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00016|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00016|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] } "NODE_NAME" } "" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 09:44:27 2006 " "Info: Processing ended: Thu May 11 09:44:27 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
