// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.361500,HLS_SYN_LAT=16,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=118,HLS_SYN_FF=14896,HLS_SYN_LUT=85922,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [255:0] x_V;
output  [15:0] y_0_V;
output   y_0_V_ap_vld;
output  [15:0] y_1_V;
output   y_1_V_ap_vld;
output  [15:0] y_2_V;
output   y_2_V_ap_vld;
output  [15:0] y_3_V;
output   y_3_V_ap_vld;
output  [15:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
reg    ap_block_pp0_stage0_11001;
reg   [255:0] x_V_preg;
reg   [255:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [15:0] p_Val2_9_fu_316_p4;
reg  signed [15:0] p_Val2_9_reg_1421;
reg   [15:0] p_Val2_9_reg_1421_pp0_iter1_reg;
wire  signed [15:0] p_Val2_3_fu_330_p4;
reg  signed [15:0] p_Val2_3_reg_1430;
reg  signed [15:0] p_Val2_3_reg_1430_pp0_iter1_reg;
reg  signed [15:0] p_Val2_3_reg_1430_pp0_iter2_reg;
reg  signed [15:0] p_Val2_3_reg_1430_pp0_iter3_reg;
reg  signed [15:0] p_Val2_3_reg_1430_pp0_iter4_reg;
reg  signed [15:0] p_Val2_3_reg_1430_pp0_iter5_reg;
reg  signed [15:0] p_Val2_3_reg_1430_pp0_iter6_reg;
reg  signed [15:0] p_Val2_3_reg_1430_pp0_iter7_reg;
reg  signed [15:0] p_Val2_3_reg_1430_pp0_iter8_reg;
reg  signed [15:0] p_Val2_3_reg_1430_pp0_iter9_reg;
reg  signed [15:0] p_Val2_3_reg_1430_pp0_iter10_reg;
wire  signed [15:0] p_Val2_1_fu_340_p4;
reg  signed [15:0] p_Val2_1_reg_1437;
reg  signed [15:0] p_Val2_1_reg_1437_pp0_iter1_reg;
reg  signed [15:0] p_Val2_1_reg_1437_pp0_iter2_reg;
reg  signed [15:0] p_Val2_1_reg_1437_pp0_iter3_reg;
reg  signed [15:0] p_Val2_1_reg_1437_pp0_iter4_reg;
reg  signed [15:0] p_Val2_1_reg_1437_pp0_iter5_reg;
reg  signed [15:0] p_Val2_1_reg_1437_pp0_iter6_reg;
reg  signed [15:0] p_Val2_1_reg_1437_pp0_iter7_reg;
reg  signed [15:0] p_Val2_1_reg_1437_pp0_iter8_reg;
reg  signed [15:0] p_Val2_1_reg_1437_pp0_iter9_reg;
reg  signed [15:0] p_Val2_1_reg_1437_pp0_iter10_reg;
wire  signed [25:0] sext_ln1118_1_fu_350_p1;
reg  signed [25:0] sext_ln1118_1_reg_1447;
reg  signed [25:0] sext_ln1118_1_reg_1447_pp0_iter1_reg;
reg  signed [25:0] sext_ln1118_1_reg_1447_pp0_iter2_reg;
reg  signed [25:0] sext_ln1118_1_reg_1447_pp0_iter3_reg;
reg  signed [25:0] sext_ln1118_1_reg_1447_pp0_iter4_reg;
reg  signed [25:0] sext_ln1118_1_reg_1447_pp0_iter5_reg;
reg  signed [25:0] sext_ln1118_1_reg_1447_pp0_iter6_reg;
reg  signed [25:0] sext_ln1118_1_reg_1447_pp0_iter7_reg;
reg  signed [25:0] sext_ln1118_1_reg_1447_pp0_iter8_reg;
reg  signed [25:0] sext_ln1118_1_reg_1447_pp0_iter9_reg;
reg  signed [15:0] p_Val2_2_reg_1452;
reg  signed [15:0] p_Val2_2_reg_1452_pp0_iter1_reg;
reg  signed [15:0] p_Val2_2_reg_1452_pp0_iter2_reg;
reg  signed [15:0] p_Val2_2_reg_1452_pp0_iter3_reg;
reg  signed [15:0] p_Val2_2_reg_1452_pp0_iter4_reg;
reg  signed [15:0] p_Val2_2_reg_1452_pp0_iter5_reg;
reg  signed [15:0] p_Val2_2_reg_1452_pp0_iter6_reg;
reg  signed [15:0] p_Val2_2_reg_1452_pp0_iter7_reg;
reg  signed [15:0] p_Val2_2_reg_1452_pp0_iter8_reg;
reg  signed [15:0] p_Val2_2_reg_1452_pp0_iter9_reg;
wire  signed [25:0] mul_ln1192_1_fu_1180_p2;
reg  signed [25:0] mul_ln1192_1_reg_1462;
reg   [15:0] trunc_ln708_2_reg_1477;
wire  signed [15:0] p_Val2_20_fu_386_p4;
reg  signed [15:0] p_Val2_20_reg_1482;
reg  signed [15:0] p_Val2_20_reg_1482_pp0_iter1_reg;
reg  signed [15:0] p_Val2_20_reg_1482_pp0_iter2_reg;
reg  signed [15:0] p_Val2_20_reg_1482_pp0_iter3_reg;
reg  signed [15:0] p_Val2_20_reg_1482_pp0_iter4_reg;
reg  signed [15:0] p_Val2_20_reg_1482_pp0_iter5_reg;
reg  signed [15:0] p_Val2_20_reg_1482_pp0_iter6_reg;
reg  signed [15:0] p_Val2_20_reg_1482_pp0_iter7_reg;
reg   [15:0] trunc_ln708_9_reg_1492;
reg   [15:0] trunc_ln_reg_1502;
reg   [15:0] trunc_ln708_6_reg_1512;
wire  signed [27:0] grp_fu_1219_p3;
reg  signed [27:0] ret_V_22_reg_1517;
reg   [15:0] trunc_ln708_s_reg_1522;
wire  signed [16:0] lhs_V_3_fu_467_p1;
reg  signed [16:0] lhs_V_3_reg_1527;
reg  signed [16:0] lhs_V_3_reg_1527_pp0_iter3_reg;
reg  signed [16:0] lhs_V_3_reg_1527_pp0_iter4_reg;
reg  signed [16:0] lhs_V_3_reg_1527_pp0_iter5_reg;
reg  signed [16:0] lhs_V_3_reg_1527_pp0_iter6_reg;
reg  signed [16:0] lhs_V_3_reg_1527_pp0_iter7_reg;
reg  signed [16:0] lhs_V_3_reg_1527_pp0_iter8_reg;
wire  signed [16:0] r_V_4_fu_470_p1;
reg  signed [16:0] r_V_4_reg_1532;
reg  signed [16:0] r_V_4_reg_1532_pp0_iter3_reg;
reg  signed [16:0] r_V_4_reg_1532_pp0_iter4_reg;
reg  signed [16:0] r_V_4_reg_1532_pp0_iter5_reg;
reg  signed [16:0] r_V_4_reg_1532_pp0_iter6_reg;
reg  signed [16:0] r_V_4_reg_1532_pp0_iter7_reg;
reg  signed [16:0] r_V_4_reg_1532_pp0_iter8_reg;
reg   [15:0] trunc_ln708_4_reg_1542;
reg   [15:0] trunc_ln708_7_reg_1547;
reg   [15:0] trunc_ln708_10_reg_1552;
wire  signed [31:0] r_V_22_fu_1263_p2;
reg  signed [31:0] r_V_22_reg_1562;
wire  signed [16:0] ret_V_37_fu_572_p2;
reg  signed [16:0] ret_V_37_reg_1567;
reg  signed [16:0] ret_V_37_reg_1567_pp0_iter10_reg;
wire  signed [22:0] mul_ln703_fu_1269_p2;
reg  signed [22:0] mul_ln703_reg_1572;
reg  signed [11:0] outsin_V_reg_1577;
wire   [16:0] ret_V_fu_603_p2;
reg  signed [16:0] ret_V_reg_1583;
reg  signed [11:0] outcos_V_2_reg_1588;
reg  signed [11:0] outcos_V_10_reg_1593;
reg  signed [11:0] outcos_V_10_reg_1593_pp0_iter10_reg;
reg  signed [11:0] outcos_V_4_reg_1599;
reg  signed [11:0] outcos_V_4_reg_1599_pp0_iter10_reg;
reg  signed [11:0] outcos_V_4_reg_1599_pp0_iter11_reg;
reg  signed [11:0] outcos_V_4_reg_1599_pp0_iter12_reg;
reg  signed [11:0] outcos_V_4_reg_1599_pp0_iter13_reg;
wire   [38:0] r_V_23_fu_624_p2;
reg   [38:0] r_V_23_reg_1605;
wire  signed [35:0] r_V_25_fu_1275_p2;
reg  signed [35:0] r_V_25_reg_1610;
wire   [12:0] ret_V_18_fu_652_p2;
reg   [12:0] ret_V_18_reg_1615;
wire  signed [22:0] grp_fu_1281_p3;
reg  signed [22:0] ret_V_31_reg_1620;
reg  signed [11:0] outcos_V_reg_1625;
wire  signed [27:0] grp_fu_1288_p3;
reg  signed [27:0] ret_V_8_reg_1630;
wire   [12:0] r_V_50_fu_701_p2;
reg   [12:0] r_V_50_reg_1635;
wire  signed [23:0] r_V_51_fu_1296_p2;
reg  signed [23:0] r_V_51_reg_1640;
reg  signed [23:0] r_V_51_reg_1640_pp0_iter11_reg;
wire  signed [31:0] r_V_15_fu_1302_p2;
reg  signed [31:0] r_V_15_reg_1646;
wire  signed [31:0] r_V_17_fu_1308_p2;
reg  signed [31:0] r_V_17_reg_1651;
wire   [68:0] r_V_26_fu_716_p2;
reg  signed [68:0] r_V_26_reg_1656;
wire  signed [23:0] r_V_28_fu_1314_p2;
reg  signed [23:0] r_V_28_reg_1661;
wire  signed [25:0] mul_ln728_1_fu_1320_p2;
reg  signed [25:0] mul_ln728_1_reg_1666;
wire  signed [25:0] r_V_29_fu_1325_p2;
reg  signed [25:0] r_V_29_reg_1671;
reg   [11:0] outsin_V_9_reg_1676;
wire  signed [24:0] ret_V_30_fu_1331_p2;
reg  signed [24:0] ret_V_30_reg_1681;
wire  signed [22:0] grp_fu_1337_p3;
reg  signed [22:0] ret_V_32_reg_1686;
reg  signed [11:0] outsin_V_1_reg_1691;
reg   [11:0] outsin_V_2_reg_1696;
wire   [49:0] r_V_11_fu_772_p2;
reg   [49:0] r_V_11_reg_1701;
reg   [11:0] outsin_V_5_reg_1706;
wire   [35:0] add_ln700_1_fu_802_p2;
reg   [35:0] add_ln700_1_reg_1711;
wire   [38:0] r_V_18_fu_811_p2;
reg   [38:0] r_V_18_reg_1716;
wire  signed [27:0] grp_fu_1351_p3;
reg  signed [27:0] ret_V_11_reg_1721;
wire  signed [35:0] grp_fu_1359_p3;
reg  signed [35:0] ret_V_41_reg_1736;
reg   [11:0] outcos_V_5_reg_1741;
wire  signed [25:0] r_V_36_fu_1367_p2;
reg  signed [25:0] r_V_36_reg_1746;
wire  signed [23:0] r_V_38_fu_1373_p2;
reg  signed [23:0] r_V_38_reg_1751;
reg   [11:0] outcos_V_7_reg_1756;
reg   [15:0] trunc_ln708_1_reg_1761;
reg   [15:0] trunc_ln708_1_reg_1761_pp0_iter13_reg;
reg   [15:0] trunc_ln708_1_reg_1761_pp0_iter14_reg;
reg   [15:0] trunc_ln708_1_reg_1761_pp0_iter15_reg;
wire   [60:0] r_V_12_fu_932_p2;
reg   [60:0] r_V_12_reg_1766;
reg   [11:0] outsin_V_6_reg_1771;
wire   [55:0] sub_ln700_fu_961_p2;
reg   [55:0] sub_ln700_reg_1776;
wire   [75:0] grp_fu_840_p2;
reg   [75:0] mul_ln700_2_reg_1781;
reg   [11:0] outsin_V_12_reg_1786;
wire   [57:0] r_V_30_fu_983_p2;
reg   [57:0] r_V_30_reg_1791;
wire  signed [23:0] r_V_32_fu_1397_p2;
reg  signed [23:0] r_V_32_reg_1796;
reg   [11:0] outcos_V_6_reg_1801;
wire   [49:0] r_V_39_fu_1002_p2;
reg   [49:0] r_V_39_reg_1806;
wire  signed [23:0] r_V_41_fu_1403_p2;
reg  signed [23:0] r_V_41_reg_1811;
reg   [11:0] outcos_V_8_reg_1816;
wire   [71:0] r_V_13_fu_1021_p2;
reg  signed [71:0] r_V_13_reg_1821;
reg   [15:0] trunc_ln708_5_reg_1826;
reg   [15:0] trunc_ln708_5_reg_1826_pp0_iter14_reg;
reg   [15:0] trunc_ln708_5_reg_1826_pp0_iter15_reg;
wire   [79:0] r_V_33_fu_1072_p2;
reg  signed [79:0] r_V_33_reg_1831;
wire  signed [23:0] r_V_35_fu_1409_p2;
reg  signed [23:0] r_V_35_reg_1836;
wire   [67:0] r_V_42_fu_1087_p2;
reg  signed [67:0] r_V_42_reg_1841;
wire  signed [23:0] r_V_44_fu_1415_p2;
reg  signed [23:0] r_V_44_reg_1846;
wire   [75:0] grp_fu_1102_p2;
reg   [75:0] mul_ln1192_2_reg_1881;
wire   [95:0] grp_fu_1114_p2;
reg   [95:0] mul_ln1192_4_reg_1886;
wire   [85:0] grp_fu_1126_p2;
reg   [85:0] mul_ln1192_7_reg_1891;
reg    ap_block_pp0_stage0_subdone;
wire   [15:0] grp_generic_sincos_16_6_s_fu_231_in_V;
wire   [11:0] grp_generic_sincos_16_6_s_fu_231_ap_return_0;
wire   [11:0] grp_generic_sincos_16_6_s_fu_231_ap_return_1;
reg    grp_generic_sincos_16_6_s_fu_231_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call28;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call28;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call28;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call28;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call28;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call28;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call28;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call28;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call28;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call28;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call28;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call28;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call28;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call28;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call28;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call28;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call28;
reg    ap_block_pp0_stage0_11001_ignoreCallOp25;
wire   [15:0] grp_generic_sincos_16_6_s_fu_236_in_V;
wire   [11:0] grp_generic_sincos_16_6_s_fu_236_ap_return_0;
wire   [11:0] grp_generic_sincos_16_6_s_fu_236_ap_return_1;
reg    grp_generic_sincos_16_6_s_fu_236_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call71;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call71;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call71;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call71;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call71;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call71;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call71;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call71;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call71;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call71;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call71;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call71;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call71;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call71;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call71;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call71;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call71;
reg    ap_block_pp0_stage0_11001_ignoreCallOp28;
wire   [15:0] grp_generic_sincos_16_6_s_fu_241_in_V;
wire   [11:0] grp_generic_sincos_16_6_s_fu_241_ap_return_0;
wire   [11:0] grp_generic_sincos_16_6_s_fu_241_ap_return_1;
reg    grp_generic_sincos_16_6_s_fu_241_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call77;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call77;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call77;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call77;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call77;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call77;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call77;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call77;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call77;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call77;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call77;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call77;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call77;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call77;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call77;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call77;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call77;
reg    ap_block_pp0_stage0_11001_ignoreCallOp30;
wire   [15:0] grp_generic_sincos_16_6_s_fu_246_in_V;
wire   [11:0] grp_generic_sincos_16_6_s_fu_246_ap_return_0;
wire   [11:0] grp_generic_sincos_16_6_s_fu_246_ap_return_1;
reg    grp_generic_sincos_16_6_s_fu_246_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call95;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call95;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call95;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call95;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call95;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call95;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call95;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call95;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call95;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call95;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call95;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call95;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call95;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call95;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call95;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call95;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call95;
reg    ap_block_pp0_stage0_11001_ignoreCallOp34;
wire   [15:0] grp_generic_sincos_16_6_s_fu_251_in_V;
wire   [11:0] grp_generic_sincos_16_6_s_fu_251_ap_return_0;
wire   [11:0] grp_generic_sincos_16_6_s_fu_251_ap_return_1;
reg    grp_generic_sincos_16_6_s_fu_251_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call35;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call35;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call35;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call35;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call35;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call35;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call35;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call35;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call35;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call35;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call35;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call35;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call35;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call35;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call35;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call35;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call35;
reg    ap_block_pp0_stage0_11001_ignoreCallOp42;
wire   [15:0] grp_generic_sincos_16_6_s_fu_256_in_V;
wire   [11:0] grp_generic_sincos_16_6_s_fu_256_ap_return_0;
wire   [11:0] grp_generic_sincos_16_6_s_fu_256_ap_return_1;
reg    grp_generic_sincos_16_6_s_fu_256_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call83;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call83;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call83;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call83;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call83;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call83;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call83;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call83;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call83;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call83;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call83;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call83;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call83;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call83;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call83;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call83;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call83;
reg    ap_block_pp0_stage0_11001_ignoreCallOp51;
wire   [11:0] grp_generic_sincos_16_6_s_fu_261_ap_return_0;
wire   [11:0] grp_generic_sincos_16_6_s_fu_261_ap_return_1;
reg    grp_generic_sincos_16_6_s_fu_261_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call90;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call90;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call90;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call90;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call90;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call90;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call90;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call90;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call90;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call90;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call90;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call90;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call90;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call90;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call90;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call90;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call90;
reg    ap_block_pp0_stage0_11001_ignoreCallOp52;
wire   [11:0] grp_generic_sincos_16_6_s_fu_266_ap_return_0;
wire   [11:0] grp_generic_sincos_16_6_s_fu_266_ap_return_1;
reg    grp_generic_sincos_16_6_s_fu_266_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call229;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call229;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call229;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call229;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call229;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call229;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call229;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call229;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call229;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call229;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call229;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call229;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call229;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call229;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call229;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call229;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call229;
reg    ap_block_pp0_stage0_11001_ignoreCallOp60;
wire   [11:0] grp_generic_sincos_16_6_s_fu_271_ap_return_0;
wire   [11:0] grp_generic_sincos_16_6_s_fu_271_ap_return_1;
reg    grp_generic_sincos_16_6_s_fu_271_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call50;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call50;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call50;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call50;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call50;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call50;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call50;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call50;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call50;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call50;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call50;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call50;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call50;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call50;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call50;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call50;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call50;
reg    ap_block_pp0_stage0_11001_ignoreCallOp68;
wire   [15:0] grp_generic_sincos_16_6_s_fu_276_in_V;
wire   [11:0] grp_generic_sincos_16_6_s_fu_276_ap_return_0;
wire   [11:0] grp_generic_sincos_16_6_s_fu_276_ap_return_1;
reg    grp_generic_sincos_16_6_s_fu_276_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call60;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call60;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call60;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call60;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call60;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call60;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call60;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call60;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call60;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call60;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call60;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call60;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call60;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call60;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call60;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call60;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call60;
reg    ap_block_pp0_stage0_11001_ignoreCallOp71;
wire   [11:0] grp_generic_sincos_16_6_s_fu_281_ap_return_0;
wire   [11:0] grp_generic_sincos_16_6_s_fu_281_ap_return_1;
reg    grp_generic_sincos_16_6_s_fu_281_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call105;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call105;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call105;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call105;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call105;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call105;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call105;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call105;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call105;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call105;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call105;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call105;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call105;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call105;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call105;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call105;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call105;
reg    ap_block_pp0_stage0_11001_ignoreCallOp77;
wire   [11:0] grp_generic_sincos_16_6_s_fu_286_ap_return_0;
wire   [11:0] grp_generic_sincos_16_6_s_fu_286_ap_return_1;
reg    grp_generic_sincos_16_6_s_fu_286_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call196;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call196;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call196;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call196;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call196;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call196;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call196;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call196;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call196;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call196;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call196;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call196;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call196;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call196;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call196;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call196;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call196;
reg    ap_block_pp0_stage0_11001_ignoreCallOp87;
wire   [11:0] grp_generic_sincos_16_6_s_fu_291_ap_return_0;
wire   [11:0] grp_generic_sincos_16_6_s_fu_291_ap_return_1;
reg    grp_generic_sincos_16_6_s_fu_291_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call239;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call239;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call239;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call239;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call239;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call239;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call239;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call239;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call239;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call239;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call239;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call239;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call239;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call239;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call239;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call239;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call239;
reg    ap_block_pp0_stage0_11001_ignoreCallOp95;
wire   [15:0] grp_generic_sincos_16_6_s_fu_296_in_V;
wire   [11:0] grp_generic_sincos_16_6_s_fu_296_ap_return_0;
wire   [11:0] grp_generic_sincos_16_6_s_fu_296_ap_return_1;
reg    grp_generic_sincos_16_6_s_fu_296_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call111;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call111;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call111;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call111;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call111;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call111;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call111;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call111;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call111;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call111;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call111;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call111;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call111;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call111;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call111;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call111;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call111;
reg    ap_block_pp0_stage0_11001_ignoreCallOp112;
wire   [11:0] grp_generic_sincos_16_6_s_fu_301_ap_return_0;
wire   [11:0] grp_generic_sincos_16_6_s_fu_301_ap_return_1;
reg    grp_generic_sincos_16_6_s_fu_301_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call172;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call172;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call172;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call172;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call172;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call172;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call172;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call172;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call172;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call172;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call172;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call172;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call172;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call172;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call172;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call172;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call172;
reg    ap_block_pp0_stage0_11001_ignoreCallOp113;
wire   [11:0] grp_generic_sincos_16_6_s_fu_306_ap_return_0;
wire   [11:0] grp_generic_sincos_16_6_s_fu_306_ap_return_1;
reg    grp_generic_sincos_16_6_s_fu_306_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call211;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call211;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call211;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call211;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call211;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call211;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call211;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call211;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call211;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call211;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call211;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call211;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call211;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call211;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call211;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call211;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call211;
reg    ap_block_pp0_stage0_11001_ignoreCallOp115;
wire   [11:0] grp_generic_sincos_16_6_s_fu_311_ap_return_0;
wire   [11:0] grp_generic_sincos_16_6_s_fu_311_ap_return_1;
reg    grp_generic_sincos_16_6_s_fu_311_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call251;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call251;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call251;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call251;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call251;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call251;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call251;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call251;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call251;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call251;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call251;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call251;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call251;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call251;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call251;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call251;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call251;
reg    ap_block_pp0_stage0_11001_ignoreCallOp118;
reg    ap_block_pp0_stage0_01001;
wire  signed [25:0] r_V_49_fu_1186_p2;
wire  signed [25:0] grp_fu_1193_p3;
wire  signed [25:0] grp_fu_1202_p3;
(* use_dsp48 = "no" *) wire   [25:0] ret_V_33_fu_425_p2;
wire  signed [25:0] grp_fu_1210_p3;
wire  signed [25:0] grp_fu_1227_p3;
wire   [15:0] sub_ln703_fu_473_p2;
wire  signed [16:0] rhs_V_4_fu_484_p1;
wire   [16:0] ret_V_38_fu_487_p2;
wire  signed [17:0] lhs_V_5_fu_493_p1;
wire   [17:0] ret_V_15_fu_497_p2;
wire  signed [25:0] grp_fu_1236_p3;
wire   [35:0] rhs_V_6_fu_529_p3;
wire  signed [35:0] mul_ln700_3_fu_1245_p2;
(* use_dsp48 = "no" *) wire   [35:0] ret_V_43_fu_536_p2;
wire  signed [25:0] grp_fu_1252_p4;
wire  signed [16:0] rhs_V_3_fu_569_p1;
wire   [16:0] r_V_48_fu_584_p2;
wire  signed [16:0] sext_ln703_6_fu_593_p1;
wire   [16:0] ret_V_35_fu_597_p2;
wire  signed [31:0] r_V_23_fu_624_p1;
wire  signed [17:0] lhs_V_4_fu_630_p1;
wire   [17:0] ret_V_13_fu_634_p2;
wire  signed [12:0] sext_ln703_12_fu_648_p1;
wire  signed [21:0] rhs_V_1_fu_681_p3;
wire  signed [12:0] r_V_7_fu_697_p1;
wire  signed [38:0] r_V_26_fu_716_p0;
wire  signed [35:0] r_V_26_fu_716_p1;
wire   [22:0] lhs_V_1_fu_749_p3;
wire  signed [23:0] sext_ln728_3_fu_756_p1;
(* use_dsp48 = "no" *) wire   [23:0] ret_V_9_fu_760_p2;
wire  signed [27:0] r_V_11_fu_772_p0;
wire  signed [23:0] r_V_11_fu_772_p1;
wire  signed [31:0] mul_ln700_5_fu_785_p1;
wire  signed [21:0] mul_ln728_fu_1344_p2;
wire   [31:0] rhs_V_2_fu_791_p3;
wire  signed [35:0] sext_ln700_11_fu_798_p1;
wire   [35:0] mul_ln700_5_fu_785_p2;
wire  signed [31:0] r_V_18_fu_811_p1;
wire  signed [25:0] lhs_V_2_fu_823_p3;
wire  signed [12:0] sext_ln703_14_fu_860_p1;
wire   [12:0] ret_V_25_fu_863_p2;
wire  signed [34:0] lhs_V_fu_886_p3;
wire  signed [23:0] r_V_47_fu_1390_p2;
wire   [33:0] rhs_V_fu_900_p3;
wire  signed [35:0] sext_ln728_1_fu_907_p1;
wire  signed [35:0] grp_fu_1379_p4;
(* use_dsp48 = "no" *) wire   [35:0] ret_V_34_fu_911_p2;
wire  signed [49:0] r_V_12_fu_932_p0;
wire  signed [11:0] r_V_12_fu_932_p1;
wire  signed [38:0] mul_ln700_1_fu_948_p0;
wire  signed [27:0] mul_ln700_1_fu_948_p1;
wire   [55:0] shl_ln_fu_954_p3;
wire   [55:0] mul_ln700_1_fu_948_p2;
(* use_dsp48 = "no" *) wire   [35:0] ret_V_20_fu_971_p2;
wire  signed [35:0] r_V_30_fu_983_p0;
wire  signed [23:0] r_V_30_fu_983_p1;
wire  signed [25:0] r_V_39_fu_1002_p0;
wire  signed [23:0] r_V_39_fu_1002_p1;
wire  signed [60:0] r_V_13_fu_1021_p0;
wire  signed [11:0] r_V_13_fu_1021_p1;
wire   [75:0] shl_ln700_1_fu_1027_p3;
wire   [71:0] rhs_V_5_fu_1039_p3;
wire  signed [75:0] sext_ln728_5_fu_1046_p1;
wire   [75:0] sub_ln700_1_fu_1034_p2;
wire   [75:0] ret_V_40_fu_1050_p2;
wire  signed [57:0] r_V_33_fu_1072_p0;
wire  signed [23:0] r_V_33_fu_1072_p1;
wire  signed [49:0] r_V_42_fu_1087_p0;
wire  signed [23:0] r_V_42_fu_1087_p1;
wire   [75:0] ret_V_36_fu_1132_p2;
wire   [95:0] ret_V_44_fu_1148_p2;
wire   [85:0] ret_V_48_fu_1164_p2;
wire  signed [10:0] mul_ln1192_1_fu_1180_p0;
wire  signed [15:0] mul_ln1192_1_fu_1180_p1;
wire   [9:0] r_V_49_fu_1186_p0;
wire  signed [15:0] r_V_49_fu_1186_p1;
wire   [13:0] grp_fu_1193_p0;
wire   [25:0] grp_fu_1193_p2;
wire   [10:0] grp_fu_1202_p0;
wire   [12:0] grp_fu_1210_p0;
wire  signed [15:0] grp_fu_1210_p1;
wire  signed [25:0] sext_ln1116_5_fu_446_p1;
wire   [20:0] grp_fu_1210_p2;
wire   [12:0] grp_fu_1219_p0;
wire   [23:0] grp_fu_1219_p2;
wire   [12:0] grp_fu_1227_p0;
wire  signed [15:0] grp_fu_1227_p1;
wire   [18:0] grp_fu_1227_p2;
wire  signed [17:0] grp_fu_1236_p0;
wire  signed [25:0] sext_ln1118_11_fu_503_p1;
wire  signed [17:0] grp_fu_1236_p1;
wire   [25:0] grp_fu_1236_p2;
wire  signed [15:0] grp_fu_1252_p0;
wire   [9:0] grp_fu_1252_p2;
wire   [19:0] grp_fu_1252_p3;
wire  signed [15:0] r_V_22_fu_1263_p0;
wire  signed [31:0] r_V_21_fu_566_p1;
wire  signed [15:0] r_V_22_fu_1263_p1;
wire   [7:0] mul_ln703_fu_1269_p0;
wire  signed [17:0] r_V_25_fu_1275_p0;
wire  signed [35:0] r_V_24_fu_640_p1;
wire  signed [17:0] r_V_25_fu_1275_p1;
wire  signed [11:0] r_V_51_fu_1296_p0;
wire  signed [23:0] r_V_9_fu_707_p1;
wire  signed [11:0] r_V_51_fu_1296_p1;
wire  signed [15:0] r_V_15_fu_1302_p0;
wire  signed [31:0] r_V_14_fu_658_p1;
wire  signed [15:0] r_V_15_fu_1302_p1;
wire  signed [15:0] r_V_17_fu_1308_p0;
wire  signed [31:0] r_V_16_fu_668_p1;
wire  signed [15:0] r_V_17_fu_1308_p1;
wire  signed [11:0] r_V_28_fu_1314_p0;
wire  signed [23:0] r_V_27_fu_722_p1;
wire  signed [11:0] r_V_28_fu_1314_p1;
wire  signed [10:0] mul_ln728_1_fu_1320_p0;
wire  signed [15:0] mul_ln728_1_fu_1320_p1;
wire  signed [12:0] r_V_29_fu_1325_p0;
wire  signed [25:0] sext_ln1116_9_fu_725_p1;
wire  signed [12:0] r_V_29_fu_1325_p1;
wire   [8:0] ret_V_30_fu_1331_p0;
wire   [6:0] mul_ln728_fu_1344_p0;
wire  signed [10:0] grp_fu_1359_p0;
wire   [35:0] grp_fu_1359_p2;
wire  signed [12:0] r_V_36_fu_1367_p0;
wire  signed [25:0] sext_ln1116_14_fu_869_p1;
wire  signed [12:0] r_V_36_fu_1367_p1;
wire  signed [11:0] r_V_38_fu_1373_p0;
wire  signed [23:0] r_V_37_fu_873_p1;
wire  signed [11:0] r_V_38_fu_1373_p1;
wire  signed [21:0] grp_fu_1379_p0;
wire  signed [11:0] r_V_47_fu_1390_p0;
wire  signed [23:0] r_V_fu_897_p1;
wire  signed [11:0] r_V_47_fu_1390_p1;
wire  signed [11:0] r_V_32_fu_1397_p0;
wire  signed [23:0] r_V_31_fu_989_p1;
wire  signed [11:0] r_V_32_fu_1397_p1;
wire  signed [11:0] r_V_41_fu_1403_p0;
wire  signed [23:0] r_V_40_fu_1008_p1;
wire  signed [11:0] r_V_41_fu_1403_p1;
wire  signed [11:0] r_V_35_fu_1409_p0;
wire  signed [23:0] r_V_34_fu_1078_p1;
wire  signed [11:0] r_V_35_fu_1409_p1;
wire  signed [11:0] r_V_44_fu_1415_p0;
wire  signed [23:0] r_V_43_fu_1093_p1;
wire  signed [11:0] r_V_44_fu_1415_p1;
reg    grp_fu_840_ce;
reg    grp_fu_1102_ce;
reg    grp_fu_1114_ce;
reg    grp_fu_1126_ce;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to15;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 x_V_preg = 256'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_231(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_16_6_s_fu_231_in_V),
    .ap_return_0(grp_generic_sincos_16_6_s_fu_231_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_6_s_fu_231_ap_return_1),
    .ap_ce(grp_generic_sincos_16_6_s_fu_231_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_236(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_16_6_s_fu_236_in_V),
    .ap_return_0(grp_generic_sincos_16_6_s_fu_236_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_6_s_fu_236_ap_return_1),
    .ap_ce(grp_generic_sincos_16_6_s_fu_236_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_241(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_16_6_s_fu_241_in_V),
    .ap_return_0(grp_generic_sincos_16_6_s_fu_241_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_6_s_fu_241_ap_return_1),
    .ap_ce(grp_generic_sincos_16_6_s_fu_241_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_246(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_16_6_s_fu_246_in_V),
    .ap_return_0(grp_generic_sincos_16_6_s_fu_246_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_6_s_fu_246_ap_return_1),
    .ap_ce(grp_generic_sincos_16_6_s_fu_246_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_251(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_16_6_s_fu_251_in_V),
    .ap_return_0(grp_generic_sincos_16_6_s_fu_251_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_6_s_fu_251_ap_return_1),
    .ap_ce(grp_generic_sincos_16_6_s_fu_251_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_256(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_16_6_s_fu_256_in_V),
    .ap_return_0(grp_generic_sincos_16_6_s_fu_256_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_6_s_fu_256_ap_return_1),
    .ap_ce(grp_generic_sincos_16_6_s_fu_256_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_261(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_2_reg_1477),
    .ap_return_0(grp_generic_sincos_16_6_s_fu_261_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_6_s_fu_261_ap_return_1),
    .ap_ce(grp_generic_sincos_16_6_s_fu_261_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_266(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_9_reg_1492),
    .ap_return_0(grp_generic_sincos_16_6_s_fu_266_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_6_s_fu_266_ap_return_1),
    .ap_ce(grp_generic_sincos_16_6_s_fu_266_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_271(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln_reg_1502),
    .ap_return_0(grp_generic_sincos_16_6_s_fu_271_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_6_s_fu_271_ap_return_1),
    .ap_ce(grp_generic_sincos_16_6_s_fu_271_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_276(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_16_6_s_fu_276_in_V),
    .ap_return_0(grp_generic_sincos_16_6_s_fu_276_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_6_s_fu_276_ap_return_1),
    .ap_ce(grp_generic_sincos_16_6_s_fu_276_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_281(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(p_Val2_9_reg_1421_pp0_iter1_reg),
    .ap_return_0(grp_generic_sincos_16_6_s_fu_281_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_6_s_fu_281_ap_return_1),
    .ap_ce(grp_generic_sincos_16_6_s_fu_281_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_286(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_6_reg_1512),
    .ap_return_0(grp_generic_sincos_16_6_s_fu_286_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_6_s_fu_286_ap_return_1),
    .ap_ce(grp_generic_sincos_16_6_s_fu_286_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_291(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_s_reg_1522),
    .ap_return_0(grp_generic_sincos_16_6_s_fu_291_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_6_s_fu_291_ap_return_1),
    .ap_ce(grp_generic_sincos_16_6_s_fu_291_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_296(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_16_6_s_fu_296_in_V),
    .ap_return_0(grp_generic_sincos_16_6_s_fu_296_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_6_s_fu_296_ap_return_1),
    .ap_ce(grp_generic_sincos_16_6_s_fu_296_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_301(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_4_reg_1542),
    .ap_return_0(grp_generic_sincos_16_6_s_fu_301_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_6_s_fu_301_ap_return_1),
    .ap_ce(grp_generic_sincos_16_6_s_fu_301_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_306(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_7_reg_1547),
    .ap_return_0(grp_generic_sincos_16_6_s_fu_306_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_6_s_fu_306_ap_return_1),
    .ap_ce(grp_generic_sincos_16_6_s_fu_306_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_311(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_10_reg_1552),
    .ap_return_0(grp_generic_sincos_16_6_s_fu_311_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_6_s_fu_311_ap_return_1),
    .ap_ce(grp_generic_sincos_16_6_s_fu_311_ap_ce)
);

myproject_mul_69s_24s_76_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 69 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 76 ))
myproject_mul_69s_24s_76_2_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_26_reg_1656),
    .din1(r_V_28_reg_1661),
    .ce(grp_fu_840_ce),
    .dout(grp_fu_840_p2)
);

myproject_mul_72s_12s_76_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 72 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 76 ))
myproject_mul_72s_12s_76_2_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_13_reg_1821),
    .din1(outcos_V_4_reg_1599_pp0_iter13_reg),
    .ce(grp_fu_1102_ce),
    .dout(grp_fu_1102_p2)
);

myproject_mul_80s_24s_96_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 80 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 96 ))
myproject_mul_80s_24s_96_2_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_33_reg_1831),
    .din1(r_V_35_reg_1836),
    .ce(grp_fu_1114_ce),
    .dout(grp_fu_1114_p2)
);

myproject_mul_68s_24s_86_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 68 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 86 ))
myproject_mul_68s_24s_86_2_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_42_reg_1841),
    .din1(r_V_44_reg_1846),
    .ce(grp_fu_1126_ce),
    .dout(grp_fu_1126_p2)
);

myproject_mul_mul_11s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_11s_16s_26_1_1_U11(
    .din0(mul_ln1192_1_fu_1180_p0),
    .din1(mul_ln1192_1_fu_1180_p1),
    .dout(mul_ln1192_1_fu_1180_p2)
);

myproject_mul_mul_10ns_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_10ns_16s_26_1_1_U12(
    .din0(r_V_49_fu_1186_p0),
    .din1(r_V_49_fu_1186_p1),
    .dout(r_V_49_fu_1186_p2)
);

myproject_mac_muladd_14ns_16s_26ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_14ns_16s_26ns_26_1_1_U13(
    .din0(grp_fu_1193_p0),
    .din1(p_Val2_9_fu_316_p4),
    .din2(grp_fu_1193_p2),
    .dout(grp_fu_1193_p3)
);

myproject_mac_muladd_11ns_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_11ns_16s_26s_26_1_1_U14(
    .din0(grp_fu_1202_p0),
    .din1(p_Val2_2_reg_1452),
    .din2(mul_ln1192_1_reg_1462),
    .dout(grp_fu_1202_p3)
);

myproject_mac_muladd_13ns_16s_21ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_13ns_16s_21ns_26_1_1_U15(
    .din0(grp_fu_1210_p0),
    .din1(grp_fu_1210_p1),
    .din2(grp_fu_1210_p2),
    .dout(grp_fu_1210_p3)
);

myproject_mac_muladd_13ns_16s_24ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_13ns_16s_24ns_28_1_1_U16(
    .din0(grp_fu_1219_p0),
    .din1(p_Val2_9_reg_1421),
    .din2(grp_fu_1219_p2),
    .dout(grp_fu_1219_p3)
);

myproject_mac_muladd_13ns_16s_19ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_13ns_16s_19ns_26_1_1_U17(
    .din0(grp_fu_1227_p0),
    .din1(grp_fu_1227_p1),
    .din2(grp_fu_1227_p2),
    .dout(grp_fu_1227_p3)
);

myproject_mac_mulsub_18s_18s_26ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_mulsub_18s_18s_26ns_26_1_1_U18(
    .din0(grp_fu_1236_p0),
    .din1(grp_fu_1236_p1),
    .din2(grp_fu_1236_p2),
    .dout(grp_fu_1236_p3)
);

myproject_mul_mul_28s_16s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 36 ))
myproject_mul_mul_28s_16s_36_1_1_U19(
    .din0(ret_V_22_reg_1517),
    .din1(p_Val2_9_reg_1421_pp0_iter1_reg),
    .dout(mul_ln700_3_fu_1245_p2)
);

myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 20 ),
    .dout_WIDTH( 26 ))
myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U20(
    .din0(grp_fu_1252_p0),
    .din1(p_Val2_1_reg_1437_pp0_iter1_reg),
    .din2(grp_fu_1252_p2),
    .din3(grp_fu_1252_p3),
    .dout(grp_fu_1252_p4)
);

myproject_mul_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_16s_16s_32_1_1_U21(
    .din0(r_V_22_fu_1263_p0),
    .din1(r_V_22_fu_1263_p1),
    .dout(r_V_22_fu_1263_p2)
);

myproject_mul_mul_8ns_16s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_8ns_16s_23_1_1_U22(
    .din0(mul_ln703_fu_1269_p0),
    .din1(p_Val2_1_reg_1437_pp0_iter8_reg),
    .dout(mul_ln703_fu_1269_p2)
);

myproject_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
myproject_mul_mul_18s_18s_36_1_1_U23(
    .din0(r_V_25_fu_1275_p0),
    .din1(r_V_25_fu_1275_p1),
    .dout(r_V_25_fu_1275_p2)
);

myproject_mac_muladd_20s_12s_23s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
myproject_mac_muladd_20s_12s_23s_23_1_1_U24(
    .din0(20'd91),
    .din1(outsin_V_reg_1577),
    .din2(mul_ln703_reg_1572),
    .dout(grp_fu_1281_p3)
);

myproject_mac_mul_sub_17s_12s_22s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 28 ))
myproject_mac_mul_sub_17s_12s_22s_28_1_1_U25(
    .din0(ret_V_reg_1583),
    .din1(outcos_V_2_reg_1588),
    .din2(rhs_V_1_fu_681_p3),
    .dout(grp_fu_1288_p3)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U26(
    .din0(r_V_51_fu_1296_p0),
    .din1(r_V_51_fu_1296_p1),
    .dout(r_V_51_fu_1296_p2)
);

myproject_mul_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_16s_16s_32_1_1_U27(
    .din0(r_V_15_fu_1302_p0),
    .din1(r_V_15_fu_1302_p1),
    .dout(r_V_15_fu_1302_p2)
);

myproject_mul_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_16s_16s_32_1_1_U28(
    .din0(r_V_17_fu_1308_p0),
    .din1(r_V_17_fu_1308_p1),
    .dout(r_V_17_fu_1308_p2)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U29(
    .din0(r_V_28_fu_1314_p0),
    .din1(r_V_28_fu_1314_p1),
    .dout(r_V_28_fu_1314_p2)
);

myproject_mul_mul_11s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_11s_16s_26_1_1_U30(
    .din0(mul_ln728_1_fu_1320_p0),
    .din1(mul_ln728_1_fu_1320_p1),
    .dout(mul_ln728_1_fu_1320_p2)
);

myproject_mul_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_13s_13s_26_1_1_U31(
    .din0(r_V_29_fu_1325_p0),
    .din1(r_V_29_fu_1325_p1),
    .dout(r_V_29_fu_1325_p2)
);

myproject_mul_mul_9ns_17s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_9ns_17s_25_1_1_U32(
    .din0(ret_V_30_fu_1331_p0),
    .din1(ret_V_37_reg_1567_pp0_iter10_reg),
    .dout(ret_V_30_fu_1331_p2)
);

myproject_mac_mulsub_20s_12s_23s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
myproject_mac_mulsub_20s_12s_23s_23_1_1_U33(
    .din0(20'd91),
    .din1(outcos_V_reg_1625),
    .din2(ret_V_31_reg_1620),
    .dout(grp_fu_1337_p3)
);

myproject_mul_mul_7ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_7ns_16s_22_1_1_U34(
    .din0(mul_ln728_fu_1344_p0),
    .din1(p_Val2_1_reg_1437_pp0_iter10_reg),
    .dout(mul_ln728_fu_1344_p2)
);

myproject_mac_muladd_16s_12s_26s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_16s_12s_26s_28_1_1_U35(
    .din0(p_Val2_3_reg_1430_pp0_iter10_reg),
    .din1(outcos_V_4_reg_1599_pp0_iter10_reg),
    .din2(lhs_V_2_fu_823_p3),
    .dout(grp_fu_1351_p3)
);

myproject_mac_muladd_11s_26s_36ns_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 26 ),
    .din2_WIDTH( 36 ),
    .dout_WIDTH( 36 ))
myproject_mac_muladd_11s_26s_36ns_36_1_1_U36(
    .din0(grp_fu_1359_p0),
    .din1(r_V_29_reg_1671),
    .din2(grp_fu_1359_p2),
    .dout(grp_fu_1359_p3)
);

myproject_mul_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_13s_13s_26_1_1_U37(
    .din0(r_V_36_fu_1367_p0),
    .din1(r_V_36_fu_1367_p1),
    .dout(r_V_36_fu_1367_p2)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U38(
    .din0(r_V_38_fu_1373_p0),
    .din1(r_V_38_fu_1373_p1),
    .dout(r_V_38_fu_1373_p2)
);

myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 23 ),
    .din2_WIDTH( 12 ),
    .din3_WIDTH( 35 ),
    .dout_WIDTH( 36 ))
myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_U39(
    .din0(grp_fu_1379_p0),
    .din1(ret_V_32_reg_1686),
    .din2(outsin_V_1_reg_1691),
    .din3(lhs_V_fu_886_p3),
    .dout(grp_fu_1379_p4)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U40(
    .din0(r_V_47_fu_1390_p0),
    .din1(r_V_47_fu_1390_p1),
    .dout(r_V_47_fu_1390_p2)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U41(
    .din0(r_V_32_fu_1397_p0),
    .din1(r_V_32_fu_1397_p1),
    .dout(r_V_32_fu_1397_p2)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U42(
    .din0(r_V_41_fu_1403_p0),
    .din1(r_V_41_fu_1403_p1),
    .dout(r_V_41_fu_1403_p2)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U43(
    .din0(r_V_35_fu_1409_p0),
    .din1(r_V_35_fu_1409_p1),
    .dout(r_V_35_fu_1409_p2)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U44(
    .din0(r_V_44_fu_1415_p0),
    .din1(r_V_44_fu_1415_p1),
    .dout(r_V_44_fu_1415_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 256'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln700_1_reg_1711 <= add_ln700_1_fu_802_p2;
        lhs_V_3_reg_1527 <= lhs_V_3_fu_467_p1;
        lhs_V_3_reg_1527_pp0_iter3_reg <= lhs_V_3_reg_1527;
        lhs_V_3_reg_1527_pp0_iter4_reg <= lhs_V_3_reg_1527_pp0_iter3_reg;
        lhs_V_3_reg_1527_pp0_iter5_reg <= lhs_V_3_reg_1527_pp0_iter4_reg;
        lhs_V_3_reg_1527_pp0_iter6_reg <= lhs_V_3_reg_1527_pp0_iter5_reg;
        lhs_V_3_reg_1527_pp0_iter7_reg <= lhs_V_3_reg_1527_pp0_iter6_reg;
        lhs_V_3_reg_1527_pp0_iter8_reg <= lhs_V_3_reg_1527_pp0_iter7_reg;
        mul_ln1192_2_reg_1881 <= grp_fu_1102_p2;
        mul_ln1192_4_reg_1886 <= grp_fu_1114_p2;
        mul_ln1192_7_reg_1891 <= grp_fu_1126_p2;
        mul_ln700_2_reg_1781 <= grp_fu_840_p2;
        mul_ln703_reg_1572 <= mul_ln703_fu_1269_p2;
        mul_ln728_1_reg_1666 <= mul_ln728_1_fu_1320_p2;
        outcos_V_10_reg_1593 <= grp_generic_sincos_16_6_s_fu_246_ap_return_1;
        outcos_V_10_reg_1593_pp0_iter10_reg <= outcos_V_10_reg_1593;
        outcos_V_2_reg_1588 <= grp_generic_sincos_16_6_s_fu_241_ap_return_1;
        outcos_V_4_reg_1599 <= grp_generic_sincos_16_6_s_fu_231_ap_return_1;
        outcos_V_4_reg_1599_pp0_iter10_reg <= outcos_V_4_reg_1599;
        outcos_V_4_reg_1599_pp0_iter11_reg <= outcos_V_4_reg_1599_pp0_iter10_reg;
        outcos_V_4_reg_1599_pp0_iter12_reg <= outcos_V_4_reg_1599_pp0_iter11_reg;
        outcos_V_4_reg_1599_pp0_iter13_reg <= outcos_V_4_reg_1599_pp0_iter12_reg;
        outcos_V_5_reg_1741 <= grp_generic_sincos_16_6_s_fu_286_ap_return_1;
        outcos_V_6_reg_1801 <= grp_generic_sincos_16_6_s_fu_306_ap_return_1;
        outcos_V_7_reg_1756 <= grp_generic_sincos_16_6_s_fu_291_ap_return_1;
        outcos_V_8_reg_1816 <= grp_generic_sincos_16_6_s_fu_311_ap_return_1;
        outcos_V_reg_1625 <= grp_generic_sincos_16_6_s_fu_251_ap_return_1;
        outsin_V_12_reg_1786 <= grp_generic_sincos_16_6_s_fu_301_ap_return_0;
        outsin_V_1_reg_1691 <= grp_generic_sincos_16_6_s_fu_271_ap_return_0;
        outsin_V_2_reg_1696 <= grp_generic_sincos_16_6_s_fu_276_ap_return_0;
        outsin_V_5_reg_1706 <= grp_generic_sincos_16_6_s_fu_281_ap_return_0;
        outsin_V_6_reg_1771 <= grp_generic_sincos_16_6_s_fu_296_ap_return_0;
        outsin_V_9_reg_1676 <= grp_generic_sincos_16_6_s_fu_266_ap_return_0;
        outsin_V_reg_1577 <= grp_generic_sincos_16_6_s_fu_231_ap_return_0;
        p_Val2_1_reg_1437_pp0_iter10_reg <= p_Val2_1_reg_1437_pp0_iter9_reg;
        p_Val2_1_reg_1437_pp0_iter2_reg <= p_Val2_1_reg_1437_pp0_iter1_reg;
        p_Val2_1_reg_1437_pp0_iter3_reg <= p_Val2_1_reg_1437_pp0_iter2_reg;
        p_Val2_1_reg_1437_pp0_iter4_reg <= p_Val2_1_reg_1437_pp0_iter3_reg;
        p_Val2_1_reg_1437_pp0_iter5_reg <= p_Val2_1_reg_1437_pp0_iter4_reg;
        p_Val2_1_reg_1437_pp0_iter6_reg <= p_Val2_1_reg_1437_pp0_iter5_reg;
        p_Val2_1_reg_1437_pp0_iter7_reg <= p_Val2_1_reg_1437_pp0_iter6_reg;
        p_Val2_1_reg_1437_pp0_iter8_reg <= p_Val2_1_reg_1437_pp0_iter7_reg;
        p_Val2_1_reg_1437_pp0_iter9_reg <= p_Val2_1_reg_1437_pp0_iter8_reg;
        p_Val2_20_reg_1482_pp0_iter2_reg <= p_Val2_20_reg_1482_pp0_iter1_reg;
        p_Val2_20_reg_1482_pp0_iter3_reg <= p_Val2_20_reg_1482_pp0_iter2_reg;
        p_Val2_20_reg_1482_pp0_iter4_reg <= p_Val2_20_reg_1482_pp0_iter3_reg;
        p_Val2_20_reg_1482_pp0_iter5_reg <= p_Val2_20_reg_1482_pp0_iter4_reg;
        p_Val2_20_reg_1482_pp0_iter6_reg <= p_Val2_20_reg_1482_pp0_iter5_reg;
        p_Val2_20_reg_1482_pp0_iter7_reg <= p_Val2_20_reg_1482_pp0_iter6_reg;
        p_Val2_2_reg_1452_pp0_iter2_reg <= p_Val2_2_reg_1452_pp0_iter1_reg;
        p_Val2_2_reg_1452_pp0_iter3_reg <= p_Val2_2_reg_1452_pp0_iter2_reg;
        p_Val2_2_reg_1452_pp0_iter4_reg <= p_Val2_2_reg_1452_pp0_iter3_reg;
        p_Val2_2_reg_1452_pp0_iter5_reg <= p_Val2_2_reg_1452_pp0_iter4_reg;
        p_Val2_2_reg_1452_pp0_iter6_reg <= p_Val2_2_reg_1452_pp0_iter5_reg;
        p_Val2_2_reg_1452_pp0_iter7_reg <= p_Val2_2_reg_1452_pp0_iter6_reg;
        p_Val2_2_reg_1452_pp0_iter8_reg <= p_Val2_2_reg_1452_pp0_iter7_reg;
        p_Val2_2_reg_1452_pp0_iter9_reg <= p_Val2_2_reg_1452_pp0_iter8_reg;
        p_Val2_3_reg_1430_pp0_iter10_reg <= p_Val2_3_reg_1430_pp0_iter9_reg;
        p_Val2_3_reg_1430_pp0_iter2_reg <= p_Val2_3_reg_1430_pp0_iter1_reg;
        p_Val2_3_reg_1430_pp0_iter3_reg <= p_Val2_3_reg_1430_pp0_iter2_reg;
        p_Val2_3_reg_1430_pp0_iter4_reg <= p_Val2_3_reg_1430_pp0_iter3_reg;
        p_Val2_3_reg_1430_pp0_iter5_reg <= p_Val2_3_reg_1430_pp0_iter4_reg;
        p_Val2_3_reg_1430_pp0_iter6_reg <= p_Val2_3_reg_1430_pp0_iter5_reg;
        p_Val2_3_reg_1430_pp0_iter7_reg <= p_Val2_3_reg_1430_pp0_iter6_reg;
        p_Val2_3_reg_1430_pp0_iter8_reg <= p_Val2_3_reg_1430_pp0_iter7_reg;
        p_Val2_3_reg_1430_pp0_iter9_reg <= p_Val2_3_reg_1430_pp0_iter8_reg;
        r_V_11_reg_1701 <= r_V_11_fu_772_p2;
        r_V_12_reg_1766 <= r_V_12_fu_932_p2;
        r_V_13_reg_1821 <= r_V_13_fu_1021_p2;
        r_V_15_reg_1646 <= r_V_15_fu_1302_p2;
        r_V_17_reg_1651 <= r_V_17_fu_1308_p2;
        r_V_18_reg_1716 <= r_V_18_fu_811_p2;
        r_V_22_reg_1562 <= r_V_22_fu_1263_p2;
        r_V_23_reg_1605 <= r_V_23_fu_624_p2;
        r_V_25_reg_1610 <= r_V_25_fu_1275_p2;
        r_V_26_reg_1656 <= r_V_26_fu_716_p2;
        r_V_28_reg_1661 <= r_V_28_fu_1314_p2;
        r_V_29_reg_1671 <= r_V_29_fu_1325_p2;
        r_V_30_reg_1791 <= r_V_30_fu_983_p2;
        r_V_32_reg_1796 <= r_V_32_fu_1397_p2;
        r_V_33_reg_1831 <= r_V_33_fu_1072_p2;
        r_V_35_reg_1836 <= r_V_35_fu_1409_p2;
        r_V_36_reg_1746 <= r_V_36_fu_1367_p2;
        r_V_38_reg_1751 <= r_V_38_fu_1373_p2;
        r_V_39_reg_1806 <= r_V_39_fu_1002_p2;
        r_V_41_reg_1811 <= r_V_41_fu_1403_p2;
        r_V_42_reg_1841 <= r_V_42_fu_1087_p2;
        r_V_44_reg_1846 <= r_V_44_fu_1415_p2;
        r_V_4_reg_1532 <= r_V_4_fu_470_p1;
        r_V_4_reg_1532_pp0_iter3_reg <= r_V_4_reg_1532;
        r_V_4_reg_1532_pp0_iter4_reg <= r_V_4_reg_1532_pp0_iter3_reg;
        r_V_4_reg_1532_pp0_iter5_reg <= r_V_4_reg_1532_pp0_iter4_reg;
        r_V_4_reg_1532_pp0_iter6_reg <= r_V_4_reg_1532_pp0_iter5_reg;
        r_V_4_reg_1532_pp0_iter7_reg <= r_V_4_reg_1532_pp0_iter6_reg;
        r_V_4_reg_1532_pp0_iter8_reg <= r_V_4_reg_1532_pp0_iter7_reg;
        r_V_50_reg_1635 <= r_V_50_fu_701_p2;
        r_V_51_reg_1640 <= r_V_51_fu_1296_p2;
        r_V_51_reg_1640_pp0_iter11_reg <= r_V_51_reg_1640;
        ret_V_18_reg_1615 <= ret_V_18_fu_652_p2;
        ret_V_30_reg_1681 <= ret_V_30_fu_1331_p2;
        ret_V_37_reg_1567 <= ret_V_37_fu_572_p2;
        ret_V_37_reg_1567_pp0_iter10_reg <= ret_V_37_reg_1567;
        ret_V_reg_1583 <= ret_V_fu_603_p2;
        sext_ln1118_1_reg_1447_pp0_iter2_reg <= sext_ln1118_1_reg_1447_pp0_iter1_reg;
        sext_ln1118_1_reg_1447_pp0_iter3_reg <= sext_ln1118_1_reg_1447_pp0_iter2_reg;
        sext_ln1118_1_reg_1447_pp0_iter4_reg <= sext_ln1118_1_reg_1447_pp0_iter3_reg;
        sext_ln1118_1_reg_1447_pp0_iter5_reg <= sext_ln1118_1_reg_1447_pp0_iter4_reg;
        sext_ln1118_1_reg_1447_pp0_iter6_reg <= sext_ln1118_1_reg_1447_pp0_iter5_reg;
        sext_ln1118_1_reg_1447_pp0_iter7_reg <= sext_ln1118_1_reg_1447_pp0_iter6_reg;
        sext_ln1118_1_reg_1447_pp0_iter8_reg <= sext_ln1118_1_reg_1447_pp0_iter7_reg;
        sext_ln1118_1_reg_1447_pp0_iter9_reg <= sext_ln1118_1_reg_1447_pp0_iter8_reg;
        sub_ln700_reg_1776 <= sub_ln700_fu_961_p2;
        trunc_ln708_10_reg_1552 <= {{grp_fu_1252_p4[25:10]}};
        trunc_ln708_1_reg_1761 <= {{ret_V_34_fu_911_p2[35:20]}};
        trunc_ln708_1_reg_1761_pp0_iter13_reg <= trunc_ln708_1_reg_1761;
        trunc_ln708_1_reg_1761_pp0_iter14_reg <= trunc_ln708_1_reg_1761_pp0_iter13_reg;
        trunc_ln708_1_reg_1761_pp0_iter15_reg <= trunc_ln708_1_reg_1761_pp0_iter14_reg;
        trunc_ln708_4_reg_1542 <= {{grp_fu_1236_p3[25:10]}};
        trunc_ln708_5_reg_1826 <= {{ret_V_40_fu_1050_p2[75:60]}};
        trunc_ln708_5_reg_1826_pp0_iter14_reg <= trunc_ln708_5_reg_1826;
        trunc_ln708_5_reg_1826_pp0_iter15_reg <= trunc_ln708_5_reg_1826_pp0_iter14_reg;
        trunc_ln708_7_reg_1547 <= {{ret_V_43_fu_536_p2[35:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln1192_1_reg_1462 <= mul_ln1192_1_fu_1180_p2;
        p_Val2_1_reg_1437 <= {{x_V_in_sig[255:240]}};
        p_Val2_1_reg_1437_pp0_iter1_reg <= p_Val2_1_reg_1437;
        p_Val2_20_reg_1482 <= {{x_V_in_sig[63:48]}};
        p_Val2_20_reg_1482_pp0_iter1_reg <= p_Val2_20_reg_1482;
        p_Val2_2_reg_1452 <= {{x_V_in_sig[47:32]}};
        p_Val2_2_reg_1452_pp0_iter1_reg <= p_Val2_2_reg_1452;
        p_Val2_3_reg_1430 <= {{x_V_in_sig[79:64]}};
        p_Val2_3_reg_1430_pp0_iter1_reg <= p_Val2_3_reg_1430;
        p_Val2_9_reg_1421 <= {{x_V_in_sig[239:224]}};
        p_Val2_9_reg_1421_pp0_iter1_reg <= p_Val2_9_reg_1421;
        sext_ln1118_1_reg_1447 <= sext_ln1118_1_fu_350_p1;
        sext_ln1118_1_reg_1447_pp0_iter1_reg <= sext_ln1118_1_reg_1447;
        trunc_ln708_2_reg_1477 <= {{r_V_49_fu_1186_p2[25:10]}};
        trunc_ln708_6_reg_1512 <= {{grp_fu_1210_p3[25:10]}};
        trunc_ln708_9_reg_1492 <= {{grp_fu_1193_p3[25:10]}};
        trunc_ln708_s_reg_1522 <= {{grp_fu_1227_p3[25:10]}};
        trunc_ln_reg_1502 <= {{ret_V_33_fu_425_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ret_V_11_reg_1721 <= grp_fu_1351_p3;
        ret_V_32_reg_1686 <= grp_fu_1337_p3;
        ret_V_41_reg_1736 <= grp_fu_1359_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_22_reg_1517 <= grp_fu_1219_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ret_V_31_reg_1620 <= grp_fu_1281_p3;
        ret_V_8_reg_1630 <= grp_fu_1288_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to15 = 1'b1;
    end else begin
        ap_idle_pp0_0to15 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to15 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1102_ce = 1'b1;
    end else begin
        grp_fu_1102_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1114_ce = 1'b1;
    end else begin
        grp_fu_1114_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1126_ce = 1'b1;
    end else begin
        grp_fu_1126_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_840_ce = 1'b1;
    end else begin
        grp_fu_840_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp25) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_231_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_231_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp28) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_236_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_236_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp30) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_241_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_241_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp34) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_246_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_246_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp42) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_251_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_251_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp51) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_256_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_256_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp52) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_261_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_261_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp60) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_266_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_266_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp68) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_271_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_271_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp71) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_276_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_276_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp77) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_281_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_281_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp87) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_286_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_286_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp95) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_291_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_291_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp112) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_296_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_296_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp113) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_301_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_301_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp115) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_306_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_306_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp118) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_311_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_311_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln700_1_fu_802_p2 = ($signed(sext_ln700_11_fu_798_p1) + $signed(mul_ln700_5_fu_785_p2));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp112 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp113 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp115 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp118 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp25 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp28 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp30 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp34 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp42 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp51 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp52 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp60 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp68 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp71 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp77 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp87 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp95 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call172 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call211 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call229 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call172 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call211 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call229 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call172 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call211 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call229 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call172 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call211 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call229 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call172 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call211 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call229 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call172 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call211 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call229 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call172 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call211 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call229 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call172 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call211 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call229 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call95 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call105 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call111 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call172 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call196 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call211 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call229 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call239 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call251 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call28 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call35 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call50 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call60 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call71 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call77 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call83 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call90 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call95 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call172 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call211 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call229 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call172 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call211 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call229 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call172 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call211 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call229 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call172 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call211 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call229 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call172 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call211 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call229 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call172 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call211 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call229 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call172 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call211 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call229 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call172 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call211 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call229 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1193_p0 = 26'd5004;

assign grp_fu_1193_p2 = {{p_Val2_20_fu_386_p4}, {10'd0}};

assign grp_fu_1202_p0 = 26'd725;

assign grp_fu_1210_p0 = 26'd2419;

assign grp_fu_1210_p1 = sext_ln1116_5_fu_446_p1;

assign grp_fu_1210_p2 = 26'd894976;

assign grp_fu_1219_p0 = 28'd2419;

assign grp_fu_1219_p2 = 28'd4633600;

assign grp_fu_1227_p0 = 26'd2935;

assign grp_fu_1227_p1 = sext_ln1116_5_fu_446_p1;

assign grp_fu_1227_p2 = 26'd182272;

assign grp_fu_1236_p0 = sext_ln1118_11_fu_503_p1;

assign grp_fu_1236_p1 = sext_ln1118_11_fu_503_p1;

assign grp_fu_1236_p2 = {{p_Val2_2_reg_1452_pp0_iter1_reg}, {10'd0}};

assign grp_fu_1252_p0 = rhs_V_4_fu_484_p1;

assign grp_fu_1252_p2 = 26'd452;

assign grp_fu_1252_p3 = 26'd402432;

assign grp_fu_1359_p0 = 36'd68719476037;

assign grp_fu_1359_p2 = {{mul_ln728_1_reg_1666}, {10'd0}};

assign grp_fu_1379_p0 = 24'd15502336;

assign grp_generic_sincos_16_6_s_fu_231_in_V = {{x_V_in_sig[47:32]}};

assign grp_generic_sincos_16_6_s_fu_236_in_V = x_V_in_sig[15:0];

assign grp_generic_sincos_16_6_s_fu_241_in_V = ($signed(p_Val2_9_fu_316_p4) - $signed(p_Val2_3_fu_330_p4));

assign grp_generic_sincos_16_6_s_fu_246_in_V = {{x_V_in_sig[63:48]}};

assign grp_generic_sincos_16_6_s_fu_251_in_V = ($signed(p_Val2_3_reg_1430) + $signed(p_Val2_1_reg_1437));

assign grp_generic_sincos_16_6_s_fu_256_in_V = ($signed(16'd65140) + $signed(p_Val2_2_reg_1452));

assign grp_generic_sincos_16_6_s_fu_276_in_V = (16'd298 + sub_ln703_fu_473_p2);

assign grp_generic_sincos_16_6_s_fu_296_in_V = ($signed(16'd65480) + $signed(p_Val2_20_reg_1482_pp0_iter2_reg));

assign lhs_V_1_fu_749_p3 = {{r_V_50_reg_1635}, {10'd0}};

assign lhs_V_2_fu_823_p3 = {{p_Val2_1_reg_1437_pp0_iter10_reg}, {10'd0}};

assign lhs_V_3_fu_467_p1 = $signed(p_Val2_9_reg_1421_pp0_iter1_reg);

assign lhs_V_4_fu_630_p1 = ret_V_37_fu_572_p2;

assign lhs_V_5_fu_493_p1 = $signed(ret_V_38_fu_487_p2);

assign lhs_V_fu_886_p3 = {{ret_V_30_reg_1681}, {10'd0}};

assign mul_ln1192_1_fu_1180_p0 = 26'd67108139;

assign mul_ln1192_1_fu_1180_p1 = sext_ln1118_1_fu_350_p1;

assign mul_ln700_1_fu_948_p0 = r_V_18_reg_1716;

assign mul_ln700_1_fu_948_p1 = ret_V_11_reg_1721;

assign mul_ln700_1_fu_948_p2 = ($signed(mul_ln700_1_fu_948_p0) * $signed(mul_ln700_1_fu_948_p1));

assign mul_ln700_5_fu_785_p1 = r_V_15_reg_1646;

assign mul_ln700_5_fu_785_p2 = ($signed(36'd68719476686) * $signed(mul_ln700_5_fu_785_p1));

assign mul_ln703_fu_1269_p0 = 23'd91;

assign mul_ln728_1_fu_1320_p0 = 26'd67108165;

assign mul_ln728_1_fu_1320_p1 = sext_ln1118_1_reg_1447_pp0_iter9_reg;

assign mul_ln728_fu_1344_p0 = 22'd50;

assign p_Val2_1_fu_340_p4 = {{x_V_in_sig[255:240]}};

assign p_Val2_20_fu_386_p4 = {{x_V_in_sig[63:48]}};

assign p_Val2_3_fu_330_p4 = {{x_V_in_sig[79:64]}};

assign p_Val2_9_fu_316_p4 = {{x_V_in_sig[239:224]}};

assign r_V_11_fu_772_p0 = ret_V_8_reg_1630;

assign r_V_11_fu_772_p1 = ret_V_9_fu_760_p2;

assign r_V_11_fu_772_p2 = ($signed(r_V_11_fu_772_p0) * $signed(r_V_11_fu_772_p1));

assign r_V_12_fu_932_p0 = r_V_11_reg_1701;

assign r_V_12_fu_932_p1 = outsin_V_5_reg_1706;

assign r_V_12_fu_932_p2 = ($signed(r_V_12_fu_932_p0) * $signed(r_V_12_fu_932_p1));

assign r_V_13_fu_1021_p0 = r_V_12_reg_1766;

assign r_V_13_fu_1021_p1 = outsin_V_6_reg_1771;

assign r_V_13_fu_1021_p2 = ($signed(r_V_13_fu_1021_p0) * $signed(r_V_13_fu_1021_p1));

assign r_V_14_fu_658_p1 = p_Val2_1_reg_1437_pp0_iter9_reg;

assign r_V_15_fu_1302_p0 = r_V_14_fu_658_p1;

assign r_V_15_fu_1302_p1 = r_V_14_fu_658_p1;

assign r_V_16_fu_668_p1 = p_Val2_2_reg_1452_pp0_iter9_reg;

assign r_V_17_fu_1308_p0 = r_V_16_fu_668_p1;

assign r_V_17_fu_1308_p1 = r_V_16_fu_668_p1;

assign r_V_18_fu_811_p1 = r_V_17_reg_1651;

assign r_V_18_fu_811_p2 = ($signed({{1'b0}, {39'd50}}) * $signed(r_V_18_fu_811_p1));

assign r_V_21_fu_566_p1 = p_Val2_20_reg_1482_pp0_iter7_reg;

assign r_V_22_fu_1263_p0 = r_V_21_fu_566_p1;

assign r_V_22_fu_1263_p1 = r_V_21_fu_566_p1;

assign r_V_23_fu_624_p1 = r_V_22_reg_1562;

assign r_V_23_fu_624_p2 = ($signed({{1'b0}, {39'd50}}) * $signed(r_V_23_fu_624_p1));

assign r_V_24_fu_640_p1 = $signed(ret_V_13_fu_634_p2);

assign r_V_25_fu_1275_p0 = r_V_24_fu_640_p1;

assign r_V_25_fu_1275_p1 = r_V_24_fu_640_p1;

assign r_V_26_fu_716_p0 = r_V_23_reg_1605;

assign r_V_26_fu_716_p1 = r_V_25_reg_1610;

assign r_V_26_fu_716_p2 = ($signed(r_V_26_fu_716_p0) * $signed(r_V_26_fu_716_p1));

assign r_V_27_fu_722_p1 = outsin_V_reg_1577;

assign r_V_28_fu_1314_p0 = r_V_27_fu_722_p1;

assign r_V_28_fu_1314_p1 = r_V_27_fu_722_p1;

assign r_V_29_fu_1325_p0 = sext_ln1116_9_fu_725_p1;

assign r_V_29_fu_1325_p1 = sext_ln1116_9_fu_725_p1;

assign r_V_30_fu_983_p0 = ret_V_20_fu_971_p2;

assign r_V_30_fu_983_p1 = r_V_51_reg_1640_pp0_iter11_reg;

assign r_V_30_fu_983_p2 = ($signed(r_V_30_fu_983_p0) * $signed(r_V_30_fu_983_p1));

assign r_V_31_fu_989_p1 = $signed(outcos_V_5_reg_1741);

assign r_V_32_fu_1397_p0 = r_V_31_fu_989_p1;

assign r_V_32_fu_1397_p1 = r_V_31_fu_989_p1;

assign r_V_33_fu_1072_p0 = r_V_30_reg_1791;

assign r_V_33_fu_1072_p1 = r_V_32_reg_1796;

assign r_V_33_fu_1072_p2 = ($signed(r_V_33_fu_1072_p0) * $signed(r_V_33_fu_1072_p1));

assign r_V_34_fu_1078_p1 = $signed(outcos_V_6_reg_1801);

assign r_V_35_fu_1409_p0 = r_V_34_fu_1078_p1;

assign r_V_35_fu_1409_p1 = r_V_34_fu_1078_p1;

assign r_V_36_fu_1367_p0 = sext_ln1116_14_fu_869_p1;

assign r_V_36_fu_1367_p1 = sext_ln1116_14_fu_869_p1;

assign r_V_37_fu_873_p1 = $signed(outsin_V_9_reg_1676);

assign r_V_38_fu_1373_p0 = r_V_37_fu_873_p1;

assign r_V_38_fu_1373_p1 = r_V_37_fu_873_p1;

assign r_V_39_fu_1002_p0 = r_V_36_reg_1746;

assign r_V_39_fu_1002_p1 = r_V_38_reg_1751;

assign r_V_39_fu_1002_p2 = ($signed(r_V_39_fu_1002_p0) * $signed(r_V_39_fu_1002_p1));

assign r_V_40_fu_1008_p1 = $signed(outcos_V_7_reg_1756);

assign r_V_41_fu_1403_p0 = r_V_40_fu_1008_p1;

assign r_V_41_fu_1403_p1 = r_V_40_fu_1008_p1;

assign r_V_42_fu_1087_p0 = r_V_39_reg_1806;

assign r_V_42_fu_1087_p1 = r_V_41_reg_1811;

assign r_V_42_fu_1087_p2 = ($signed(r_V_42_fu_1087_p0) * $signed(r_V_42_fu_1087_p1));

assign r_V_43_fu_1093_p1 = $signed(outcos_V_8_reg_1816);

assign r_V_44_fu_1415_p0 = r_V_43_fu_1093_p1;

assign r_V_44_fu_1415_p1 = r_V_43_fu_1093_p1;

assign r_V_47_fu_1390_p0 = r_V_fu_897_p1;

assign r_V_47_fu_1390_p1 = r_V_fu_897_p1;

assign r_V_48_fu_584_p2 = ($signed(17'd0) - $signed(r_V_4_reg_1532_pp0_iter8_reg));

assign r_V_49_fu_1186_p0 = 26'd395;

assign r_V_49_fu_1186_p1 = sext_ln1118_1_fu_350_p1;

assign r_V_4_fu_470_p1 = p_Val2_1_reg_1437_pp0_iter1_reg;

assign r_V_50_fu_701_p2 = ($signed(13'd0) - $signed(r_V_7_fu_697_p1));

assign r_V_51_fu_1296_p0 = r_V_9_fu_707_p1;

assign r_V_51_fu_1296_p1 = r_V_9_fu_707_p1;

assign r_V_7_fu_697_p1 = $signed(grp_generic_sincos_16_6_s_fu_261_ap_return_0);

assign r_V_9_fu_707_p1 = outcos_V_10_reg_1593;

assign r_V_fu_897_p1 = $signed(outsin_V_2_reg_1696);

assign ret_V_13_fu_634_p2 = ($signed(18'd562) + $signed(lhs_V_4_fu_630_p1));

assign ret_V_15_fu_497_p2 = ($signed(18'd713) + $signed(lhs_V_5_fu_493_p1));

assign ret_V_18_fu_652_p2 = ($signed(13'd438) + $signed(sext_ln703_12_fu_648_p1));

assign ret_V_20_fu_971_p2 = ($signed(36'd1795162112) + $signed(ret_V_41_reg_1736));

assign ret_V_25_fu_863_p2 = ($signed(13'd484) + $signed(sext_ln703_14_fu_860_p1));

assign ret_V_30_fu_1331_p0 = 25'd187;

assign ret_V_33_fu_425_p2 = ($signed(26'd819200) + $signed(grp_fu_1202_p3));

assign ret_V_34_fu_911_p2 = ($signed(sext_ln728_1_fu_907_p1) + $signed(grp_fu_1379_p4));

assign ret_V_35_fu_597_p2 = ($signed(r_V_48_fu_584_p2) - $signed(sext_ln703_6_fu_593_p1));

assign ret_V_36_fu_1132_p2 = ($signed(76'd74527151900795802222592) + $signed(mul_ln1192_2_reg_1881));

assign ret_V_37_fu_572_p2 = ($signed(lhs_V_3_reg_1527_pp0_iter8_reg) - $signed(rhs_V_3_fu_569_p1));

assign ret_V_38_fu_487_p2 = ($signed(lhs_V_3_fu_467_p1) - $signed(rhs_V_4_fu_484_p1));

assign ret_V_40_fu_1050_p2 = ($signed(sext_ln728_5_fu_1046_p1) + $signed(sub_ln700_1_fu_1034_p2));

assign ret_V_43_fu_536_p2 = ($signed(rhs_V_6_fu_529_p3) + $signed(mul_ln700_3_fu_1245_p2));

assign ret_V_44_fu_1148_p2 = ($signed(96'd78047041988500844889856016384) + $signed(mul_ln1192_4_reg_1886));

assign ret_V_48_fu_1164_p2 = ($signed(86'd76190660834618855877771264) + $signed(mul_ln1192_7_reg_1891));

assign ret_V_9_fu_760_p2 = ($signed(sext_ln728_3_fu_756_p1) + $signed(r_V_51_reg_1640));

assign ret_V_fu_603_p2 = (17'd3323 + ret_V_35_fu_597_p2);

assign rhs_V_1_fu_681_p3 = {{grp_generic_sincos_16_6_s_fu_256_ap_return_0}, {10'd0}};

assign rhs_V_2_fu_791_p3 = {{mul_ln728_fu_1344_p2}, {10'd0}};

assign rhs_V_3_fu_569_p1 = p_Val2_3_reg_1430_pp0_iter8_reg;

assign rhs_V_4_fu_484_p1 = p_Val2_20_reg_1482_pp0_iter1_reg;

assign rhs_V_5_fu_1039_p3 = {{outsin_V_12_reg_1786}, {60'd0}};

assign rhs_V_6_fu_529_p3 = {{p_Val2_20_reg_1482_pp0_iter1_reg}, {20'd0}};

assign rhs_V_fu_900_p3 = {{r_V_47_fu_1390_p2}, {10'd0}};

assign sext_ln1116_14_fu_869_p1 = $signed(ret_V_25_fu_863_p2);

assign sext_ln1116_5_fu_446_p1 = p_Val2_20_reg_1482;

assign sext_ln1116_9_fu_725_p1 = $signed(ret_V_18_reg_1615);

assign sext_ln1118_11_fu_503_p1 = $signed(ret_V_15_fu_497_p2);

assign sext_ln1118_1_fu_350_p1 = p_Val2_1_fu_340_p4;

assign sext_ln700_11_fu_798_p1 = $signed(rhs_V_2_fu_791_p3);

assign sext_ln703_12_fu_648_p1 = $signed(grp_generic_sincos_16_6_s_fu_246_ap_return_0);

assign sext_ln703_14_fu_860_p1 = outcos_V_10_reg_1593_pp0_iter10_reg;

assign sext_ln703_6_fu_593_p1 = $signed(grp_generic_sincos_16_6_s_fu_236_ap_return_1);

assign sext_ln728_1_fu_907_p1 = $signed(rhs_V_fu_900_p3);

assign sext_ln728_3_fu_756_p1 = $signed(lhs_V_1_fu_749_p3);

assign sext_ln728_5_fu_1046_p1 = $signed(rhs_V_5_fu_1039_p3);

assign shl_ln700_1_fu_1027_p3 = {{sub_ln700_reg_1776}, {20'd0}};

assign shl_ln_fu_954_p3 = {{add_ln700_1_reg_1711}, {20'd0}};

assign sub_ln700_1_fu_1034_p2 = (shl_ln700_1_fu_1027_p3 - mul_ln700_2_reg_1781);

assign sub_ln700_fu_961_p2 = (shl_ln_fu_954_p3 - mul_ln700_1_fu_948_p2);

assign sub_ln703_fu_473_p2 = ($signed(p_Val2_9_reg_1421_pp0_iter1_reg) - $signed(p_Val2_2_reg_1452_pp0_iter1_reg));

assign y_0_V = trunc_ln708_1_reg_1761_pp0_iter15_reg;

assign y_1_V = {{ret_V_36_fu_1132_p2[75:60]}};

assign y_2_V = trunc_ln708_5_reg_1826_pp0_iter15_reg;

assign y_3_V = {{ret_V_44_fu_1148_p2[95:80]}};

assign y_4_V = {{ret_V_48_fu_1164_p2[85:70]}};

endmodule //myproject
