time: 1.038
reg2hw_status == reg2hw_timeout_ctrl
reg2hw_ovrd <= reg2hw_timeout_ctrl
reg2hw_intr_test > reg2hw_status
reg2hw_ctrl >= reg2hw_intr_enable
reg2hw_ovrd == reg2hw_timeout_ctrl
reg2hw_alert_test != reg2hw_intr_enable
reg2hw_rdata <= reg2hw_wdata
reg2hw_fifo_ctrl >= reg2hw_timeout_ctrl
reg2hw_alert_test < reg2hw_ovrd
reg2hw_rdata < reg2hw_intr_test
reg2hw_fifo_ctrl >= reg2hw_rdata
reg2hw_status <= reg2hw_intr_test
reg2hw_ovrd == 0
rx == 1
reg2hw_intr_state < reg2hw_wdata
reg2hw_intr_enable >= reg2hw_status
reg2hw_alert_test != reg2hw_intr_test
reg2hw_ovrd >= reg2hw_rdata
reg2hw_timeout_ctrl <= rx
reg2hw_intr_state != rx
reg2hw_ctrl >= reg2hw_ovrd
reg2hw_timeout_ctrl <= reg2hw_wdata
reg2hw_ovrd <= reg2hw_intr_test
reg2hw_alert_test < reg2hw_status
reg2hw_alert_test < reg2hw_intr_test
reg2hw_rdata <= reg2hw_ovrd
reg2hw_wdata >= reg2hw_alert_test
reg2hw_ctrl >= reg2hw_status
rx <= reg2hw_intr_test
reg2hw_intr_enable >= reg2hw_alert_test
reg2hw_rdata <= reg2hw_timeout_ctrl
reg2hw_status == reg2hw_rdata
reg2hw_intr_state < reg2hw_fifo_ctrl
reg2hw_timeout_ctrl <= reg2hw_ovrd
reg2hw_intr_enable >= reg2hw_ovrd
reg2hw_status > reg2hw_alert_test
reg2hw_intr_test >= reg2hw_timeout_ctrl
reg2hw_intr_state <= reg2hw_status
reg2hw_wdata <= reg2hw_intr_test
reg2hw_timeout_ctrl != reg2hw_alert_test
reg2hw_fifo_ctrl <= reg2hw_intr_test
rx != reg2hw_intr_enable
rx != reg2hw_status
reg2hw_status == 0
reg2hw_wdata >= reg2hw_rdata
reg2hw_intr_state <= reg2hw_rdata
reg2hw_intr_state <= reg2hw_intr_enable
rx > reg2hw_ovrd
reg2hw_rdata <= reg2hw_intr_test
reg2hw_timeout_ctrl <= reg2hw_status
reg2hw_status <= reg2hw_ovrd
reg2hw_intr_enable >= reg2hw_timeout_ctrl
reg2hw_alert_test <= reg2hw_timeout_ctrl
reg2hw_ctrl != reg2hw_intr_test
rx >= reg2hw_alert_test
reg2hw_rdata == reg2hw_ovrd
reg2hw_timeout_ctrl == reg2hw_rdata
reg2hw_timeout_ctrl > reg2hw_alert_test
reg2hw_alert_test < reg2hw_wdata
reg2hw_timeout_ctrl < rx
reg2hw_status <= rx
reg2hw_timeout_ctrl == 0
rx > reg2hw_status
reg2hw_ctrl != reg2hw_intr_state
reg2hw_fifo_ctrl <= reg2hw_ctrl
G({true} |-> {reg2hw_intr_test ##1 rx})
reg2hw_intr_state <= reg2hw_ctrl
reg2hw_timeout_ctrl < reg2hw_intr_test
reg2hw_intr_state < reg2hw_intr_test
reg2hw_status <= reg2hw_rdata
reg2hw_alert_test != rx
reg2hw_intr_state != reg2hw_ctrl
reg2hw_wdata < reg2hw_intr_test
reg2hw_timeout_ctrl != reg2hw_intr_test
reg2hw_ovrd != rx
reg2hw_alert_test != reg2hw_wdata
reg2hw_ovrd != reg2hw_intr_test
reg2hw_alert_test != reg2hw_ctrl
reg2hw_wdata != reg2hw_alert_test
reg2hw_ovrd < reg2hw_intr_test
rx != reg2hw_ctrl
reg2hw_alert_test <= reg2hw_wdata
reg2hw_timeout_ctrl <= reg2hw_fifo_ctrl
reg2hw_ovrd <= reg2hw_intr_enable
reg2hw_timeout_ctrl >= reg2hw_status
reg2hw_intr_test >= reg2hw_fifo_ctrl
rx > reg2hw_rdata
reg2hw_rdata >= reg2hw_intr_state
reg2hw_intr_test > reg2hw_fifo_ctrl
reg2hw_ovrd <= reg2hw_rdata
reg2hw_ovrd == reg2hw_rdata
reg2hw_intr_test != reg2hw_ctrl
reg2hw_intr_test >= reg2hw_intr_enable
reg2hw_alert_test < reg2hw_fifo_ctrl
reg2hw_intr_test > reg2hw_rdata
reg2hw_timeout_ctrl >= reg2hw_intr_state
reg2hw_alert_test <= reg2hw_ovrd
reg2hw_ctrl >= reg2hw_wdata
reg2hw_fifo_ctrl != reg2hw_intr_state
reg2hw_ctrl >= reg2hw_timeout_ctrl
reg2hw_alert_test < reg2hw_timeout_ctrl
reg2hw_intr_enable >= reg2hw_rdata
reg2hw_alert_test <= reg2hw_ctrl
reg2hw_timeout_ctrl >= reg2hw_ovrd
reg2hw_status == reg2hw_ovrd
reg2hw_alert_test != reg2hw_ovrd
reg2hw_wdata != rx
rx != reg2hw_wdata
rx != reg2hw_rdata
reg2hw_ovrd <= reg2hw_ctrl
reg2hw_status <= reg2hw_fifo_ctrl
reg2hw_fifo_ctrl > reg2hw_alert_test
reg2hw_ctrl > reg2hw_intr_state
reg2hw_ctrl != reg2hw_alert_test
reg2hw_intr_test >= reg2hw_wdata
reg2hw_intr_state <= reg2hw_wdata
reg2hw_intr_test != reg2hw_fifo_ctrl
reg2hw_rdata >= reg2hw_timeout_ctrl
reg2hw_alert_test <= reg2hw_rdata
rx > reg2hw_timeout_ctrl
reg2hw_ovrd > reg2hw_alert_test
rx >= reg2hw_ovrd
rx >= reg2hw_status
rx >= reg2hw_rdata
reg2hw_alert_test < reg2hw_intr_enable
reg2hw_timeout_ctrl != rx
reg2hw_rdata >= reg2hw_status
reg2hw_ovrd >= reg2hw_alert_test
reg2hw_intr_test > rx
reg2hw_intr_test >= reg2hw_alert_test
reg2hw_intr_test != reg2hw_status
reg2hw_alert_test <= reg2hw_intr_test
reg2hw_rdata >= reg2hw_alert_test
reg2hw_wdata != reg2hw_intr_test
reg2hw_status <= reg2hw_intr_enable
reg2hw_fifo_ctrl >= reg2hw_status
reg2hw_status != rx
reg2hw_intr_test > reg2hw_timeout_ctrl
reg2hw_rdata >= reg2hw_ovrd
reg2hw_wdata >= reg2hw_timeout_ctrl
reg2hw_alert_test != reg2hw_intr_state
reg2hw_alert_test < reg2hw_rdata
reg2hw_status != reg2hw_intr_test
reg2hw_status != reg2hw_alert_test
reg2hw_ctrl >= reg2hw_rdata
reg2hw_wdata > reg2hw_alert_test
reg2hw_fifo_ctrl >= reg2hw_alert_test
reg2hw_timeout_ctrl <= reg2hw_ctrl
reg2hw_ctrl >= reg2hw_intr_state
reg2hw_wdata >= reg2hw_status
reg2hw_alert_test < 0
reg2hw_alert_test != reg2hw_rdata
reg2hw_alert_test <= reg2hw_fifo_ctrl
reg2hw_intr_test >= reg2hw_rdata
rx != reg2hw_fifo_ctrl
reg2hw_fifo_ctrl != reg2hw_alert_test
reg2hw_ovrd >= reg2hw_intr_state
reg2hw_intr_test != reg2hw_alert_test
reg2hw_timeout_ctrl <= reg2hw_intr_enable
reg2hw_fifo_ctrl < reg2hw_intr_test
reg2hw_rdata > reg2hw_alert_test
reg2hw_rdata <= reg2hw_fifo_ctrl
reg2hw_status >= reg2hw_timeout_ctrl
reg2hw_ovrd <= reg2hw_wdata
reg2hw_fifo_ctrl >= reg2hw_ovrd
reg2hw_intr_enable >= reg2hw_intr_state
reg2hw_intr_enable != reg2hw_alert_test
reg2hw_alert_test <= rx
reg2hw_rdata < rx
reg2hw_rdata <= rx
reg2hw_ctrl >= reg2hw_fifo_ctrl
reg2hw_rdata <= reg2hw_intr_enable
rx != reg2hw_timeout_ctrl
reg2hw_intr_enable != reg2hw_intr_test
reg2hw_ovrd <= reg2hw_status
reg2hw_intr_state != reg2hw_intr_test
rx != reg2hw_intr_state
rx > 0
reg2hw_alert_test != reg2hw_timeout_ctrl
reg2hw_rdata <= reg2hw_status
reg2hw_intr_test != reg2hw_ovrd
reg2hw_wdata > reg2hw_intr_state
reg2hw_timeout_ctrl >= reg2hw_alert_test
reg2hw_intr_state <= reg2hw_fifo_ctrl
reg2hw_intr_enable <= reg2hw_ctrl
reg2hw_rdata == reg2hw_timeout_ctrl
reg2hw_rdata != rx
reg2hw_intr_enable <= reg2hw_intr_test
reg2hw_intr_state <= reg2hw_timeout_ctrl
rx >= reg2hw_timeout_ctrl
reg2hw_timeout_ctrl <= reg2hw_rdata
reg2hw_alert_test < rx
reg2hw_ovrd >= reg2hw_timeout_ctrl
reg2hw_status <= reg2hw_wdata
reg2hw_rdata == reg2hw_status
reg2hw_intr_state < reg2hw_ctrl
rx > reg2hw_intr_state
rx < reg2hw_intr_test
reg2hw_intr_state <= reg2hw_ovrd
reg2hw_wdata >= reg2hw_intr_state
reg2hw_status >= reg2hw_rdata
rx != reg2hw_intr_test
reg2hw_intr_test != reg2hw_rdata
reg2hw_ovrd <= rx
reg2hw_alert_test != reg2hw_status
reg2hw_rdata == 0
reg2hw_timeout_ctrl <= reg2hw_intr_test
reg2hw_rdata <= reg2hw_ctrl
reg2hw_timeout_ctrl == reg2hw_status
reg2hw_fifo_ctrl >= reg2hw_intr_state
reg2hw_rdata != reg2hw_intr_test
reg2hw_intr_test != rx
reg2hw_ovrd != reg2hw_alert_test
reg2hw_intr_test > reg2hw_wdata
reg2hw_intr_test > reg2hw_alert_test
reg2hw_intr_test >= reg2hw_status
reg2hw_intr_test != reg2hw_timeout_ctrl
reg2hw_intr_state != reg2hw_alert_test
reg2hw_alert_test != reg2hw_fifo_ctrl
reg2hw_intr_enable < reg2hw_intr_test
reg2hw_status < reg2hw_intr_test
reg2hw_ovrd == reg2hw_status
reg2hw_status <= reg2hw_timeout_ctrl
reg2hw_wdata <= reg2hw_ctrl
reg2hw_intr_enable > reg2hw_alert_test
reg2hw_ovrd >= reg2hw_status
reg2hw_intr_test != reg2hw_wdata
reg2hw_status >= reg2hw_ovrd
reg2hw_intr_state <= rx
rx != reg2hw_alert_test
reg2hw_ctrl > reg2hw_alert_test
reg2hw_ovrd <= reg2hw_fifo_ctrl
reg2hw_fifo_ctrl != rx
reg2hw_timeout_ctrl >= reg2hw_rdata
reg2hw_status >= reg2hw_intr_state
reg2hw_intr_test > reg2hw_ovrd
reg2hw_status >= reg2hw_alert_test
reg2hw_intr_test >= rx
rx > reg2hw_alert_test
reg2hw_intr_test != reg2hw_intr_enable
reg2hw_fifo_ctrl != reg2hw_intr_test
reg2hw_intr_test > reg2hw_intr_state
reg2hw_intr_test != reg2hw_intr_state
reg2hw_intr_test > reg2hw_intr_enable
reg2hw_ctrl != rx
reg2hw_ctrl >= reg2hw_alert_test
reg2hw_fifo_ctrl > reg2hw_intr_state
reg2hw_intr_enable != rx
reg2hw_intr_test >= reg2hw_intr_state
reg2hw_wdata >= reg2hw_ovrd
reg2hw_intr_test >= reg2hw_ovrd
reg2hw_timeout_ctrl == reg2hw_ovrd
reg2hw_status < rx
reg2hw_intr_state <= reg2hw_intr_test
reg2hw_ovrd < rx
reg2hw_intr_test > 0
reg2hw_alert_test < reg2hw_ctrl
reg2hw_status <= reg2hw_ctrl
reg2hw_alert_test <= reg2hw_intr_enable
reg2hw_intr_state != reg2hw_wdata
reg2hw_wdata != reg2hw_intr_state
reg2hw_intr_state < rx
rx >= reg2hw_intr_state
reg2hw_intr_state != reg2hw_fifo_ctrl
rx != reg2hw_ovrd
reg2hw_alert_test <= reg2hw_status
reg2hw_rdata != reg2hw_alert_test
