=====
SETUP
20.185
24.150
44.335
uvga/rowDMAState_1_s1
2.716
3.220
uvga/charBufferWrEn_s2
6.804
7.939
uvga/charBufferWrEn_s0
9.388
10.293
uvga/charBufferRdRow_4_s4
12.267
13.476
uvga/charBufferRdRow_1_s0
14.558
15.462
uvga/ucharBuffer/sp_inst_1
24.150
=====
SETUP
20.922
23.413
44.335
uvga/rowDMAState_1_s1
2.716
3.220
uvga/charBufferWrEn_s2
6.804
7.939
uvga/charBufferWrEn_s0
9.388
10.293
uvga/charBufferRdRow_4_s4
12.267
13.476
uvga/charBufferRdRow_0_s0
15.096
15.784
uvga/ucharBuffer/sp_inst_1
23.413
=====
SETUP
21.740
22.595
44.335
uvga/rowDMAState_2_s1
2.716
3.220
uvga/charBufferWrEn_s3
6.274
7.409
uvga/n186_s17
9.952
10.641
uvga/n186_s7
10.665
11.800
uvga/n186_s2
12.695
13.384
uvga/n683_s7
15.885
16.574
uvga/currentCursorCol_5_s7
18.918
19.607
uvga/currentCursorCol_1_s8
20.690
21.818
uvga/currentCursorCol_0_s0
22.595
=====
SETUP
22.144
22.191
44.335
uvga/rowDMAState_2_s1
2.716
3.220
uvga/charBufferWrEn_s3
6.274
7.409
uvga/n186_s17
9.952
10.641
uvga/n186_s7
10.665
11.800
uvga/n186_s2
12.695
13.384
uvga/n683_s7
15.885
16.574
uvga/currentCursorCol_5_s7
18.918
19.607
uvga/currentCursorCol_1_s8
20.690
21.818
uvga/currentCursorCol_1_s0
22.191
=====
SETUP
22.157
22.177
44.335
uvga/rowDMAState_1_s1
2.716
3.220
uvga/charBufferWrEn_s2
6.804
7.939
uvga/charBufferWrEn_s0
9.388
10.293
uvga/charBufferRdRow_4_s4
12.267
13.476
uvga/charBufferRdRow_0_s0
15.096
15.784
uvga/ucharBuffer/sp_inst_0
22.177
=====
SETUP
22.293
22.042
44.335
uvga/rowDMAState_1_s1
2.716
3.220
uvga/charBufferWrEn_s2
6.804
7.939
uvga/charBufferWrEn_s0
9.388
10.293
uvga/charBufferRdRow_4_s4
12.267
13.476
uvga/charBufferRdRow_1_s0
14.558
15.462
uvga/ucharBuffer/sp_inst_0
22.042
=====
SETUP
22.638
21.696
44.335
uvga/rowDMAState_2_s1
2.716
3.220
uvga/charBufferWrEn_s3
6.274
7.409
uvga/n186_s17
9.952
10.641
uvga/n186_s7
10.665
11.800
uvga/n186_s2
12.695
13.384
uvga/n683_s7
15.885
16.574
uvga/currentCursorCol_5_s7
18.918
19.606
uvga/currentCursorCol_2_s0
21.696
=====
SETUP
22.638
21.696
44.335
uvga/rowDMAState_2_s1
2.716
3.220
uvga/charBufferWrEn_s3
6.274
7.409
uvga/n186_s17
9.952
10.641
uvga/n186_s7
10.665
11.800
uvga/n186_s2
12.695
13.384
uvga/n683_s7
15.885
16.574
uvga/currentCursorCol_5_s7
18.918
19.606
uvga/currentCursorCol_3_s0
21.696
=====
SETUP
22.638
21.696
44.335
uvga/rowDMAState_2_s1
2.716
3.220
uvga/charBufferWrEn_s3
6.274
7.409
uvga/n186_s17
9.952
10.641
uvga/n186_s7
10.665
11.800
uvga/n186_s2
12.695
13.384
uvga/n683_s7
15.885
16.574
uvga/currentCursorCol_5_s7
18.918
19.606
uvga/currentCursorCol_4_s0
21.696
=====
SETUP
22.907
21.427
44.335
uvga/rowDMAState_2_s1
2.716
3.220
uvga/charBufferWrEn_s3
6.274
7.409
uvga/n186_s17
9.952
10.641
uvga/n186_s7
10.665
11.800
uvga/n186_s2
12.695
13.384
uvga/n661_s3
15.885
16.574
uvga/currentCursorRow_4_s6
19.426
20.555
uvga/currentCursorRow_0_s1
21.427
=====
SETUP
22.907
21.427
44.335
uvga/rowDMAState_2_s1
2.716
3.220
uvga/charBufferWrEn_s3
6.274
7.409
uvga/n186_s17
9.952
10.641
uvga/n186_s7
10.665
11.800
uvga/n186_s2
12.695
13.384
uvga/n661_s3
15.885
16.574
uvga/currentCursorRow_4_s6
19.426
20.555
uvga/currentCursorRow_1_s1
21.427
=====
SETUP
22.907
21.427
44.335
uvga/rowDMAState_2_s1
2.716
3.220
uvga/charBufferWrEn_s3
6.274
7.409
uvga/n186_s17
9.952
10.641
uvga/n186_s7
10.665
11.800
uvga/n186_s2
12.695
13.384
uvga/n661_s3
15.885
16.574
uvga/currentCursorRow_4_s6
19.426
20.555
uvga/currentCursorRow_2_s1
21.427
=====
SETUP
22.907
21.427
44.335
uvga/rowDMAState_2_s1
2.716
3.220
uvga/charBufferWrEn_s3
6.274
7.409
uvga/n186_s17
9.952
10.641
uvga/n186_s7
10.665
11.800
uvga/n186_s2
12.695
13.384
uvga/n661_s3
15.885
16.574
uvga/currentCursorRow_4_s6
19.426
20.555
uvga/currentCursorRow_3_s1
21.427
=====
SETUP
23.408
20.927
44.335
uvga/rowDMAState_2_s1
2.716
3.220
uvga/charBufferWrEn_s3
6.274
7.409
uvga/n186_s17
9.952
10.641
uvga/n186_s7
10.665
11.800
uvga/n186_s2
12.695
13.384
uvga/n661_s3
15.885
16.574
uvga/currentCursorRow_4_s6
19.426
20.555
uvga/currentCursorRow_4_s1
20.927
=====
SETUP
23.452
20.882
44.335
uvga/rowDMAState_2_s1
2.716
3.220
uvga/charBufferWrEn_s3
6.274
7.409
uvga/n186_s17
9.952
10.641
uvga/n186_s7
10.665
11.800
uvga/n186_s2
12.695
13.384
uvga/n683_s7
15.885
16.574
uvga/currentCursorCol_5_s7
18.918
19.606
uvga/currentCursorCol_5_s0
20.882
=====
SETUP
23.947
20.387
44.335
uvga/rowDMAState_2_s1
2.716
3.220
uvga/charBufferWrEn_s3
6.274
7.409
uvga/n186_s17
9.952
10.641
uvga/n186_s7
10.665
11.800
uvga/n186_s2
12.695
13.384
uvga/n683_s7
15.885
16.574
uvga/currentCursorCol_5_s7
18.918
19.606
uvga/currentCursorCol_6_s0
20.387
=====
SETUP
24.334
20.000
44.335
uvga/rowDMAState_2_s1
2.716
3.220
uvga/charBufferWrEn_s3
6.274
7.409
uvga/n186_s17
9.952
10.641
uvga/n186_s7
10.665
11.800
uvga/n186_s2
12.695
13.384
uvga/n661_s3
15.885
16.574
uvga/n661_s4
17.996
19.125
uvga/scrollRow_0_s0
20.000
=====
SETUP
24.334
20.000
44.335
uvga/rowDMAState_2_s1
2.716
3.220
uvga/charBufferWrEn_s3
6.274
7.409
uvga/n186_s17
9.952
10.641
uvga/n186_s7
10.665
11.800
uvga/n186_s2
12.695
13.384
uvga/n661_s3
15.885
16.574
uvga/n661_s4
17.996
19.125
uvga/scrollRow_1_s0
20.000
=====
SETUP
24.334
20.000
44.335
uvga/rowDMAState_2_s1
2.716
3.220
uvga/charBufferWrEn_s3
6.274
7.409
uvga/n186_s17
9.952
10.641
uvga/n186_s7
10.665
11.800
uvga/n186_s2
12.695
13.384
uvga/n661_s3
15.885
16.574
uvga/n661_s4
17.996
19.125
uvga/scrollRow_2_s0
20.000
=====
SETUP
24.334
20.000
44.335
uvga/rowDMAState_2_s1
2.716
3.220
uvga/charBufferWrEn_s3
6.274
7.409
uvga/n186_s17
9.952
10.641
uvga/n186_s7
10.665
11.800
uvga/n186_s2
12.695
13.384
uvga/n661_s3
15.885
16.574
uvga/n661_s4
17.996
19.125
uvga/scrollRow_3_s0
20.000
=====
SETUP
24.334
20.000
44.335
uvga/rowDMAState_2_s1
2.716
3.220
uvga/charBufferWrEn_s3
6.274
7.409
uvga/n186_s17
9.952
10.641
uvga/n186_s7
10.665
11.800
uvga/n186_s2
12.695
13.384
uvga/n661_s3
15.885
16.574
uvga/n661_s4
17.996
19.125
uvga/scrollRow_4_s0
20.000
=====
SETUP
24.420
19.915
44.335
uvga/rowDMAState_2_s1
2.716
3.220
uvga/charBufferWrEn_s3
6.274
7.409
uvga/n186_s24
9.398
10.533
uvga/n186_s9
10.903
12.038
uvga/n931_s3
13.662
14.871
uvga/n931_s4
14.877
16.086
uvga/n931_s0
16.092
17.227
uvga/ucharBuffer/sp_inst_1
19.915
=====
SETUP
24.489
19.453
43.942
uvga/rowDMAState_2_s1
2.716
3.220
uvga/charBufferWrEn_s3
6.274
7.409
uvga/n186_s17
9.952
10.641
uvga/n186_s7
10.665
11.800
uvga/n186_s2
12.695
13.384
uvga/n683_s7
15.885
16.574
uvga/n683_s5
18.549
19.453
uvga/currentCursorCol_6_s0
19.453
=====
SETUP
24.689
19.253
43.942
uvga/rowDMAState_2_s1
2.716
3.220
uvga/charBufferWrEn_s3
6.274
7.409
uvga/n186_s17
9.952
10.641
uvga/n186_s7
10.665
11.800
uvga/n186_s2
12.695
13.384
uvga/n683_s7
15.885
16.574
uvga/n689_s6
18.564
19.253
uvga/currentCursorCol_0_s0
19.253
=====
SETUP
24.712
19.230
43.942
uvga/rowDMAState_2_s1
2.716
3.220
uvga/charBufferWrEn_s3
6.274
7.409
uvga/n186_s17
9.952
10.641
uvga/n186_s7
10.665
11.800
uvga/n186_s2
12.695
13.384
uvga/n683_s7
15.885
16.574
uvga/n688_s6
18.021
19.230
uvga/currentCursorCol_1_s0
19.230
=====
HOLD
0.622
3.286
2.664
uvga/uheartbeat/heartbeatCounter_1_s1
2.650
3.017
uvga/uheartbeat/userResetn_s1
3.286
=====
HOLD
0.650
3.314
2.664
ukbd/kbdfifo/fifo_wptr_1_s0
2.650
3.017
ukbd/kbdfifo/array_array_0_1_s
3.314
=====
HOLD
0.778
3.429
2.650
uvga/ucharbufinit/initData_6_s1
2.650
3.017
uvga/ucharbufinit/n171_s4
3.019
3.429
uvga/ucharbufinit/initData_6_s1
3.429
=====
HOLD
0.778
3.429
2.650
uvga/uheartbeat/heartbeatCounter_0_s1
2.650
3.017
uvga/uheartbeat/n15_s3
3.019
3.429
uvga/uheartbeat/heartbeatCounter_0_s1
3.429
=====
HOLD
0.778
3.429
2.650
uvga/uheartbeat/heartbeatCounter_3_s0
2.650
3.017
uvga/uheartbeat/n12_s0
3.019
3.429
uvga/uheartbeat/heartbeatCounter_3_s0
3.429
=====
HOLD
0.778
3.429
2.650
uvga/cursorInvisible_s1
2.650
3.017
uvga/n376_s2
3.019
3.429
uvga/cursorInvisible_s1
3.429
=====
HOLD
0.778
3.429
2.650
uvga/charWidthCounter_0_s0
2.650
3.017
uvga/nextCharWidthCounter_0_s2
3.019
3.429
uvga/charWidthCounter_0_s0
3.429
=====
HOLD
0.778
3.429
2.650
uarb/dfifo1/cnt_3_s1
2.650
3.017
uarb/dfifo1/n35_s3
3.019
3.429
uarb/dfifo1/cnt_3_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_0_s3
2.650
3.017
uuart0/n484_s4
3.019
3.429
uuart0/txClockDividerReg_0_s3
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_1_s1
2.650
3.017
uuart0/n229_s2
3.019
3.429
uuart0/rxClockDividerReg_1_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_2_s1
2.650
3.017
uuart0/n228_s2
3.019
3.429
uuart0/rxClockDividerReg_2_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_9_s1
2.650
3.017
uuart0/n221_s3
3.019
3.429
uuart0/rxClockDividerReg_9_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_12_s1
2.650
3.017
uuart0/n218_s2
3.019
3.429
uuart0/rxClockDividerReg_12_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_14_s1
2.650
3.017
uuart0/n216_s2
3.019
3.429
uuart0/rxClockDividerReg_14_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_17_s1
2.650
3.017
uuart0/n213_s4
3.019
3.429
uuart0/rxClockDividerReg_17_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_3_s1
2.650
3.017
uuart0/n481_s1
3.019
3.429
uuart0/txClockDividerReg_3_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_8_s1
2.650
3.017
uuart0/n476_s2
3.019
3.429
uuart0/txClockDividerReg_8_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_11_s1
2.650
3.017
uuart0/n473_s1
3.019
3.429
uuart0/txClockDividerReg_11_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_12_s1
2.650
3.017
uuart0/n472_s1
3.019
3.429
uuart0/txClockDividerReg_12_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_15_s1
2.650
3.017
uuart0/n469_s1
3.019
3.429
uuart0/txClockDividerReg_15_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_5_s1
2.650
3.017
uuart0/n159_s1
3.019
3.429
uuart0/rxClockDividerReg_5_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_8_s1
2.650
3.017
uuart0/n156_s1
3.019
3.429
uuart0/rxClockDividerReg_8_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxBitCount_2_s0
2.650
3.017
uuart0/n77_s2
3.019
3.429
uuart0/rxBitCount_2_s0
3.429
=====
HOLD
0.778
3.429
2.650
ukbd/ps2kbd/data_count_0_s1
2.650
3.017
ukbd/ps2kbd/n52_s2
3.019
3.429
ukbd/ps2kbd/data_count_0_s1
3.429
=====
HOLD
0.778
3.429
2.650
ukbd/ps2kbd/data_count_2_s1
2.650
3.017
ukbd/ps2kbd/n50_s1
3.019
3.429
ukbd/ps2kbd/data_count_2_s1
3.429
