abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c3540.blif
Line 7: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 8: Skipping line ".default_output_required 0.00 0.00 ".
Line 9: Skipping line ".default_input_drive 0.10 0.10 ".
Line 10: Skipping line ".default_output_load 2.00 ".
Line 11: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc3540                         :[0m i/o =   50/   22  lat =    0  nd =   626  edge =   1568  area =1604.00  delay =55.00  lev = 41
--------------- round 1 ---------------
seed = 1589262278
[105035] is replaced by [104985] with estimated error 0
error = 0
area = 1601
delay = 55
#gates = 627
output circuit result/c3540_1_0_1601_55.blif
time = 7783458 us
--------------- round 2 ---------------
seed = 3761197483
[105170] is replaced by [143455] with inverter with estimated error 0
error = 0
area = 1599
delay = 55
#gates = 627
output circuit result/c3540_2_0_1599_55.blif
time = 15420001 us
--------------- round 3 ---------------
seed = 1191989628
[106662] is replaced by [104886] with estimated error 0
error = 0
area = 1598
delay = 55
#gates = 626
output circuit result/c3540_3_0_1598_55.blif
time = 23034360 us
--------------- round 4 ---------------
seed = 1636424439
[106628] is replaced by [104912] with estimated error 0
error = 0
area = 1597
delay = 55
#gates = 625
output circuit result/c3540_4_0_1597_55.blif
time = 30596841 us
--------------- round 5 ---------------
seed = 3643377076
[106175] is replaced by [104885] with estimated error 0
error = 0
area = 1596
delay = 55
#gates = 624
output circuit result/c3540_5_0_1596_55.blif
time = 38172338 us
--------------- round 6 ---------------
seed = 757343537
[107035] is replaced by [107635] with estimated error 0
error = 0
area = 1595
delay = 55
#gates = 623
output circuit result/c3540_6_0_1595_55.blif
time = 45702112 us
--------------- round 7 ---------------
seed = 91717826
[106180] is replaced by [104895] with estimated error 0
error = 0
area = 1594
delay = 55
#gates = 622
output circuit result/c3540_7_0_1594_55.blif
time = 53239125 us
--------------- round 8 ---------------
seed = 3927856638
[106161] is replaced by [106537] with estimated error 0
error = 0
area = 1593
delay = 55
#gates = 621
output circuit result/c3540_8_0_1593_55.blif
time = 60721043 us
--------------- round 9 ---------------
seed = 2157172897
[104840] is replaced by [104824] with estimated error 0
error = 0
area = 1592
delay = 55
#gates = 620
output circuit result/c3540_9_0_1592_55.blif
time = 68175437 us
--------------- round 10 ---------------
seed = 1541751086
[106225] is replaced by [104921] with estimated error 0
error = 0
area = 1591
delay = 55
#gates = 619
output circuit result/c3540_10_0_1591_55.blif
time = 75649619 us
--------------- round 11 ---------------
seed = 3332435243
[106187] is replaced by [104911] with estimated error 0
error = 0
area = 1590
delay = 55
#gates = 618
output circuit result/c3540_11_0_1590_55.blif
time = 83051392 us
--------------- round 12 ---------------
seed = 1111122552
[107023] is replaced by [105064] with estimated error 4e-05
error = 4e-05
area = 1587
delay = 55
#gates = 616
output circuit result/c3540_12_4e-05_1587_55.blif
time = 90604773 us
--------------- round 13 ---------------
seed = 1816315392
[153634] is replaced by zero with estimated error 0.0002
error = 0.0002
area = 1584
delay = 55
#gates = 615
output circuit result/c3540_13_0.0002_1584_55.blif
time = 98014292 us
--------------- round 14 ---------------
seed = 798555769
[105071] is replaced by [104949] with estimated error 0.00046
error = 0.00046
area = 1581
delay = 55
#gates = 614
output circuit result/c3540_14_0.00046_1581_55.blif
time = 105368551 us
--------------- round 15 ---------------
seed = 2506690157
[107554] is replaced by one with estimated error 0.00341
error = 0.00341
area = 1565
delay = 55
#gates = 608
output circuit result/c3540_15_0.00341_1565_55.blif
time = 112684758 us
--------------- round 16 ---------------
seed = 3365179471
[106681] is replaced by [108186] with estimated error 0.00369
error = 0.00369
area = 1563
delay = 55
#gates = 607
output circuit result/c3540_16_0.00369_1563_55.blif
time = 119854926 us
--------------- round 17 ---------------
seed = 3513039452
[105067] is replaced by [168819] with estimated error 0.00391
error = 0.00391
area = 1560
delay = 55
#gates = 606
output circuit result/c3540_17_0.00391_1560_55.blif
time = 126985317 us
--------------- round 18 ---------------
seed = 3924391002
[156199] is replaced by [143476] with estimated error 0.00499
error = 0.00499
area = 1556
delay = 55
#gates = 605
output circuit result/c3540_18_0.00499_1556_55.blif
time = 134128139 us
--------------- round 19 ---------------
seed = 4046213610
[108186] is replaced by one with estimated error 0.00547
error = 0.00547
area = 1553
delay = 55
#gates = 604
output circuit result/c3540_19_0.00547_1553_55.blif
time = 141282954 us
--------------- round 20 ---------------
seed = 2487688606
[106369] is replaced by [102589] with estimated error 0.00663
error = 0.00663
area = 1552
delay = 55
#gates = 603
output circuit result/c3540_20_0.00663_1552_55.blif
time = 148333448 us
--------------- round 21 ---------------
seed = 3272224092
[143451] is replaced by one with estimated error 0.00795
error = 0.00795
area = 1548
delay = 55
#gates = 602
output circuit result/c3540_21_0.00795_1548_55.blif
time = 155370260 us
--------------- round 22 ---------------
seed = 2114207496
exceed error bound
