<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>EDMA3 Driver: EDMA3_DRV_PaRAMRegs Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&nbsp;Structure&nbsp;Index</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>EDMA3_DRV_PaRAMRegs Struct Reference<br/>
<small>
[<a class="el" href="group___e_d_m_a3___l_l_d___d_r_v___d_a_t_a_s_t_r_u_c_t.html">EDMA3 Driver Data Structures</a>]</small>
</h1><!-- doxytag: class="EDMA3_DRV_PaRAMRegs" -->
<p>EDMA3 Parameter RAM Set in User Configurable format.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;edma3_drv.h&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___pa_r_a_m_regs.html#aea6724d515b3182ec9edb3c19f99d8a5">opt</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3294f54a691bc767513c8b99b21eecaa"></a><!-- doxytag: member="EDMA3_DRV_PaRAMRegs::srcAddr" ref="a3294f54a691bc767513c8b99b21eecaa" args="" -->
volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___pa_r_a_m_regs.html#a3294f54a691bc767513c8b99b21eecaa">srcAddr</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Starting byte address of Source For FIFO mode, srcAddr must be a 256-bit aligned address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af77830b02d859677689f1d0780fea145"></a><!-- doxytag: member="EDMA3_DRV_PaRAMRegs::aCnt" ref="af77830b02d859677689f1d0780fea145" args="" -->
volatile uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___pa_r_a_m_regs.html#af77830b02d859677689f1d0780fea145">aCnt</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of bytes in each Array (ACNT). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8da5f5386a5236c92016c13a4d7fa46c"></a><!-- doxytag: member="EDMA3_DRV_PaRAMRegs::bCnt" ref="a8da5f5386a5236c92016c13a4d7fa46c" args="" -->
volatile uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___pa_r_a_m_regs.html#a8da5f5386a5236c92016c13a4d7fa46c">bCnt</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of Arrays in each Frame (BCNT). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5b16d579c2fe6c8a7874a24cb6e4043"></a><!-- doxytag: member="EDMA3_DRV_PaRAMRegs::destAddr" ref="aa5b16d579c2fe6c8a7874a24cb6e4043" args="" -->
volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___pa_r_a_m_regs.html#aa5b16d579c2fe6c8a7874a24cb6e4043">destAddr</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Starting byte address of destination For FIFO mode, destAddr must be a 256-bit aligned address. i.e. 5 LSBs should be 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3faf892035063076228bc8cd2dfa584e"></a><!-- doxytag: member="EDMA3_DRV_PaRAMRegs::srcBIdx" ref="a3faf892035063076228bc8cd2dfa584e" args="" -->
volatile int16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___pa_r_a_m_regs.html#a3faf892035063076228bc8cd2dfa584e">srcBIdx</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Index between consec. arrays of a Source Frame (SRCBIDX) If SAM is set to 1 (via channelOptions) then srcInterArrIndex should be an even multiple of 32 bytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af3a2c005386af4d0fa9e5c32eb46fee2"></a><!-- doxytag: member="EDMA3_DRV_PaRAMRegs::destBIdx" ref="af3a2c005386af4d0fa9e5c32eb46fee2" args="" -->
volatile int16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___pa_r_a_m_regs.html#af3a2c005386af4d0fa9e5c32eb46fee2">destBIdx</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Index between consec. arrays of a Destination Frame (DSTBIDX) If DAM is set to 1 (via channelOptions) then destInterArrIndex should be an even multiple of 32 bytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0cd745b505f157c103635a09387e1f65"></a><!-- doxytag: member="EDMA3_DRV_PaRAMRegs::linkAddr" ref="a0cd745b505f157c103635a09387e1f65" args="" -->
volatile uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___pa_r_a_m_regs.html#a0cd745b505f157c103635a09387e1f65">linkAddr</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Address for linking (AutoReloading of a PaRAM Set) This must point to a valid aligned 32-byte PaRAM set A value of 0xFFFF means no linking Linking is especially useful for use with ping-pong buffers and circular buffers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed0fd5b798844697018fe3e18844c36c"></a><!-- doxytag: member="EDMA3_DRV_PaRAMRegs::bCntReload" ref="aed0fd5b798844697018fe3e18844c36c" args="" -->
volatile uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___pa_r_a_m_regs.html#aed0fd5b798844697018fe3e18844c36c">bCntReload</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reload value of the numArrInFrame (BCNT) Relevant only for A-sync transfers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a23690d90719731ffb82e84e9a3aa55ef"></a><!-- doxytag: member="EDMA3_DRV_PaRAMRegs::srcCIdx" ref="a23690d90719731ffb82e84e9a3aa55ef" args="" -->
volatile int16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___pa_r_a_m_regs.html#a23690d90719731ffb82e84e9a3aa55ef">srcCIdx</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Index between consecutive frames of a Source Block (SRCCIDX). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a592299a486cafc80e554b69ccc2580bf"></a><!-- doxytag: member="EDMA3_DRV_PaRAMRegs::destCIdx" ref="a592299a486cafc80e554b69ccc2580bf" args="" -->
volatile int16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___pa_r_a_m_regs.html#a592299a486cafc80e554b69ccc2580bf">destCIdx</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Index between consecutive frames of a Dest Block (DSTCIDX). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b5490a1cdd8ee7fe5ec20f1df8bb5d2"></a><!-- doxytag: member="EDMA3_DRV_PaRAMRegs::cCnt" ref="a1b5490a1cdd8ee7fe5ec20f1df8bb5d2" args="" -->
volatile uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___pa_r_a_m_regs.html#a1b5490a1cdd8ee7fe5ec20f1df8bb5d2">cCnt</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of Frames in a block (CCNT). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae4d8210fa6048328ff6e6f9bcb4495dc"></a><!-- doxytag: member="EDMA3_DRV_PaRAMRegs::reserved" ref="ae4d8210fa6048328ff6e6f9bcb4495dc" args="" -->
volatile int16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___pa_r_a_m_regs.html#ae4d8210fa6048328ff6e6f9bcb4495dc">reserved</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reserved. <br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>EDMA3 Parameter RAM Set in User Configurable format. </p>
<p>This is a mapping of the EDMA3 PaRAM set provided to the user for ease of modification of the individual fields </p>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="aea6724d515b3182ec9edb3c19f99d8a5"></a><!-- doxytag: member="EDMA3_DRV_PaRAMRegs::opt" ref="aea6724d515b3182ec9edb3c19f99d8a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="struct_e_d_m_a3___d_r_v___pa_r_a_m_regs.html#aea6724d515b3182ec9edb3c19f99d8a5">EDMA3_DRV_PaRAMRegs::opt</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OPT field of PaRAM Set </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>edma3_drv.h</li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on Mon Feb 14 18:34:02 2011 for EDMA3 Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
