A51 MACRO ASSEMBLER  LCD2                                                                 04/09/2009 17:49:13 PAGE     1


MACRO ASSEMBLER A51 V8.01
OBJECT MODULE PLACED IN LCD2.OBJ
ASSEMBLER INVOKED BY: E:\Program Files\Keil\C51\BIN\A51.EXE LCD2.ASM NOMOD51 SET(SMALL) DEBUG EP

LOC  OBJ            LINE     SOURCE

                       1     ;ASTER 01/03/2009 1545
                       2     ;TO BE ASSEMBLED IN KEIL MICROVISION V3.60
                       3     ;ARTIFICIAL INTELLIGENCE
                       4     ;MICROCOMPUTER A
                       5     
                       6     ;CODE BASE COMPLETED : 02/03/2009 2120
                       7     
                       8     ;REV 3 LAST UPDATED 08/03/2009 2230
                       9     
                      10     ;------------------------------------------------------------------------------------------
                             -----------------
                      11     ;SET THE ASSEMBLER FOR AT89S52
                      12     $nomod51 
                      13     ;$include (AT89X52.h)
                +1    14     
                +1    15     
                +1    16     
                +1    17     
                +1    18     
                +1    19     
                +1    20     
                +1    21     
                +1    22     
                +1    23     
                +1    24     
                +1    25     
                +1    26     
                +1    27     
  0080          +1    28     sfr P0      = 0x80;
  0081          +1    29     sfr SP      = 0x81;
  0082          +1    30     sfr DPL     = 0x82;
  0083          +1    31     sfr DPH     = 0x83;
  0087          +1    32     sfr PCON    = 0x87;
  0088          +1    33     sfr TCON    = 0x88;
  0089          +1    34     sfr TMOD    = 0x89;
  008A          +1    35     sfr TL0     = 0x8A;
  008B          +1    36     sfr TL1     = 0x8B;
  008C          +1    37     sfr TH0     = 0x8C;
  008D          +1    38     sfr TH1     = 0x8D;
  0090          +1    39     sfr P1      = 0x90;
  0098          +1    40     sfr SCON    = 0x98;
  0099          +1    41     sfr SBUF    = 0x99;
  00A0          +1    42     sfr P2      = 0xA0;
  00A8          +1    43     sfr IE      = 0xA8;
  00B0          +1    44     sfr P3      = 0xB0;
  00B8          +1    45     sfr IP      = 0xB8;
  00C8          +1    46     sfr T2CON   = 0xC8;
  00C9          +1    47     sfr T2MOD   = 0xC9;
  00CA          +1    48     sfr RCAP2L  = 0xCA;
  00CB          +1    49     sfr RCAP2H  = 0xCB;
  00CC          +1    50     sfr TL2     = 0xCC;
  00CD          +1    51     sfr TH2     = 0xCD;
  00D0          +1    52     sfr PSW     = 0xD0;
  00E0          +1    53     sfr ACC     = 0xE0;
  00F0          +1    54     sfr B       = 0xF0;
                +1    55     
                +1    56     
                +1    57     
A51 MACRO ASSEMBLER  LCD2                                                                 04/09/2009 17:49:13 PAGE     2

                +1    58     
  0080          +1    59     sbit P0_0 = 0x80;
  0081          +1    60     sbit P0_1 = 0x81;
  0082          +1    61     sbit P0_2 = 0x82;
  0083          +1    62     sbit P0_3 = 0x83;
  0084          +1    63     sbit P0_4 = 0x84;
  0085          +1    64     sbit P0_5 = 0x85;
  0086          +1    65     sbit P0_6 = 0x86;
  0087          +1    66     sbit P0_7 = 0x87;
                +1    67     
                +1    68     
                +1    69     
                +1    70     
                +1    71     
                +1    72     
                +1    73     
                +1    74     
                +1    75     
                +1    76     
                +1    77     
                +1    78     
                +1    79     
                +1    80     
                +1    81     
                +1    82     
  0088          +1    83     sbit IT0  = 0x88;
  0089          +1    84     sbit IE0  = 0x89;
  008A          +1    85     sbit IT1  = 0x8A;
  008B          +1    86     sbit IE1  = 0x8B;
  008C          +1    87     sbit TR0  = 0x8C;
  008D          +1    88     sbit TF0  = 0x8D;
  008E          +1    89     sbit TR1  = 0x8E;
  008F          +1    90     sbit TF1  = 0x8F;
                +1    91     
                +1    92     
                +1    93     
                +1    94     
                +1    95     
                +1    96     
                +1    97     
                +1    98     
                +1    99     
                +1   100     
                +1   101     
                +1   102     
                +1   103     
                +1   104     
                +1   105     
                +1   106     
                +1   107     
                +1   108     
                +1   109     
  0090          +1   110     sbit P1_0 = 0x90;
  0091          +1   111     sbit P1_1 = 0x91;
  0092          +1   112     sbit P1_2 = 0x92;
  0093          +1   113     sbit P1_3 = 0x93;
  0094          +1   114     sbit P1_4 = 0x94;
  0095          +1   115     sbit P1_5 = 0x95;
  0096          +1   116     sbit P1_6 = 0x96;
  0097          +1   117     sbit P1_7 = 0x97;
                +1   118     
  0090          +1   119     sbit T2   = 0x90;       /* External input to Timer/Counter 2, clock out */
  0091          +1   120     sbit T2EX = 0x91;       /* Timer/Counter 2 capture/reload trigger & dir ctl */
                +1   121     
                +1   122     
                +1   123     
A51 MACRO ASSEMBLER  LCD2                                                                 04/09/2009 17:49:13 PAGE     3

                +1   124     
  0098          +1   125     sbit RI   = 0x98;
  0099          +1   126     sbit TI   = 0x99;
  009A          +1   127     sbit RB8  = 0x9A;
  009B          +1   128     sbit TB8  = 0x9B;
  009C          +1   129     sbit REN  = 0x9C;
  009D          +1   130     sbit SM2  = 0x9D;
  009E          +1   131     sbit SM1  = 0x9E;
  009F          +1   132     sbit SM0  = 0x9F;
                +1   133     
                +1   134     
                +1   135     
                +1   136     
  00A0          +1   137     sbit P2_0 = 0xA0;
  00A1          +1   138     sbit P2_1 = 0xA1;
  00A2          +1   139     sbit P2_2 = 0xA2;
  00A3          +1   140     sbit P2_3 = 0xA3;
  00A4          +1   141     sbit P2_4 = 0xA4;
  00A5          +1   142     sbit P2_5 = 0xA5;
  00A6          +1   143     sbit P2_6 = 0xA6;
  00A7          +1   144     sbit P2_7 = 0xA7;
                +1   145     
                +1   146     
                +1   147     
                +1   148     
  00A8          +1   149     sbit EX0  = 0xA8;       /* 1=Enable External interrupt 0 */
  00A9          +1   150     sbit ET0  = 0xA9;       /* 1=Enable Timer 0 interrupt */
  00AA          +1   151     sbit EX1  = 0xAA;       /* 1=Enable External interrupt 1 */
  00AB          +1   152     sbit ET1  = 0xAB;       /* 1=Enable Timer 1 interrupt */
  00AC          +1   153     sbit ES   = 0xAC;       /* 1=Enable Serial port interrupt */
  00AD          +1   154     sbit ET2  = 0xAD;       /* 1=Enable Timer 2 interrupt */
                +1   155     
  00AF          +1   156     sbit EA   = 0xAF;       /* 0=Disable all interrupts */
                +1   157     
                +1   158     
                +1   159     
                +1   160     
  00B0          +1   161     sbit P3_0 = 0xB0;
  00B1          +1   162     sbit P3_1 = 0xB1;
  00B2          +1   163     sbit P3_2 = 0xB2;
  00B3          +1   164     sbit P3_3 = 0xB3;
  00B4          +1   165     sbit P3_4 = 0xB4;
  00B5          +1   166     sbit P3_5 = 0xB5;
  00B6          +1   167     sbit P3_6 = 0xB6;
  00B7          +1   168     sbit P3_7 = 0xB7;
                +1   169     
  00B0          +1   170     sbit RXD  = 0xB0;       /* Serial data input */
  00B1          +1   171     sbit TXD  = 0xB1;       /* Serial data output */
  00B2          +1   172     sbit INT0 = 0xB2;       /* External interrupt 0 */
  00B3          +1   173     sbit INT1 = 0xB3;       /* External interrupt 1 */
  00B4          +1   174     sbit T0   = 0xB4;       /* Timer 0 external input */
  00B5          +1   175     sbit T1   = 0xB5;       /* Timer 1 external input */
  00B6          +1   176     sbit WR   = 0xB6;       /* External data memory write strobe */
  00B7          +1   177     sbit RD   = 0xB7;       /* External data memory read strobe */
                +1   178     
                +1   179     
                +1   180     
                +1   181     
  00B8          +1   182     sbit PX0  = 0xB8;
  00B9          +1   183     sbit PT0  = 0xB9;
  00BA          +1   184     sbit PX1  = 0xBA;
  00BB          +1   185     sbit PT1  = 0xBB;
  00BC          +1   186     sbit PS   = 0xBC;
  00BD          +1   187     sbit PT2  = 0xBD;
                +1   188     
                +1   189     
A51 MACRO ASSEMBLER  LCD2                                                                 04/09/2009 17:49:13 PAGE     4

                +1   190     
                +1   191     
  00C8          +1   192     sbit CP_RL2= 0xC8;      /* 0=Reload, 1=Capture select */
  00C9          +1   193     sbit C_T2 = 0xC9;       /* 0=Timer, 1=Counter */
  00CA          +1   194     sbit TR2  = 0xCA;       /* 0=Stop timer, 1=Start timer */
  00CB          +1   195     sbit EXEN2= 0xCB;       /* Timer 2 external enable */
  00CC          +1   196     sbit TCLK = 0xCC;       /* 0=Serial clock uses Timer 1 overflow, 1=Timer 2 */
  00CD          +1   197     sbit RCLK = 0xCD;       /* 0=Serial clock uses Timer 1 overflow, 1=Timer 2 */
  00CE          +1   198     sbit EXF2 = 0xCE;       /* Timer 2 external flag */
  00CF          +1   199     sbit TF2  = 0xCF;       /* Timer 2 overflow flag */
                +1   200     
                +1   201     
                +1   202     
                +1   203     
                +1   204     
                +1   205     
                +1   206     
                +1   207     
                +1   208     
                +1   209     
  00D0          +1   210     sbit P    = 0xD0;
  00D1          +1   211     sbit F1   = 0xD1;
  00D2          +1   212     sbit OV   = 0xD2;
  00D3          +1   213     sbit RS0  = 0xD3;
  00D4          +1   214     sbit RS1  = 0xD4;
  00D5          +1   215     sbit F0   = 0xD5;
  00D6          +1   216     sbit AC   = 0xD6;
  00D7          +1   217     sbit CY   = 0xD7;
                +1   218     
                +1   219     
                +1   220     
                +1   221     
                +1   222     
                +1   223     
                +1   224     
                +1   225     
                +1   226     
                +1   227     
                +1   228     
                +1   229     
                +1   230     
                +1   231     
                +1   232     
                +1   233     
                +1   234     
                     235     
                     236     
                     237     ;DEFINITIONS
                     238     
                     239     ;SBIT WR=P3^6                                           ;ALREADY DEFINED IN THE HEADER, SO 
                             MAKE FREE USE OF IT
                     240     ;SBIT RD=P3^7
  00B2               241     SBIT INTR=P3^2
  0087               242     SBIT RS=P0^7
  0086               243     SBIT RW=P0^6
  0085               244     SBIT EN=P0^5
  0084               245     SBIT SWA=P0^4
  0083               246     SBIT SWB=P0^3
  0082               247     SBIT SWC=P0^2
  0081               248     SBIT SWD=P0^1
                     249     ;------------------------------------------------------------------------------------------
                             -----------------
                     250     
0000                 251     ORG 0000H
                     252     
0000 802E            253     RESET:          SJMP 0030H 
A51 MACRO ASSEMBLER  LCD2                                                                 04/09/2009 17:49:13 PAGE     5

                     254     
0030                 255     ORG 0030H
                     256     
0030 00              257     START:          NOP
0031 758110          258                             MOV SP,#10H                                     ;RELOCATE STACK OVE
                             R 10H
                     259                                                                      
0034 7438            260     INIT:           MOV A,#38H                                      ;INITIALIZATION OF HD44780
0036 12009E          261                             LCALL COMMAND
0039 740C            262                             MOV A,#0CH
003B 12009E          263                             LCALL COMMAND
003E 7438            264                             MOV A,#38H                                      ;REINITIALIZATION O
                             F HD44780 FOR CAPACITIVE CORRECTION
0040 12009E          265                             LCALL COMMAND
0043 740C            266                             MOV A,#0CH
0045 12009E          267                             LCALL COMMAND
0048 7406            268                             MOV A,#06H
004A 12009E          269                             LCALL COMMAND
004D 7401            270                             MOV A,#01H      
004F 12009E          271                             LCALL COMMAND
                     272     
                     273                             
0052 E4              274                             CLR A                                           ;PORTS'  INIT
0053 74FF            275                             MOV A,#0FFH
0055 F5B0            276                             MOV P3,A
0057 D280            277                             SETB P0.0
0059 D281            278                             SETB P0.1
005B D282            279                             SETB P0.2
005D D283            280                             SETB P0.3
005F D284            281                             SETB P0.4
0061 F590            282                             MOV P1,A
                     283     
0063 7820            284                             MOV R0,#20H                                     ;CLEAR RAM FROM 20H
                              TO FFH
0065 E4              285                             CLR A
0066 F6              286     CLE:            MOV @R0,A
0067 08              287                             INC R0
0068 B8FFFB          288                             CJNE R0,#0FFH,CLE
                     289     
                     290                             
                     291                                             
006B 758801          292                             MOV TCON,#01H
006E 758901          293                             MOV TMOD,#01H
0071 75A893          294                             MOV IE,#93H                                     ;INTERRUPTS ENABLE 
                             : INT0, SERIAL, TIMER0
0074 75B810          295                             MOV IP,#10H
                     296                             
                     297                             
0077 901F0D          298                             MOV DPTR,#MSG2
007A 7C60            299                             MOV R4,#96                                      ;LOAD DISPLAY RAM W
                             ITH FORMAT
007C 7880            300                             MOV R0,#80H
007E E4              301     DISPD:          CLR A
007F 93              302                             MOVC A,@A+DPTR
0080 F6              303                             MOV @R0,A
0081 08              304                             INC R0
0082 A3              305                             INC DPTR
0083 DCF9            306                             DJNZ R4,DISPD
0085 00              307     EXITDD:         NOP
                     308     
                     309     
                     310                             
0086 758C00          311                             MOV TH0,#00H                            ;LOAD COUNT 65536*42/1 = 3S
                             ECONDS
0089 758A00          312                             MOV TL0,#00H
008C 7C2A            313                             MOV R4,#42                                      ;R4 USED EXCLUSIVEL
A51 MACRO ASSEMBLER  LCD2                                                                 04/09/2009 17:49:13 PAGE     6

                             Y BY TIMER0 ISR
008E 753180          314                             MOV 31H,#80H                            ;31H HOLDS CURRENT POINTER
                     315     
                     316                             
                     317                             
0091 A831            318                             MOV R0,31H
0093 1200CD          319                             LCALL LCDWRITE
0096 D28C            320                             SETB TR0                                        ;START TIMER0
0098 D2B4            321                             SETB P3.4
                     322     
                     323     ;------------------------------------------------------------------------------------------
                             --------
                     324     ;******************************************************************************************
                             ********
                     325     ;PROGRAM MAIN
                     326     ;MAIN BEGINS HERE
                     327     
009A 00              328     MAIN:           NOP
                     329     
                     330     
009B 02009A          331     MAIN_END:       LJMP MAIN                                       ;LOOP THE MAIN
                     332     
                     333     ;PROGRAM MAIN ENDS HERE
                     334     ;******************************************************************************************
                     335     ;------------------------------------------------------------------------------------------
                     336     ;LCD ROUTINES
                     337     
009E 1200BC          338     COMMAND:        LCALL READY
00A1 C286            339                             CLR RW
00A3 C287            340                             CLR RS
00A5 F5A0            341                             MOV P2,A
00A7 D285            342                             SETB EN
00A9 00              343                             NOP 
00AA C285            344                             CLR EN
00AC 22              345                             RET
                     346     
00AD 1200BC          347     DISPLAY:        LCALL READY
00B0 C286            348                             CLR RW
00B2 D287            349                             SETB RS
00B4 F5A0            350                             MOV P2,A
00B6 D285            351                             SETB EN
00B8 00              352                             NOP
00B9 C285            353                             CLR EN
00BB 22              354                             RET
                     355     
00BC D2A7            356     READY:          SETB P2.7
00BE C287            357                             CLR RS
00C0 D286            358                             SETB RW
00C2 C285            359     BUSY:           CLR EN
00C4 D285            360                             SETB EN
00C6 20A7F9          361                             JB P2.7,BUSY
00C9 00              362                             NOP
00CA C285            363                             CLR EN
00CC 22              364                             RET
                     365     
                     366     
                     367     
00CD 7402            368     LCDWRITE:       MOV A,#02H
00CF 12009E          369                             LCALL COMMAND
00D2 7A10            370                             MOV R2,#10H                                     ;UPDATE LCD UPPER L
                             INE
00D4 E6              371     DISPU:          MOV A,@R0
00D5 1200AD          372                             LCALL DISPLAY
00D8 08              373                             INC R0
00D9 DAF9            374                             DJNZ R2,DISPU
00DB 74C0            375     LCDWRITEL:      MOV A,#0C0H                                     ;UPDATE LCD LOWER LINE
A51 MACRO ASSEMBLER  LCD2                                                                 04/09/2009 17:49:13 PAGE     7

00DD 12009E          376                             LCALL COMMAND
00E0 7A10            377                             MOV R2,#10H
00E2 E6              378     DISPL:          MOV A,@R0
00E3 1200AD          379                             LCALL DISPLAY
00E6 08              380                             INC R0
00E7 DAF9            381                             DJNZ R2,DISPL
00E9 22              382                             RET
                     383     
                     384     
                     385     ;TIMER 0 INTERRUPT
                     386     ;TIMER 0 USED TO GENERATE 3SECONDS SCREEN DISPLAY DELAY
000B                 387     ORG 000BH
000B 021400          388                             LJMP 1400H
1400                 389     ORG 1400H
1400 C28C            390     TIME3:          CLR TR0
1402 C28D            391                             CLR TF0
1404 758C00          392                             MOV TH0,#00H
1407 758A00          393                             MOV TL0,#00H
140A DC11            394                             DJNZ R4,MORE
140C 7C2A            395                             MOV R4,#42
140E E531            396                             MOV A,31H
1410 2420            397                             ADD A,#32
1412 B4E002          398                             CJNE A,#0E0H,RESC
1415 7480            399                             MOV A,#80H
1417 F8              400     RESC:           MOV R0,A
1418 F531            401                             MOV 31H,A
141A 1200CD          402                             LCALL LCDWRITE
141D D28C            403     MORE:           SETB TR0
141F 32              404                             RETI
                     405                                              
                     406     ;------------------------------------------------------------------------------------------
                             -
                     407     ;OTHER SUBROUTINES
                     408     
                     409     ;DELAY INIT
1420 7F06            410     DELAYS:         MOV R7,#06H
1422 7EFF            411                             MOV R6,#0FFH
1424 7DFF            412                             MOV R5,#0FFH
1426 DDFE            413                             DJNZ R5,$
1428 DEFC            414                             DJNZ R6,$-2
142A DFFA            415                             DJNZ R7,$-4
142C 22              416                             RET
                     417     
                     418     
                     419     ;------------------------------------------------------------------------------------------
                             -
                     420     ;DISPLAY DATA
                     421     
1F00                 422     ORG 1F00H
                     423     
1F00 494E4954        424     MSG1:   DB 'INITIALIZING',00H
1F04 49414C49                
1F08 5A494E47                
1F0C 00                      
1F0D 42415454        425     MSG2:   DB 'BATTERY A 00.00VBATTERY B 00.00V5AR  5BR  7AR   0.00 0.00 0.00V A-RES 0  B-OVR 
                             0C-UDF 0  D-UDF 0',00H
1F11 45525920                
1F15 41203030                
1F19 2E303056                
1F1D 42415454                
1F21 45525920                
1F25 42203030                
1F29 2E303056                
1F2D 35415220                
1F31 20354252                
1F35 20203741                
A51 MACRO ASSEMBLER  LCD2                                                                 04/09/2009 17:49:13 PAGE     8

1F39 52202020                
1F3D 302E3030                
1F41 20302E30                
1F45 3020302E                
1F49 30305620                
1F4D 412D5245                
1F51 53203020                
1F55 20422D4F                
1F59 56522030                
1F5D 432D5544                
1F61 46203020                
1F65 20442D55                
1F69 44462030                
1F6D 00                      
                     426     ;------------------------------------------------------------------------------------------
                             - 
                     427     ;------------------------------------------------------------------------------------------
                             -
                     428     END
A51 MACRO ASSEMBLER  LCD2                                                                 04/09/2009 17:49:13 PAGE     9

SYMBOL TABLE LISTING
------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES

AC . . . . . . . .  B ADDR   00D0H.6 A   
ACC. . . . . . . .  D ADDR   00E0H   A   
B. . . . . . . . .  D ADDR   00F0H   A   
BUSY . . . . . . .  C ADDR   00C2H   A   
CLE. . . . . . . .  C ADDR   0066H   A   
COMMAND. . . . . .  C ADDR   009EH   A   
CP_RL2 . . . . . .  B ADDR   00C8H.0 A   
CY . . . . . . . .  B ADDR   00D0H.7 A   
C_T2 . . . . . . .  B ADDR   00C8H.1 A   
DELAYS . . . . . .  C ADDR   1420H   A   
DISPD. . . . . . .  C ADDR   007EH   A   
DISPL. . . . . . .  C ADDR   00E2H   A   
DISPLAY. . . . . .  C ADDR   00ADH   A   
DISPU. . . . . . .  C ADDR   00D4H   A   
DPH. . . . . . . .  D ADDR   0083H   A   
DPL. . . . . . . .  D ADDR   0082H   A   
EA . . . . . . . .  B ADDR   00A8H.7 A   
EN . . . . . . . .  B ADDR   0080H.5 A   
ES . . . . . . . .  B ADDR   00A8H.4 A   
ET0. . . . . . . .  B ADDR   00A8H.1 A   
ET1. . . . . . . .  B ADDR   00A8H.3 A   
ET2. . . . . . . .  B ADDR   00A8H.5 A   
EX0. . . . . . . .  B ADDR   00A8H.0 A   
EX1. . . . . . . .  B ADDR   00A8H.2 A   
EXEN2. . . . . . .  B ADDR   00C8H.3 A   
EXF2 . . . . . . .  B ADDR   00C8H.6 A   
EXITDD . . . . . .  C ADDR   0085H   A   
F0 . . . . . . . .  B ADDR   00D0H.5 A   
F1 . . . . . . . .  B ADDR   00D0H.1 A   
IE . . . . . . . .  D ADDR   00A8H   A   
IE0. . . . . . . .  B ADDR   0088H.1 A   
IE1. . . . . . . .  B ADDR   0088H.3 A   
INIT . . . . . . .  C ADDR   0034H   A   
INT0 . . . . . . .  B ADDR   00B0H.2 A   
INT1 . . . . . . .  B ADDR   00B0H.3 A   
INTR . . . . . . .  B ADDR   00B0H.2 A   
IP . . . . . . . .  D ADDR   00B8H   A   
IT0. . . . . . . .  B ADDR   0088H.0 A   
IT1. . . . . . . .  B ADDR   0088H.2 A   
LCDWRITE . . . . .  C ADDR   00CDH   A   
LCDWRITEL. . . . .  C ADDR   00DBH   A   
MAIN . . . . . . .  C ADDR   009AH   A   
MAIN_END . . . . .  C ADDR   009BH   A   
MORE . . . . . . .  C ADDR   141DH   A   
MSG1 . . . . . . .  C ADDR   1F00H   A   
MSG2 . . . . . . .  C ADDR   1F0DH   A   
OV . . . . . . . .  B ADDR   00D0H.2 A   
P. . . . . . . . .  B ADDR   00D0H.0 A   
P0 . . . . . . . .  D ADDR   0080H   A   
P0_0 . . . . . . .  B ADDR   0080H.0 A   
P0_1 . . . . . . .  B ADDR   0080H.1 A   
P0_2 . . . . . . .  B ADDR   0080H.2 A   
P0_3 . . . . . . .  B ADDR   0080H.3 A   
P0_4 . . . . . . .  B ADDR   0080H.4 A   
P0_5 . . . . . . .  B ADDR   0080H.5 A   
P0_6 . . . . . . .  B ADDR   0080H.6 A   
P0_7 . . . . . . .  B ADDR   0080H.7 A   
P1 . . . . . . . .  D ADDR   0090H   A   
P1_0 . . . . . . .  B ADDR   0090H.0 A   
P1_1 . . . . . . .  B ADDR   0090H.1 A   
A51 MACRO ASSEMBLER  LCD2                                                                 04/09/2009 17:49:13 PAGE    10

P1_2 . . . . . . .  B ADDR   0090H.2 A   
P1_3 . . . . . . .  B ADDR   0090H.3 A   
P1_4 . . . . . . .  B ADDR   0090H.4 A   
P1_5 . . . . . . .  B ADDR   0090H.5 A   
P1_6 . . . . . . .  B ADDR   0090H.6 A   
P1_7 . . . . . . .  B ADDR   0090H.7 A   
P2 . . . . . . . .  D ADDR   00A0H   A   
P2_0 . . . . . . .  B ADDR   00A0H.0 A   
P2_1 . . . . . . .  B ADDR   00A0H.1 A   
P2_2 . . . . . . .  B ADDR   00A0H.2 A   
P2_3 . . . . . . .  B ADDR   00A0H.3 A   
P2_4 . . . . . . .  B ADDR   00A0H.4 A   
P2_5 . . . . . . .  B ADDR   00A0H.5 A   
P2_6 . . . . . . .  B ADDR   00A0H.6 A   
P2_7 . . . . . . .  B ADDR   00A0H.7 A   
P3 . . . . . . . .  D ADDR   00B0H   A   
P3_0 . . . . . . .  B ADDR   00B0H.0 A   
P3_1 . . . . . . .  B ADDR   00B0H.1 A   
P3_2 . . . . . . .  B ADDR   00B0H.2 A   
P3_3 . . . . . . .  B ADDR   00B0H.3 A   
P3_4 . . . . . . .  B ADDR   00B0H.4 A   
P3_5 . . . . . . .  B ADDR   00B0H.5 A   
P3_6 . . . . . . .  B ADDR   00B0H.6 A   
P3_7 . . . . . . .  B ADDR   00B0H.7 A   
PCON . . . . . . .  D ADDR   0087H   A   
PS . . . . . . . .  B ADDR   00B8H.4 A   
PSW. . . . . . . .  D ADDR   00D0H   A   
PT0. . . . . . . .  B ADDR   00B8H.1 A   
PT1. . . . . . . .  B ADDR   00B8H.3 A   
PT2. . . . . . . .  B ADDR   00B8H.5 A   
PX0. . . . . . . .  B ADDR   00B8H.0 A   
PX1. . . . . . . .  B ADDR   00B8H.2 A   
RB8. . . . . . . .  B ADDR   0098H.2 A   
RCAP2H . . . . . .  D ADDR   00CBH   A   
RCAP2L . . . . . .  D ADDR   00CAH   A   
RCLK . . . . . . .  B ADDR   00C8H.5 A   
RD . . . . . . . .  B ADDR   00B0H.7 A   
READY. . . . . . .  C ADDR   00BCH   A   
REN. . . . . . . .  B ADDR   0098H.4 A   
RESC . . . . . . .  C ADDR   1417H   A   
RESET. . . . . . .  C ADDR   0000H   A   
RI . . . . . . . .  B ADDR   0098H.0 A   
RS . . . . . . . .  B ADDR   0080H.7 A   
RS0. . . . . . . .  B ADDR   00D0H.3 A   
RS1. . . . . . . .  B ADDR   00D0H.4 A   
RW . . . . . . . .  B ADDR   0080H.6 A   
RXD. . . . . . . .  B ADDR   00B0H.0 A   
SBUF . . . . . . .  D ADDR   0099H   A   
SCON . . . . . . .  D ADDR   0098H   A   
SM0. . . . . . . .  B ADDR   0098H.7 A   
SM1. . . . . . . .  B ADDR   0098H.6 A   
SM2. . . . . . . .  B ADDR   0098H.5 A   
SP . . . . . . . .  D ADDR   0081H   A   
START. . . . . . .  C ADDR   0030H   A   
SWA. . . . . . . .  B ADDR   0080H.4 A   
SWB. . . . . . . .  B ADDR   0080H.3 A   
SWC. . . . . . . .  B ADDR   0080H.2 A   
SWD. . . . . . . .  B ADDR   0080H.1 A   
T0 . . . . . . . .  B ADDR   00B0H.4 A   
T1 . . . . . . . .  B ADDR   00B0H.5 A   
T2 . . . . . . . .  B ADDR   0090H.0 A   
T2CON. . . . . . .  D ADDR   00C8H   A   
T2EX . . . . . . .  B ADDR   0090H.1 A   
T2MOD. . . . . . .  D ADDR   00C9H   A   
TB8. . . . . . . .  B ADDR   0098H.3 A   
TCLK . . . . . . .  B ADDR   00C8H.4 A   
A51 MACRO ASSEMBLER  LCD2                                                                 04/09/2009 17:49:13 PAGE    11

TCON . . . . . . .  D ADDR   0088H   A   
TF0. . . . . . . .  B ADDR   0088H.5 A   
TF1. . . . . . . .  B ADDR   0088H.7 A   
TF2. . . . . . . .  B ADDR   00C8H.7 A   
TH0. . . . . . . .  D ADDR   008CH   A   
TH1. . . . . . . .  D ADDR   008DH   A   
TH2. . . . . . . .  D ADDR   00CDH   A   
TI . . . . . . . .  B ADDR   0098H.1 A   
TIME3. . . . . . .  C ADDR   1400H   A   
TL0. . . . . . . .  D ADDR   008AH   A   
TL1. . . . . . . .  D ADDR   008BH   A   
TL2. . . . . . . .  D ADDR   00CCH   A   
TMOD . . . . . . .  D ADDR   0089H   A   
TR0. . . . . . . .  B ADDR   0088H.4 A   
TR1. . . . . . . .  B ADDR   0088H.6 A   
TR2. . . . . . . .  B ADDR   00C8H.2 A   
TXD. . . . . . . .  B ADDR   00B0H.1 A   
WR . . . . . . . .  B ADDR   00B0H.6 A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
