INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.7 FULL ADDER/HDL Example 4.7 FULL ADDER.srcs/sources_1/imports/HDL Example 4.7 FULL ADDER/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.7 FULL ADDER/HDL Example 4.7 FULL ADDER.srcs/sim_1/imports/HDL Example 4.7 FULL ADDER/TB_HDL Example 4_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_HDL_Example_4_7
