Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec 14 11:40:13 2021
| Host         : PA12 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file calculator_top_control_sets_placed.rpt
| Design       : calculator_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|     11 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            7 |
| No           | No                    | Yes                    |              42 |           12 |
| No           | Yes                   | No                     |              32 |           19 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              55 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+------------------------------------------+-------------------------------------------+------------------+----------------+
|       Clock Signal       |               Enable Signal              |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+--------------------------+------------------------------------------+-------------------------------------------+------------------+----------------+
|  u_clk_div/inst/clk_out1 |                                          | rst_IBUF                                  |                2 |              3 |
|  u_clk_div/inst/clk_out1 |                                          |                                           |                7 |             11 |
|  u_clk_div/inst/clk_out1 | u_key_filter/cnt0                        | rst_IBUF                                  |                5 |             23 |
|  u_clk_div/inst/clk_out1 | u_calculator_hex/prev_result[31]_i_1_n_1 | rst_IBUF                                  |                6 |             32 |
|  n_0_1038_BUFG           |                                          | rst_IBUF                                  |               19 |             32 |
|  u_clk_div/inst/clk_out1 |                                          | u_calculator_display/scan_cnt[20]_i_2_n_1 |               10 |             39 |
+--------------------------+------------------------------------------+-------------------------------------------+------------------+----------------+


