Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Jul  7 22:43:12 2023
| Host         : DESKTOP-AJV8A0J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counting_led_timing_summary_routed.rpt -pb counting_led_timing_summary_routed.pb -rpx counting_led_timing_summary_routed.rpx -warn_on_violation
| Design       : counting_led
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.907        0.000                      0                   35        0.255        0.000                      0                   35        3.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin             3.907        0.000                      0                   35        0.255        0.000                      0                   35        3.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            loop_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.828ns (21.631%)  route 3.000ns (78.369%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns = ( 13.631 - 8.000 ) 
    Source Clock Delay      (SCD):    6.138ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.040     6.138    clk_IBUF_BUFG
    SLICE_X111Y122       FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDCE (Prop_fdce_C_Q)         0.456     6.594 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.860     7.453    counter_reg_n_0_[1]
    SLICE_X111Y122       LUT4 (Prop_lut4_I1_O)        0.124     7.577 f  counter[26]_i_7/O
                         net (fo=1, routed)           0.816     8.393    counter[26]_i_7_n_0
    SLICE_X111Y126       LUT5 (Prop_lut5_I4_O)        0.124     8.517 f  counter[26]_i_2/O
                         net (fo=27, routed)          0.804     9.321    counter[26]_i_2_n_0
    SLICE_X112Y124       LUT3 (Prop_lut3_I0_O)        0.124     9.445 r  loop_cnt[3]_i_1/O
                         net (fo=4, routed)           0.521     9.966    loop_cnt
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.843    13.631    clk_IBUF_BUFG
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[0]/C
                         clock pessimism              0.481    14.113    
                         clock uncertainty           -0.035    14.077    
    SLICE_X113Y124       FDCE (Setup_fdce_C_CE)      -0.205    13.872    loop_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            loop_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.828ns (21.631%)  route 3.000ns (78.369%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns = ( 13.631 - 8.000 ) 
    Source Clock Delay      (SCD):    6.138ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.040     6.138    clk_IBUF_BUFG
    SLICE_X111Y122       FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDCE (Prop_fdce_C_Q)         0.456     6.594 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.860     7.453    counter_reg_n_0_[1]
    SLICE_X111Y122       LUT4 (Prop_lut4_I1_O)        0.124     7.577 f  counter[26]_i_7/O
                         net (fo=1, routed)           0.816     8.393    counter[26]_i_7_n_0
    SLICE_X111Y126       LUT5 (Prop_lut5_I4_O)        0.124     8.517 f  counter[26]_i_2/O
                         net (fo=27, routed)          0.804     9.321    counter[26]_i_2_n_0
    SLICE_X112Y124       LUT3 (Prop_lut3_I0_O)        0.124     9.445 r  loop_cnt[3]_i_1/O
                         net (fo=4, routed)           0.521     9.966    loop_cnt
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.843    13.631    clk_IBUF_BUFG
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[1]/C
                         clock pessimism              0.481    14.113    
                         clock uncertainty           -0.035    14.077    
    SLICE_X113Y124       FDCE (Setup_fdce_C_CE)      -0.205    13.872    loop_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            loop_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.828ns (21.631%)  route 3.000ns (78.369%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns = ( 13.631 - 8.000 ) 
    Source Clock Delay      (SCD):    6.138ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.040     6.138    clk_IBUF_BUFG
    SLICE_X111Y122       FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDCE (Prop_fdce_C_Q)         0.456     6.594 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.860     7.453    counter_reg_n_0_[1]
    SLICE_X111Y122       LUT4 (Prop_lut4_I1_O)        0.124     7.577 f  counter[26]_i_7/O
                         net (fo=1, routed)           0.816     8.393    counter[26]_i_7_n_0
    SLICE_X111Y126       LUT5 (Prop_lut5_I4_O)        0.124     8.517 f  counter[26]_i_2/O
                         net (fo=27, routed)          0.804     9.321    counter[26]_i_2_n_0
    SLICE_X112Y124       LUT3 (Prop_lut3_I0_O)        0.124     9.445 r  loop_cnt[3]_i_1/O
                         net (fo=4, routed)           0.521     9.966    loop_cnt
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.843    13.631    clk_IBUF_BUFG
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[2]/C
                         clock pessimism              0.481    14.113    
                         clock uncertainty           -0.035    14.077    
    SLICE_X113Y124       FDCE (Setup_fdce_C_CE)      -0.205    13.872    loop_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            loop_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.828ns (21.631%)  route 3.000ns (78.369%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns = ( 13.631 - 8.000 ) 
    Source Clock Delay      (SCD):    6.138ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.040     6.138    clk_IBUF_BUFG
    SLICE_X111Y122       FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDCE (Prop_fdce_C_Q)         0.456     6.594 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.860     7.453    counter_reg_n_0_[1]
    SLICE_X111Y122       LUT4 (Prop_lut4_I1_O)        0.124     7.577 f  counter[26]_i_7/O
                         net (fo=1, routed)           0.816     8.393    counter[26]_i_7_n_0
    SLICE_X111Y126       LUT5 (Prop_lut5_I4_O)        0.124     8.517 f  counter[26]_i_2/O
                         net (fo=27, routed)          0.804     9.321    counter[26]_i_2_n_0
    SLICE_X112Y124       LUT3 (Prop_lut3_I0_O)        0.124     9.445 r  loop_cnt[3]_i_1/O
                         net (fo=4, routed)           0.521     9.966    loop_cnt
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.843    13.631    clk_IBUF_BUFG
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[3]/C
                         clock pessimism              0.481    14.113    
                         clock uncertainty           -0.035    14.077    
    SLICE_X113Y124       FDCE (Setup_fdce_C_CE)      -0.205    13.872    loop_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.923ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.828ns (20.673%)  route 3.177ns (79.327%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns = ( 13.631 - 8.000 ) 
    Source Clock Delay      (SCD):    6.138ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.040     6.138    clk_IBUF_BUFG
    SLICE_X111Y122       FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDCE (Prop_fdce_C_Q)         0.456     6.594 f  counter_reg[1]/Q
                         net (fo=2, routed)           0.860     7.453    counter_reg_n_0_[1]
    SLICE_X111Y122       LUT4 (Prop_lut4_I1_O)        0.124     7.577 r  counter[26]_i_7/O
                         net (fo=1, routed)           0.816     8.393    counter[26]_i_7_n_0
    SLICE_X111Y126       LUT5 (Prop_lut5_I4_O)        0.124     8.517 r  counter[26]_i_2/O
                         net (fo=27, routed)          1.502    10.019    counter[26]_i_2_n_0
    SLICE_X111Y125       LUT4 (Prop_lut4_I0_O)        0.124    10.143 r  counter[17]_i_1/O
                         net (fo=1, routed)           0.000    10.143    counter[17]
    SLICE_X111Y125       FDCE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.843    13.631    clk_IBUF_BUFG
    SLICE_X111Y125       FDCE                                         r  counter_reg[17]/C
                         clock pessimism              0.441    14.073    
                         clock uncertainty           -0.035    14.037    
    SLICE_X111Y125       FDCE (Setup_fdce_C_D)        0.029    14.066    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.066    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                  3.923    

Slack (MET) :             3.941ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.856ns (21.224%)  route 3.177ns (78.776%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns = ( 13.631 - 8.000 ) 
    Source Clock Delay      (SCD):    6.138ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.040     6.138    clk_IBUF_BUFG
    SLICE_X111Y122       FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDCE (Prop_fdce_C_Q)         0.456     6.594 f  counter_reg[1]/Q
                         net (fo=2, routed)           0.860     7.453    counter_reg_n_0_[1]
    SLICE_X111Y122       LUT4 (Prop_lut4_I1_O)        0.124     7.577 r  counter[26]_i_7/O
                         net (fo=1, routed)           0.816     8.393    counter[26]_i_7_n_0
    SLICE_X111Y126       LUT5 (Prop_lut5_I4_O)        0.124     8.517 r  counter[26]_i_2/O
                         net (fo=27, routed)          1.502    10.019    counter[26]_i_2_n_0
    SLICE_X111Y125       LUT4 (Prop_lut4_I0_O)        0.152    10.171 r  counter[19]_i_1/O
                         net (fo=1, routed)           0.000    10.171    counter[19]
    SLICE_X111Y125       FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.843    13.631    clk_IBUF_BUFG
    SLICE_X111Y125       FDCE                                         r  counter_reg[19]/C
                         clock pessimism              0.441    14.073    
                         clock uncertainty           -0.035    14.037    
    SLICE_X111Y125       FDCE (Setup_fdce_C_D)        0.075    14.112    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.112    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                  3.941    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.828ns (21.428%)  route 3.036ns (78.572%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 13.633 - 8.000 ) 
    Source Clock Delay      (SCD):    6.138ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.040     6.138    clk_IBUF_BUFG
    SLICE_X111Y122       FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDCE (Prop_fdce_C_Q)         0.456     6.594 f  counter_reg[1]/Q
                         net (fo=2, routed)           0.860     7.453    counter_reg_n_0_[1]
    SLICE_X111Y122       LUT4 (Prop_lut4_I1_O)        0.124     7.577 r  counter[26]_i_7/O
                         net (fo=1, routed)           0.816     8.393    counter[26]_i_7_n_0
    SLICE_X111Y126       LUT5 (Prop_lut5_I4_O)        0.124     8.517 r  counter[26]_i_2/O
                         net (fo=27, routed)          1.361     9.878    counter[26]_i_2_n_0
    SLICE_X111Y126       LUT4 (Prop_lut4_I0_O)        0.124    10.002 r  counter[21]_i_1/O
                         net (fo=1, routed)           0.000    10.002    counter[21]
    SLICE_X111Y126       FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.845    13.633    clk_IBUF_BUFG
    SLICE_X111Y126       FDCE                                         r  counter_reg[21]/C
                         clock pessimism              0.441    14.075    
                         clock uncertainty           -0.035    14.039    
    SLICE_X111Y126       FDCE (Setup_fdce_C_D)        0.029    14.068    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.068    
                         arrival time                         -10.002    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.084ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.856ns (21.993%)  route 3.036ns (78.007%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 13.633 - 8.000 ) 
    Source Clock Delay      (SCD):    6.138ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.040     6.138    clk_IBUF_BUFG
    SLICE_X111Y122       FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDCE (Prop_fdce_C_Q)         0.456     6.594 f  counter_reg[1]/Q
                         net (fo=2, routed)           0.860     7.453    counter_reg_n_0_[1]
    SLICE_X111Y122       LUT4 (Prop_lut4_I1_O)        0.124     7.577 r  counter[26]_i_7/O
                         net (fo=1, routed)           0.816     8.393    counter[26]_i_7_n_0
    SLICE_X111Y126       LUT5 (Prop_lut5_I4_O)        0.124     8.517 r  counter[26]_i_2/O
                         net (fo=27, routed)          1.361     9.878    counter[26]_i_2_n_0
    SLICE_X111Y126       LUT4 (Prop_lut4_I0_O)        0.152    10.030 r  counter[23]_i_1/O
                         net (fo=1, routed)           0.000    10.030    counter[23]
    SLICE_X111Y126       FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.845    13.633    clk_IBUF_BUFG
    SLICE_X111Y126       FDCE                                         r  counter_reg[23]/C
                         clock pessimism              0.441    14.075    
                         clock uncertainty           -0.035    14.039    
    SLICE_X111Y126       FDCE (Setup_fdce_C_D)        0.075    14.114    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.114    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                  4.084    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.828ns (21.615%)  route 3.003ns (78.385%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.634ns = ( 13.634 - 8.000 ) 
    Source Clock Delay      (SCD):    6.138ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.040     6.138    clk_IBUF_BUFG
    SLICE_X111Y122       FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDCE (Prop_fdce_C_Q)         0.456     6.594 f  counter_reg[1]/Q
                         net (fo=2, routed)           0.860     7.453    counter_reg_n_0_[1]
    SLICE_X111Y122       LUT4 (Prop_lut4_I1_O)        0.124     7.577 r  counter[26]_i_7/O
                         net (fo=1, routed)           0.816     8.393    counter[26]_i_7_n_0
    SLICE_X111Y126       LUT5 (Prop_lut5_I4_O)        0.124     8.517 r  counter[26]_i_2/O
                         net (fo=27, routed)          1.327     9.844    counter[26]_i_2_n_0
    SLICE_X111Y122       LUT4 (Prop_lut4_I0_O)        0.124     9.968 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.968    counter[1]
    SLICE_X111Y122       FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.846    13.634    clk_IBUF_BUFG
    SLICE_X111Y122       FDCE                                         r  counter_reg[1]/C
                         clock pessimism              0.503    14.138    
                         clock uncertainty           -0.035    14.102    
    SLICE_X111Y122       FDCE (Setup_fdce_C_D)        0.029    14.131    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.131    
                         arrival time                          -9.968    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 2.345ns (60.929%)  route 1.504ns (39.071%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 13.633 - 8.000 ) 
    Source Clock Delay      (SCD):    6.138ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.040     6.138    clk_IBUF_BUFG
    SLICE_X111Y122       FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDCE (Prop_fdce_C_Q)         0.456     6.594 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.658     7.252    counter_reg_n_0_[1]
    SLICE_X110Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.908 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.908    counter_reg[4]_i_2_n_0
    SLICE_X110Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.022    counter_reg[8]_i_2_n_0
    SLICE_X110Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.136 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.136    counter_reg[12]_i_2_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.250 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.259    counter_reg[16]_i_2_n_0
    SLICE_X110Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.373 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.373    counter_reg[20]_i_2_n_0
    SLICE_X110Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.487 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.487    counter_reg[24]_i_2_n_0
    SLICE_X110Y127       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.821 r  counter_reg[26]_i_5/O[1]
                         net (fo=1, routed)           0.837     9.658    data0[26]
    SLICE_X112Y126       LUT4 (Prop_lut4_I3_O)        0.329     9.987 r  counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.987    counter[26]
    SLICE_X112Y126       FDCE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.845    13.633    clk_IBUF_BUFG
    SLICE_X112Y126       FDCE                                         r  counter_reg[26]/C
                         clock pessimism              0.441    14.075    
                         clock uncertainty           -0.035    14.039    
    SLICE_X112Y126       FDCE (Setup_fdce_C_D)        0.118    14.157    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.157    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                  4.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 loop_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            loop_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.705     1.815    clk_IBUF_BUFG
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDCE (Prop_fdce_C_Q)         0.141     1.956 r  loop_cnt_reg[0]/Q
                         net (fo=5, routed)           0.179     2.136    led_OBUF[0]
    SLICE_X113Y124       LUT2 (Prop_lut2_I1_O)        0.042     2.178 r  loop_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.178    loop_cnt[1]_i_1_n_0
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[1]/C
                         clock pessimism             -0.529     1.815    
    SLICE_X113Y124       FDCE (Hold_fdce_C_D)         0.107     1.922    loop_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 loop_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            loop_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.705     1.815    clk_IBUF_BUFG
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDCE (Prop_fdce_C_Q)         0.141     1.956 r  loop_cnt_reg[0]/Q
                         net (fo=5, routed)           0.181     2.138    led_OBUF[0]
    SLICE_X113Y124       LUT4 (Prop_lut4_I1_O)        0.043     2.181 r  loop_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     2.181    loop_cnt[3]_i_2_n_0
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[3]/C
                         clock pessimism             -0.529     1.815    
    SLICE_X113Y124       FDCE (Hold_fdce_C_D)         0.107     1.922    loop_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 loop_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            loop_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.705     1.815    clk_IBUF_BUFG
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDCE (Prop_fdce_C_Q)         0.141     1.956 f  loop_cnt_reg[0]/Q
                         net (fo=5, routed)           0.179     2.136    led_OBUF[0]
    SLICE_X113Y124       LUT1 (Prop_lut1_I0_O)        0.045     2.181 r  loop_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.181    loop_cnt[0]_i_1_n_0
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[0]/C
                         clock pessimism             -0.529     1.815    
    SLICE_X113Y124       FDCE (Hold_fdce_C_D)         0.091     1.906    loop_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 loop_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            loop_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.705     1.815    clk_IBUF_BUFG
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDCE (Prop_fdce_C_Q)         0.141     1.956 r  loop_cnt_reg[0]/Q
                         net (fo=5, routed)           0.181     2.138    led_OBUF[0]
    SLICE_X113Y124       LUT3 (Prop_lut3_I1_O)        0.045     2.183 r  loop_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.183    loop_cnt[2]_i_1_n_0
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[2]/C
                         clock pessimism             -0.529     1.815    
    SLICE_X113Y124       FDCE (Hold_fdce_C_D)         0.092     1.907    loop_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.277ns (53.458%)  route 0.241ns (46.542%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.705     1.815    clk_IBUF_BUFG
    SLICE_X111Y124       FDCE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDCE (Prop_fdce_C_Q)         0.128     1.943 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.101     2.045    counter_reg_n_0_[15]
    SLICE_X111Y124       LUT5 (Prop_lut5_I0_O)        0.098     2.143 r  counter[26]_i_4/O
                         net (fo=27, routed)          0.140     2.283    counter[26]_i_4_n_0
    SLICE_X111Y124       LUT4 (Prop_lut4_I2_O)        0.051     2.334 r  counter[16]_i_1/O
                         net (fo=1, routed)           0.000     2.334    counter[16]
    SLICE_X111Y124       FDCE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X111Y124       FDCE                                         r  counter_reg[16]/C
                         clock pessimism             -0.529     1.815    
    SLICE_X111Y124       FDCE (Hold_fdce_C_D)         0.107     1.922    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.271ns (52.913%)  route 0.241ns (47.087%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.705     1.815    clk_IBUF_BUFG
    SLICE_X111Y124       FDCE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDCE (Prop_fdce_C_Q)         0.128     1.943 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.101     2.045    counter_reg_n_0_[15]
    SLICE_X111Y124       LUT5 (Prop_lut5_I0_O)        0.098     2.143 r  counter[26]_i_4/O
                         net (fo=27, routed)          0.140     2.283    counter[26]_i_4_n_0
    SLICE_X111Y124       LUT4 (Prop_lut4_I2_O)        0.045     2.328 r  counter[14]_i_1/O
                         net (fo=1, routed)           0.000     2.328    counter[14]
    SLICE_X111Y124       FDCE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X111Y124       FDCE                                         r  counter_reg[14]/C
                         clock pessimism             -0.529     1.815    
    SLICE_X111Y124       FDCE (Hold_fdce_C_D)         0.092     1.907    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.234ns (41.779%)  route 0.326ns (58.221%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.708     1.818    clk_IBUF_BUFG
    SLICE_X111Y122       FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDCE (Prop_fdce_C_Q)         0.141     1.959 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.114     2.074    counter_reg_n_0_[5]
    SLICE_X111Y123       LUT5 (Prop_lut5_I3_O)        0.045     2.119 r  counter[26]_i_3/O
                         net (fo=27, routed)          0.212     2.331    counter[26]_i_3_n_0
    SLICE_X111Y123       LUT4 (Prop_lut4_I1_O)        0.048     2.379 r  counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.379    counter[12]
    SLICE_X111Y123       FDCE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.979     2.346    clk_IBUF_BUFG
    SLICE_X111Y123       FDCE                                         r  counter_reg[12]/C
                         clock pessimism             -0.516     1.829    
    SLICE_X111Y123       FDCE (Hold_fdce_C_D)         0.107     1.936    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.235ns (41.809%)  route 0.327ns (58.191%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.708     1.818    clk_IBUF_BUFG
    SLICE_X111Y122       FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDCE (Prop_fdce_C_Q)         0.141     1.959 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.114     2.074    counter_reg_n_0_[5]
    SLICE_X111Y123       LUT5 (Prop_lut5_I3_O)        0.045     2.119 r  counter[26]_i_3/O
                         net (fo=27, routed)          0.213     2.332    counter[26]_i_3_n_0
    SLICE_X111Y123       LUT4 (Prop_lut4_I1_O)        0.049     2.381 r  counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.381    counter[8]
    SLICE_X111Y123       FDCE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.979     2.346    clk_IBUF_BUFG
    SLICE_X111Y123       FDCE                                         r  counter_reg[8]/C
                         clock pessimism             -0.516     1.829    
    SLICE_X111Y123       FDCE (Hold_fdce_C_D)         0.107     1.936    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.231ns (41.466%)  route 0.326ns (58.534%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.708     1.818    clk_IBUF_BUFG
    SLICE_X111Y122       FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDCE (Prop_fdce_C_Q)         0.141     1.959 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.114     2.074    counter_reg_n_0_[5]
    SLICE_X111Y123       LUT5 (Prop_lut5_I3_O)        0.045     2.119 r  counter[26]_i_3/O
                         net (fo=27, routed)          0.212     2.331    counter[26]_i_3_n_0
    SLICE_X111Y123       LUT4 (Prop_lut4_I1_O)        0.045     2.376 r  counter[10]_i_1/O
                         net (fo=1, routed)           0.000     2.376    counter[10]
    SLICE_X111Y123       FDCE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.979     2.346    clk_IBUF_BUFG
    SLICE_X111Y123       FDCE                                         r  counter_reg[10]/C
                         clock pessimism             -0.516     1.829    
    SLICE_X111Y123       FDCE (Hold_fdce_C_D)         0.091     1.920    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.231ns (41.391%)  route 0.327ns (58.609%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.708     1.818    clk_IBUF_BUFG
    SLICE_X111Y122       FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDCE (Prop_fdce_C_Q)         0.141     1.959 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.114     2.074    counter_reg_n_0_[5]
    SLICE_X111Y123       LUT5 (Prop_lut5_I3_O)        0.045     2.119 r  counter[26]_i_3/O
                         net (fo=27, routed)          0.213     2.332    counter[26]_i_3_n_0
    SLICE_X111Y123       LUT4 (Prop_lut4_I1_O)        0.045     2.377 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.377    counter[6]
    SLICE_X111Y123       FDCE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.979     2.346    clk_IBUF_BUFG
    SLICE_X111Y123       FDCE                                         r  counter_reg[6]/C
                         clock pessimism             -0.516     1.829    
    SLICE_X111Y123       FDCE (Hold_fdce_C_D)         0.092     1.921    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.455    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y126  counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y123  counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y124  counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y123  counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y124  counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y124  counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y124  counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y124  counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y125  counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y126  counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y126  counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y123  counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y123  counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y124  counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y124  counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y123  counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y123  counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y124  counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y124  counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y126  counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y126  counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y123  counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y123  counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y124  counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y124  counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y123  counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y123  counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y124  counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y124  counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 loop_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.666ns  (logic 4.177ns (62.660%)  route 2.489ns (37.340%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.037     6.135    clk_IBUF_BUFG
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDCE (Prop_fdce_C_Q)         0.419     6.554 r  loop_cnt_reg[1]/Q
                         net (fo=4, routed)           2.489     9.043    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.758    12.801 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.801    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loop_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.532ns  (logic 4.081ns (62.476%)  route 2.451ns (37.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.037     6.135    clk_IBUF_BUFG
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDCE (Prop_fdce_C_Q)         0.419     6.554 r  loop_cnt_reg[3]/Q
                         net (fo=2, routed)           2.451     9.005    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.662    12.667 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.667    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loop_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.484ns  (logic 4.037ns (62.265%)  route 2.447ns (37.735%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.037     6.135    clk_IBUF_BUFG
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDCE (Prop_fdce_C_Q)         0.456     6.591 r  loop_cnt_reg[0]/Q
                         net (fo=5, routed)           2.447     9.037    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.581    12.618 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.618    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loop_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.448ns  (logic 3.956ns (61.359%)  route 2.491ns (38.641%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.037     6.135    clk_IBUF_BUFG
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDCE (Prop_fdce_C_Q)         0.456     6.591 r  loop_cnt_reg[2]/Q
                         net (fo=3, routed)           2.491     9.082    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.500    12.583 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.583    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 loop_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.051ns  (logic 1.342ns (65.457%)  route 0.708ns (34.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.705     1.815    clk_IBUF_BUFG
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDCE (Prop_fdce_C_Q)         0.141     1.956 r  loop_cnt_reg[2]/Q
                         net (fo=3, routed)           0.708     2.665    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.201     3.866 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.866    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loop_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.060ns  (logic 1.372ns (66.635%)  route 0.687ns (33.365%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.705     1.815    clk_IBUF_BUFG
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDCE (Prop_fdce_C_Q)         0.128     1.943 r  loop_cnt_reg[3]/Q
                         net (fo=2, routed)           0.687     2.631    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.244     3.875 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.875    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loop_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.095ns  (logic 1.422ns (67.896%)  route 0.673ns (32.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.705     1.815    clk_IBUF_BUFG
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDCE (Prop_fdce_C_Q)         0.141     1.956 r  loop_cnt_reg[0]/Q
                         net (fo=5, routed)           0.673     2.629    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.910 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.910    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loop_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.465ns (67.984%)  route 0.690ns (32.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.705     1.815    clk_IBUF_BUFG
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDCE (Prop_fdce_C_Q)         0.128     1.943 r  loop_cnt_reg[1]/Q
                         net (fo=4, routed)           0.690     2.633    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.337     3.971 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.971    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            loop_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.184ns  (logic 1.489ns (46.768%)  route 1.695ns (53.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.695     3.184    rst_IBUF
    SLICE_X113Y124       FDCE                                         f  loop_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.843     5.631    clk_IBUF_BUFG
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            loop_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.184ns  (logic 1.489ns (46.768%)  route 1.695ns (53.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.695     3.184    rst_IBUF
    SLICE_X113Y124       FDCE                                         f  loop_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.843     5.631    clk_IBUF_BUFG
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            loop_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.184ns  (logic 1.489ns (46.768%)  route 1.695ns (53.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.695     3.184    rst_IBUF
    SLICE_X113Y124       FDCE                                         f  loop_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.843     5.631    clk_IBUF_BUFG
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            loop_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.184ns  (logic 1.489ns (46.768%)  route 1.695ns (53.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.695     3.184    rst_IBUF
    SLICE_X113Y124       FDCE                                         f  loop_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.843     5.631    clk_IBUF_BUFG
    SLICE_X113Y124       FDCE                                         r  loop_cnt_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[25]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.013ns  (logic 1.489ns (49.421%)  route 1.524ns (50.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.524     3.013    rst_IBUF
    SLICE_X112Y126       FDCE                                         f  counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.845     5.633    clk_IBUF_BUFG
    SLICE_X112Y126       FDCE                                         r  counter_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[26]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.013ns  (logic 1.489ns (49.421%)  route 1.524ns (50.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.524     3.013    rst_IBUF
    SLICE_X112Y126       FDCE                                         f  counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.845     5.633    clk_IBUF_BUFG
    SLICE_X112Y126       FDCE                                         r  counter_reg[26]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.931ns  (logic 1.489ns (50.793%)  route 1.442ns (49.207%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.634ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.442     2.931    rst_IBUF
    SLICE_X111Y122       FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.846     5.634    clk_IBUF_BUFG
    SLICE_X111Y122       FDCE                                         r  counter_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.931ns  (logic 1.489ns (50.793%)  route 1.442ns (49.207%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.634ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.442     2.931    rst_IBUF
    SLICE_X111Y122       FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.846     5.634    clk_IBUF_BUFG
    SLICE_X111Y122       FDCE                                         r  counter_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.931ns  (logic 1.489ns (50.793%)  route 1.442ns (49.207%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.634ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.442     2.931    rst_IBUF
    SLICE_X111Y122       FDCE                                         f  counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.846     5.634    clk_IBUF_BUFG
    SLICE_X111Y122       FDCE                                         r  counter_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.931ns  (logic 1.489ns (50.793%)  route 1.442ns (49.207%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.634ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.442     2.931    rst_IBUF
    SLICE_X111Y122       FDCE                                         f  counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.846     5.634    clk_IBUF_BUFG
    SLICE_X111Y122       FDCE                                         r  counter_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[17]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.257ns (41.327%)  route 0.364ns (58.673%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=31, routed)          0.364     0.621    rst_IBUF
    SLICE_X111Y125       FDCE                                         f  counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X111Y125       FDCE                                         r  counter_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[18]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.257ns (41.327%)  route 0.364ns (58.673%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=31, routed)          0.364     0.621    rst_IBUF
    SLICE_X111Y125       FDCE                                         f  counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X111Y125       FDCE                                         r  counter_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[19]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.257ns (41.327%)  route 0.364ns (58.673%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=31, routed)          0.364     0.621    rst_IBUF
    SLICE_X111Y125       FDCE                                         f  counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X111Y125       FDCE                                         r  counter_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[20]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.257ns (41.327%)  route 0.364ns (58.673%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=31, routed)          0.364     0.621    rst_IBUF
    SLICE_X111Y125       FDCE                                         f  counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X111Y125       FDCE                                         r  counter_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.257ns (35.969%)  route 0.457ns (64.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=31, routed)          0.457     0.713    rst_IBUF
    SLICE_X111Y124       FDCE                                         f  counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X111Y124       FDCE                                         r  counter_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.257ns (35.969%)  route 0.457ns (64.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=31, routed)          0.457     0.713    rst_IBUF
    SLICE_X111Y124       FDCE                                         f  counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X111Y124       FDCE                                         r  counter_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.257ns (35.969%)  route 0.457ns (64.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=31, routed)          0.457     0.713    rst_IBUF
    SLICE_X111Y124       FDCE                                         f  counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X111Y124       FDCE                                         r  counter_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.257ns (35.969%)  route 0.457ns (64.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=31, routed)          0.457     0.713    rst_IBUF
    SLICE_X111Y124       FDCE                                         f  counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X111Y124       FDCE                                         r  counter_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[16]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.257ns (35.969%)  route 0.457ns (64.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=31, routed)          0.457     0.713    rst_IBUF
    SLICE_X111Y124       FDCE                                         f  counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X111Y124       FDCE                                         r  counter_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.257ns (35.969%)  route 0.457ns (64.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=31, routed)          0.457     0.713    rst_IBUF
    SLICE_X111Y124       FDCE                                         f  counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X111Y124       FDCE                                         r  counter_reg[9]/C





