|data_mem_test


|data_mem_test|data_mem:DUT
clk => clk.IN8
write_enable => we0.DATAB
write_enable => we1.DATAB
write_enable => we2.DATAB
write_enable => we3.DATAB
write_enable => we4.DATAB
write_enable => we5.DATAB
write_enable => we6.DATAB
write_enable => we7.DATAB
address[0] => address[0].IN8
address[1] => address[1].IN8
address[2] => address[2].IN8
address[3] => address[3].IN8
address[4] => address[4].IN8
address[5] => address[5].IN8
address[6] => address[6].IN8
address[7] => address[7].IN8
address[8] => address[8].IN8
address[9] => address[9].IN8
address[10] => address[10].IN8
address[11] => address[11].IN8
address[12] => address[12].IN8
address[13] => address[13].IN8
address[14] => address[14].IN8
address[15] => address[15].IN8
address[16] => Equal0.IN15
address[16] => Equal1.IN0
address[16] => Equal2.IN15
address[16] => Equal3.IN1
address[16] => Equal4.IN15
address[16] => Equal5.IN1
address[16] => Equal6.IN15
address[16] => Equal7.IN2
address[16] => Equal8.IN31
address[16] => Equal9.IN0
address[16] => Equal10.IN31
address[16] => Equal11.IN1
address[16] => Equal12.IN31
address[16] => Equal13.IN1
address[16] => Equal14.IN31
address[16] => Equal15.IN2
address[17] => Equal0.IN14
address[17] => Equal1.IN15
address[17] => Equal2.IN0
address[17] => Equal3.IN0
address[17] => Equal4.IN14
address[17] => Equal5.IN15
address[17] => Equal6.IN1
address[17] => Equal7.IN1
address[17] => Equal8.IN30
address[17] => Equal9.IN31
address[17] => Equal10.IN0
address[17] => Equal11.IN0
address[17] => Equal12.IN30
address[17] => Equal13.IN31
address[17] => Equal14.IN1
address[17] => Equal15.IN1
address[18] => Equal0.IN13
address[18] => Equal1.IN14
address[18] => Equal2.IN14
address[18] => Equal3.IN15
address[18] => Equal4.IN0
address[18] => Equal5.IN0
address[18] => Equal6.IN0
address[18] => Equal7.IN0
address[18] => Equal8.IN29
address[18] => Equal9.IN30
address[18] => Equal10.IN30
address[18] => Equal11.IN31
address[18] => Equal12.IN0
address[18] => Equal13.IN0
address[18] => Equal14.IN0
address[18] => Equal15.IN0
address[19] => Equal0.IN12
address[19] => Equal1.IN13
address[19] => Equal2.IN13
address[19] => Equal3.IN14
address[19] => Equal4.IN13
address[19] => Equal5.IN14
address[19] => Equal6.IN14
address[19] => Equal7.IN15
address[19] => Equal8.IN28
address[19] => Equal9.IN29
address[19] => Equal10.IN29
address[19] => Equal11.IN30
address[19] => Equal12.IN29
address[19] => Equal13.IN30
address[19] => Equal14.IN30
address[19] => Equal15.IN31
address[20] => Equal0.IN11
address[20] => Equal1.IN12
address[20] => Equal2.IN12
address[20] => Equal3.IN13
address[20] => Equal4.IN12
address[20] => Equal5.IN13
address[20] => Equal6.IN13
address[20] => Equal7.IN14
address[20] => Equal8.IN27
address[20] => Equal9.IN28
address[20] => Equal10.IN28
address[20] => Equal11.IN29
address[20] => Equal12.IN28
address[20] => Equal13.IN29
address[20] => Equal14.IN29
address[20] => Equal15.IN30
address[21] => Equal0.IN10
address[21] => Equal1.IN11
address[21] => Equal2.IN11
address[21] => Equal3.IN12
address[21] => Equal4.IN11
address[21] => Equal5.IN12
address[21] => Equal6.IN12
address[21] => Equal7.IN13
address[21] => Equal8.IN26
address[21] => Equal9.IN27
address[21] => Equal10.IN27
address[21] => Equal11.IN28
address[21] => Equal12.IN27
address[21] => Equal13.IN28
address[21] => Equal14.IN28
address[21] => Equal15.IN29
address[22] => Equal0.IN9
address[22] => Equal1.IN10
address[22] => Equal2.IN10
address[22] => Equal3.IN11
address[22] => Equal4.IN10
address[22] => Equal5.IN11
address[22] => Equal6.IN11
address[22] => Equal7.IN12
address[22] => Equal8.IN25
address[22] => Equal9.IN26
address[22] => Equal10.IN26
address[22] => Equal11.IN27
address[22] => Equal12.IN26
address[22] => Equal13.IN27
address[22] => Equal14.IN27
address[22] => Equal15.IN28
address[23] => Equal0.IN8
address[23] => Equal1.IN9
address[23] => Equal2.IN9
address[23] => Equal3.IN10
address[23] => Equal4.IN9
address[23] => Equal5.IN10
address[23] => Equal6.IN10
address[23] => Equal7.IN11
address[23] => Equal8.IN24
address[23] => Equal9.IN25
address[23] => Equal10.IN25
address[23] => Equal11.IN26
address[23] => Equal12.IN25
address[23] => Equal13.IN26
address[23] => Equal14.IN26
address[23] => Equal15.IN27
address[24] => Equal0.IN7
address[24] => Equal1.IN8
address[24] => Equal2.IN8
address[24] => Equal3.IN9
address[24] => Equal4.IN8
address[24] => Equal5.IN9
address[24] => Equal6.IN9
address[24] => Equal7.IN10
address[24] => Equal8.IN23
address[24] => Equal9.IN24
address[24] => Equal10.IN24
address[24] => Equal11.IN25
address[24] => Equal12.IN24
address[24] => Equal13.IN25
address[24] => Equal14.IN25
address[24] => Equal15.IN26
address[25] => Equal0.IN6
address[25] => Equal1.IN7
address[25] => Equal2.IN7
address[25] => Equal3.IN8
address[25] => Equal4.IN7
address[25] => Equal5.IN8
address[25] => Equal6.IN8
address[25] => Equal7.IN9
address[25] => Equal8.IN22
address[25] => Equal9.IN23
address[25] => Equal10.IN23
address[25] => Equal11.IN24
address[25] => Equal12.IN23
address[25] => Equal13.IN24
address[25] => Equal14.IN24
address[25] => Equal15.IN25
address[26] => Equal0.IN5
address[26] => Equal1.IN6
address[26] => Equal2.IN6
address[26] => Equal3.IN7
address[26] => Equal4.IN6
address[26] => Equal5.IN7
address[26] => Equal6.IN7
address[26] => Equal7.IN8
address[26] => Equal8.IN21
address[26] => Equal9.IN22
address[26] => Equal10.IN22
address[26] => Equal11.IN23
address[26] => Equal12.IN22
address[26] => Equal13.IN23
address[26] => Equal14.IN23
address[26] => Equal15.IN24
address[27] => Equal0.IN4
address[27] => Equal1.IN5
address[27] => Equal2.IN5
address[27] => Equal3.IN6
address[27] => Equal4.IN5
address[27] => Equal5.IN6
address[27] => Equal6.IN6
address[27] => Equal7.IN7
address[27] => Equal8.IN20
address[27] => Equal9.IN21
address[27] => Equal10.IN21
address[27] => Equal11.IN22
address[27] => Equal12.IN21
address[27] => Equal13.IN22
address[27] => Equal14.IN22
address[27] => Equal15.IN23
address[28] => Equal0.IN3
address[28] => Equal1.IN4
address[28] => Equal2.IN4
address[28] => Equal3.IN5
address[28] => Equal4.IN4
address[28] => Equal5.IN5
address[28] => Equal6.IN5
address[28] => Equal7.IN6
address[28] => Equal8.IN19
address[28] => Equal9.IN20
address[28] => Equal10.IN20
address[28] => Equal11.IN21
address[28] => Equal12.IN20
address[28] => Equal13.IN21
address[28] => Equal14.IN21
address[28] => Equal15.IN22
address[29] => Equal0.IN2
address[29] => Equal1.IN3
address[29] => Equal2.IN3
address[29] => Equal3.IN4
address[29] => Equal4.IN3
address[29] => Equal5.IN4
address[29] => Equal6.IN4
address[29] => Equal7.IN5
address[29] => Equal8.IN18
address[29] => Equal9.IN19
address[29] => Equal10.IN19
address[29] => Equal11.IN20
address[29] => Equal12.IN19
address[29] => Equal13.IN20
address[29] => Equal14.IN20
address[29] => Equal15.IN21
address[30] => Equal0.IN1
address[30] => Equal1.IN2
address[30] => Equal2.IN2
address[30] => Equal3.IN3
address[30] => Equal4.IN2
address[30] => Equal5.IN3
address[30] => Equal6.IN3
address[30] => Equal7.IN4
address[30] => Equal8.IN17
address[30] => Equal9.IN18
address[30] => Equal10.IN18
address[30] => Equal11.IN19
address[30] => Equal12.IN18
address[30] => Equal13.IN19
address[30] => Equal14.IN19
address[30] => Equal15.IN20
address[31] => Equal0.IN0
address[31] => Equal1.IN1
address[31] => Equal2.IN1
address[31] => Equal3.IN2
address[31] => Equal4.IN1
address[31] => Equal5.IN2
address[31] => Equal6.IN2
address[31] => Equal7.IN3
address[31] => Equal8.IN16
address[31] => Equal9.IN17
address[31] => Equal10.IN17
address[31] => Equal11.IN18
address[31] => Equal12.IN17
address[31] => Equal13.IN18
address[31] => Equal14.IN18
address[31] => Equal15.IN19
pixel_address[0] => pixel_address[0].IN8
pixel_address[1] => pixel_address[1].IN8
pixel_address[2] => pixel_address[2].IN8
pixel_address[3] => pixel_address[3].IN8
pixel_address[4] => pixel_address[4].IN8
pixel_address[5] => pixel_address[5].IN8
pixel_address[6] => pixel_address[6].IN8
pixel_address[7] => pixel_address[7].IN8
pixel_address[8] => pixel_address[8].IN8
pixel_address[9] => pixel_address[9].IN8
pixel_address[10] => pixel_address[10].IN8
pixel_address[11] => pixel_address[11].IN8
pixel_address[12] => pixel_address[12].IN8
pixel_address[13] => pixel_address[13].IN8
pixel_address[14] => pixel_address[14].IN8
pixel_address[15] => pixel_address[15].IN8
pixel_address[16] => Equal16.IN31
pixel_address[16] => Equal17.IN0
pixel_address[16] => Equal18.IN31
pixel_address[16] => Equal19.IN1
pixel_address[16] => Equal20.IN31
pixel_address[16] => Equal21.IN1
pixel_address[16] => Equal22.IN31
pixel_address[16] => Equal23.IN2
pixel_address[17] => Equal16.IN30
pixel_address[17] => Equal17.IN31
pixel_address[17] => Equal18.IN0
pixel_address[17] => Equal19.IN0
pixel_address[17] => Equal20.IN30
pixel_address[17] => Equal21.IN31
pixel_address[17] => Equal22.IN1
pixel_address[17] => Equal23.IN1
pixel_address[18] => Equal16.IN29
pixel_address[18] => Equal17.IN30
pixel_address[18] => Equal18.IN30
pixel_address[18] => Equal19.IN31
pixel_address[18] => Equal20.IN0
pixel_address[18] => Equal21.IN0
pixel_address[18] => Equal22.IN0
pixel_address[18] => Equal23.IN0
pixel_address[19] => Equal16.IN28
pixel_address[19] => Equal17.IN29
pixel_address[19] => Equal18.IN29
pixel_address[19] => Equal19.IN30
pixel_address[19] => Equal20.IN29
pixel_address[19] => Equal21.IN30
pixel_address[19] => Equal22.IN30
pixel_address[19] => Equal23.IN31
pixel_address[20] => Equal16.IN27
pixel_address[20] => Equal17.IN28
pixel_address[20] => Equal18.IN28
pixel_address[20] => Equal19.IN29
pixel_address[20] => Equal20.IN28
pixel_address[20] => Equal21.IN29
pixel_address[20] => Equal22.IN29
pixel_address[20] => Equal23.IN30
pixel_address[21] => Equal16.IN26
pixel_address[21] => Equal17.IN27
pixel_address[21] => Equal18.IN27
pixel_address[21] => Equal19.IN28
pixel_address[21] => Equal20.IN27
pixel_address[21] => Equal21.IN28
pixel_address[21] => Equal22.IN28
pixel_address[21] => Equal23.IN29
pixel_address[22] => Equal16.IN25
pixel_address[22] => Equal17.IN26
pixel_address[22] => Equal18.IN26
pixel_address[22] => Equal19.IN27
pixel_address[22] => Equal20.IN26
pixel_address[22] => Equal21.IN27
pixel_address[22] => Equal22.IN27
pixel_address[22] => Equal23.IN28
pixel_address[23] => Equal16.IN24
pixel_address[23] => Equal17.IN25
pixel_address[23] => Equal18.IN25
pixel_address[23] => Equal19.IN26
pixel_address[23] => Equal20.IN25
pixel_address[23] => Equal21.IN26
pixel_address[23] => Equal22.IN26
pixel_address[23] => Equal23.IN27
pixel_address[24] => Equal16.IN23
pixel_address[24] => Equal17.IN24
pixel_address[24] => Equal18.IN24
pixel_address[24] => Equal19.IN25
pixel_address[24] => Equal20.IN24
pixel_address[24] => Equal21.IN25
pixel_address[24] => Equal22.IN25
pixel_address[24] => Equal23.IN26
pixel_address[25] => Equal16.IN22
pixel_address[25] => Equal17.IN23
pixel_address[25] => Equal18.IN23
pixel_address[25] => Equal19.IN24
pixel_address[25] => Equal20.IN23
pixel_address[25] => Equal21.IN24
pixel_address[25] => Equal22.IN24
pixel_address[25] => Equal23.IN25
pixel_address[26] => Equal16.IN21
pixel_address[26] => Equal17.IN22
pixel_address[26] => Equal18.IN22
pixel_address[26] => Equal19.IN23
pixel_address[26] => Equal20.IN22
pixel_address[26] => Equal21.IN23
pixel_address[26] => Equal22.IN23
pixel_address[26] => Equal23.IN24
pixel_address[27] => Equal16.IN20
pixel_address[27] => Equal17.IN21
pixel_address[27] => Equal18.IN21
pixel_address[27] => Equal19.IN22
pixel_address[27] => Equal20.IN21
pixel_address[27] => Equal21.IN22
pixel_address[27] => Equal22.IN22
pixel_address[27] => Equal23.IN23
pixel_address[28] => Equal16.IN19
pixel_address[28] => Equal17.IN20
pixel_address[28] => Equal18.IN20
pixel_address[28] => Equal19.IN21
pixel_address[28] => Equal20.IN20
pixel_address[28] => Equal21.IN21
pixel_address[28] => Equal22.IN21
pixel_address[28] => Equal23.IN22
pixel_address[29] => Equal16.IN18
pixel_address[29] => Equal17.IN19
pixel_address[29] => Equal18.IN19
pixel_address[29] => Equal19.IN20
pixel_address[29] => Equal20.IN19
pixel_address[29] => Equal21.IN20
pixel_address[29] => Equal22.IN20
pixel_address[29] => Equal23.IN21
pixel_address[30] => Equal16.IN17
pixel_address[30] => Equal17.IN18
pixel_address[30] => Equal18.IN18
pixel_address[30] => Equal19.IN19
pixel_address[30] => Equal20.IN18
pixel_address[30] => Equal21.IN19
pixel_address[30] => Equal22.IN19
pixel_address[30] => Equal23.IN20
pixel_address[31] => Equal16.IN16
pixel_address[31] => Equal17.IN17
pixel_address[31] => Equal18.IN17
pixel_address[31] => Equal19.IN18
pixel_address[31] => Equal20.IN17
pixel_address[31] => Equal21.IN18
pixel_address[31] => Equal22.IN18
pixel_address[31] => Equal23.IN19
write_data[0] => write_data[0].IN8
write_data[1] => write_data[1].IN8
write_data[2] => write_data[2].IN8
write_data[3] => write_data[3].IN8
write_data[4] => write_data[4].IN8
write_data[5] => write_data[5].IN8
write_data[6] => write_data[6].IN8
write_data[7] => write_data[7].IN8
write_data[8] => write_data[8].IN8
write_data[9] => write_data[9].IN8
write_data[10] => write_data[10].IN8
write_data[11] => write_data[11].IN8
write_data[12] => write_data[12].IN8
write_data[13] => write_data[13].IN8
write_data[14] => write_data[14].IN8
write_data[15] => write_data[15].IN8
write_data[16] => write_data[16].IN8
write_data[17] => write_data[17].IN8
write_data[18] => write_data[18].IN8
write_data[19] => write_data[19].IN8
write_data[20] => write_data[20].IN8
write_data[21] => write_data[21].IN8
write_data[22] => write_data[22].IN8
write_data[23] => write_data[23].IN8
write_data[24] => write_data[24].IN8
write_data[25] => write_data[25].IN8
write_data[26] => write_data[26].IN8
write_data[27] => write_data[27].IN8
write_data[28] => write_data[28].IN8
write_data[29] => write_data[29].IN8
write_data[30] => write_data[30].IN8
write_data[31] => write_data[31].IN8
pixel[0] <= rp.DB_MAX_OUTPUT_PORT_TYPE
pixel[1] <= rp.DB_MAX_OUTPUT_PORT_TYPE
pixel[2] <= rp.DB_MAX_OUTPUT_PORT_TYPE
pixel[3] <= rp.DB_MAX_OUTPUT_PORT_TYPE
pixel[4] <= rp.DB_MAX_OUTPUT_PORT_TYPE
pixel[5] <= rp.DB_MAX_OUTPUT_PORT_TYPE
pixel[6] <= rp.DB_MAX_OUTPUT_PORT_TYPE
pixel[7] <= rp.DB_MAX_OUTPUT_PORT_TYPE
read_data[0] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= rd.DB_MAX_OUTPUT_PORT_TYPE


|data_mem_test|data_mem:DUT|dmem_cell:dmem0
clk => memory.we_a.CLK
clk => memory.waddr_a[15].CLK
clk => memory.waddr_a[14].CLK
clk => memory.waddr_a[13].CLK
clk => memory.waddr_a[12].CLK
clk => memory.waddr_a[11].CLK
clk => memory.waddr_a[10].CLK
clk => memory.waddr_a[9].CLK
clk => memory.waddr_a[8].CLK
clk => memory.waddr_a[7].CLK
clk => memory.waddr_a[6].CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
write_enable => memory.we_a.DATAIN
write_enable => memory.WE
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => memory.waddr_a[0].DATAIN
address[2] => memory.WADDR
address[2] => memory.RADDR
address[3] => memory.waddr_a[1].DATAIN
address[3] => memory.WADDR1
address[3] => memory.RADDR1
address[4] => memory.waddr_a[2].DATAIN
address[4] => memory.WADDR2
address[4] => memory.RADDR2
address[5] => memory.waddr_a[3].DATAIN
address[5] => memory.WADDR3
address[5] => memory.RADDR3
address[6] => memory.waddr_a[4].DATAIN
address[6] => memory.WADDR4
address[6] => memory.RADDR4
address[7] => memory.waddr_a[5].DATAIN
address[7] => memory.WADDR5
address[7] => memory.RADDR5
address[8] => memory.waddr_a[6].DATAIN
address[8] => memory.WADDR6
address[8] => memory.RADDR6
address[9] => memory.waddr_a[7].DATAIN
address[9] => memory.WADDR7
address[9] => memory.RADDR7
address[10] => memory.waddr_a[8].DATAIN
address[10] => memory.WADDR8
address[10] => memory.RADDR8
address[11] => memory.waddr_a[9].DATAIN
address[11] => memory.WADDR9
address[11] => memory.RADDR9
address[12] => memory.waddr_a[10].DATAIN
address[12] => memory.WADDR10
address[12] => memory.RADDR10
address[13] => memory.waddr_a[11].DATAIN
address[13] => memory.WADDR11
address[13] => memory.RADDR11
address[14] => memory.waddr_a[12].DATAIN
address[14] => memory.WADDR12
address[14] => memory.RADDR12
address[15] => memory.waddr_a[13].DATAIN
address[15] => memory.WADDR13
address[15] => memory.RADDR13
pixel_address[0] => ~NO_FANOUT~
pixel_address[1] => ~NO_FANOUT~
pixel_address[2] => memory.PORTBRADDR
pixel_address[3] => memory.PORTBRADDR1
pixel_address[4] => memory.PORTBRADDR2
pixel_address[5] => memory.PORTBRADDR3
pixel_address[6] => memory.PORTBRADDR4
pixel_address[7] => memory.PORTBRADDR5
pixel_address[8] => memory.PORTBRADDR6
pixel_address[9] => memory.PORTBRADDR7
pixel_address[10] => memory.PORTBRADDR8
pixel_address[11] => memory.PORTBRADDR9
pixel_address[12] => memory.PORTBRADDR10
pixel_address[13] => memory.PORTBRADDR11
pixel_address[14] => memory.PORTBRADDR12
pixel_address[15] => memory.PORTBRADDR13
write_data[0] => memory.data_a[0].DATAIN
write_data[0] => memory.DATAIN
write_data[1] => memory.data_a[1].DATAIN
write_data[1] => memory.DATAIN1
write_data[2] => memory.data_a[2].DATAIN
write_data[2] => memory.DATAIN2
write_data[3] => memory.data_a[3].DATAIN
write_data[3] => memory.DATAIN3
write_data[4] => memory.data_a[4].DATAIN
write_data[4] => memory.DATAIN4
write_data[5] => memory.data_a[5].DATAIN
write_data[5] => memory.DATAIN5
write_data[6] => memory.data_a[6].DATAIN
write_data[6] => memory.DATAIN6
write_data[7] => memory.data_a[7].DATAIN
write_data[7] => memory.DATAIN7
write_data[8] => ~NO_FANOUT~
write_data[9] => ~NO_FANOUT~
write_data[10] => ~NO_FANOUT~
write_data[11] => ~NO_FANOUT~
write_data[12] => ~NO_FANOUT~
write_data[13] => ~NO_FANOUT~
write_data[14] => ~NO_FANOUT~
write_data[15] => ~NO_FANOUT~
write_data[16] => ~NO_FANOUT~
write_data[17] => ~NO_FANOUT~
write_data[18] => ~NO_FANOUT~
write_data[19] => ~NO_FANOUT~
write_data[20] => ~NO_FANOUT~
write_data[21] => ~NO_FANOUT~
write_data[22] => ~NO_FANOUT~
write_data[23] => ~NO_FANOUT~
write_data[24] => ~NO_FANOUT~
write_data[25] => ~NO_FANOUT~
write_data[26] => ~NO_FANOUT~
write_data[27] => ~NO_FANOUT~
write_data[28] => ~NO_FANOUT~
write_data[29] => ~NO_FANOUT~
write_data[30] => ~NO_FANOUT~
write_data[31] => ~NO_FANOUT~
read_data[0] <= memory.DATAOUT
read_data[1] <= memory.DATAOUT1
read_data[2] <= memory.DATAOUT2
read_data[3] <= memory.DATAOUT3
read_data[4] <= memory.DATAOUT4
read_data[5] <= memory.DATAOUT5
read_data[6] <= memory.DATAOUT6
read_data[7] <= memory.DATAOUT7
read_data[8] <= <GND>
read_data[9] <= <GND>
read_data[10] <= <GND>
read_data[11] <= <GND>
read_data[12] <= <GND>
read_data[13] <= <GND>
read_data[14] <= <GND>
read_data[15] <= <GND>
read_data[16] <= <GND>
read_data[17] <= <GND>
read_data[18] <= <GND>
read_data[19] <= <GND>
read_data[20] <= <GND>
read_data[21] <= <GND>
read_data[22] <= <GND>
read_data[23] <= <GND>
read_data[24] <= <GND>
read_data[25] <= <GND>
read_data[26] <= <GND>
read_data[27] <= <GND>
read_data[28] <= <GND>
read_data[29] <= <GND>
read_data[30] <= <GND>
read_data[31] <= <GND>
pixel[0] <= memory.PORTBDATAOUT
pixel[1] <= memory.PORTBDATAOUT1
pixel[2] <= memory.PORTBDATAOUT2
pixel[3] <= memory.PORTBDATAOUT3
pixel[4] <= memory.PORTBDATAOUT4
pixel[5] <= memory.PORTBDATAOUT5
pixel[6] <= memory.PORTBDATAOUT6
pixel[7] <= memory.PORTBDATAOUT7


|data_mem_test|data_mem:DUT|dmem_cell:dmem1
clk => memory.we_a.CLK
clk => memory.waddr_a[15].CLK
clk => memory.waddr_a[14].CLK
clk => memory.waddr_a[13].CLK
clk => memory.waddr_a[12].CLK
clk => memory.waddr_a[11].CLK
clk => memory.waddr_a[10].CLK
clk => memory.waddr_a[9].CLK
clk => memory.waddr_a[8].CLK
clk => memory.waddr_a[7].CLK
clk => memory.waddr_a[6].CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
write_enable => memory.we_a.DATAIN
write_enable => memory.WE
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => memory.waddr_a[0].DATAIN
address[2] => memory.WADDR
address[2] => memory.RADDR
address[3] => memory.waddr_a[1].DATAIN
address[3] => memory.WADDR1
address[3] => memory.RADDR1
address[4] => memory.waddr_a[2].DATAIN
address[4] => memory.WADDR2
address[4] => memory.RADDR2
address[5] => memory.waddr_a[3].DATAIN
address[5] => memory.WADDR3
address[5] => memory.RADDR3
address[6] => memory.waddr_a[4].DATAIN
address[6] => memory.WADDR4
address[6] => memory.RADDR4
address[7] => memory.waddr_a[5].DATAIN
address[7] => memory.WADDR5
address[7] => memory.RADDR5
address[8] => memory.waddr_a[6].DATAIN
address[8] => memory.WADDR6
address[8] => memory.RADDR6
address[9] => memory.waddr_a[7].DATAIN
address[9] => memory.WADDR7
address[9] => memory.RADDR7
address[10] => memory.waddr_a[8].DATAIN
address[10] => memory.WADDR8
address[10] => memory.RADDR8
address[11] => memory.waddr_a[9].DATAIN
address[11] => memory.WADDR9
address[11] => memory.RADDR9
address[12] => memory.waddr_a[10].DATAIN
address[12] => memory.WADDR10
address[12] => memory.RADDR10
address[13] => memory.waddr_a[11].DATAIN
address[13] => memory.WADDR11
address[13] => memory.RADDR11
address[14] => memory.waddr_a[12].DATAIN
address[14] => memory.WADDR12
address[14] => memory.RADDR12
address[15] => memory.waddr_a[13].DATAIN
address[15] => memory.WADDR13
address[15] => memory.RADDR13
pixel_address[0] => ~NO_FANOUT~
pixel_address[1] => ~NO_FANOUT~
pixel_address[2] => memory.PORTBRADDR
pixel_address[3] => memory.PORTBRADDR1
pixel_address[4] => memory.PORTBRADDR2
pixel_address[5] => memory.PORTBRADDR3
pixel_address[6] => memory.PORTBRADDR4
pixel_address[7] => memory.PORTBRADDR5
pixel_address[8] => memory.PORTBRADDR6
pixel_address[9] => memory.PORTBRADDR7
pixel_address[10] => memory.PORTBRADDR8
pixel_address[11] => memory.PORTBRADDR9
pixel_address[12] => memory.PORTBRADDR10
pixel_address[13] => memory.PORTBRADDR11
pixel_address[14] => memory.PORTBRADDR12
pixel_address[15] => memory.PORTBRADDR13
write_data[0] => memory.data_a[0].DATAIN
write_data[0] => memory.DATAIN
write_data[1] => memory.data_a[1].DATAIN
write_data[1] => memory.DATAIN1
write_data[2] => memory.data_a[2].DATAIN
write_data[2] => memory.DATAIN2
write_data[3] => memory.data_a[3].DATAIN
write_data[3] => memory.DATAIN3
write_data[4] => memory.data_a[4].DATAIN
write_data[4] => memory.DATAIN4
write_data[5] => memory.data_a[5].DATAIN
write_data[5] => memory.DATAIN5
write_data[6] => memory.data_a[6].DATAIN
write_data[6] => memory.DATAIN6
write_data[7] => memory.data_a[7].DATAIN
write_data[7] => memory.DATAIN7
write_data[8] => ~NO_FANOUT~
write_data[9] => ~NO_FANOUT~
write_data[10] => ~NO_FANOUT~
write_data[11] => ~NO_FANOUT~
write_data[12] => ~NO_FANOUT~
write_data[13] => ~NO_FANOUT~
write_data[14] => ~NO_FANOUT~
write_data[15] => ~NO_FANOUT~
write_data[16] => ~NO_FANOUT~
write_data[17] => ~NO_FANOUT~
write_data[18] => ~NO_FANOUT~
write_data[19] => ~NO_FANOUT~
write_data[20] => ~NO_FANOUT~
write_data[21] => ~NO_FANOUT~
write_data[22] => ~NO_FANOUT~
write_data[23] => ~NO_FANOUT~
write_data[24] => ~NO_FANOUT~
write_data[25] => ~NO_FANOUT~
write_data[26] => ~NO_FANOUT~
write_data[27] => ~NO_FANOUT~
write_data[28] => ~NO_FANOUT~
write_data[29] => ~NO_FANOUT~
write_data[30] => ~NO_FANOUT~
write_data[31] => ~NO_FANOUT~
read_data[0] <= memory.DATAOUT
read_data[1] <= memory.DATAOUT1
read_data[2] <= memory.DATAOUT2
read_data[3] <= memory.DATAOUT3
read_data[4] <= memory.DATAOUT4
read_data[5] <= memory.DATAOUT5
read_data[6] <= memory.DATAOUT6
read_data[7] <= memory.DATAOUT7
read_data[8] <= <GND>
read_data[9] <= <GND>
read_data[10] <= <GND>
read_data[11] <= <GND>
read_data[12] <= <GND>
read_data[13] <= <GND>
read_data[14] <= <GND>
read_data[15] <= <GND>
read_data[16] <= <GND>
read_data[17] <= <GND>
read_data[18] <= <GND>
read_data[19] <= <GND>
read_data[20] <= <GND>
read_data[21] <= <GND>
read_data[22] <= <GND>
read_data[23] <= <GND>
read_data[24] <= <GND>
read_data[25] <= <GND>
read_data[26] <= <GND>
read_data[27] <= <GND>
read_data[28] <= <GND>
read_data[29] <= <GND>
read_data[30] <= <GND>
read_data[31] <= <GND>
pixel[0] <= memory.PORTBDATAOUT
pixel[1] <= memory.PORTBDATAOUT1
pixel[2] <= memory.PORTBDATAOUT2
pixel[3] <= memory.PORTBDATAOUT3
pixel[4] <= memory.PORTBDATAOUT4
pixel[5] <= memory.PORTBDATAOUT5
pixel[6] <= memory.PORTBDATAOUT6
pixel[7] <= memory.PORTBDATAOUT7


|data_mem_test|data_mem:DUT|dmem_cell:dmem2
clk => memory.we_a.CLK
clk => memory.waddr_a[15].CLK
clk => memory.waddr_a[14].CLK
clk => memory.waddr_a[13].CLK
clk => memory.waddr_a[12].CLK
clk => memory.waddr_a[11].CLK
clk => memory.waddr_a[10].CLK
clk => memory.waddr_a[9].CLK
clk => memory.waddr_a[8].CLK
clk => memory.waddr_a[7].CLK
clk => memory.waddr_a[6].CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
write_enable => memory.we_a.DATAIN
write_enable => memory.WE
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => memory.waddr_a[0].DATAIN
address[2] => memory.WADDR
address[2] => memory.RADDR
address[3] => memory.waddr_a[1].DATAIN
address[3] => memory.WADDR1
address[3] => memory.RADDR1
address[4] => memory.waddr_a[2].DATAIN
address[4] => memory.WADDR2
address[4] => memory.RADDR2
address[5] => memory.waddr_a[3].DATAIN
address[5] => memory.WADDR3
address[5] => memory.RADDR3
address[6] => memory.waddr_a[4].DATAIN
address[6] => memory.WADDR4
address[6] => memory.RADDR4
address[7] => memory.waddr_a[5].DATAIN
address[7] => memory.WADDR5
address[7] => memory.RADDR5
address[8] => memory.waddr_a[6].DATAIN
address[8] => memory.WADDR6
address[8] => memory.RADDR6
address[9] => memory.waddr_a[7].DATAIN
address[9] => memory.WADDR7
address[9] => memory.RADDR7
address[10] => memory.waddr_a[8].DATAIN
address[10] => memory.WADDR8
address[10] => memory.RADDR8
address[11] => memory.waddr_a[9].DATAIN
address[11] => memory.WADDR9
address[11] => memory.RADDR9
address[12] => memory.waddr_a[10].DATAIN
address[12] => memory.WADDR10
address[12] => memory.RADDR10
address[13] => memory.waddr_a[11].DATAIN
address[13] => memory.WADDR11
address[13] => memory.RADDR11
address[14] => memory.waddr_a[12].DATAIN
address[14] => memory.WADDR12
address[14] => memory.RADDR12
address[15] => memory.waddr_a[13].DATAIN
address[15] => memory.WADDR13
address[15] => memory.RADDR13
pixel_address[0] => ~NO_FANOUT~
pixel_address[1] => ~NO_FANOUT~
pixel_address[2] => memory.PORTBRADDR
pixel_address[3] => memory.PORTBRADDR1
pixel_address[4] => memory.PORTBRADDR2
pixel_address[5] => memory.PORTBRADDR3
pixel_address[6] => memory.PORTBRADDR4
pixel_address[7] => memory.PORTBRADDR5
pixel_address[8] => memory.PORTBRADDR6
pixel_address[9] => memory.PORTBRADDR7
pixel_address[10] => memory.PORTBRADDR8
pixel_address[11] => memory.PORTBRADDR9
pixel_address[12] => memory.PORTBRADDR10
pixel_address[13] => memory.PORTBRADDR11
pixel_address[14] => memory.PORTBRADDR12
pixel_address[15] => memory.PORTBRADDR13
write_data[0] => memory.data_a[0].DATAIN
write_data[0] => memory.DATAIN
write_data[1] => memory.data_a[1].DATAIN
write_data[1] => memory.DATAIN1
write_data[2] => memory.data_a[2].DATAIN
write_data[2] => memory.DATAIN2
write_data[3] => memory.data_a[3].DATAIN
write_data[3] => memory.DATAIN3
write_data[4] => memory.data_a[4].DATAIN
write_data[4] => memory.DATAIN4
write_data[5] => memory.data_a[5].DATAIN
write_data[5] => memory.DATAIN5
write_data[6] => memory.data_a[6].DATAIN
write_data[6] => memory.DATAIN6
write_data[7] => memory.data_a[7].DATAIN
write_data[7] => memory.DATAIN7
write_data[8] => ~NO_FANOUT~
write_data[9] => ~NO_FANOUT~
write_data[10] => ~NO_FANOUT~
write_data[11] => ~NO_FANOUT~
write_data[12] => ~NO_FANOUT~
write_data[13] => ~NO_FANOUT~
write_data[14] => ~NO_FANOUT~
write_data[15] => ~NO_FANOUT~
write_data[16] => ~NO_FANOUT~
write_data[17] => ~NO_FANOUT~
write_data[18] => ~NO_FANOUT~
write_data[19] => ~NO_FANOUT~
write_data[20] => ~NO_FANOUT~
write_data[21] => ~NO_FANOUT~
write_data[22] => ~NO_FANOUT~
write_data[23] => ~NO_FANOUT~
write_data[24] => ~NO_FANOUT~
write_data[25] => ~NO_FANOUT~
write_data[26] => ~NO_FANOUT~
write_data[27] => ~NO_FANOUT~
write_data[28] => ~NO_FANOUT~
write_data[29] => ~NO_FANOUT~
write_data[30] => ~NO_FANOUT~
write_data[31] => ~NO_FANOUT~
read_data[0] <= memory.DATAOUT
read_data[1] <= memory.DATAOUT1
read_data[2] <= memory.DATAOUT2
read_data[3] <= memory.DATAOUT3
read_data[4] <= memory.DATAOUT4
read_data[5] <= memory.DATAOUT5
read_data[6] <= memory.DATAOUT6
read_data[7] <= memory.DATAOUT7
read_data[8] <= <GND>
read_data[9] <= <GND>
read_data[10] <= <GND>
read_data[11] <= <GND>
read_data[12] <= <GND>
read_data[13] <= <GND>
read_data[14] <= <GND>
read_data[15] <= <GND>
read_data[16] <= <GND>
read_data[17] <= <GND>
read_data[18] <= <GND>
read_data[19] <= <GND>
read_data[20] <= <GND>
read_data[21] <= <GND>
read_data[22] <= <GND>
read_data[23] <= <GND>
read_data[24] <= <GND>
read_data[25] <= <GND>
read_data[26] <= <GND>
read_data[27] <= <GND>
read_data[28] <= <GND>
read_data[29] <= <GND>
read_data[30] <= <GND>
read_data[31] <= <GND>
pixel[0] <= memory.PORTBDATAOUT
pixel[1] <= memory.PORTBDATAOUT1
pixel[2] <= memory.PORTBDATAOUT2
pixel[3] <= memory.PORTBDATAOUT3
pixel[4] <= memory.PORTBDATAOUT4
pixel[5] <= memory.PORTBDATAOUT5
pixel[6] <= memory.PORTBDATAOUT6
pixel[7] <= memory.PORTBDATAOUT7


|data_mem_test|data_mem:DUT|dmem_cell:dmem3
clk => memory.we_a.CLK
clk => memory.waddr_a[15].CLK
clk => memory.waddr_a[14].CLK
clk => memory.waddr_a[13].CLK
clk => memory.waddr_a[12].CLK
clk => memory.waddr_a[11].CLK
clk => memory.waddr_a[10].CLK
clk => memory.waddr_a[9].CLK
clk => memory.waddr_a[8].CLK
clk => memory.waddr_a[7].CLK
clk => memory.waddr_a[6].CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
write_enable => memory.we_a.DATAIN
write_enable => memory.WE
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => memory.waddr_a[0].DATAIN
address[2] => memory.WADDR
address[2] => memory.RADDR
address[3] => memory.waddr_a[1].DATAIN
address[3] => memory.WADDR1
address[3] => memory.RADDR1
address[4] => memory.waddr_a[2].DATAIN
address[4] => memory.WADDR2
address[4] => memory.RADDR2
address[5] => memory.waddr_a[3].DATAIN
address[5] => memory.WADDR3
address[5] => memory.RADDR3
address[6] => memory.waddr_a[4].DATAIN
address[6] => memory.WADDR4
address[6] => memory.RADDR4
address[7] => memory.waddr_a[5].DATAIN
address[7] => memory.WADDR5
address[7] => memory.RADDR5
address[8] => memory.waddr_a[6].DATAIN
address[8] => memory.WADDR6
address[8] => memory.RADDR6
address[9] => memory.waddr_a[7].DATAIN
address[9] => memory.WADDR7
address[9] => memory.RADDR7
address[10] => memory.waddr_a[8].DATAIN
address[10] => memory.WADDR8
address[10] => memory.RADDR8
address[11] => memory.waddr_a[9].DATAIN
address[11] => memory.WADDR9
address[11] => memory.RADDR9
address[12] => memory.waddr_a[10].DATAIN
address[12] => memory.WADDR10
address[12] => memory.RADDR10
address[13] => memory.waddr_a[11].DATAIN
address[13] => memory.WADDR11
address[13] => memory.RADDR11
address[14] => memory.waddr_a[12].DATAIN
address[14] => memory.WADDR12
address[14] => memory.RADDR12
address[15] => memory.waddr_a[13].DATAIN
address[15] => memory.WADDR13
address[15] => memory.RADDR13
pixel_address[0] => ~NO_FANOUT~
pixel_address[1] => ~NO_FANOUT~
pixel_address[2] => memory.PORTBRADDR
pixel_address[3] => memory.PORTBRADDR1
pixel_address[4] => memory.PORTBRADDR2
pixel_address[5] => memory.PORTBRADDR3
pixel_address[6] => memory.PORTBRADDR4
pixel_address[7] => memory.PORTBRADDR5
pixel_address[8] => memory.PORTBRADDR6
pixel_address[9] => memory.PORTBRADDR7
pixel_address[10] => memory.PORTBRADDR8
pixel_address[11] => memory.PORTBRADDR9
pixel_address[12] => memory.PORTBRADDR10
pixel_address[13] => memory.PORTBRADDR11
pixel_address[14] => memory.PORTBRADDR12
pixel_address[15] => memory.PORTBRADDR13
write_data[0] => memory.data_a[0].DATAIN
write_data[0] => memory.DATAIN
write_data[1] => memory.data_a[1].DATAIN
write_data[1] => memory.DATAIN1
write_data[2] => memory.data_a[2].DATAIN
write_data[2] => memory.DATAIN2
write_data[3] => memory.data_a[3].DATAIN
write_data[3] => memory.DATAIN3
write_data[4] => memory.data_a[4].DATAIN
write_data[4] => memory.DATAIN4
write_data[5] => memory.data_a[5].DATAIN
write_data[5] => memory.DATAIN5
write_data[6] => memory.data_a[6].DATAIN
write_data[6] => memory.DATAIN6
write_data[7] => memory.data_a[7].DATAIN
write_data[7] => memory.DATAIN7
write_data[8] => ~NO_FANOUT~
write_data[9] => ~NO_FANOUT~
write_data[10] => ~NO_FANOUT~
write_data[11] => ~NO_FANOUT~
write_data[12] => ~NO_FANOUT~
write_data[13] => ~NO_FANOUT~
write_data[14] => ~NO_FANOUT~
write_data[15] => ~NO_FANOUT~
write_data[16] => ~NO_FANOUT~
write_data[17] => ~NO_FANOUT~
write_data[18] => ~NO_FANOUT~
write_data[19] => ~NO_FANOUT~
write_data[20] => ~NO_FANOUT~
write_data[21] => ~NO_FANOUT~
write_data[22] => ~NO_FANOUT~
write_data[23] => ~NO_FANOUT~
write_data[24] => ~NO_FANOUT~
write_data[25] => ~NO_FANOUT~
write_data[26] => ~NO_FANOUT~
write_data[27] => ~NO_FANOUT~
write_data[28] => ~NO_FANOUT~
write_data[29] => ~NO_FANOUT~
write_data[30] => ~NO_FANOUT~
write_data[31] => ~NO_FANOUT~
read_data[0] <= memory.DATAOUT
read_data[1] <= memory.DATAOUT1
read_data[2] <= memory.DATAOUT2
read_data[3] <= memory.DATAOUT3
read_data[4] <= memory.DATAOUT4
read_data[5] <= memory.DATAOUT5
read_data[6] <= memory.DATAOUT6
read_data[7] <= memory.DATAOUT7
read_data[8] <= <GND>
read_data[9] <= <GND>
read_data[10] <= <GND>
read_data[11] <= <GND>
read_data[12] <= <GND>
read_data[13] <= <GND>
read_data[14] <= <GND>
read_data[15] <= <GND>
read_data[16] <= <GND>
read_data[17] <= <GND>
read_data[18] <= <GND>
read_data[19] <= <GND>
read_data[20] <= <GND>
read_data[21] <= <GND>
read_data[22] <= <GND>
read_data[23] <= <GND>
read_data[24] <= <GND>
read_data[25] <= <GND>
read_data[26] <= <GND>
read_data[27] <= <GND>
read_data[28] <= <GND>
read_data[29] <= <GND>
read_data[30] <= <GND>
read_data[31] <= <GND>
pixel[0] <= memory.PORTBDATAOUT
pixel[1] <= memory.PORTBDATAOUT1
pixel[2] <= memory.PORTBDATAOUT2
pixel[3] <= memory.PORTBDATAOUT3
pixel[4] <= memory.PORTBDATAOUT4
pixel[5] <= memory.PORTBDATAOUT5
pixel[6] <= memory.PORTBDATAOUT6
pixel[7] <= memory.PORTBDATAOUT7


|data_mem_test|data_mem:DUT|dmem_cell:dmem4
clk => memory.we_a.CLK
clk => memory.waddr_a[15].CLK
clk => memory.waddr_a[14].CLK
clk => memory.waddr_a[13].CLK
clk => memory.waddr_a[12].CLK
clk => memory.waddr_a[11].CLK
clk => memory.waddr_a[10].CLK
clk => memory.waddr_a[9].CLK
clk => memory.waddr_a[8].CLK
clk => memory.waddr_a[7].CLK
clk => memory.waddr_a[6].CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
write_enable => memory.we_a.DATAIN
write_enable => memory.WE
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => memory.waddr_a[0].DATAIN
address[2] => memory.WADDR
address[2] => memory.RADDR
address[3] => memory.waddr_a[1].DATAIN
address[3] => memory.WADDR1
address[3] => memory.RADDR1
address[4] => memory.waddr_a[2].DATAIN
address[4] => memory.WADDR2
address[4] => memory.RADDR2
address[5] => memory.waddr_a[3].DATAIN
address[5] => memory.WADDR3
address[5] => memory.RADDR3
address[6] => memory.waddr_a[4].DATAIN
address[6] => memory.WADDR4
address[6] => memory.RADDR4
address[7] => memory.waddr_a[5].DATAIN
address[7] => memory.WADDR5
address[7] => memory.RADDR5
address[8] => memory.waddr_a[6].DATAIN
address[8] => memory.WADDR6
address[8] => memory.RADDR6
address[9] => memory.waddr_a[7].DATAIN
address[9] => memory.WADDR7
address[9] => memory.RADDR7
address[10] => memory.waddr_a[8].DATAIN
address[10] => memory.WADDR8
address[10] => memory.RADDR8
address[11] => memory.waddr_a[9].DATAIN
address[11] => memory.WADDR9
address[11] => memory.RADDR9
address[12] => memory.waddr_a[10].DATAIN
address[12] => memory.WADDR10
address[12] => memory.RADDR10
address[13] => memory.waddr_a[11].DATAIN
address[13] => memory.WADDR11
address[13] => memory.RADDR11
address[14] => memory.waddr_a[12].DATAIN
address[14] => memory.WADDR12
address[14] => memory.RADDR12
address[15] => memory.waddr_a[13].DATAIN
address[15] => memory.WADDR13
address[15] => memory.RADDR13
pixel_address[0] => ~NO_FANOUT~
pixel_address[1] => ~NO_FANOUT~
pixel_address[2] => memory.PORTBRADDR
pixel_address[3] => memory.PORTBRADDR1
pixel_address[4] => memory.PORTBRADDR2
pixel_address[5] => memory.PORTBRADDR3
pixel_address[6] => memory.PORTBRADDR4
pixel_address[7] => memory.PORTBRADDR5
pixel_address[8] => memory.PORTBRADDR6
pixel_address[9] => memory.PORTBRADDR7
pixel_address[10] => memory.PORTBRADDR8
pixel_address[11] => memory.PORTBRADDR9
pixel_address[12] => memory.PORTBRADDR10
pixel_address[13] => memory.PORTBRADDR11
pixel_address[14] => memory.PORTBRADDR12
pixel_address[15] => memory.PORTBRADDR13
write_data[0] => memory.data_a[0].DATAIN
write_data[0] => memory.DATAIN
write_data[1] => memory.data_a[1].DATAIN
write_data[1] => memory.DATAIN1
write_data[2] => memory.data_a[2].DATAIN
write_data[2] => memory.DATAIN2
write_data[3] => memory.data_a[3].DATAIN
write_data[3] => memory.DATAIN3
write_data[4] => memory.data_a[4].DATAIN
write_data[4] => memory.DATAIN4
write_data[5] => memory.data_a[5].DATAIN
write_data[5] => memory.DATAIN5
write_data[6] => memory.data_a[6].DATAIN
write_data[6] => memory.DATAIN6
write_data[7] => memory.data_a[7].DATAIN
write_data[7] => memory.DATAIN7
write_data[8] => ~NO_FANOUT~
write_data[9] => ~NO_FANOUT~
write_data[10] => ~NO_FANOUT~
write_data[11] => ~NO_FANOUT~
write_data[12] => ~NO_FANOUT~
write_data[13] => ~NO_FANOUT~
write_data[14] => ~NO_FANOUT~
write_data[15] => ~NO_FANOUT~
write_data[16] => ~NO_FANOUT~
write_data[17] => ~NO_FANOUT~
write_data[18] => ~NO_FANOUT~
write_data[19] => ~NO_FANOUT~
write_data[20] => ~NO_FANOUT~
write_data[21] => ~NO_FANOUT~
write_data[22] => ~NO_FANOUT~
write_data[23] => ~NO_FANOUT~
write_data[24] => ~NO_FANOUT~
write_data[25] => ~NO_FANOUT~
write_data[26] => ~NO_FANOUT~
write_data[27] => ~NO_FANOUT~
write_data[28] => ~NO_FANOUT~
write_data[29] => ~NO_FANOUT~
write_data[30] => ~NO_FANOUT~
write_data[31] => ~NO_FANOUT~
read_data[0] <= memory.DATAOUT
read_data[1] <= memory.DATAOUT1
read_data[2] <= memory.DATAOUT2
read_data[3] <= memory.DATAOUT3
read_data[4] <= memory.DATAOUT4
read_data[5] <= memory.DATAOUT5
read_data[6] <= memory.DATAOUT6
read_data[7] <= memory.DATAOUT7
read_data[8] <= <GND>
read_data[9] <= <GND>
read_data[10] <= <GND>
read_data[11] <= <GND>
read_data[12] <= <GND>
read_data[13] <= <GND>
read_data[14] <= <GND>
read_data[15] <= <GND>
read_data[16] <= <GND>
read_data[17] <= <GND>
read_data[18] <= <GND>
read_data[19] <= <GND>
read_data[20] <= <GND>
read_data[21] <= <GND>
read_data[22] <= <GND>
read_data[23] <= <GND>
read_data[24] <= <GND>
read_data[25] <= <GND>
read_data[26] <= <GND>
read_data[27] <= <GND>
read_data[28] <= <GND>
read_data[29] <= <GND>
read_data[30] <= <GND>
read_data[31] <= <GND>
pixel[0] <= memory.PORTBDATAOUT
pixel[1] <= memory.PORTBDATAOUT1
pixel[2] <= memory.PORTBDATAOUT2
pixel[3] <= memory.PORTBDATAOUT3
pixel[4] <= memory.PORTBDATAOUT4
pixel[5] <= memory.PORTBDATAOUT5
pixel[6] <= memory.PORTBDATAOUT6
pixel[7] <= memory.PORTBDATAOUT7


|data_mem_test|data_mem:DUT|dmem_cell:dmem5
clk => memory.we_a.CLK
clk => memory.waddr_a[15].CLK
clk => memory.waddr_a[14].CLK
clk => memory.waddr_a[13].CLK
clk => memory.waddr_a[12].CLK
clk => memory.waddr_a[11].CLK
clk => memory.waddr_a[10].CLK
clk => memory.waddr_a[9].CLK
clk => memory.waddr_a[8].CLK
clk => memory.waddr_a[7].CLK
clk => memory.waddr_a[6].CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
write_enable => memory.we_a.DATAIN
write_enable => memory.WE
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => memory.waddr_a[0].DATAIN
address[2] => memory.WADDR
address[2] => memory.RADDR
address[3] => memory.waddr_a[1].DATAIN
address[3] => memory.WADDR1
address[3] => memory.RADDR1
address[4] => memory.waddr_a[2].DATAIN
address[4] => memory.WADDR2
address[4] => memory.RADDR2
address[5] => memory.waddr_a[3].DATAIN
address[5] => memory.WADDR3
address[5] => memory.RADDR3
address[6] => memory.waddr_a[4].DATAIN
address[6] => memory.WADDR4
address[6] => memory.RADDR4
address[7] => memory.waddr_a[5].DATAIN
address[7] => memory.WADDR5
address[7] => memory.RADDR5
address[8] => memory.waddr_a[6].DATAIN
address[8] => memory.WADDR6
address[8] => memory.RADDR6
address[9] => memory.waddr_a[7].DATAIN
address[9] => memory.WADDR7
address[9] => memory.RADDR7
address[10] => memory.waddr_a[8].DATAIN
address[10] => memory.WADDR8
address[10] => memory.RADDR8
address[11] => memory.waddr_a[9].DATAIN
address[11] => memory.WADDR9
address[11] => memory.RADDR9
address[12] => memory.waddr_a[10].DATAIN
address[12] => memory.WADDR10
address[12] => memory.RADDR10
address[13] => memory.waddr_a[11].DATAIN
address[13] => memory.WADDR11
address[13] => memory.RADDR11
address[14] => memory.waddr_a[12].DATAIN
address[14] => memory.WADDR12
address[14] => memory.RADDR12
address[15] => memory.waddr_a[13].DATAIN
address[15] => memory.WADDR13
address[15] => memory.RADDR13
pixel_address[0] => ~NO_FANOUT~
pixel_address[1] => ~NO_FANOUT~
pixel_address[2] => memory.PORTBRADDR
pixel_address[3] => memory.PORTBRADDR1
pixel_address[4] => memory.PORTBRADDR2
pixel_address[5] => memory.PORTBRADDR3
pixel_address[6] => memory.PORTBRADDR4
pixel_address[7] => memory.PORTBRADDR5
pixel_address[8] => memory.PORTBRADDR6
pixel_address[9] => memory.PORTBRADDR7
pixel_address[10] => memory.PORTBRADDR8
pixel_address[11] => memory.PORTBRADDR9
pixel_address[12] => memory.PORTBRADDR10
pixel_address[13] => memory.PORTBRADDR11
pixel_address[14] => memory.PORTBRADDR12
pixel_address[15] => memory.PORTBRADDR13
write_data[0] => memory.data_a[0].DATAIN
write_data[0] => memory.DATAIN
write_data[1] => memory.data_a[1].DATAIN
write_data[1] => memory.DATAIN1
write_data[2] => memory.data_a[2].DATAIN
write_data[2] => memory.DATAIN2
write_data[3] => memory.data_a[3].DATAIN
write_data[3] => memory.DATAIN3
write_data[4] => memory.data_a[4].DATAIN
write_data[4] => memory.DATAIN4
write_data[5] => memory.data_a[5].DATAIN
write_data[5] => memory.DATAIN5
write_data[6] => memory.data_a[6].DATAIN
write_data[6] => memory.DATAIN6
write_data[7] => memory.data_a[7].DATAIN
write_data[7] => memory.DATAIN7
write_data[8] => ~NO_FANOUT~
write_data[9] => ~NO_FANOUT~
write_data[10] => ~NO_FANOUT~
write_data[11] => ~NO_FANOUT~
write_data[12] => ~NO_FANOUT~
write_data[13] => ~NO_FANOUT~
write_data[14] => ~NO_FANOUT~
write_data[15] => ~NO_FANOUT~
write_data[16] => ~NO_FANOUT~
write_data[17] => ~NO_FANOUT~
write_data[18] => ~NO_FANOUT~
write_data[19] => ~NO_FANOUT~
write_data[20] => ~NO_FANOUT~
write_data[21] => ~NO_FANOUT~
write_data[22] => ~NO_FANOUT~
write_data[23] => ~NO_FANOUT~
write_data[24] => ~NO_FANOUT~
write_data[25] => ~NO_FANOUT~
write_data[26] => ~NO_FANOUT~
write_data[27] => ~NO_FANOUT~
write_data[28] => ~NO_FANOUT~
write_data[29] => ~NO_FANOUT~
write_data[30] => ~NO_FANOUT~
write_data[31] => ~NO_FANOUT~
read_data[0] <= memory.DATAOUT
read_data[1] <= memory.DATAOUT1
read_data[2] <= memory.DATAOUT2
read_data[3] <= memory.DATAOUT3
read_data[4] <= memory.DATAOUT4
read_data[5] <= memory.DATAOUT5
read_data[6] <= memory.DATAOUT6
read_data[7] <= memory.DATAOUT7
read_data[8] <= <GND>
read_data[9] <= <GND>
read_data[10] <= <GND>
read_data[11] <= <GND>
read_data[12] <= <GND>
read_data[13] <= <GND>
read_data[14] <= <GND>
read_data[15] <= <GND>
read_data[16] <= <GND>
read_data[17] <= <GND>
read_data[18] <= <GND>
read_data[19] <= <GND>
read_data[20] <= <GND>
read_data[21] <= <GND>
read_data[22] <= <GND>
read_data[23] <= <GND>
read_data[24] <= <GND>
read_data[25] <= <GND>
read_data[26] <= <GND>
read_data[27] <= <GND>
read_data[28] <= <GND>
read_data[29] <= <GND>
read_data[30] <= <GND>
read_data[31] <= <GND>
pixel[0] <= memory.PORTBDATAOUT
pixel[1] <= memory.PORTBDATAOUT1
pixel[2] <= memory.PORTBDATAOUT2
pixel[3] <= memory.PORTBDATAOUT3
pixel[4] <= memory.PORTBDATAOUT4
pixel[5] <= memory.PORTBDATAOUT5
pixel[6] <= memory.PORTBDATAOUT6
pixel[7] <= memory.PORTBDATAOUT7


|data_mem_test|data_mem:DUT|dmem_cell:dmem6
clk => memory.we_a.CLK
clk => memory.waddr_a[15].CLK
clk => memory.waddr_a[14].CLK
clk => memory.waddr_a[13].CLK
clk => memory.waddr_a[12].CLK
clk => memory.waddr_a[11].CLK
clk => memory.waddr_a[10].CLK
clk => memory.waddr_a[9].CLK
clk => memory.waddr_a[8].CLK
clk => memory.waddr_a[7].CLK
clk => memory.waddr_a[6].CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
write_enable => memory.we_a.DATAIN
write_enable => memory.WE
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => memory.waddr_a[0].DATAIN
address[2] => memory.WADDR
address[2] => memory.RADDR
address[3] => memory.waddr_a[1].DATAIN
address[3] => memory.WADDR1
address[3] => memory.RADDR1
address[4] => memory.waddr_a[2].DATAIN
address[4] => memory.WADDR2
address[4] => memory.RADDR2
address[5] => memory.waddr_a[3].DATAIN
address[5] => memory.WADDR3
address[5] => memory.RADDR3
address[6] => memory.waddr_a[4].DATAIN
address[6] => memory.WADDR4
address[6] => memory.RADDR4
address[7] => memory.waddr_a[5].DATAIN
address[7] => memory.WADDR5
address[7] => memory.RADDR5
address[8] => memory.waddr_a[6].DATAIN
address[8] => memory.WADDR6
address[8] => memory.RADDR6
address[9] => memory.waddr_a[7].DATAIN
address[9] => memory.WADDR7
address[9] => memory.RADDR7
address[10] => memory.waddr_a[8].DATAIN
address[10] => memory.WADDR8
address[10] => memory.RADDR8
address[11] => memory.waddr_a[9].DATAIN
address[11] => memory.WADDR9
address[11] => memory.RADDR9
address[12] => memory.waddr_a[10].DATAIN
address[12] => memory.WADDR10
address[12] => memory.RADDR10
address[13] => memory.waddr_a[11].DATAIN
address[13] => memory.WADDR11
address[13] => memory.RADDR11
address[14] => memory.waddr_a[12].DATAIN
address[14] => memory.WADDR12
address[14] => memory.RADDR12
address[15] => memory.waddr_a[13].DATAIN
address[15] => memory.WADDR13
address[15] => memory.RADDR13
pixel_address[0] => ~NO_FANOUT~
pixel_address[1] => ~NO_FANOUT~
pixel_address[2] => memory.PORTBRADDR
pixel_address[3] => memory.PORTBRADDR1
pixel_address[4] => memory.PORTBRADDR2
pixel_address[5] => memory.PORTBRADDR3
pixel_address[6] => memory.PORTBRADDR4
pixel_address[7] => memory.PORTBRADDR5
pixel_address[8] => memory.PORTBRADDR6
pixel_address[9] => memory.PORTBRADDR7
pixel_address[10] => memory.PORTBRADDR8
pixel_address[11] => memory.PORTBRADDR9
pixel_address[12] => memory.PORTBRADDR10
pixel_address[13] => memory.PORTBRADDR11
pixel_address[14] => memory.PORTBRADDR12
pixel_address[15] => memory.PORTBRADDR13
write_data[0] => memory.data_a[0].DATAIN
write_data[0] => memory.DATAIN
write_data[1] => memory.data_a[1].DATAIN
write_data[1] => memory.DATAIN1
write_data[2] => memory.data_a[2].DATAIN
write_data[2] => memory.DATAIN2
write_data[3] => memory.data_a[3].DATAIN
write_data[3] => memory.DATAIN3
write_data[4] => memory.data_a[4].DATAIN
write_data[4] => memory.DATAIN4
write_data[5] => memory.data_a[5].DATAIN
write_data[5] => memory.DATAIN5
write_data[6] => memory.data_a[6].DATAIN
write_data[6] => memory.DATAIN6
write_data[7] => memory.data_a[7].DATAIN
write_data[7] => memory.DATAIN7
write_data[8] => ~NO_FANOUT~
write_data[9] => ~NO_FANOUT~
write_data[10] => ~NO_FANOUT~
write_data[11] => ~NO_FANOUT~
write_data[12] => ~NO_FANOUT~
write_data[13] => ~NO_FANOUT~
write_data[14] => ~NO_FANOUT~
write_data[15] => ~NO_FANOUT~
write_data[16] => ~NO_FANOUT~
write_data[17] => ~NO_FANOUT~
write_data[18] => ~NO_FANOUT~
write_data[19] => ~NO_FANOUT~
write_data[20] => ~NO_FANOUT~
write_data[21] => ~NO_FANOUT~
write_data[22] => ~NO_FANOUT~
write_data[23] => ~NO_FANOUT~
write_data[24] => ~NO_FANOUT~
write_data[25] => ~NO_FANOUT~
write_data[26] => ~NO_FANOUT~
write_data[27] => ~NO_FANOUT~
write_data[28] => ~NO_FANOUT~
write_data[29] => ~NO_FANOUT~
write_data[30] => ~NO_FANOUT~
write_data[31] => ~NO_FANOUT~
read_data[0] <= memory.DATAOUT
read_data[1] <= memory.DATAOUT1
read_data[2] <= memory.DATAOUT2
read_data[3] <= memory.DATAOUT3
read_data[4] <= memory.DATAOUT4
read_data[5] <= memory.DATAOUT5
read_data[6] <= memory.DATAOUT6
read_data[7] <= memory.DATAOUT7
read_data[8] <= <GND>
read_data[9] <= <GND>
read_data[10] <= <GND>
read_data[11] <= <GND>
read_data[12] <= <GND>
read_data[13] <= <GND>
read_data[14] <= <GND>
read_data[15] <= <GND>
read_data[16] <= <GND>
read_data[17] <= <GND>
read_data[18] <= <GND>
read_data[19] <= <GND>
read_data[20] <= <GND>
read_data[21] <= <GND>
read_data[22] <= <GND>
read_data[23] <= <GND>
read_data[24] <= <GND>
read_data[25] <= <GND>
read_data[26] <= <GND>
read_data[27] <= <GND>
read_data[28] <= <GND>
read_data[29] <= <GND>
read_data[30] <= <GND>
read_data[31] <= <GND>
pixel[0] <= memory.PORTBDATAOUT
pixel[1] <= memory.PORTBDATAOUT1
pixel[2] <= memory.PORTBDATAOUT2
pixel[3] <= memory.PORTBDATAOUT3
pixel[4] <= memory.PORTBDATAOUT4
pixel[5] <= memory.PORTBDATAOUT5
pixel[6] <= memory.PORTBDATAOUT6
pixel[7] <= memory.PORTBDATAOUT7


|data_mem_test|data_mem:DUT|dmem_cell:dmem7
clk => memory.we_a.CLK
clk => memory.waddr_a[15].CLK
clk => memory.waddr_a[14].CLK
clk => memory.waddr_a[13].CLK
clk => memory.waddr_a[12].CLK
clk => memory.waddr_a[11].CLK
clk => memory.waddr_a[10].CLK
clk => memory.waddr_a[9].CLK
clk => memory.waddr_a[8].CLK
clk => memory.waddr_a[7].CLK
clk => memory.waddr_a[6].CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
write_enable => memory.we_a.DATAIN
write_enable => memory.WE
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => memory.waddr_a[0].DATAIN
address[2] => memory.WADDR
address[2] => memory.RADDR
address[3] => memory.waddr_a[1].DATAIN
address[3] => memory.WADDR1
address[3] => memory.RADDR1
address[4] => memory.waddr_a[2].DATAIN
address[4] => memory.WADDR2
address[4] => memory.RADDR2
address[5] => memory.waddr_a[3].DATAIN
address[5] => memory.WADDR3
address[5] => memory.RADDR3
address[6] => memory.waddr_a[4].DATAIN
address[6] => memory.WADDR4
address[6] => memory.RADDR4
address[7] => memory.waddr_a[5].DATAIN
address[7] => memory.WADDR5
address[7] => memory.RADDR5
address[8] => memory.waddr_a[6].DATAIN
address[8] => memory.WADDR6
address[8] => memory.RADDR6
address[9] => memory.waddr_a[7].DATAIN
address[9] => memory.WADDR7
address[9] => memory.RADDR7
address[10] => memory.waddr_a[8].DATAIN
address[10] => memory.WADDR8
address[10] => memory.RADDR8
address[11] => memory.waddr_a[9].DATAIN
address[11] => memory.WADDR9
address[11] => memory.RADDR9
address[12] => memory.waddr_a[10].DATAIN
address[12] => memory.WADDR10
address[12] => memory.RADDR10
address[13] => memory.waddr_a[11].DATAIN
address[13] => memory.WADDR11
address[13] => memory.RADDR11
address[14] => memory.waddr_a[12].DATAIN
address[14] => memory.WADDR12
address[14] => memory.RADDR12
address[15] => memory.waddr_a[13].DATAIN
address[15] => memory.WADDR13
address[15] => memory.RADDR13
pixel_address[0] => ~NO_FANOUT~
pixel_address[1] => ~NO_FANOUT~
pixel_address[2] => memory.PORTBRADDR
pixel_address[3] => memory.PORTBRADDR1
pixel_address[4] => memory.PORTBRADDR2
pixel_address[5] => memory.PORTBRADDR3
pixel_address[6] => memory.PORTBRADDR4
pixel_address[7] => memory.PORTBRADDR5
pixel_address[8] => memory.PORTBRADDR6
pixel_address[9] => memory.PORTBRADDR7
pixel_address[10] => memory.PORTBRADDR8
pixel_address[11] => memory.PORTBRADDR9
pixel_address[12] => memory.PORTBRADDR10
pixel_address[13] => memory.PORTBRADDR11
pixel_address[14] => memory.PORTBRADDR12
pixel_address[15] => memory.PORTBRADDR13
write_data[0] => memory.data_a[0].DATAIN
write_data[0] => memory.DATAIN
write_data[1] => memory.data_a[1].DATAIN
write_data[1] => memory.DATAIN1
write_data[2] => memory.data_a[2].DATAIN
write_data[2] => memory.DATAIN2
write_data[3] => memory.data_a[3].DATAIN
write_data[3] => memory.DATAIN3
write_data[4] => memory.data_a[4].DATAIN
write_data[4] => memory.DATAIN4
write_data[5] => memory.data_a[5].DATAIN
write_data[5] => memory.DATAIN5
write_data[6] => memory.data_a[6].DATAIN
write_data[6] => memory.DATAIN6
write_data[7] => memory.data_a[7].DATAIN
write_data[7] => memory.DATAIN7
write_data[8] => ~NO_FANOUT~
write_data[9] => ~NO_FANOUT~
write_data[10] => ~NO_FANOUT~
write_data[11] => ~NO_FANOUT~
write_data[12] => ~NO_FANOUT~
write_data[13] => ~NO_FANOUT~
write_data[14] => ~NO_FANOUT~
write_data[15] => ~NO_FANOUT~
write_data[16] => ~NO_FANOUT~
write_data[17] => ~NO_FANOUT~
write_data[18] => ~NO_FANOUT~
write_data[19] => ~NO_FANOUT~
write_data[20] => ~NO_FANOUT~
write_data[21] => ~NO_FANOUT~
write_data[22] => ~NO_FANOUT~
write_data[23] => ~NO_FANOUT~
write_data[24] => ~NO_FANOUT~
write_data[25] => ~NO_FANOUT~
write_data[26] => ~NO_FANOUT~
write_data[27] => ~NO_FANOUT~
write_data[28] => ~NO_FANOUT~
write_data[29] => ~NO_FANOUT~
write_data[30] => ~NO_FANOUT~
write_data[31] => ~NO_FANOUT~
read_data[0] <= memory.DATAOUT
read_data[1] <= memory.DATAOUT1
read_data[2] <= memory.DATAOUT2
read_data[3] <= memory.DATAOUT3
read_data[4] <= memory.DATAOUT4
read_data[5] <= memory.DATAOUT5
read_data[6] <= memory.DATAOUT6
read_data[7] <= memory.DATAOUT7
read_data[8] <= <GND>
read_data[9] <= <GND>
read_data[10] <= <GND>
read_data[11] <= <GND>
read_data[12] <= <GND>
read_data[13] <= <GND>
read_data[14] <= <GND>
read_data[15] <= <GND>
read_data[16] <= <GND>
read_data[17] <= <GND>
read_data[18] <= <GND>
read_data[19] <= <GND>
read_data[20] <= <GND>
read_data[21] <= <GND>
read_data[22] <= <GND>
read_data[23] <= <GND>
read_data[24] <= <GND>
read_data[25] <= <GND>
read_data[26] <= <GND>
read_data[27] <= <GND>
read_data[28] <= <GND>
read_data[29] <= <GND>
read_data[30] <= <GND>
read_data[31] <= <GND>
pixel[0] <= memory.PORTBDATAOUT
pixel[1] <= memory.PORTBDATAOUT1
pixel[2] <= memory.PORTBDATAOUT2
pixel[3] <= memory.PORTBDATAOUT3
pixel[4] <= memory.PORTBDATAOUT4
pixel[5] <= memory.PORTBDATAOUT5
pixel[6] <= memory.PORTBDATAOUT6
pixel[7] <= memory.PORTBDATAOUT7


