Commands to execute tool:
set -e;
echo '  'Creating target-virtex6/util_assemb_ml605_base.ngc with top == util_assemb_ml605_base\; details in target-virtex6/xst-util_assemb_ml605_base.out.;
rm -f util_assemb_ml605_base.ngc;
rm -f util_assemb_ml605_base.prj;
( echo verilog util_assemb_ml605_base './util_assemb_ml605_base_UUID.v';
echo verilog work '../../../../../../../../cdk/include/hdl/onewire.v';
) >>  util_assemb_ml605_base.prj;
(    echo vhdl    util_assemb_ml605_base './util_assemb_ml605_base-defs.vhd';
echo vhdl    util_assemb_ml605_base './generics.vhd';
echo vhdl    util_assemb_ml605_base './util_assemb_ml605_base-impl.vhd';
echo vhdl    util_assemb_ml605_base '../gen/util_assemb_ml605_base-assy.vhd';
) >> util_assemb_ml605_base.prj;
(   echo util_assemb;
echo components;
echo adapters;
echo ml605;
echo devices;
echo cards;
echo sdp;
echo axi;
echo platform;
echo fixed_float;
echo ocpi;
echo util;
echo bsv;
echo  base;
echo  util_assemb;
echo  unoc2cp;
echo  unoc_term;
) > util_assemb_ml605_base.lso;
(  echo sdp=../../../../../imports/ocpi.core/exports/lib/hdl/sdp/virtex6;
echo axi=../../../../../imports/ocpi.core/exports/lib/hdl/axi/virtex6;
echo platform=../../../../../imports/ocpi.core/exports/lib/hdl/platform/virtex6;
echo fixed_float=../../../../../imports/ocpi.core/exports/lib/hdl/fixed_float/virtex6;
echo ocpi=../../../../../imports/ocpi.core/exports/lib/hdl/ocpi/virtex6;
echo util=../../../../../imports/ocpi.core/exports/lib/hdl/util/virtex6;
echo bsv=../../../../../imports/ocpi.core/exports/lib/hdl/bsv/virtex6;
echo  base=../../../../../imports/ocpi.assets/exports/lib/platforms/ml605/hdl/virtex6/base;
echo  util_assemb=../../lib/hdl/virtex6/util_assemb;
echo  unoc2cp=../../../../../imports/ocpi.core/exports/lib/devices/hdl/virtex6/unoc2cp;
echo  unoc_term=../../../../../imports/ocpi.core/exports/lib/devices/hdl/virtex6/unoc_term;
) > util_assemb_ml605_base.ini;
(echo set -xsthdpdir . -xsthdpini util_assemb_ml605_base.ini;
echo run  -ifmt mixed -opt_mode speed -opt_level 2 -ofmt NGC -keep_hierarchy soft -netlist_hierarchy rebuilt -hierarchy_separator / -read_cores yes -use_new_parser yes -bufg 32 -iob auto -lso util_assemb_ml605_base.lso -ifn util_assemb_ml605_base.prj -ofn util_assemb_ml605_base.ngc -work_lib util_assemb_ml605_base -top util_assemb_ml605_base -p xc6vlx240t-ff1156-1 -vlgincdir { .. ../gen ../../../../../../../../cdk/include/hdl } -sd { ../../lib/hdl/virtex6 ../../../../../components/lib/hdl/virtex6 ../../../../../imports/ocpi.core/exports/lib/components/hdl/virtex6 ../../../../../imports/ocpi.assets/exports/lib/adapters/hdl/virtex6 ../../../../../imports/ocpi.core/exports/lib/adapters/hdl/virtex6 ../../../../../imports/ocpi.assets/exports/lib/platforms/ml605/hdl/virtex6 ../../../../../imports/ocpi.assets/exports/lib/devices/hdl/virtex6 ../../../../../imports/ocpi.core/exports/lib/devices/hdl/virtex6 ../../../../../imports/ocpi.assets/exports/lib/cards/hdl/virtex6 ../../../../../imports/ocpi.core/exports/lib/cards/hdl/virtex6 }) > util_assemb_ml605_base.scr;
set -e ;
. /opt/Xilinx/14.7/ISE_DS/settings64.sh ;
export LM_LICENSE_FILE=2100@license_server;
xst -ifn util_assemb_ml605_base.scr && touch util_assemb_ml605_base 
Output from executing commands above:
  Creating target-virtex6/util_assemb_ml605_base.ngc with top == util_assemb_ml605_base; details in target-virtex6/xst-util_assemb_ml605_base.out.
. /opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /opt/Xilinx/14.7/ISE_DS/common
. /opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /opt/Xilinx/14.7/ISE_DS/EDK
. /opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /opt/Xilinx/14.7/ISE_DS/PlanAhead
. /opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter xsthdpdir set to .
Parameter xsthdpini set to util_assemb_ml605_base.ini


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : mixed
Input File Name                    : "util_assemb_ml605_base.prj"
Verilog Include Directory          : { .. ../gen ../../../../../../../../cdk/include/hdl }

---- Target Parameters
Output Format                      : NGC
Output File Name                   : "util_assemb_ml605_base.ngc"
Target Device                      : xc6vlx240t-ff1156-1

---- Source Options
Use New Parser                     : yes
Work Library                       : util_assemb_ml605_base
Top Module Name                    : util_assemb_ml605_base

---- Target Options
Add Generic Clock Buffer(BUFG)     : 32
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 2
Keep Hierarchy                     : soft
Netlist Hierarchy                  : rebuilt
Hierarchy Separator                : /
Read Cores                         : yes
Library Search Order               : util_assemb_ml605_base.lso

---- Other Options
Cores Search Directories           : { ../../lib/hdl/virtex6 ../../../../../components/lib/hdl/virtex6 ../../../../../imports/ocpi.core/exports/lib/components/hdl/virtex6 ../../../../../imports/ocpi.assets/exports/lib/adapters/hdl/virtex6 ../../../../../imports/ocpi.core/exports/lib/adapters/hdl/virtex6 ../../../../../imports/ocpi.assets/exports/lib/platforms/ml605/hdl/virtex6 ../../../../../imports/ocpi.assets/exports/lib/devices/hdl/virtex6 ../../../../../imports/ocpi.core/exports/lib/devices/hdl/virtex6 ../../../../../imports/ocpi.assets/exports/lib/cards/hdl/virtex6 ../../../../../imports/ocpi.core/exports/lib/cards/hdl/virtex6 }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
The vhdl library search path for library \"sdp\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/sdp/virtex6\"
The veri library search path for library \"sdp\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/sdp/virtex6\"
The vhdl library search path for library \"axi\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/axi/virtex6\"
The veri library search path for library \"axi\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/axi/virtex6\"
The vhdl library search path for library \"platform\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/virtex6\"
The veri library search path for library \"platform\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/virtex6\"
The vhdl library search path for library \"fixed_float\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/virtex6\"
The veri library search path for library \"fixed_float\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/virtex6\"
The vhdl library search path for library \"ocpi\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/virtex6\"
The veri library search path for library \"ocpi\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/virtex6\"
The vhdl library search path for library \"util\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/virtex6\"
The veri library search path for library \"util\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/virtex6\"
The vhdl library search path for library \"bsv\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/virtex6\"
The veri library search path for library \"bsv\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/virtex6\"
The vhdl library search path for library \"base\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.assets/exports/lib/platforms/ml605/hdl/virtex6/base\"
The veri library search path for library \"base\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.assets/exports/lib/platforms/ml605/hdl/virtex6/base\"
The vhdl library search path for library \"util_assemb\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/lib/hdl/virtex6/util_assemb\"
The veri library search path for library \"util_assemb\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/lib/hdl/virtex6/util_assemb\"
The vhdl library search path for library \"unoc2cp\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/devices/hdl/virtex6/unoc2cp\"
The veri library search path for library \"unoc2cp\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/devices/hdl/virtex6/unoc2cp\"
The vhdl library search path for library \"unoc_term\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/devices/hdl/virtex6/unoc_term\"
The veri library search path for library \"unoc_term\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/devices/hdl/virtex6/unoc_term\"
Analyzing Verilog file "/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_ml605_base/target-virtex6/util_assemb_ml605_base_UUID.v" into library util_assemb_ml605_base
Parsing module <mkUUID>.
Analyzing Verilog file "/home/user/opencpi/ocpi_util/cdk/include/hdl/onewire.v" into library util_assemb_ml605_base
Parsing module <onewire>.
Parsing VHDL file "/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_ml605_base/target-virtex6/util_assemb_ml605_base-defs.vhd" into library util_assemb_ml605_base
Parsing package <util_assemb_ml605_base_constants>.
Parsing package <util_assemb_ml605_base_defs>.
Parsing VHDL file "/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_ml605_base/target-virtex6/generics.vhd" into library util_assemb_ml605_base
Parsing package body <util_assemb_ml605_base_constants>.
Parsing VHDL file "/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_ml605_base/target-virtex6/util_assemb_ml605_base-impl.vhd" into library util_assemb_ml605_base
Parsing entity <util_assemb_ml605_base_rv>.
Parsing entity <util_assemb_ml605_base>.
Parsing architecture <rtl> of entity <util_assemb_ml605_base>.
Parsing VHDL file "/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_ml605_base/gen/util_assemb_ml605_base-assy.vhd" into library util_assemb_ml605_base
Parsing architecture <rtl> of entity <util_assemb_ml605_base_rv>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:746 - "/workspace/core/hdl/primitives/fixed_float/fixed_body.vhd" Line 17: Range is empty (null range)
WARNING:HDLCompiler:746 - "/workspace/core/hdl/primitives/fixed_float/fixed_body.vhd" Line 18: Range is empty (null range)
WARNING:HDLCompiler:746 - "/workspace/core/hdl/primitives/fixed_float/fixed_body.vhd" Line 19: Range is empty (null range)
WARNING:HDLCompiler:746 - "/workspace/core/hdl/primitives/fixed_float/float_body.vhd" Line 28: Range is empty (null range)
WARNING:HDLCompiler:746 - "/workspace/core/hdl/primitives/fixed_float/float_body.vhd" Line 29: Range is empty (null range)

Elaborating entity <util_assemb_ml605_base> (architecture <rtl>) with generics from library <util_assemb_ml605_base>.

Elaborating entity <util_assemb_ml605_base_rv> (architecture <rtl>) with generics from library <util_assemb_ml605_base>.
WARNING:HDLCompiler:89 - "/workspace/assets/hdl/platforms/ml605/config-base/target-virtex6/base-defs.vhd" Line 47: <base_rv> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/target-virtex6/util_assemb-defs.vhd" Line 32: <util_assemb_rv> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/workspace/core/hdl/devices/unoc2cp.hdl/target-virtex6/unoc2cp-defs.vhd" Line 38: <unoc2cp_rv> remains a black-box since it has no binding entity.

Elaborating entity <ocscp_rv> (architecture <rtl>) with generics from library <platform>.

Elaborating entity <wci_master> (architecture <rtl>) with generics from library <platform>.

Elaborating entity <wci_master> (architecture <rtl>) with generics from library <platform>.

Elaborating entity <wci_master> (architecture <rtl>) with generics from library <platform>.
WARNING:HDLCompiler:634 - "/workspace/core/hdl/primitives/platform/ocscp_rv.vhd" Line 68: Net <present[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/workspace/core/hdl/primitives/platform/ocscp_rv.vhd" Line 69: Net <attention[63]> does not have a driver.

Elaborating entity <unoc_node_rv> (architecture <rtl>) with generics from library <platform>.
Going to verilog side to elaborate module mkTLPSM

Elaborating module <mkTLPSM>.

Elaborating module <mkPktFork>.

Elaborating module <arSRLFIFOD(width=32'b010011001,l2depth=32'b0100)>.

Elaborating module <mkPktMerge>.
WARNING:HDLCompiler:1310 - "/workspace/core/hdl/primitives/platform/mkPktMerge.v" Line 218: Found parallel_case directive in module mkPktMerge. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/workspace/core/hdl/primitives/platform/mkPktMerge.v" Line 260: Found parallel_case directive in module mkPktMerge. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
Back to vhdl to continue elaboration
WARNING:HDLCompiler:89 - "/workspace/core/hdl/devices/unoc_term.hdl/target-virtex6/unoc_term-defs.vhd" Line 33: <unoc_term_rv> remains a black-box since it has no binding entity.

Elaborating entity <metadata_rv> (architecture <rtl>) with generics from library <platform>.
Going to verilog side to elaborate module mkUUID

Elaborating module <mkUUID>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module ROM

Elaborating module <ROM(WIDTH=32,SIZE=2048,INITFILE="metadatarom.dat")>.
Reading initialization file \"metadatarom.dat\".
Back to vhdl to continue elaboration

Elaborating entity <TSINOUT_N> (architecture <rtl>) with generics from library <util>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <util_assemb_ml605_base>.
    Related source file is "/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_ml605_base/target-virtex6/util_assemb_ml605_base-impl.vhd".
        ocpi_debug = "0"
        ocpi_endian = ('0','0')
        sdp_width = "00000001"
    Summary:
	no macro.
Unit <util_assemb_ml605_base> synthesized.

Synthesizing Unit <util_assemb_ml605_base_rv>.
    Related source file is "/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_ml605_base/target-virtex6/util_assemb_ml605_base-impl.vhd".
        ocpi_debug = '0'
        ocpi_endian = little_e
        sdp_width = "00000001"
WARNING:Xst:647 - Input <FMC_HPC_VREF_B_M2C> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FMC_HPC_VREF_A_M2C> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FMC_HPC_CLK0_M2C_P> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FMC_HPC_CLK0_M2C_N> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FMC_HPC_CLK1_M2C_P> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FMC_HPC_CLK1_M2C_N> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FMC_HPC_PG_M2C_LS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FMC_HPC_GBTCLK0_M2C_P> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FMC_HPC_GBTCLK0_M2C_N> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FMC_HPC_CLK_DIR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FMC_HPC_GBTCLK1_M2C_P> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FMC_HPC_GBTCLK1_M2C_N> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FMC_LPC_VREF_A_M2C> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FMC_LPC_CLK0_M2C_P> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FMC_LPC_CLK0_M2C_N> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FMC_LPC_CLK1_M2C_P> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FMC_LPC_CLK1_M2C_N> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FMC_LPC_GBTCLK0_M2C_P> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FMC_LPC_GBTCLK0_M2C_N> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flash_fwait_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_ml605_base/gen/util_assemb_ml605_base-assy.vhd" line 26: Output port <time_out_now> of the instance <pfconfig_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_ml605_base/gen/util_assemb_ml605_base-assy.vhd" line 26: Output port <time_out_clk> of the instance <pfconfig_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_ml605_base/gen/util_assemb_ml605_base-assy.vhd" line 26: Output port <time_out_reset> of the instance <pfconfig_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_ml605_base/gen/util_assemb_ml605_base-assy.vhd" line 121: Output port <O> of the instance <flash_io_dq_ts> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <util_assemb_ml605_base_rv> synthesized.

Synthesizing Unit <ocscp_rv>.
    Related source file is "/workspace/core/hdl/primitives/platform/ocscp_rv.vhd".
        ocpi_debug = '0'
        ocpi_endian = little_e
        nWorkers = "00000000000000000000000000000011"
WARNING:Xst:653 - Signal <present<63>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <attention<63>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <reading_r>.
    Found 32-bit register for signal <timeout_r>.
    Found 1-bit register for signal <timedout_r>.
    Found 3-bit register for signal <response_r>.
    Found 1-bit register for signal <reset_r>.
    Found 1-bit register for signal <big_endian_r>.
    Found 32-bit register for signal <scratch20_r>.
    Found 32-bit register for signal <scratch24_r>.
    Found 5-bit register for signal <reset_count_r>.
    Found 3-bit register for signal <workers_out_r_cmd>.
    Found 20-bit register for signal <workers_out_r_address>.
    Found 3-bit register for signal <workers_out_r_source>.
    Found 6-bit register for signal <workers_out_r_id>.
    Found 1-bit register for signal <workers_out_r_is_config>.
    Found 4-bit register for signal <workers_out_r_byte_en>.
    Found 32-bit register for signal <workers_out_r_data>.
    Found 3-bit register for signal <workers_out_r_operation>.
    Found 1-bit register for signal <is_admin_r>.
    Found 2-bit register for signal <id_for_mux_r>.
    Found 32-bit register for signal <data_r>.
    Found 1-bit register for signal <active_r>.
    Found 2-bit subtractor for signal <GND_31_o_GND_31_o_sub_30_OUT<1:0>> created at line 1308.
    Found 32-bit subtractor for signal <GND_31_o_GND_31_o_sub_95_OUT<31:0>> created at line 1308.
    Found 5-bit subtractor for signal <GND_31_o_GND_31_o_sub_122_OUT<4:0>> created at line 1308.
    Found 16x2-bit Read Only RAM for signal <lowbits>
    Found 5-bit 3-to-1 multiplexer for signal <id[1]_X_31_o_wide_mux_37_OUT> created at line 153.
    Found 32-bit 3-to-1 multiplexer for signal <worker_in_data> created at line 154.
    Found 3-bit 3-to-1 multiplexer for signal <worker_in_response> created at line 154.
    Found 6-bit comparator lessequal for signal <n0010> created at line 112
    Found 12-bit comparator greater for signal <address[11]_GND_31_o_LessThan_22_o> created at line 134
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred 216 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  58 Multiplexer(s).
Unit <ocscp_rv> synthesized.

Synthesizing Unit <wci_master_1>.
    Related source file is "/workspace/core/hdl/primitives/platform/wci_master.vhd".
        ocpi_debug = '0'
        id_width = 2
        id = 0
WARNING:Xst:647 - Input <worker_in_id<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <window_r>.
    Found 1-bit register for signal <attention_r>.
    Found 5-bit register for signal <timeout_r>.
    Found 1-bit register for signal <ready_r>.
    Found 1-bit register for signal <active_r>.
    Found 1-bit register for signal <abort_r>.
    Found 1-bit register for signal <cmd_asserted_r>.
    Found 20-bit register for signal <last_addr_r>.
    Found 1-bit register for signal <last_write_r>.
    Found 3-bit register for signal <last_control_r>.
    Found 4-bit register for signal <last_byte_en_r>.
    Found 1-bit register for signal <last_write_valid_r>.
    Found 1-bit register for signal <last_control_valid_r>.
    Found 1-bit register for signal <last_byte_en_valid_r>.
    Found 1-bit register for signal <last_addr_valid_r>.
    Found 1-bit register for signal <barrier_r>.
    Found 9-bit register for signal <sticky_r>.
    Found 8-bit register for signal <crew_r>.
    Found 8-bit register for signal <rank_r>.
    Found 1-bit register for signal <reset_n_r>.
    Found 32-bit 5-to-1 multiplexer for signal <worker_out_data> created at line 120.
    Summary:
	inferred  80 D-type flip-flop(s).
	inferred  28 Multiplexer(s).
Unit <wci_master_1> synthesized.

Synthesizing Unit <wci_master_2>.
    Related source file is "/workspace/core/hdl/primitives/platform/wci_master.vhd".
        ocpi_debug = '0'
        id_width = 2
        id = 1
WARNING:Xst:647 - Input <worker_in_id<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <window_r>.
    Found 1-bit register for signal <attention_r>.
    Found 5-bit register for signal <timeout_r>.
    Found 1-bit register for signal <ready_r>.
    Found 1-bit register for signal <active_r>.
    Found 1-bit register for signal <abort_r>.
    Found 1-bit register for signal <cmd_asserted_r>.
    Found 20-bit register for signal <last_addr_r>.
    Found 1-bit register for signal <last_write_r>.
    Found 3-bit register for signal <last_control_r>.
    Found 4-bit register for signal <last_byte_en_r>.
    Found 1-bit register for signal <last_write_valid_r>.
    Found 1-bit register for signal <last_control_valid_r>.
    Found 1-bit register for signal <last_byte_en_valid_r>.
    Found 1-bit register for signal <last_addr_valid_r>.
    Found 1-bit register for signal <barrier_r>.
    Found 9-bit register for signal <sticky_r>.
    Found 8-bit register for signal <crew_r>.
    Found 8-bit register for signal <rank_r>.
    Found 1-bit register for signal <reset_n_r>.
    Found 32-bit 5-to-1 multiplexer for signal <worker_out_data> created at line 120.
    Summary:
	inferred  80 D-type flip-flop(s).
	inferred  28 Multiplexer(s).
Unit <wci_master_2> synthesized.

Synthesizing Unit <wci_master_3>.
    Related source file is "/workspace/core/hdl/primitives/platform/wci_master.vhd".
        ocpi_debug = '0'
        id_width = 2
        id = 2
WARNING:Xst:647 - Input <worker_in_id<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <window_r>.
    Found 1-bit register for signal <attention_r>.
    Found 5-bit register for signal <timeout_r>.
    Found 1-bit register for signal <ready_r>.
    Found 1-bit register for signal <active_r>.
    Found 1-bit register for signal <abort_r>.
    Found 1-bit register for signal <cmd_asserted_r>.
    Found 20-bit register for signal <last_addr_r>.
    Found 1-bit register for signal <last_write_r>.
    Found 3-bit register for signal <last_control_r>.
    Found 4-bit register for signal <last_byte_en_r>.
    Found 1-bit register for signal <last_write_valid_r>.
    Found 1-bit register for signal <last_control_valid_r>.
    Found 1-bit register for signal <last_byte_en_valid_r>.
    Found 1-bit register for signal <last_addr_valid_r>.
    Found 1-bit register for signal <barrier_r>.
    Found 9-bit register for signal <sticky_r>.
    Found 8-bit register for signal <crew_r>.
    Found 8-bit register for signal <rank_r>.
    Found 1-bit register for signal <reset_n_r>.
    Found 32-bit 5-to-1 multiplexer for signal <worker_out_data> created at line 120.
    Summary:
	inferred  80 D-type flip-flop(s).
	inferred  28 Multiplexer(s).
Unit <wci_master_3> synthesized.

Synthesizing Unit <unoc_node_rv>.
    Related source file is "/workspace/core/hdl/primitives/platform/unoc_node_rv.vhd".
        control = '1'
        position = "00000000000000000000000000000000"
WARNING:Xst:647 - Input <client_in_dropCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <unoc_node_rv> synthesized.

Synthesizing Unit <mkTLPSM>.
    Related source file is "/workspace/core/hdl/primitives/platform/mkTLPSM.v".
    Summary:
	no macro.
Unit <mkTLPSM> synthesized.

Synthesizing Unit <mkPktFork>.
    Related source file is "/workspace/core/hdl/primitives/platform/mkPktFork.v".
    Found 1-bit register for signal <f1Active>.
    Found 1-bit register for signal <f0Active>.
    Found 7-bit shifter logical left for signal <y__h617> created at line 129
    Found 7-bit shifter logical left for signal <y__h842> created at line 129
    Found 1-bit 4-to-1 multiplexer for signal <IF_pfk_BITS_13_TO_12_5_EQ_0_6_THEN_fi_first_BI_ETC___d58> created at line 270.
    Found 3-bit comparator equal for signal <fi$D_OUT[50]_pfk[2]_equal_7_o> created at line 247
    Found 7-bit comparator equal for signal <fi$D_OUT[150]_y__h842[6]_equal_8_o> created at line 249
    Found 3-bit comparator equal for signal <pfk[2]_fi$D_OUT[49]_equal_9_o> created at line 249
    Found 4-bit comparator equal for signal <pfk[11]_fi$D_OUT[60]_equal_11_o> created at line 253
    Found 8-bit comparator equal for signal <fi_first_BITS_63_TO_56_5_EQ_pfk_BITS_7_TO_0_6___d67> created at line 260
    Found 7-bit comparator equal for signal <fi$D_OUT[150]_y__h617[6]_equal_15_o> created at line 273
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <mkPktFork> synthesized.

Synthesizing Unit <arSRLFIFOD>.
    Related source file is "/workspace/core/hdl/primitives/platform/arSRLFIFOD.v".
        width = 32'b00000000000000000000000010011001
        l2depth = 32'b00000000000000000000000000000100
    Found 153-bit register for signal <dreg>.
    Found 4-bit register for signal <pos>.
    Found 1-bit register for signal <sempty>.
    Found 1-bit register for signal <sfull>.
    Found 1-bit register for signal <dempty>.
    Found 2448-bit register for signal <n0047[2447:0]>.
    Found 4-bit adder for signal <pos[3]_GND_39_o_add_11_OUT> created at line 87.
    Found 4-bit subtractor for signal <GND_39_o_GND_39_o_sub_5_OUT<3:0>> created at line 75.
    Found 153-bit 16-to-1 multiplexer for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT> created at line 75.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 2608 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <arSRLFIFOD> synthesized.

Synthesizing Unit <mkPktMerge>.
    Related source file is "/workspace/core/hdl/primitives/platform/mkPktMerge.v".
    Found 1-bit register for signal <fi0HasPrio>.
    Found 1-bit register for signal <fi1Active>.
    Found 1-bit register for signal <fi0Active>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <mkPktMerge> synthesized.

Synthesizing Unit <metadata_rv>.
    Related source file is "/workspace/core/hdl/primitives/platform/metadata_rv.vhd".
        romwords = 2048
WARNING:Xst:647 - Input <metadata_in_romAddr<15:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <metadata_in_romEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <metadata_rv> synthesized.

Synthesizing Unit <mkUUID>.
    Related source file is "/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_ml605_base/target-virtex6/util_assemb_ml605_base_UUID.v".
    Summary:
	no macro.
Unit <mkUUID> synthesized.

Synthesizing Unit <ROM>.
    Related source file is "/workspace/core/hdl/primitives/util/xilinx/ROM.v".
        WIDTH = 32
        SIZE = 2048
        INITFILE = "metadatarom.dat"
WARNING:Xst:2999 - Signal 'ROM', unconnected in block 'ROM', is tied to its initial value.
    Found 2048x32-bit single-port Read Only RAM <Mram_ROM> for signal <ROM>.
    Found 32-bit register for signal <DO_R>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <ROM> synthesized.

Synthesizing Unit <TSINOUT_N>.
    Related source file is "/workspace/core/hdl/primitives/util/TSINOUT_N.vhd".
        width = 16
    Found 1-bit tristate buffer for signal <IO<15>> created at line 29
    Found 1-bit tristate buffer for signal <IO<14>> created at line 29
    Found 1-bit tristate buffer for signal <IO<13>> created at line 29
    Found 1-bit tristate buffer for signal <IO<12>> created at line 29
    Found 1-bit tristate buffer for signal <IO<11>> created at line 29
    Found 1-bit tristate buffer for signal <IO<10>> created at line 29
    Found 1-bit tristate buffer for signal <IO<9>> created at line 29
    Found 1-bit tristate buffer for signal <IO<8>> created at line 29
    Found 1-bit tristate buffer for signal <IO<7>> created at line 29
    Found 1-bit tristate buffer for signal <IO<6>> created at line 29
    Found 1-bit tristate buffer for signal <IO<5>> created at line 29
    Found 1-bit tristate buffer for signal <IO<4>> created at line 29
    Found 1-bit tristate buffer for signal <IO<3>> created at line 29
    Found 1-bit tristate buffer for signal <IO<2>> created at line 29
    Found 1-bit tristate buffer for signal <IO<1>> created at line 29
    Found 1-bit tristate buffer for signal <IO<0>> created at line 29
    Summary:
	inferred  16 Tristate(s).
Unit <TSINOUT_N> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x2-bit single-port Read Only RAM                    : 1
 2048x32-bit single-port Read Only RAM                 : 1
# Adders/Subtractors                                   : 15
 2-bit subtractor                                      : 1
 32-bit subtractor                                     : 1
 4-bit addsub                                          : 6
 4-bit subtractor                                      : 6
 5-bit subtractor                                      : 1
# Registers                                            : 120
 1-bit register                                        : 63
 12-bit register                                       : 3
 153-bit register                                      : 6
 2-bit register                                        : 1
 20-bit register                                       : 4
 2448-bit register                                     : 6
 3-bit register                                        : 7
 32-bit register                                       : 6
 4-bit register                                        : 10
 5-bit register                                        : 4
 6-bit register                                        : 1
 8-bit register                                        : 6
 9-bit register                                        : 3
# Comparators                                          : 8
 12-bit comparator greater                             : 1
 3-bit comparator equal                                : 2
 4-bit comparator equal                                : 1
 6-bit comparator lessequal                            : 1
 7-bit comparator equal                                : 2
 8-bit comparator equal                                : 1
# Multiplexers                                         : 156
 1-bit 2-to-1 multiplexer                              : 67
 1-bit 4-to-1 multiplexer                              : 1
 153-bit 16-to-1 multiplexer                           : 6
 2-bit 2-to-1 multiplexer                              : 3
 3-bit 2-to-1 multiplexer                              : 28
 3-bit 3-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 8
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 5-to-1 multiplexer                             : 3
 5-bit 2-to-1 multiplexer                              : 5
 5-bit 3-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 30
# Logic shifters                                       : 2
 7-bit shifter logical left                            : 2
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../../../../../imports/ocpi.assets/exports/lib/platforms/ml605/hdl/virtex6/base_rv.ngc>.
Reading core <../../../../../imports/ocpi.assets/exports/lib/platforms/ml605/hdl/virtex6/ml605_rv.ngc>.
Reading core <../../../../../imports/ocpi.core/exports/lib/devices/hdl/virtex6/time_server_rv_c2.ngc>.
Reading core <../../lib/hdl/virtex6/util_assemb_rv.ngc>.
Reading core <../../../../../imports/ocpi.core/exports/lib/components/hdl/virtex6/nothing.ngc>.
Reading core <../../../../../imports/ocpi.core/exports/lib/devices/hdl/virtex6/unoc2cp_rv.ngc>.
Reading core <../../../../../imports/ocpi.core/exports/lib/devices/hdl/virtex6/unoc_term_rv.ngc>.
Loading core <ml605_rv> for timing and area information for instance <ml605_i>.
Loading core <time_server_rv_c2> for timing and area information for instance <time_server_i>.
Loading core <base_rv> for timing and area information for instance <pfconfig_i>.
Loading core <nothing> for timing and area information for instance <assy/nothing>.
Loading core <util_assemb_rv> for timing and area information for instance <util_assemb_i>.
Loading core <unoc2cp_rv> for timing and area information for instance <pcie_unoc2cp_i>.
Loading core <unoc_term_rv> for timing and area information for instance <unoc_term0_1_i>.
INFO:Xst:1901 - Instance use_ramb36.ramb36 in unit use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance use_ramb36.ramb36 in unit use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance use_ramb36.ramb36 in unit use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance use_ramb36.ramb36 in unit use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance use_ramb36.ramb36 in unit use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance use_ramb36.ramb36 in unit use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance use_ramb36.ramb36 in unit use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance use_ramb36.ramb36 in unit use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1

Synthesizing (advanced) Unit <ROM>.
INFO:Xst:3226 - The RAM <Mram_ROM> will be implemented as a BLOCK RAM, absorbing the following register(s): <DO_R>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ADDR>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <DO_R>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ROM> synthesized (advanced).

Synthesizing (advanced) Unit <arSRLFIFOD>.
The following registers are absorbed into counter <pos>: 1 register on signal <pos>.
Unit <arSRLFIFOD> synthesized (advanced).

Synthesizing (advanced) Unit <ocscp_rv>.
The following registers are absorbed into counter <reset_count_r>: 1 register on signal <reset_count_r>.
Unit <ocscp_rv> synthesized (advanced).

Synthesizing (advanced) Unit <arSRLFIFOD>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<0>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<1>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<2>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<3>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<4>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<5>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<6>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<7>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<8>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<9>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<10>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<11>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<12>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<13>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<14>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<15>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<16>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<17>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<18>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<19>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<20>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<21>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<22>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<23>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<24>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<25>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<26>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<27>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<28>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<29>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<30>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<31>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<32>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<33>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<34>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<35>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<36>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<37>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<38>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<39>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<40>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<41>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<42>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<43>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<44>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<45>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<46>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<47>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<48>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<49>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<50>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<51>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<52>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<53>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<54>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<55>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<56>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<57>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<58>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<59>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<60>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<61>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<62>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<63>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<64>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<65>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<66>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<67>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<68>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<69>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<70>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<71>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<72>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<73>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<74>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<75>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<76>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<77>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<78>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<79>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<80>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<81>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<82>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<83>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<84>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<85>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<86>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<87>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<88>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<89>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<90>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<91>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<92>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<93>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<94>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<95>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<96>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<97>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<98>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<99>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<100>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<101>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<102>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<103>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<104>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<105>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<106>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<107>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<108>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<109>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<110>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<111>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<112>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<113>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<114>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<115>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<116>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<117>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<118>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<119>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<120>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<121>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<122>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<123>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<124>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<125>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<126>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<127>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<128>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<129>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<130>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<131>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<132>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<133>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<134>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<135>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<136>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<137>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<138>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<139>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<140>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<141>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<142>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<143>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<144>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<145>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<146>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<147>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<148>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<149>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<150>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<151>>.
	Found 16-bit dynamic shift register for signal <GND_39_o_dat[15][152]_wide_mux_5_OUT<152>>.
Unit <arSRLFIFOD> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x2-bit single-port distributed Read Only RAM        : 1
 2048x32-bit single-port block Read Only RAM           : 1
# Adders/Subtractors                                   : 8
 2-bit subtractor                                      : 1
 32-bit subtractor                                     : 1
 4-bit subtractor                                      : 6
# Counters                                             : 7
 4-bit updown counter                                  : 6
 5-bit down counter                                    : 1
# Registers                                            : 1392
 Flip-Flops                                            : 1392
# Shift Registers                                      : 918
 16-bit dynamic shift register                         : 918
# Comparators                                          : 8
 12-bit comparator greater                             : 1
 3-bit comparator equal                                : 2
 4-bit comparator equal                                : 1
 6-bit comparator lessequal                            : 1
 7-bit comparator equal                                : 2
 8-bit comparator equal                                : 1
# Multiplexers                                         : 149
 1-bit 2-to-1 multiplexer                              : 67
 1-bit 4-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 3
 3-bit 2-to-1 multiplexer                              : 28
 3-bit 3-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 8
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 5-to-1 multiplexer                             : 3
 5-bit 2-to-1 multiplexer                              : 4
 5-bit 3-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 30
# Logic shifters                                       : 2
 7-bit shifter logical left                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <workers_out_r_cmd_2> (without init value) has a constant value of 0 in block <ocscp_rv>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <workers_out_r_id_2> in Unit <ocscp_rv> is equivalent to the following 3 FFs/Latches, which will be removed : <workers_out_r_id_3> <workers_out_r_id_4> <workers_out_r_id_5> 

Optimizing unit <util_assemb_ml605_base> ...

Optimizing unit <util_assemb_ml605_base_rv> ...

Optimizing unit <metadata_rv> ...

Optimizing unit <ROM> ...

Optimizing unit <mkUUID> ...

Optimizing unit <mkTLPSM> ...

Optimizing unit <TSINOUT_N> ...

Optimizing unit <ocscp_rv> ...

Optimizing unit <wci_master_1> ...

Optimizing unit <wci_master_2> ...

Optimizing unit <wci_master_3> ...

Optimizing unit <unoc_node_rv> ...

Optimizing unit <mkPktFork> ...

Optimizing unit <arSRLFIFOD> ...

Optimizing unit <mkPktMerge> ...
WARNING:Xst:2677 - Node <workers_out_r_id_2> of sequential type is unconnected in block <ocscp_i>.
WARNING:Xst:1710 - FF/Latch <sticky_r_3> (without init value) has a constant value of 0 in block <gen0[0].wm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sticky_r_4> (without init value) has a constant value of 0 in block <gen0[0].wm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sticky_r_5> (without init value) has a constant value of 0 in block <gen0[0].wm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ready_r> is unconnected in block <gen0[0].wm>.
WARNING:Xst:1710 - FF/Latch <sticky_r_3> (without init value) has a constant value of 0 in block <gen0[1].wm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sticky_r_4> (without init value) has a constant value of 0 in block <gen0[1].wm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sticky_r_5> (without init value) has a constant value of 0 in block <gen0[1].wm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ready_r> is unconnected in block <gen0[1].wm>.
WARNING:Xst:1710 - FF/Latch <sticky_r_3> (without init value) has a constant value of 0 in block <gen0[2].wm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sticky_r_4> (without init value) has a constant value of 0 in block <gen0[2].wm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sticky_r_5> (without init value) has a constant value of 0 in block <gen0[2].wm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ready_r> is unconnected in block <gen0[2].wm>.
INFO:Xst:2261 - The FF/Latch <workers_out_r_is_config> in Unit <ocscp_i> is equivalent to the following FF/Latch, which will be removed : <workers_out_r_operation_2> 
INFO:Xst:3203 - The FF/Latch <workers_out_r_cmd_0> in Unit <ocscp_i> is the opposite to the following FF/Latch, which will be removed : <workers_out_r_cmd_1> 
INFO:Xst:2261 - The FF/Latch <last_write_valid_r> in Unit <gen0[0].wm> is equivalent to the following 2 FFs/Latches, which will be removed : <last_addr_valid_r> <last_byte_en_valid_r> 
INFO:Xst:2261 - The FF/Latch <last_write_valid_r> in Unit <gen0[1].wm> is equivalent to the following 2 FFs/Latches, which will be removed : <last_addr_valid_r> <last_byte_en_valid_r> 
INFO:Xst:2261 - The FF/Latch <last_write_valid_r> in Unit <gen0[2].wm> is equivalent to the following 2 FFs/Latches, which will be removed : <last_addr_valid_r> <last_byte_en_valid_r> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block util_assemb_ml605_base, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1396
 Flip-Flops                                            : 1396

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : util_assemb_ml605_base.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5991
#      GND                         : 58
#      INV                         : 196
#      LUT1                        : 166
#      LUT2                        : 512
#      LUT3                        : 896
#      LUT4                        : 770
#      LUT5                        : 777
#      LUT6                        : 1396
#      MUXCY                       : 548
#      MUXF7                       : 73
#      MUXF8                       : 32
#      VCC                         : 42
#      XORCY                       : 525
# FlipFlops/Latches                : 4909
#      FD                          : 594
#      FDC                         : 50
#      FDCE                        : 149
#      FDE                         : 2364
#      FDP                         : 19
#      FDPE                        : 15
#      FDR                         : 671
#      FDRE                        : 921
#      FDS                         : 29
#      FDSE                        : 96
#      LD                          : 1
# RAMS                             : 54
#      RAM32M                      : 35
#      RAM32X1D                    : 9
#      RAMB36E1                    : 10
# Shift Registers                  : 987
#      SRL16E                      : 5
#      SRLC16E                     : 982
# Clock Buffers                    : 7
#      BUFG                        : 6
#      BUFGCTRL                    : 1
# IO Buffers                       : 325
#      IBUF                        : 16
#      IBUFDS                      : 1
#      IBUFDS_GTXE1                : 2
#      OBUF                        : 290
#      OBUFT                       : 16
# GigabitIOs                       : 4
#      GTXE1                       : 4
# Others                           : 2
#      MMCM_ADV                    : 1
#      PCIE_2_0                    : 1

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:            4909  out of  301440     1%  
 Number of Slice LUTs:                 5858  out of  150720     3%  
    Number used as Logic:              4713  out of  150720     3%  
    Number used as Memory:             1145  out of  58400     1%  
       Number used as RAM:              158
       Number used as SRL:              987

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7661
   Number with an unused Flip Flop:    2752  out of   7661    35%  
   Number with an unused LUT:          1803  out of   7661    23%  
   Number of fully used LUT-FF pairs:  3106  out of   7661    40%  
   Number of unique control sets:       212

IO Utilization: 
 Number of IOs:                         344
 Number of bonded IOBs:                 322  out of    600    53%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               10  out of    416     2%  
    Number using Block RAM only:         10
 Number of BUFG/BUFGCTRLs:                7  out of     32    21%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                      | Clock buffer(FF name)                                                                 | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------+
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk                                                                                   | MMCM_ADV:CLKOUT1                                                                      | 4258  |
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk                                                                                   | MMCM_ADV:CLKOUT0                                                                      | 583   |
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_clocking_i/clk_125                                                                                                  | BUFGCTRL                                                                              | 418   |
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PCIEDRPDWE                                                                                                    | NONE(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i)| 1     |
sys0_clkp                                                                                                                                                                         | IBUFDS+BUFG                                                                           | 692   |
ftop/pfconfig_i/time_server_i/worker/ts/Mram_s_ppsOutMode_dD_OUT[1]_GND_100_o_Mux_14_o(ftop/pfconfig_i/time_server_i/worker/ts/Mram_s_ppsOutMode_dD_OUT[1]_GND_100_o_Mux_14_o11:O)| NONE(*)(ftop/pfconfig_i/time_server_i/worker/ts/ppsOut)                               | 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                          | Buffer(FF name)                                                                                                                                     | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------+
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/N11(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/XST_VCC:P)| NONE(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 62    |
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/N11(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/XST_VCC:P)| NONE(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 62    |
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36/N11(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36/XST_VCC:P)| NONE(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 62    |
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/N11(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/XST_VCC:P)| NONE(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 62    |
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/N11(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/XST_VCC:P)| NONE(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 62    |
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/N11(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/XST_VCC:P)| NONE(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 62    |
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/N11(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/XST_VCC:P)| NONE(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 62    |
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/N11(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/XST_VCC:P)| NONE(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 62    |
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/N01(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/XST_GND:G)| NONE(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 36    |
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/N01(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/XST_GND:G)| NONE(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 36    |
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36/N01(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36/XST_GND:G)| NONE(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 36    |
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/N01(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/XST_GND:G)| NONE(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 36    |
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/N01(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/XST_GND:G)| NONE(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 36    |
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/N01(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/XST_GND:G)| NONE(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 36    |
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/N01(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/XST_GND:G)| NONE(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 36    |
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/N01(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/XST_GND:G)| NONE(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 36    |
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/phy_rdy_n_INV_140_o(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/phy_rdy_n_INV_140_o1_INV_0:O)                                                                                                     | NONE(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i)                                                              | 3     |
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/N1(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/XST_GND:G)                                     | NONE(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 2     |
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/N1(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/XST_GND:G)                                     | NONE(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 2     |
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/N1(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/XST_GND:G)                                     | NONE(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 2     |
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/N1(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/XST_GND:G)                                     | NONE(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 2     |
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/N1(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/XST_GND:G)                                     | NONE(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 2     |
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/N1(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/XST_GND:G)                                     | NONE(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 2     |
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/N1(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/XST_GND:G)                                     | NONE(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 2     |
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/N1(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/XST_GND:G)                                     | NONE(ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 2     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.034ns (Maximum Frequency: 247.870MHz)
   Minimum input arrival time before clock: 5.413ns
   Maximum output required time after clock: 0.789ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk'
  Clock period: 3.194ns (frequency: 313.115MHz)
  Total number of paths / destination ports: 146520 / 14051
-------------------------------------------------------------------------
Delay:               6.387ns (Levels of Logic = 16)
  Source:            ftop/pfconfig_i/ml605_i/wci/wci_decode/my_offset_r_1 (FF)
  Destination:       ftop/ocscp_i/data_r_0 (FF)
  Source Clock:      ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk rising 0.5X
  Destination Clock: ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk rising 0.5X

  Data Path: ftop/pfconfig_i/ml605_i/wci/wci_decode/my_offset_r_1 to ftop/ocscp_i/data_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            27   0.375   0.929  my_offset_r_1 (my_offset_r<1>)
     begin scope: 'ftop/pfconfig_i/ml605_i/wci/wci_decode/g0.g1[11].g2.prop:offset_in<1>'
     end scope: 'ftop/pfconfig_i/ml605_i/wci/wci_decode/g0.g1[11].g2.prop:offset_out<1>'
     end scope: 'ftop/pfconfig_i/ml605_i/wci/wci_decode:offsets<11><1>'
     begin scope: 'ftop/pfconfig_i/ml605_i/wci/slotCardIsPresent_readback:offset<1>'
     LUT6:I0->O            2   0.068   0.587  offset[5]_GND_137_o_add_17_OUT<1>1 (Madd_offset[5]_GND_137_o_add_11_OUT_lut<0>)
     LUT3:I0->O            1   0.068   0.775  Mmux_offset[5]_value[63]_Mux_12_o_61_SW0 (N4)
     LUT5:I0->O            1   0.068   0.775  Mmux_offset[5]_value[63]_Mux_12_o_61 (Mmux_offset[5]_value[63]_Mux_12_o_6)
     LUT5:I0->O            1   0.068   0.581  n0041<3>1 (data_out<0>)
     end scope: 'ftop/pfconfig_i/ml605_i/wci/slotCardIsPresent_readback:data_out<0>'
     begin scope: 'ftop/pfconfig_i/ml605_i/wci/readback:data_inputs<11><0>'
     LUT6:I3->O            1   0.068   0.491  Mmux_data_output_71 (Mmux_data_output_71)
     LUT6:I4->O            1   0.068   0.417  read_index<3>351 (data_output<0>)
     end scope: 'ftop/pfconfig_i/ml605_i/wci/readback:data_output<0>'
     end scope: 'ftop/pfconfig_i/ml605_i/wci:outputs_SData<0>'
     end scope: 'ftop/pfconfig_i/ml605_i:ctl_out_SData<0>'
     end scope: 'ftop/pfconfig_i:wci_out[0]_SData<0>'
     begin scope: 'ftop/ocscp_i:wci_in[0]_SData<0>'
     begin scope: 'ftop/ocscp_i/gen0[0].wm:wci_in_SData<0>'
     LUT3:I2->O            1   0.068   0.417  Mmux_worker_out_data1 (worker_out_data<0>)
     end scope: 'ftop/ocscp_i/gen0[0].wm:worker_out_data<0>'
     LUT6:I5->O            1   0.068   0.417  Mmux_data_r[31]_data_r[31]_mux_157_OUT17 (Mmux_data_r[31]_data_r[31]_mux_157_OUT111)
     LUT3:I2->O            1   0.068   0.000  Mmux_data_r[31]_data_r[31]_mux_157_OUT19 (data_r[31]_data_r[31]_mux_157_OUT<0>)
     FDE:D                     0.011          data_r_0
    ----------------------------------------
    Total                      6.387ns (0.998ns logic, 5.389ns route)
                                       (15.6% logic, 84.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_clocking_i/clk_125'
  Clock period: 2.805ns (frequency: 356.506MHz)
  Total number of paths / destination ports: 4814 / 742
-------------------------------------------------------------------------
Delay:               2.805ns (Levels of Logic = 4)
  Source:            ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_TX_SYNC/state_FSM_FFd5 (FF)
  Destination:       ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_TX_SYNC/waitcounter2_2 (FF)
  Source Clock:      ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_clocking_i/clk_125 rising
  Destination Clock: ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_clocking_i/clk_125 rising

  Data Path: ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_TX_SYNC/state_FSM_FFd5 to ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_TX_SYNC/waitcounter2_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.375   0.798  state_FSM_FFd5 (state_FSM_FFd5)
     LUT6:I0->O            2   0.068   0.423  nextwaitcounter2<7>112 (nextwaitcounter2<7>112)
     LUT6:I5->O           12   0.068   0.489  nextwaitcounter2<7>113 (nextwaitcounter2<7>11)
     LUT6:I5->O            4   0.068   0.437  nextwaitcounter2<0>11 (nextwaitcounter2<0>1)
     LUT6:I5->O            1   0.068   0.000  nextwaitcounter2<3>1 (nextwaitcounter2<3>)
     FDR:D                     0.011          waitcounter2_3
    ----------------------------------------
    Total                      2.805ns (0.658ns logic, 2.147ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys0_clkp'
  Clock period: 4.034ns (frequency: 247.870MHz)
  Total number of paths / destination ports: 90765 / 1576
-------------------------------------------------------------------------
Delay:               4.034ns (Levels of Logic = 81)
  Source:            ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond_0 (FF)
  Destination:       ftop/pfconfig_i/time_server_i/worker/ts/s_fracInc_49 (FF)
  Source Clock:      sys0_clkp rising
  Destination Clock: sys0_clkp rising

  Data Path: ftop/pfconfig_i/time_server_i/worker/ts/s_delSecond_0 to ftop/pfconfig_i/time_server_i/worker/ts/s_fracInc_49
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.375   0.405  s_delSecond_0 (s_delSecond<0>)
     INV:I->O              1   0.086   0.000  Msub_n0189_Madd_lut<0>_INV_0 (Msub_n0189_Madd_lut<0>)
     MUXCY:S->O            1   0.290   0.000  Msub_n0189_Madd_cy<0> (Msub_n0189_Madd_cy<0>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<1> (Msub_n0189_Madd_cy<1>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<2> (Msub_n0189_Madd_cy<2>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<3> (Msub_n0189_Madd_cy<3>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<4> (Msub_n0189_Madd_cy<4>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<5> (Msub_n0189_Madd_cy<5>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<6> (Msub_n0189_Madd_cy<6>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<7> (Msub_n0189_Madd_cy<7>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<8> (Msub_n0189_Madd_cy<8>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<9> (Msub_n0189_Madd_cy<9>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<10> (Msub_n0189_Madd_cy<10>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<11> (Msub_n0189_Madd_cy<11>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<12> (Msub_n0189_Madd_cy<12>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<13> (Msub_n0189_Madd_cy<13>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<14> (Msub_n0189_Madd_cy<14>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<15> (Msub_n0189_Madd_cy<15>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<16> (Msub_n0189_Madd_cy<16>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<17> (Msub_n0189_Madd_cy<17>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<18> (Msub_n0189_Madd_cy<18>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<19> (Msub_n0189_Madd_cy<19>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<20> (Msub_n0189_Madd_cy<20>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<21> (Msub_n0189_Madd_cy<21>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<22> (Msub_n0189_Madd_cy<22>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<23> (Msub_n0189_Madd_cy<23>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<24> (Msub_n0189_Madd_cy<24>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<25> (Msub_n0189_Madd_cy<25>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<26> (Msub_n0189_Madd_cy<26>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<27> (Msub_n0189_Madd_cy<27>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<28> (Msub_n0189_Madd_cy<28>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<29> (Msub_n0189_Madd_cy<29>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<30> (Msub_n0189_Madd_cy<30>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<31> (Msub_n0189_Madd_cy<31>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<32> (Msub_n0189_Madd_cy<32>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<33> (Msub_n0189_Madd_cy<33>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<34> (Msub_n0189_Madd_cy<34>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<35> (Msub_n0189_Madd_cy<35>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<36> (Msub_n0189_Madd_cy<36>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<37> (Msub_n0189_Madd_cy<37>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<38> (Msub_n0189_Madd_cy<38>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<39> (Msub_n0189_Madd_cy<39>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<40> (Msub_n0189_Madd_cy<40>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<41> (Msub_n0189_Madd_cy<41>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<42> (Msub_n0189_Madd_cy<42>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<43> (Msub_n0189_Madd_cy<43>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<44> (Msub_n0189_Madd_cy<44>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<45> (Msub_n0189_Madd_cy<45>)
     MUXCY:CI->O           1   0.019   0.000  Msub_n0189_Madd_cy<46> (Msub_n0189_Madd_cy<46>)
     MUXCY:CI->O           1   0.020   0.000  Msub_n0189_Madd_cy<47> (Msub_n0189_Madd_cy<47>)
     MUXCY:CI->O           0   0.020   0.000  Msub_n0189_Madd_cy<48> (Msub_n0189_Madd_cy<48>)
     XORCY:CI->O          29   0.239   0.569  Msub_n0189_Madd_xor<49> (n0189<49>)
     LUT2:I1->O            1   0.068   0.000  Maccum_s_fracInc_lut<21> (Maccum_s_fracInc_lut<21>)
     MUXCY:S->O            1   0.290   0.000  Maccum_s_fracInc_cy<21> (Maccum_s_fracInc_cy<21>)
     MUXCY:CI->O           1   0.020   0.000  Maccum_s_fracInc_cy<22> (Maccum_s_fracInc_cy<22>)
     MUXCY:CI->O           1   0.020   0.000  Maccum_s_fracInc_cy<23> (Maccum_s_fracInc_cy<23>)
     MUXCY:CI->O           1   0.020   0.000  Maccum_s_fracInc_cy<24> (Maccum_s_fracInc_cy<24>)
     MUXCY:CI->O           1   0.020   0.000  Maccum_s_fracInc_cy<25> (Maccum_s_fracInc_cy<25>)
     MUXCY:CI->O           1   0.020   0.000  Maccum_s_fracInc_cy<26> (Maccum_s_fracInc_cy<26>)
     MUXCY:CI->O           1   0.020   0.000  Maccum_s_fracInc_cy<27> (Maccum_s_fracInc_cy<27>)
     MUXCY:CI->O           1   0.020   0.000  Maccum_s_fracInc_cy<28> (Maccum_s_fracInc_cy<28>)
     MUXCY:CI->O           1   0.020   0.000  Maccum_s_fracInc_cy<29> (Maccum_s_fracInc_cy<29>)
     MUXCY:CI->O           1   0.020   0.000  Maccum_s_fracInc_cy<30> (Maccum_s_fracInc_cy<30>)
     MUXCY:CI->O           1   0.020   0.000  Maccum_s_fracInc_cy<31> (Maccum_s_fracInc_cy<31>)
     MUXCY:CI->O           1   0.020   0.000  Maccum_s_fracInc_cy<32> (Maccum_s_fracInc_cy<32>)
     MUXCY:CI->O           1   0.020   0.000  Maccum_s_fracInc_cy<33> (Maccum_s_fracInc_cy<33>)
     MUXCY:CI->O           1   0.020   0.000  Maccum_s_fracInc_cy<34> (Maccum_s_fracInc_cy<34>)
     MUXCY:CI->O           1   0.020   0.000  Maccum_s_fracInc_cy<35> (Maccum_s_fracInc_cy<35>)
     MUXCY:CI->O           1   0.020   0.000  Maccum_s_fracInc_cy<36> (Maccum_s_fracInc_cy<36>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_s_fracInc_cy<37> (Maccum_s_fracInc_cy<37>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_s_fracInc_cy<38> (Maccum_s_fracInc_cy<38>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_s_fracInc_cy<39> (Maccum_s_fracInc_cy<39>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_s_fracInc_cy<40> (Maccum_s_fracInc_cy<40>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_s_fracInc_cy<41> (Maccum_s_fracInc_cy<41>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_s_fracInc_cy<42> (Maccum_s_fracInc_cy<42>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_s_fracInc_cy<43> (Maccum_s_fracInc_cy<43>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_s_fracInc_cy<44> (Maccum_s_fracInc_cy<44>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_s_fracInc_cy<45> (Maccum_s_fracInc_cy<45>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_s_fracInc_cy<46> (Maccum_s_fracInc_cy<46>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_s_fracInc_cy<47> (Maccum_s_fracInc_cy<47>)
     MUXCY:CI->O           0   0.019   0.000  Maccum_s_fracInc_cy<48> (Maccum_s_fracInc_cy<48>)
     XORCY:CI->O           1   0.239   0.000  Maccum_s_fracInc_xor<49> (Result<49>)
     FDRE:D                    0.011          s_fracInc_49
    ----------------------------------------
    Total                      4.034ns (3.061ns logic, 0.974ns route)
                                       (75.9% logic, 24.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk'
  Total number of paths / destination ports: 28 / 25
-------------------------------------------------------------------------
Offset:              5.413ns (Levels of Logic = 18)
  Source:            fmc_hpc_prsnt_m2c_l (PAD)
  Destination:       ftop/ocscp_i/data_r_0 (FF)
  Destination Clock: ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk rising 0.5X

  Data Path: fmc_hpc_prsnt_m2c_l to ftop/ocscp_i/data_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.003   0.399  fmc_hpc_prsnt_m2c_l_IBUF (fmc_hpc_prsnt_m2c_l_IBUF)
     begin scope: 'ftop:fmc_hpc_prsnt_m2c_l'
     begin scope: 'ftop/pfconfig_i:fmc_hpc_prsnt_m2c_l'
     begin scope: 'ftop/pfconfig_i/ml605_i:fmc_hpc_prsnt_m2c_l'
     begin scope: 'ftop/pfconfig_i/ml605_i/worker:fmc_hpc_prsnt_m2c_l'
     INV:I->O              2   0.086   0.497  props_out_slotCardIsPresent<1>1_INV_0 (props_out_slotCardIsPresent<1>)
     end scope: 'ftop/pfconfig_i/ml605_i/worker:props_out_slotCardIsPresent<1>'
     begin scope: 'ftop/pfconfig_i/ml605_i/wci:props_from_worker_slotCardIsPresent<1>'
     begin scope: 'ftop/pfconfig_i/ml605_i/wci/slotCardIsPresent_readback:value<1>'
     LUT3:I1->O            1   0.068   0.775  Mmux_offset[5]_value[63]_Mux_12_o_61_SW0 (N4)
     LUT5:I0->O            1   0.068   0.775  Mmux_offset[5]_value[63]_Mux_12_o_61 (Mmux_offset[5]_value[63]_Mux_12_o_6)
     LUT5:I0->O            1   0.068   0.581  n0041<3>1 (data_out<0>)
     end scope: 'ftop/pfconfig_i/ml605_i/wci/slotCardIsPresent_readback:data_out<0>'
     begin scope: 'ftop/pfconfig_i/ml605_i/wci/readback:data_inputs<11><0>'
     LUT6:I3->O            1   0.068   0.491  Mmux_data_output_71 (Mmux_data_output_71)
     LUT6:I4->O            1   0.068   0.417  read_index<3>351 (data_output<0>)
     end scope: 'ftop/pfconfig_i/ml605_i/wci/readback:data_output<0>'
     end scope: 'ftop/pfconfig_i/ml605_i/wci:outputs_SData<0>'
     end scope: 'ftop/pfconfig_i/ml605_i:ctl_out_SData<0>'
     end scope: 'ftop/pfconfig_i:wci_out[0]_SData<0>'
     begin scope: 'ftop/ocscp_i:wci_in[0]_SData<0>'
     begin scope: 'ftop/ocscp_i/gen0[0].wm:wci_in_SData<0>'
     LUT3:I2->O            1   0.068   0.417  Mmux_worker_out_data1 (worker_out_data<0>)
     end scope: 'ftop/ocscp_i/gen0[0].wm:worker_out_data<0>'
     LUT6:I5->O            1   0.068   0.417  Mmux_data_r[31]_data_r[31]_mux_157_OUT17 (Mmux_data_r[31]_data_r[31]_mux_157_OUT111)
     LUT3:I2->O            1   0.068   0.000  Mmux_data_r[31]_data_r[31]_mux_157_OUT19 (data_r[31]_data_r[31]_mux_157_OUT<0>)
     FDE:D                     0.011          data_r_0
    ----------------------------------------
    Total                      5.413ns (0.644ns logic, 4.769ns route)
                                       (11.9% logic, 88.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys0_clkp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.413ns (Levels of Logic = 6)
  Source:            ppsExtIn (PAD)
  Destination:       ftop/pfconfig_i/time_server_i/worker/ts/s_ppsExtSync_d1 (FF)
  Destination Clock: sys0_clkp rising

  Data Path: ppsExtIn to ftop/pfconfig_i/time_server_i/worker/ts/s_ppsExtSync_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.003   0.399  ppsExtIn_IBUF (ppsExtIn_IBUF)
     begin scope: 'ftop:ppsExtIn'
     begin scope: 'ftop/pfconfig_i:ppsExtIn'
     begin scope: 'ftop/pfconfig_i/ml605_i:ppsExtIn'
     begin scope: 'ftop/pfconfig_i/ml605_i/worker:ppsExtIn'
     end scope: 'ftop/pfconfig_i/ml605_i/worker:timebase_out_ppsIn'
     end scope: 'ftop/pfconfig_i/ml605_i:timebase_out_ppsIn'
     begin scope: 'ftop/pfconfig_i/time_server_i:timebase_in_ppsIn'
     begin scope: 'ftop/pfconfig_i/time_server_i/worker:timebase_in_ppsIn'
     begin scope: 'ftop/pfconfig_i/time_server_i/worker/ts:ppsIn'
     FDR:D                     0.011          s_ppsExtSync_d1
    ----------------------------------------
    Total                      0.413ns (0.014ns logic, 0.399ns route)
                                       (3.4% logic, 96.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              0.783ns (Levels of Logic = 5)
  Source:            ftop/pfconfig_i/ml605_i/wci/LEDS_property/value_12 (FF)
  Destination:       led<12> (PAD)
  Source Clock:      ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk rising 0.5X

  Data Path: ftop/pfconfig_i/ml605_i/wci/LEDS_property/value_12 to led<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.375   0.405  value_12 (value<12>)
     end scope: 'ftop/pfconfig_i/ml605_i/wci/LEDS_property:value<12>'
     end scope: 'ftop/pfconfig_i/ml605_i/wci:props_to_worker_LEDS<12>'
     begin scope: 'ftop/pfconfig_i/ml605_i/worker:props_in_LEDS<12>'
     end scope: 'ftop/pfconfig_i/ml605_i/worker:led<12>'
     end scope: 'ftop/pfconfig_i/ml605_i:led<12>'
     end scope: 'ftop/pfconfig_i:led<12>'
     end scope: 'ftop:led<12>'
     OBUF:I->O                 0.003          led_12_OBUF (led<12>)
    ----------------------------------------
    Total                      0.783ns (0.378ns logic, 0.405ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ftop/pfconfig_i/time_server_i/worker/ts/Mram_s_ppsOutMode_dD_OUT[1]_GND_100_o_Mux_14_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.789ns (Levels of Logic = 6)
  Source:            ftop/pfconfig_i/time_server_i/worker/ts/ppsOut (LATCH)
  Destination:       ppsOut (PAD)
  Source Clock:      ftop/pfconfig_i/time_server_i/worker/ts/Mram_s_ppsOutMode_dD_OUT[1]_GND_100_o_Mux_14_o falling

  Data Path: ftop/pfconfig_i/time_server_i/worker/ts/ppsOut to ppsOut
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.387   0.399  ppsOut (ppsOut)
     end scope: 'ftop/pfconfig_i/time_server_i/worker/ts:ppsOut'
     end scope: 'ftop/pfconfig_i/time_server_i/worker:timebase_out_ppsOut'
     end scope: 'ftop/pfconfig_i/time_server_i:timebase_out_ppsOut'
     begin scope: 'ftop/pfconfig_i/ml605_i:timebase_in_ppsOut'
     begin scope: 'ftop/pfconfig_i/ml605_i/worker:timebase_in_ppsOut'
     end scope: 'ftop/pfconfig_i/ml605_i/worker:ppsOut'
     end scope: 'ftop/pfconfig_i/ml605_i:ppsOut'
     end scope: 'ftop/pfconfig_i:ppsOut'
     end scope: 'ftop:ppsOut'
     OBUF:I->O                 0.003          ppsOut_OBUF (ppsOut)
    ----------------------------------------
    Total                      0.789ns (0.390ns logic, 0.399ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk|    6.387|         |         |         |
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_clocking_i/clk_125               |    2.258|         |         |         |
sys0_clkp                                                                                      |    1.466|         |         |         |
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_clocking_i/clk_125
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_clocking_i/clk_125|    2.805|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ftop/pfconfig_i/time_server_i/worker/ts/Mram_s_ppsOutMode_dD_OUT[1]_GND_100_o_Mux_14_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkp      |         |         |    1.224|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
ftop/pfconfig_i/ml605_i/worker/pcie/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk|    3.305|         |         |         |
sys0_clkp                                                                                      |    4.034|         |         |         |
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 23.22 secs
 
--> 


Total memory usage is 616248 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   57 (   0 filtered)
Number of infos    :   21 (   0 filtered)

0:26.27 at 09:02:40
. /opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /opt/Xilinx/14.7/ISE_DS/common
. /opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /opt/Xilinx/14.7/ISE_DS/EDK
. /opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /opt/Xilinx/14.7/ISE_DS/PlanAhead
. /opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design util_assemb_ml605_base.ngc ...
WARNING:NetListWriters:298 - No output is written to
   util_assemb_ml605_base.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus sticky_r[8 : 0] on block wci_master_3 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus sticky_r[8]_response[2]_mux_59_OUT[8 :
   0] on block wci_master_3 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus sticky_r[8 : 0] on block wci_master_2 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus sticky_r[8]_response[2]_mux_59_OUT[8 :
   0] on block wci_master_2 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus sticky_r[8 : 0] on block wci_master_1 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus sticky_r[8]_response[2]_mux_59_OUT[8 :
   0] on block wci_master_1 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:305 - Port bus wci_in[0]_SData has a mismatched property
   name wci_in on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[0]_SData on block ocscp_rv using the data wci_in[0]_SData<31:0>.
WARNING:NetListWriters:305 - Port bus wci_in[0]_SResp has a mismatched property
   name wci_in on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[0]_SResp on block ocscp_rv using the data wci_in[0]_SResp<1:0>.
WARNING:NetListWriters:305 - Port bus wci_in[0]_SFlag has a mismatched property
   name wci_in on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[0]_SFlag on block ocscp_rv using the data wci_in[0]_SFlag<2:0>.
WARNING:NetListWriters:305 - Port bus wci_in[0]_SThreadBusy has a mismatched
   property name wci_in on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[0]_SThreadBusy on block ocscp_rv using the data
   wci_in[0]_SThreadBusy<0:0>.
WARNING:NetListWriters:305 - Port bus wci_in[1]_SData has a mismatched property
   name wci_in on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[1]_SData on block ocscp_rv using the data wci_in[1]_SData<31:0>.
WARNING:NetListWriters:305 - Port bus wci_in[1]_SResp has a mismatched property
   name wci_in on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[1]_SResp on block ocscp_rv using the data wci_in[1]_SResp<1:0>.
WARNING:NetListWriters:305 - Port bus wci_in[1]_SFlag has a mismatched property
   name wci_in on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[1]_SFlag on block ocscp_rv using the data wci_in[1]_SFlag<2:0>.
WARNING:NetListWriters:305 - Port bus wci_in[1]_SThreadBusy has a mismatched
   property name wci_in on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[1]_SThreadBusy on block ocscp_rv using the data
   wci_in[1]_SThreadBusy<0:0>.
WARNING:NetListWriters:305 - Port bus wci_in[2]_SData has a mismatched property
   name wci_in on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[2]_SData on block ocscp_rv using the data wci_in[2]_SData<31:0>.
WARNING:NetListWriters:305 - Port bus wci_in[2]_SResp has a mismatched property
   name wci_in on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[2]_SResp on block ocscp_rv using the data wci_in[2]_SResp<1:0>.
WARNING:NetListWriters:305 - Port bus wci_in[2]_SFlag has a mismatched property
   name wci_in on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[2]_SFlag on block ocscp_rv using the data wci_in[2]_SFlag<2:0>.
WARNING:NetListWriters:305 - Port bus wci_in[2]_SThreadBusy has a mismatched
   property name wci_in on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[2]_SThreadBusy on block ocscp_rv using the data
   wci_in[2]_SThreadBusy<0:0>.
WARNING:NetListWriters:305 - Port bus wci_out[0]_MCmd has a mismatched property
   name wci_out on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[0]_MCmd on block ocscp_rv using the data wci_out[0]_MCmd<2:0>.
WARNING:NetListWriters:305 - Port bus wci_out[0]_MAddr has a mismatched property
   name wci_out on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[0]_MAddr on block ocscp_rv using the data wci_out[0]_MAddr<31:0>.
WARNING:NetListWriters:305 - Port bus wci_out[0]_MAddrSpace has a mismatched
   property name wci_out on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[0]_MAddrSpace on block ocscp_rv using the data
   wci_out[0]_MAddrSpace<0:0>.
WARNING:NetListWriters:305 - Port bus wci_out[0]_MByteEn has a mismatched
   property name wci_out on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[0]_MByteEn on block ocscp_rv using the data wci_out[0]_MByteEn<3:0>.
WARNING:NetListWriters:305 - Port bus wci_out[0]_MData has a mismatched property
   name wci_out on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[0]_MData on block ocscp_rv using the data wci_out[0]_MData<31:0>.
WARNING:NetListWriters:305 - Port bus wci_out[0]_MFlag has a mismatched property
   name wci_out on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[0]_MFlag on block ocscp_rv using the data wci_out[0]_MFlag<18:0>.
WARNING:NetListWriters:305 - Port bus wci_out[1]_MCmd has a mismatched property
   name wci_out on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[1]_MCmd on block ocscp_rv using the data wci_out[1]_MCmd<2:0>.
WARNING:NetListWriters:305 - Port bus wci_out[1]_MAddr has a mismatched property
   name wci_out on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[1]_MAddr on block ocscp_rv using the data wci_out[1]_MAddr<31:0>.
WARNING:NetListWriters:305 - Port bus wci_out[1]_MAddrSpace has a mismatched
   property name wci_out on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[1]_MAddrSpace on block ocscp_rv using the data
   wci_out[1]_MAddrSpace<0:0>.
WARNING:NetListWriters:305 - Port bus wci_out[1]_MByteEn has a mismatched
   property name wci_out on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[1]_MByteEn on block ocscp_rv using the data wci_out[1]_MByteEn<3:0>.
WARNING:NetListWriters:305 - Port bus wci_out[1]_MData has a mismatched property
   name wci_out on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[1]_MData on block ocscp_rv using the data wci_out[1]_MData<31:0>.
WARNING:NetListWriters:305 - Port bus wci_out[1]_MFlag has a mismatched property
   name wci_out on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[1]_MFlag on block ocscp_rv using the data wci_out[1]_MFlag<18:0>.
WARNING:NetListWriters:305 - Port bus wci_out[2]_MCmd has a mismatched property
   name wci_out on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[2]_MCmd on block ocscp_rv using the data wci_out[2]_MCmd<2:0>.
WARNING:NetListWriters:305 - Port bus wci_out[2]_MAddr has a mismatched property
   name wci_out on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[2]_MAddr on block ocscp_rv using the data wci_out[2]_MAddr<31:0>.
WARNING:NetListWriters:305 - Port bus wci_out[2]_MAddrSpace has a mismatched
   property name wci_out on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[2]_MAddrSpace on block ocscp_rv using the data
   wci_out[2]_MAddrSpace<0:0>.
WARNING:NetListWriters:305 - Port bus wci_out[2]_MByteEn has a mismatched
   property name wci_out on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[2]_MByteEn on block ocscp_rv using the data wci_out[2]_MByteEn<3:0>.
WARNING:NetListWriters:305 - Port bus wci_out[2]_MData has a mismatched property
   name wci_out on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[2]_MData on block ocscp_rv using the data wci_out[2]_MData<31:0>.
WARNING:NetListWriters:305 - Port bus wci_out[2]_MFlag has a mismatched property
   name wci_out on block ocscp_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[2]_MFlag on block ocscp_rv using the data wci_out[2]_MFlag<18:0>.
WARNING:NetListWriters:305 - Port bus wci_in[0]_MCmd has a mismatched property
   name wci_in on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[0]_MCmd on block base_rv using the data wci_in[0]_MCmd<2:0>.
WARNING:NetListWriters:305 - Port bus wci_in[0]_MAddr has a mismatched property
   name wci_in on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[0]_MAddr on block base_rv using the data wci_in[0]_MAddr<31:0>.
WARNING:NetListWriters:305 - Port bus wci_in[0]_MAddrSpace has a mismatched
   property name wci_in on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[0]_MAddrSpace on block base_rv using the data
   wci_in[0]_MAddrSpace<0:0>.
WARNING:NetListWriters:305 - Port bus wci_in[0]_MByteEn has a mismatched
   property name wci_in on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[0]_MByteEn on block base_rv using the data wci_in[0]_MByteEn<3:0>.
WARNING:NetListWriters:305 - Port bus wci_in[0]_MData has a mismatched property
   name wci_in on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[0]_MData on block base_rv using the data wci_in[0]_MData<31:0>.
WARNING:NetListWriters:305 - Port bus wci_in[0]_MFlag has a mismatched property
   name wci_in on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[0]_MFlag on block base_rv using the data wci_in[0]_MFlag<18:0>.
WARNING:NetListWriters:305 - Port bus wci_in[1]_MCmd has a mismatched property
   name wci_in on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[1]_MCmd on block base_rv using the data wci_in[1]_MCmd<2:0>.
WARNING:NetListWriters:305 - Port bus wci_in[1]_MAddr has a mismatched property
   name wci_in on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[1]_MAddr on block base_rv using the data wci_in[1]_MAddr<31:0>.
WARNING:NetListWriters:305 - Port bus wci_in[1]_MAddrSpace has a mismatched
   property name wci_in on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[1]_MAddrSpace on block base_rv using the data
   wci_in[1]_MAddrSpace<0:0>.
WARNING:NetListWriters:305 - Port bus wci_in[1]_MByteEn has a mismatched
   property name wci_in on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[1]_MByteEn on block base_rv using the data wci_in[1]_MByteEn<3:0>.
WARNING:NetListWriters:305 - Port bus wci_in[1]_MData has a mismatched property
   name wci_in on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[1]_MData on block base_rv using the data wci_in[1]_MData<31:0>.
WARNING:NetListWriters:305 - Port bus wci_in[1]_MFlag has a mismatched property
   name wci_in on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[1]_MFlag on block base_rv using the data wci_in[1]_MFlag<18:0>.
WARNING:NetListWriters:305 - Port bus wci_out[0]_SData has a mismatched property
   name wci_out on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[0]_SData on block base_rv using the data wci_out[0]_SData<31:0>.
WARNING:NetListWriters:305 - Port bus wci_out[0]_SResp has a mismatched property
   name wci_out on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[0]_SResp on block base_rv using the data wci_out[0]_SResp<1:0>.
WARNING:NetListWriters:305 - Port bus wci_out[0]_SFlag has a mismatched property
   name wci_out on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[0]_SFlag on block base_rv using the data wci_out[0]_SFlag<2:0>.
WARNING:NetListWriters:305 - Port bus wci_out[0]_SThreadBusy has a mismatched
   property name wci_out on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[0]_SThreadBusy on block base_rv using the data
   wci_out[0]_SThreadBusy<0:0>.
WARNING:NetListWriters:305 - Port bus wci_out[1]_SData has a mismatched property
   name wci_out on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[1]_SData on block base_rv using the data wci_out[1]_SData<31:0>.
WARNING:NetListWriters:305 - Port bus wci_out[1]_SResp has a mismatched property
   name wci_out on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[1]_SResp on block base_rv using the data wci_out[1]_SResp<1:0>.
WARNING:NetListWriters:305 - Port bus wci_out[1]_SFlag has a mismatched property
   name wci_out on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[1]_SFlag on block base_rv using the data wci_out[1]_SFlag<2:0>.
WARNING:NetListWriters:305 - Port bus wci_out[1]_SThreadBusy has a mismatched
   property name wci_out on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[1]_SThreadBusy on block base_rv using the data
   wci_out[1]_SThreadBusy<0:0>.
  finished :Prep
Writing EDIF netlist file util_assemb_ml605_base.ndf ...
ngc2edif: Total memory usage is 115920 kilobytes

