

================================================================
== Vivado HLS Report for 'o_mux'
================================================================
* Date:           Tue Dec 22 12:50:24 2020

* Version:        2019.1.2 (Build 2614775 on Fri Aug 09 16:45:44 MDT 2019)
* Project:        mod_sub
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     5.763|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     130|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      32|    -|
|Register         |        -|      -|      66|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      66|     162|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1090|    900|  437200|  218600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |sub_ln68_1_fu_183_p2  |     -    |      0|  0|  32|           1|          32|
    |sub_ln68_2_fu_162_p2  |     -    |      0|  0|  32|           1|          32|
    |sub_ln68_3_fu_169_p2  |     -    |      0|  0|  32|           1|          32|
    |sub_ln68_fu_176_p2    |     -    |      0|  0|  32|           1|          32|
    |ap_condition_60       |    and   |      0|  0|   1|           1|           1|
    |ap_block_state1       |    or    |      0|  0|   1|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 130|           6|         130|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                   |   3|          2|    1|          2|
    |ap_phi_mux_storemerge1_i_i_phi_fu_154_p4  |   3|          3|   32|         96|
    |ap_phi_mux_storemerge_i_i_phi_fu_143_p4   |   3|          3|   32|         96|
    |ix_V_blk_n                                |   3|          2|    1|          2|
    |iy_V                                      |   4|          6|   32|        192|
    |iy_V_preg                                 |   3|          4|   32|        128|
    |mux_V_blk_n                               |   3|          2|    1|          2|
    |qx_V_blk_n                                |   3|          2|    1|          2|
    |qy_V                                      |   4|          6|   32|        192|
    |qy_V_preg                                 |   3|          4|   32|        128|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |  32|         34|  196|        840|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |iy_V_preg    |  32|   0|   32|          0|
    |qy_V_preg    |  32|   0|   32|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  66|   0|   66|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |     o_mux    | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |     o_mux    | return value |
|ap_start       |  in |    1| ap_ctrl_hs |     o_mux    | return value |
|ap_done        | out |    1| ap_ctrl_hs |     o_mux    | return value |
|ap_continue    |  in |    1| ap_ctrl_hs |     o_mux    | return value |
|ap_idle        | out |    1| ap_ctrl_hs |     o_mux    | return value |
|ap_ready       | out |    1| ap_ctrl_hs |     o_mux    | return value |
|ix_V_dout      |  in |   32|   ap_fifo  |     ix_V     |    pointer   |
|ix_V_empty_n   |  in |    1|   ap_fifo  |     ix_V     |    pointer   |
|ix_V_read      | out |    1|   ap_fifo  |     ix_V     |    pointer   |
|qx_V_dout      |  in |   32|   ap_fifo  |     qx_V     |    pointer   |
|qx_V_empty_n   |  in |    1|   ap_fifo  |     qx_V     |    pointer   |
|qx_V_read      | out |    1|   ap_fifo  |     qx_V     |    pointer   |
|p_read         |  in |   32|   ap_none  |    p_read    |    scalar    |
|p_read1        |  in |   32|   ap_none  |    p_read1   |    scalar    |
|iy_V           | out |   32|   ap_vld   |     iy_V     |    pointer   |
|iy_V_ap_vld    | out |    1|   ap_vld   |     iy_V     |    pointer   |
|qy_V           | out |   32|   ap_vld   |     qy_V     |    pointer   |
|qy_V_ap_vld    | out |    1|   ap_vld   |     qy_V     |    pointer   |
|flag           |  in |    1|   ap_none  |     flag     |    scalar    |
|mux_V_dout     |  in |    2|   ap_fifo  |     mux_V    |    pointer   |
|mux_V_empty_n  |  in |    1|   ap_fifo  |     mux_V    |    pointer   |
|mux_V_read     | out |    1|   ap_fifo  |     mux_V    |    pointer   |
+---------------+-----+-----+------------+--------------+--------------+

