#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May 25 11:15:26 2019
# Process ID: 9460
# Current directory: C:/Users/joseluis/Desktop/Perceptron
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9200 C:\Users\joseluis\Desktop\Perceptron\Perceptron.xpr
# Log file: C:/Users/joseluis/Desktop/Perceptron/vivado.log
# Journal file: C:/Users/joseluis/Desktop/Perceptron\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/joseluis/Desktop/Perceptron/Perceptron.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 702.652 ; gain = 121.246
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_perceptron' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_perceptron_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseluis/Desktop/Perceptron/Perceptron.srcs/sources_1/new/comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'comparator'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 43ed1c5269f24bb090645f36db447f08 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_perceptron_behav xil_defaultlib.tb_perceptron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.multiplier [multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.sumador [sumador_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture structural of entity xil_defaultlib.perceptron [perceptron_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_perceptron
Built simulation snapshot tb_perceptron_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_perceptron_behav -key {Behavioral:sim_1:Functional:tb_perceptron} -tclbatch {tb_perceptron.tcl} -view {C:/Users/joseluis/Desktop/Perceptron/tb_comparator_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/joseluis/Desktop/Perceptron/tb_comparator_behav.wcfg
WARNING: Simulation object /tb_comparator/A was not found in the design.
WARNING: Simulation object /tb_comparator/B was not found in the design.
WARNING: Simulation object /tb_comparator/AEB was not found in the design.
source tb_perceptron.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_perceptron_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 723.863 ; gain = 18.625
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_perceptron' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_perceptron_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseluis/Desktop/Perceptron/Perceptron.srcs/sources_1/new/comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'comparator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseluis/Desktop/Perceptron/Perceptron.srcs/sources_1/new/perceptron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'perceptron'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseluis/Desktop/Perceptron/Perceptron.srcs/sources_1/new/tb_perceptron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_perceptron'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 43ed1c5269f24bb090645f36db447f08 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_perceptron_behav xil_defaultlib.tb_perceptron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 16 [C:/Users/joseluis/Desktop/Perceptron/Perceptron.srcs/sources_1/new/tb_perceptron.vhd:52]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_perceptron in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_perceptron' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_perceptron_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 43ed1c5269f24bb090645f36db447f08 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_perceptron_behav xil_defaultlib.tb_perceptron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 16 [C:/Users/joseluis/Desktop/Perceptron/Perceptron.srcs/sources_1/new/tb_perceptron.vhd:52]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_perceptron in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_perceptron' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_perceptron_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseluis/Desktop/Perceptron/Perceptron.srcs/sources_1/new/tb_perceptron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_perceptron'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 43ed1c5269f24bb090645f36db447f08 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_perceptron_behav xil_defaultlib.tb_perceptron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.multiplier [multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.sumador [sumador_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture structural of entity xil_defaultlib.perceptron [perceptron_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_perceptron
Built simulation snapshot tb_perceptron_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_perceptron_behav -key {Behavioral:sim_1:Functional:tb_perceptron} -tclbatch {tb_perceptron.tcl} -view {C:/Users/joseluis/Desktop/Perceptron/tb_comparator_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/joseluis/Desktop/Perceptron/tb_comparator_behav.wcfg
WARNING: Simulation object /tb_comparator/A was not found in the design.
WARNING: Simulation object /tb_comparator/B was not found in the design.
WARNING: Simulation object /tb_comparator/AEB was not found in the design.
source tb_perceptron.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_perceptron_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 773.508 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_perceptron' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_perceptron_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseluis/Desktop/Perceptron/Perceptron.srcs/sources_1/new/tb_perceptron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_perceptron'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 43ed1c5269f24bb090645f36db447f08 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_perceptron_behav xil_defaultlib.tb_perceptron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.multiplier [multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.sumador [sumador_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture structural of entity xil_defaultlib.perceptron [perceptron_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_perceptron
Built simulation snapshot tb_perceptron_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_perceptron_behav -key {Behavioral:sim_1:Functional:tb_perceptron} -tclbatch {tb_perceptron.tcl} -view {C:/Users/joseluis/Desktop/Perceptron/tb_comparator_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/joseluis/Desktop/Perceptron/tb_comparator_behav.wcfg
WARNING: Simulation object /tb_comparator/A was not found in the design.
WARNING: Simulation object /tb_comparator/B was not found in the design.
WARNING: Simulation object /tb_comparator/AEB was not found in the design.
source tb_perceptron.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_perceptron_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top tb_comparator [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_comparator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_comparator_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseluis/Desktop/Perceptron/Perceptron.srcs/sources_1/new/tb_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_comparator'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 43ed1c5269f24bb090645f36db447f08 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_comparator
Built simulation snapshot tb_comparator_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_comparator_behav -key {Behavioral:sim_1:Functional:tb_comparator} -tclbatch {tb_comparator.tcl} -view {C:/Users/joseluis/Desktop/Perceptron/tb_comparator_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/joseluis/Desktop/Perceptron/tb_comparator_behav.wcfg
WARNING: Simulation object /tb_comparator/B was not found in the design.
source tb_comparator.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_comparator_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_comparator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_comparator_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseluis/Desktop/Perceptron/Perceptron.srcs/sources_1/new/tb_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_comparator'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 43ed1c5269f24bb090645f36db447f08 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_comparator
Built simulation snapshot tb_comparator_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_comparator_behav -key {Behavioral:sim_1:Functional:tb_comparator} -tclbatch {tb_comparator.tcl} -view {C:/Users/joseluis/Desktop/Perceptron/tb_comparator_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/joseluis/Desktop/Perceptron/tb_comparator_behav.wcfg
WARNING: Simulation object /tb_comparator/B was not found in the design.
source tb_comparator.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_comparator_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_comparator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_comparator_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseluis/Desktop/Perceptron/Perceptron.srcs/sources_1/new/tb_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_comparator'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 43ed1c5269f24bb090645f36db447f08 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 14 elements ; expected 16 [C:/Users/joseluis/Desktop/Perceptron/Perceptron.srcs/sources_1/new/tb_comparator.vhd:21]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_comparator in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top tb_perceptron [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_perceptron' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_perceptron_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseluis/Desktop/Perceptron/Perceptron.srcs/sources_1/new/tb_perceptron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_perceptron'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 43ed1c5269f24bb090645f36db447f08 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_perceptron_behav xil_defaultlib.tb_perceptron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.multiplier [multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.sumador [sumador_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture structural of entity xil_defaultlib.perceptron [perceptron_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_perceptron
Built simulation snapshot tb_perceptron_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_perceptron_behav -key {Behavioral:sim_1:Functional:tb_perceptron} -tclbatch {tb_perceptron.tcl} -view {C:/Users/joseluis/Desktop/Perceptron/tb_comparator_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/joseluis/Desktop/Perceptron/tb_comparator_behav.wcfg
WARNING: Simulation object /tb_comparator/A was not found in the design.
WARNING: Simulation object /tb_comparator/B was not found in the design.
WARNING: Simulation object /tb_comparator/AEB was not found in the design.
source tb_perceptron.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_perceptron_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {C:/Users/joseluis/Desktop/Perceptron/Perceptron.srcs/sources_1/new/tb_perceptron.vhd} 65
remove_bps -file {C:/Users/joseluis/Desktop/Perceptron/Perceptron.srcs/sources_1/new/tb_perceptron.vhd} -line 65
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_perceptron' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_perceptron_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseluis/Desktop/Perceptron/Perceptron.srcs/sources_1/new/tb_perceptron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_perceptron'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 43ed1c5269f24bb090645f36db447f08 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_perceptron_behav xil_defaultlib.tb_perceptron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.multiplier [multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.sumador [sumador_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture structural of entity xil_defaultlib.perceptron [perceptron_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_perceptron
Built simulation snapshot tb_perceptron_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_perceptron_behav -key {Behavioral:sim_1:Functional:tb_perceptron} -tclbatch {tb_perceptron.tcl} -view {C:/Users/joseluis/Desktop/Perceptron/tb_comparator_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/joseluis/Desktop/Perceptron/tb_comparator_behav.wcfg
WARNING: Simulation object /tb_comparator/A was not found in the design.
WARNING: Simulation object /tb_comparator/B was not found in the design.
WARNING: Simulation object /tb_comparator/AEB was not found in the design.
source tb_perceptron.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_perceptron_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top tb_comparator [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_comparator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_comparator_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseluis/Desktop/Perceptron/Perceptron.srcs/sources_1/new/comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'comparator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseluis/Desktop/Perceptron/Perceptron.srcs/sources_1/new/tb_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_comparator'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 43ed1c5269f24bb090645f36db447f08 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_comparator
Built simulation snapshot tb_comparator_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_comparator_behav -key {Behavioral:sim_1:Functional:tb_comparator} -tclbatch {tb_comparator.tcl} -view {C:/Users/joseluis/Desktop/Perceptron/tb_comparator_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/joseluis/Desktop/Perceptron/tb_comparator_behav.wcfg
WARNING: Simulation object /tb_comparator/B was not found in the design.
source tb_comparator.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_comparator_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top tb_perceptron [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
current_sim simulation_7
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_perceptron' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_perceptron_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseluis/Desktop/Perceptron/Perceptron.srcs/sources_1/new/perceptron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'perceptron'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseluis/Desktop/Perceptron/Perceptron.srcs/sources_1/new/tb_perceptron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_perceptron'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 43ed1c5269f24bb090645f36db447f08 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_perceptron_behav xil_defaultlib.tb_perceptron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.multiplier [multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.sumador [sumador_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture structural of entity xil_defaultlib.perceptron [perceptron_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_perceptron
Built simulation snapshot tb_perceptron_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_perceptron_behav -key {Behavioral:sim_1:Functional:tb_perceptron} -tclbatch {tb_perceptron.tcl} -view {C:/Users/joseluis/Desktop/Perceptron/tb_comparator_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/joseluis/Desktop/Perceptron/tb_comparator_behav.wcfg
WARNING: Simulation object /tb_comparator/A was not found in the design.
WARNING: Simulation object /tb_comparator/B was not found in the design.
WARNING: Simulation object /tb_comparator/AEB was not found in the design.
source tb_perceptron.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_perceptron_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_perceptron' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_perceptron_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseluis/Desktop/Perceptron/Perceptron.srcs/sources_1/new/tb_perceptron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_perceptron'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 43ed1c5269f24bb090645f36db447f08 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_perceptron_behav xil_defaultlib.tb_perceptron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.multiplier [multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.sumador [sumador_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture structural of entity xil_defaultlib.perceptron [perceptron_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_perceptron
Built simulation snapshot tb_perceptron_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_perceptron_behav -key {Behavioral:sim_1:Functional:tb_perceptron} -tclbatch {tb_perceptron.tcl} -view {C:/Users/joseluis/Desktop/Perceptron/tb_comparator_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/joseluis/Desktop/Perceptron/tb_comparator_behav.wcfg
WARNING: Simulation object /tb_comparator/A was not found in the design.
WARNING: Simulation object /tb_comparator/B was not found in the design.
WARNING: Simulation object /tb_comparator/AEB was not found in the design.
source tb_perceptron.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_perceptron_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_perceptron' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_perceptron_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseluis/Desktop/Perceptron/Perceptron.srcs/sources_1/new/comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'comparator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseluis/Desktop/Perceptron/Perceptron.srcs/sources_1/new/tb_perceptron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_perceptron'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 43ed1c5269f24bb090645f36db447f08 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_perceptron_behav xil_defaultlib.tb_perceptron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.multiplier [multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.sumador [sumador_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture structural of entity xil_defaultlib.perceptron [perceptron_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_perceptron
Built simulation snapshot tb_perceptron_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_perceptron_behav -key {Behavioral:sim_1:Functional:tb_perceptron} -tclbatch {tb_perceptron.tcl} -view {C:/Users/joseluis/Desktop/Perceptron/tb_comparator_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/joseluis/Desktop/Perceptron/tb_comparator_behav.wcfg
WARNING: Simulation object /tb_comparator/A was not found in the design.
WARNING: Simulation object /tb_comparator/B was not found in the design.
WARNING: Simulation object /tb_comparator/AEB was not found in the design.
source tb_perceptron.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_perceptron_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_perceptron' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_perceptron_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseluis/Desktop/Perceptron/Perceptron.srcs/sources_1/new/tb_perceptron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_perceptron'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 43ed1c5269f24bb090645f36db447f08 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_perceptron_behav xil_defaultlib.tb_perceptron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.multiplier [multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.sumador [sumador_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture structural of entity xil_defaultlib.perceptron [perceptron_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_perceptron
Built simulation snapshot tb_perceptron_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_perceptron_behav -key {Behavioral:sim_1:Functional:tb_perceptron} -tclbatch {tb_perceptron.tcl} -view {C:/Users/joseluis/Desktop/Perceptron/tb_comparator_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/joseluis/Desktop/Perceptron/tb_comparator_behav.wcfg
WARNING: Simulation object /tb_comparator/A was not found in the design.
WARNING: Simulation object /tb_comparator/B was not found in the design.
WARNING: Simulation object /tb_comparator/AEB was not found in the design.
source tb_perceptron.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_perceptron_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/joseluis/Desktop/Perceptron/Perceptron.runs/synth_1

launch_runs impl_1 -jobs 2
[Sat May 25 11:55:05 2019] Launched synth_1...
Run output will be captured here: C:/Users/joseluis/Desktop/Perceptron/Perceptron.runs/synth_1/runme.log
[Sat May 25 11:55:05 2019] Launched impl_1...
Run output will be captured here: C:/Users/joseluis/Desktop/Perceptron/Perceptron.runs/impl_1/runme.log
set_property top perceptron [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/joseluis/Desktop/Perceptron/Perceptron.runs/synth_1

launch_runs impl_1 -jobs 2
[Sat May 25 11:55:30 2019] Launched synth_1...
Run output will be captured here: C:/Users/joseluis/Desktop/Perceptron/Perceptron.runs/synth_1/runme.log
[Sat May 25 11:55:30 2019] Launched impl_1...
Run output will be captured here: C:/Users/joseluis/Desktop/Perceptron/Perceptron.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1307.492 ; gain = 0.602
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1307.492 ; gain = 0.602
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1307.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1431.855 ; gain = 397.887
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_perceptron' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_perceptron_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseluis/Desktop/Perceptron/Perceptron.srcs/sources_1/new/perceptron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'perceptron'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 43ed1c5269f24bb090645f36db447f08 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_perceptron_behav xil_defaultlib.tb_perceptron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.multiplier [multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.sumador [sumador_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture structural of entity xil_defaultlib.perceptron [perceptron_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_perceptron
Built simulation snapshot tb_perceptron_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/joseluis/Desktop/Perceptron/Perceptron.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_perceptron_behav -key {Behavioral:sim_1:Functional:tb_perceptron} -tclbatch {tb_perceptron.tcl} -view {C:/Users/joseluis/Desktop/Perceptron/tb_comparator_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/joseluis/Desktop/Perceptron/tb_comparator_behav.wcfg
WARNING: Simulation object /tb_comparator/A was not found in the design.
WARNING: Simulation object /tb_comparator/B was not found in the design.
WARNING: Simulation object /tb_comparator/AEB was not found in the design.
source tb_perceptron.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_perceptron_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2272.418 ; gain = 172.477
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 25 11:59:03 2019...
