Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 48afc37d5cae477faeecc19c61f8d16e --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:229]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port dpra [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:231]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port WriteRegM [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:263]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port ForwardAE [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:276]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port ForwardBE [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:277]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.Inst_mem
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ALU
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
