
---------- Begin Simulation Statistics ----------
final_tick                                54606139500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 688504                       # Simulator instruction rate (inst/s)
host_mem_usage                                 715744                       # Number of bytes of host memory used
host_op_rate                                  1094523                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    42.37                       # Real time elapsed on the host
host_tick_rate                             1288830562                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    29170998                       # Number of instructions simulated
sim_ops                                      46373553                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.054606                       # Number of seconds simulated
sim_ticks                                 54606139500                       # Number of ticks simulated
system.cpu.Branches                           2495132                       # Number of branches fetched
system.cpu.committedInsts                    29170998                       # Number of instructions committed
system.cpu.committedOps                      46373553                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        109212279                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               109212278.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              8950376                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            15259866                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1393684                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                9130444                       # Number of float alu accesses
system.cpu.num_fp_insts                       9130444                       # number of float instructions
system.cpu.num_fp_register_reads              9979372                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             8007910                       # number of times the floating registers were written
system.cpu.num_func_calls                      268670                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              40720266                       # Number of integer alu accesses
system.cpu.num_int_insts                     40720266                       # number of integer instructions
system.cpu.num_int_register_reads            89201624                       # number of times the integer registers were read
system.cpu.num_int_register_writes           34379465                       # number of times the integer registers were written
system.cpu.num_load_insts                    12199932                       # Number of load instructions
system.cpu.num_mem_refs                      14543357                       # number of memory refs
system.cpu.num_store_insts                    2343425                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                221829      0.48%      0.48% # Class of executed instruction
system.cpu.op_class::IntAlu                  25303820     54.56%     55.04% # Class of executed instruction
system.cpu.op_class::IntMult                  1092368      2.36%     57.40% # Class of executed instruction
system.cpu.op_class::IntDiv                     35967      0.08%     57.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2044676      4.41%     61.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1184      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6636      0.01%     61.90% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     61.90% # Class of executed instruction
system.cpu.op_class::SimdAlu                   618073      1.33%     63.23% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.23% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13882      0.03%     63.26% # Class of executed instruction
system.cpu.op_class::SimdMisc                  291058      0.63%     63.89% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdShift                    401      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              945420      2.04%     65.93% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     65.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              142000      0.31%     66.24% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv               28470      0.06%     66.30% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.30% # Class of executed instruction
system.cpu.op_class::SimdFloatMult            1084700      2.34%     68.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                 90      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::MemRead                  9630585     20.77%     89.41% # Class of executed instruction
system.cpu.op_class::MemWrite                 1502591      3.24%     92.65% # Class of executed instruction
system.cpu.op_class::FloatMemRead             2569347      5.54%     98.19% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             840834      1.81%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46373931                       # Class of executed instruction
system.cpu.workload.numSyscalls                    80                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1843                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10338                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         7079                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          814                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        17348                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            814                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     14534075                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14534075                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     14534075                       # number of overall hits
system.cpu.dcache.overall_hits::total        14534075                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9000                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9000                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9000                       # number of overall misses
system.cpu.dcache.overall_misses::total          9000                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    663807500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    663807500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    663807500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    663807500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     14543075                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14543075                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     14543075                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14543075                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000619                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000619                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000619                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000619                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73756.388889                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73756.388889                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73756.388889                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73756.388889                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1621                       # number of writebacks
system.cpu.dcache.writebacks::total              1621                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         9000                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         9000                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         9000                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         9000                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    654807500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    654807500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    654807500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    654807500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000619                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000619                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000619                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000619                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72756.388889                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72756.388889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72756.388889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72756.388889                       # average overall mshr miss latency
system.cpu.dcache.replacements                   6952                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     12193498                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12193498                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         6238                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6238                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    439576500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    439576500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     12199736                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12199736                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000511                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000511                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70467.537672                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70467.537672                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    433338500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    433338500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000511                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000511                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69467.537672                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69467.537672                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2340577                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2340577                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2762                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2762                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    224231000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    224231000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2343339                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2343339                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001179                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001179                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81184.286749                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81184.286749                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2762                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2762                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    221469000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    221469000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001179                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001179                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80184.286749                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80184.286749                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  54606139500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2028.482879                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14543075                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9000                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1615.897222                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2028.482879                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990470                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990470                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          207                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1637                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          29095150                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         29095150                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  54606139500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    12199948                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2343425                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1334                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           211                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  54606139500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  54606139500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  54606139500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     39296428                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         39296428                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     39296428                       # number of overall hits
system.cpu.icache.overall_hits::total        39296428                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1269                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1269                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1269                       # number of overall misses
system.cpu.icache.overall_misses::total          1269                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    109982500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    109982500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    109982500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    109982500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     39297697                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     39297697                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     39297697                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     39297697                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000032                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000032                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 86668.636722                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86668.636722                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 86668.636722                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86668.636722                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          127                       # number of writebacks
system.cpu.icache.writebacks::total               127                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1269                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1269                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1269                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1269                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    108713500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    108713500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    108713500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    108713500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 85668.636722                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85668.636722                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 85668.636722                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85668.636722                       # average overall mshr miss latency
system.cpu.icache.replacements                    127                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     39296428                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        39296428                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1269                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1269                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    109982500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    109982500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     39297697                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     39297697                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 86668.636722                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86668.636722                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1269                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1269                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    108713500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    108713500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 85668.636722                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85668.636722                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  54606139500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           998.735989                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            39297697                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1269                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          30967.452325                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   998.735989                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.487664                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.487664                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1142                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          997                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.557617                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          78596663                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         78596663                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  54606139500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    39297824                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           433                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  54606139500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  54606139500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  54606139500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  54606139500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    7                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1767                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1774                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   7                       # number of overall hits
system.l2.overall_hits::.cpu.data                1767                       # number of overall hits
system.l2.overall_hits::total                    1774                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1262                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7233                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8495                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1262                       # number of overall misses
system.l2.overall_misses::.cpu.data              7233                       # number of overall misses
system.l2.overall_misses::total                  8495                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    106709000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    622741500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        729450500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    106709000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    622741500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       729450500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1269                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             9000                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10269                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1269                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            9000                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10269                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.994484                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.803667                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.827247                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.994484                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.803667                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.827247                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 84555.467512                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86097.262547                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85868.216598                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 84555.467512                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86097.262547                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85868.216598                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 376                       # number of writebacks
system.l2.writebacks::total                       376                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8495                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8495                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     94089000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    550411500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    644500500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     94089000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    550411500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    644500500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.994484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.803667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.827247                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.994484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.803667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.827247                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 74555.467512                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76097.262547                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75868.216598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 74555.467512                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76097.262547                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75868.216598                       # average overall mshr miss latency
system.l2.replacements                           2380                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1621                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1621                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1621                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1621                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          127                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              127                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          127                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          127                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          277                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           277                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               169                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   169                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2593                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2593                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    215546500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     215546500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2762                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2762                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.938812                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.938812                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83126.301581                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83126.301581                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2593                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2593                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    189616500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    189616500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.938812                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.938812                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73126.301581                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73126.301581                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1262                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1262                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    106709000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    106709000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.994484                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.994484                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 84555.467512                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84555.467512                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1262                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1262                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     94089000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     94089000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.994484                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.994484                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 74555.467512                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74555.467512                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1598                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1598                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4640                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4640                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    407195000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    407195000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         6238                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6238                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.743828                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.743828                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87757.543103                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87757.543103                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4640                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4640                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    360795000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    360795000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.743828                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.743828                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77757.543103                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77757.543103                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  54606139500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5952.201455                       # Cycle average of tags in use
system.l2.tags.total_refs                       17071                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8691                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.964216                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      75.537263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       853.686503                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5022.977689                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.104210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.613156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.726587                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6311                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          240                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5855                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.770386                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     26039                       # Number of tag accesses
system.l2.tags.data_accesses                    26039                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  54606139500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.069150638750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           43                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           43                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               39850                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                692                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8495                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        376                       # Number of write requests accepted
system.mem_ctrls.readBursts                     16990                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      752                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.35                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 16990                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  752                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           43                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     393.720930                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     61.508492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1752.080156                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            40     93.02%     93.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      4.65%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      2.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            43                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           43                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.093023                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.061873                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.042295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               20     46.51%     46.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               22     51.16%     97.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      2.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            43                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1087360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                48128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     19.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   54606034500                       # Total gap between requests
system.mem_ctrls.avgGap                    6155566.96                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       161536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       925184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        47040                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2958202.163330004551                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 16942856.764302115887                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 861441.596690789680                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2524                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        14466                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          752                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     78725000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    473449000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1037561563500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31190.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32728.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 1379736121.68                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       161536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       925824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1087360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       161536                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       161536                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        48128                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        48128                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1262                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         7233                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           8495                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          376                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           376                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2958202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     16954577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         19912779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2958202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2958202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       881366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          881366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       881366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2958202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     16954577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        20794145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                16980                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 735                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1098                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1268                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1048                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1190                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          888                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1106                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1052                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1026                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          106                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           60                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          100                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          115                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           48                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           32                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               233799000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              84900000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          552174000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13769.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32519.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               13235                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                626                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.94                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           85.17                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3850                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   294.250390                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   216.015214                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   277.275985                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127            3      0.08%      0.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2247     58.36%     58.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          628     16.31%     74.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          278      7.22%     81.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          148      3.84%     85.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           82      2.13%     87.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           76      1.97%     89.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           61      1.58%     91.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          327      8.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3850                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1086720                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              47040                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               19.901059                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.861442                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.16                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  54606139500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        14815500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7867035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       64588440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       3199860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4310470320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2443469160                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  18911099520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   25755509835                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   471.659599                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  49140958750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1823380000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3641800750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        12702060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         6743715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       56648760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        636840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4310470320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2302497900                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  19029812160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   25719511755                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   471.000367                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  49450958250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1823380000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3331801250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  54606139500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5902                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          376                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1467                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2593                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2593                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5902                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        18833                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        18833                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  18833                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1135488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1135488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1135488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8495                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8495    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8495                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  54606139500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            13365500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           79627000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              7507                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1997                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          127                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7335                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2762                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2762                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1269                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6238                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2665                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        24952                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 27617                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       178688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1359488                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1538176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            2380                       # Total snoops (count)
system.tol2bus.snoopTraffic                     48128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            12649                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.064353                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.245390                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  11835     93.56%     93.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    814      6.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              12649                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  54606139500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           12170000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3172500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          22500000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
