# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../practia4_digitales.srcs/sources_1/new/circuito.vhd" \
"../../../../practia4_digitales.srcs/sources_1/new/simple_test_vga.vhd" \
"../../../../practia4_digitales.srcs/sources_1/new/vga.vhd" \
"../../../../practia4_digitales.srcs/sim_1/new/test_banderas.vhd" \

# Do not sort compile order
nosort
