#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jun 10 18:41:34 2023
# Process ID: 16604
# Current directory: C:/Users/agull/Desktop/Agu/2023-1/Sistemas Digitales/project_t_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30756 C:\Users\agull\Desktop\Agu\2023-1\Sistemas Digitales\project_t_5\project_t_5.xpr
# Log file: C:/Users/agull/Desktop/Agu/2023-1/Sistemas Digitales/project_t_5/vivado.log
# Journal file: C:/Users/agull/Desktop/Agu/2023-1/Sistemas Digitales/project_t_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/agull/Desktop/Agu/2023-1/Sistemas Digitales/project_t_5/project_t_5.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 798.105 ; gain = 98.266
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sat Jun 10 18:42:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/agull/Desktop/Agu/2023-1/Sistemas Digitales/project_t_5/project_t_5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Jun 10 18:43:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/agull/Desktop/Agu/2023-1/Sistemas Digitales/project_t_5/project_t_5.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1064.047 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1732.309 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1732.309 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1732.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1848.113 ; gain = 1014.309
close [ open {C:/Users/agull/Desktop/Agu/2023-1/Sistemas Digitales/project_t_5/project_t_5.srcs/sources_1/new/dis_controller.sv} w ]
add_files {{C:/Users/agull/Desktop/Agu/2023-1/Sistemas Digitales/project_t_5/project_t_5.srcs/sources_1/new/dis_controller.sv}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Jun 11 01:21:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/agull/Desktop/Agu/2023-1/Sistemas Digitales/project_t_5/project_t_5.runs/synth_1/runme.log
[Sun Jun 11 01:21:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/agull/Desktop/Agu/2023-1/Sistemas Digitales/project_t_5/project_t_5.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 8
[Sun Jun 11 01:22:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/agull/Desktop/Agu/2023-1/Sistemas Digitales/project_t_5/project_t_5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Jun 11 01:23:24 2023] Launched impl_1...
Run output will be captured here: C:/Users/agull/Desktop/Agu/2023-1/Sistemas Digitales/project_t_5/project_t_5.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1883.891 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1888.555 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1888.555 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2057.922 ; gain = 176.375
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Jun 11 01:25:43 2023] Launched impl_1...
Run output will be captured here: C:/Users/agull/Desktop/Agu/2023-1/Sistemas Digitales/project_t_5/project_t_5.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-02:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2346.539 ; gain = 16.555
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAE53A
set_property PROGRAM.FILE {C:/Users/agull/Desktop/Agu/2023-1/Sistemas Digitales/project_t_5/project_t_5.runs/impl_1/basys.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
ERROR: [Labtools 27-2312] Device xc7a35t_0 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target.
Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACAE53A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAE53A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACAE53A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAE53A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/agull/Desktop/Agu/2023-1/Sistemas Digitales/project_t_5/project_t_5.runs/impl_1/basys.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Jun 11 01:33:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/agull/Desktop/Agu/2023-1/Sistemas Digitales/project_t_5/project_t_5.runs/synth_1/runme.log
[Sun Jun 11 01:33:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/agull/Desktop/Agu/2023-1/Sistemas Digitales/project_t_5/project_t_5.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACAE53A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAE53A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/agull/Desktop/Agu/2023-1/Sistemas Digitales/project_t_5/project_t_5.runs/impl_1/basys.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Jun 11 01:39:02 2023] Launched synth_1...
Run output will be captured here: C:/Users/agull/Desktop/Agu/2023-1/Sistemas Digitales/project_t_5/project_t_5.runs/synth_1/runme.log
[Sun Jun 11 01:39:02 2023] Launched impl_1...
Run output will be captured here: C:/Users/agull/Desktop/Agu/2023-1/Sistemas Digitales/project_t_5/project_t_5.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACAE53A
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 01:41:03 2023...
