{
  "title": "Open Verilog flow for Silego GreenPak4 programmable logic devices",
  "byline": "",
  "excerpt": "I've written a couple of posts in the past few months but they were all for the blog at work so I figured I'm long overdue for one on Silic...",
  "site_name": "",
  "image": "https://1.bp.blogspot.com/-YIPC5jkXkDE/Vy7YPSqFKWI/AAAAAAAAAxI/a7D6Ji2GxoUvcrwUkI4RLZcr2LFQEJCTACLcB/w1200-h630-p-nu/block-diagram.png",
  "favicon": "",
  "length": 13973,
  "published_time": null
}