--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml tester_dispositivi.twx tester_dispositivi.ncd -o
tester_dispositivi.twr tester_dispositivi.pcf -ucf BasysRevEGeneral.ucf

Design file:              tester_dispositivi.ncd
Physical constraint file: tester_dispositivi.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button<0>   |    0.625(R)|    0.597(R)|clock_BUFGP       |   0.000|
in_byte<0>  |    0.207(R)|    1.111(R)|clock_BUFGP       |   0.000|
in_byte<1>  |    0.163(R)|    0.969(R)|clock_BUFGP       |   0.000|
in_byte<2>  |   -0.306(R)|    1.338(R)|clock_BUFGP       |   0.000|
in_byte<3>  |   -0.111(R)|    1.182(R)|clock_BUFGP       |   0.000|
in_byte<4>  |    0.126(R)|    0.995(R)|clock_BUFGP       |   0.000|
in_byte<5>  |    0.537(R)|    0.663(R)|clock_BUFGP       |   0.000|
in_byte<6>  |    0.458(R)|    0.738(R)|clock_BUFGP       |   0.000|
in_byte<7>  |    0.633(R)|    0.590(R)|clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led<0>      |    7.317(R)|clock_BUFGP       |   0.000|
led<1>      |    7.370(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.308|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jan 16 12:13:36 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 334 MB



