5 18 101 5 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (assign2.4.vcd) 2 -o (assign2.4.cdd) 2 -v (assign2.4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 assign2.4.v 1 25 1
2 1 1 5 160016 2 100c 0 0 1 1 b
2 2 1 5 120012 2 100c 0 0 1 1 a
2 3 2 5 120016 3 134c 1 2 1 18 0 1 1 0 1 1
2 4 1 5 d000e 0 1410 0 0 1 1 w0
2 5 36 5 d0016 4 e 3 4
2 6 1 6 170017 2 100c 0 0 1 1 b
2 7 1 6 120012 2 100c 0 0 1 1 a
2 8 f 6 120017 3 134c 6 7 32 18 0 ffffffff ffffffff 3 0 0
2 9 1 6 d000e 0 1410 0 0 32 1 w1
2 10 36 6 d0017 4 e 8 9
2 11 1 7 130013 2 100c 0 0 1 1 a
2 12 1b 7 120012 2 100c 11 0 1 18 0 1 1 1 0 0
2 13 1 7 d000e 0 1410 0 0 1 1 w2
2 14 36 7 d0013 3 e 12 13
2 15 1 8 1d001e 2 100c 0 0 1 1 w2
2 16 1 8 180019 3 100c 0 0 32 1 w1
2 17 1e 8 170017 3 100c 16 0 1 18 0 1 1 1 0 0
2 18 1 8 120013 3 100c 0 0 1 1 w0
2 19 8 8 120019 3 12cc 17 18 1 18 0 1 1 1 1 0
2 20 8 8 12001e 3 11c4 15 19 2 18 0 3 3 3 0 0
2 21 1 8 d000e 0 1410 0 0 2 1 w3
2 22 36 8 d001e 2 6 20 21
1 a 1 3 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 3 7000b 1 0 0 0 1 17 0 1 0 1 0 0
1 w0 3 5 6000d 1 0 0 0 1 17 1 1 0 1 1 0
1 w1 4 6 6000d 1 0 31 0 32 17 ffffffff ffffffff 0 3 1 0
1 w2 5 7 6000d 1 0 0 0 1 17 1 1 0 0 1 0
1 w3 6 8 6000d 1 0 1 0 2 17 3 3 0 0 0 0
4 5 5 13 f 5 5 5
4 10 6 13 f 10 10 10
4 14 7 13 f 14 14 14
4 22 8 13 f 22 22 22
3 1 main.$u0 "main.$u0" 0 assign2.4.v 0 23 1
