ENTITY sseg3 IS
PORT (bcd :  IN  STD_LOGIC_VECTOR(3 DOWNTO 0);
		leds:  OUT STD_LOGIC_VECTOR(1 TO 7));
END sseg3;
ARCHITECTURE Behaviour OF sseg3 IS
BEGIN
	PROCESS (bcd)
	BEGIN 
		CASE bcd IS  			-- abcdefg 
		WHEN OTHERS => leds <= "0000001";
		END CASE;
	END PROCESS;
END Behaviour;