// Seed: 2111051731
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wire id_3,
    input supply1 id_4,
    output wand id_5,
    input uwire id_6,
    input tri1 id_7,
    input wand id_8,
    output tri0 id_9,
    input wand id_10,
    output tri1 id_11,
    output wor id_12,
    output tri0 id_13,
    input uwire id_14,
    output wand id_15,
    input tri1 id_16,
    output wire id_17,
    input tri0 id_18,
    input tri1 id_19,
    output tri0 id_20,
    input supply1 id_21,
    output wor id_22,
    input tri id_23,
    input tri id_24
    , id_49,
    input wire id_25,
    output supply0 id_26,
    output tri id_27,
    output wor id_28,
    input tri0 id_29,
    output uwire id_30,
    input wand id_31,
    input wand id_32,
    input uwire id_33,
    input wire id_34,
    input supply0 id_35,
    input wire id_36,
    input uwire id_37,
    output supply1 id_38,
    output supply1 id_39
    , id_50,
    output tri0 id_40,
    output wor id_41,
    input wor id_42,
    input tri0 id_43,
    output supply1 id_44,
    output tri0 id_45,
    output supply0 id_46,
    input uwire id_47
);
  wire id_51;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    output tri0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    output wire id_5,
    output supply1 id_6,
    output tri1 id_7,
    output wor id_8,
    input tri1 id_9,
    output tri id_10,
    input tri0 id_11,
    output supply1 id_12
);
  assign id_8 = 1;
  assign id_8 = 1;
  wire id_14;
  wire id_15;
  module_0(
      id_8,
      id_11,
      id_4,
      id_6,
      id_9,
      id_2,
      id_0,
      id_4,
      id_1,
      id_12,
      id_9,
      id_7,
      id_7,
      id_12,
      id_4,
      id_7,
      id_4,
      id_12,
      id_4,
      id_11,
      id_10,
      id_1,
      id_10,
      id_3,
      id_3,
      id_9,
      id_2,
      id_5,
      id_5,
      id_4,
      id_8,
      id_1,
      id_3,
      id_3,
      id_0,
      id_4,
      id_3,
      id_0,
      id_7,
      id_2,
      id_6,
      id_10,
      id_4,
      id_11,
      id_2,
      id_12,
      id_2,
      id_4
  );
  wire id_16;
  wire id_17;
endmodule
