$date
  Fri Mar 11 23:34:16 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module testbench $end
$var reg 3 ! input[2:0] $end
$var reg 8 " output[7:0] $end
$scope module uut $end
$var reg 3 # input[2:0] $end
$var reg 8 $ output[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b000 !
b00000001 "
b000 #
b00000001 $
#2000000
b001 !
b00000010 "
b001 #
b00000010 $
#4000000
b010 !
b00000100 "
b010 #
b00000100 $
#6000000
b011 !
b00001000 "
b011 #
b00001000 $
#8000000
b100 !
b00010000 "
b100 #
b00010000 $
#10000000
b101 !
b00100000 "
b101 #
b00100000 $
#12000000
b110 !
b01000000 "
b110 #
b01000000 $
#14000000
b111 !
b10000000 "
b111 #
b10000000 $
