{
  "module_name": "nau8824.h",
  "hash_id": "57de8ddaca6a05ee87e5d9076d801590959c7628efa8990eeec5e73feb9f61c6",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/nau8824.h",
  "human_readable_source": " \n \n\n#ifndef __NAU8824_H__\n#define __NAU8824_H__\n\n#define NAU8824_REG_RESET\t\t\t0x00\n#define NAU8824_REG_ENA_CTRL\t\t\t0x01\n#define NAU8824_REG_CLK_GATING_ENA\t\t0x02\n#define NAU8824_REG_CLK_DIVIDER\t\t0x03\n#define NAU8824_REG_FLL1\t\t\t0x04\n#define NAU8824_REG_FLL2\t\t\t0x05\n#define NAU8824_REG_FLL3\t\t\t0x06\n#define NAU8824_REG_FLL4\t\t\t0x07\n#define NAU8824_REG_FLL5\t\t\t0x08\n#define NAU8824_REG_FLL6\t\t\t0x09\n#define NAU8824_REG_FLL_VCO_RSV\t\t0x0A\n#define NAU8824_REG_JACK_DET_CTRL\t\t0x0D\n#define NAU8824_REG_INTERRUPT_SETTING_1\t0x0F\n#define NAU8824_REG_IRQ\t\t\t0x10\n#define NAU8824_REG_CLEAR_INT_REG\t\t0x11\n#define NAU8824_REG_INTERRUPT_SETTING\t0x12\n#define NAU8824_REG_SAR_ADC\t\t\t0x13\n#define NAU8824_REG_VDET_COEFFICIENT\t\t0x14\n#define NAU8824_REG_VDET_THRESHOLD_1\t0x15\n#define NAU8824_REG_VDET_THRESHOLD_2\t0x16\n#define NAU8824_REG_VDET_THRESHOLD_3\t0x17\n#define NAU8824_REG_VDET_THRESHOLD_4\t0x18\n#define NAU8824_REG_GPIO_SEL\t\t\t0x1A\n#define NAU8824_REG_PORT0_I2S_PCM_CTRL_1\t0x1C\n#define NAU8824_REG_PORT0_I2S_PCM_CTRL_2\t0x1D\n#define NAU8824_REG_PORT0_LEFT_TIME_SLOT\t0x1E\n#define NAU8824_REG_PORT0_RIGHT_TIME_SLOT\t0x1F\n#define NAU8824_REG_TDM_CTRL\t\t\t0x20\n#define NAU8824_REG_ADC_HPF_FILTER\t\t0x23\n#define NAU8824_REG_ADC_FILTER_CTRL\t\t0x24\n#define NAU8824_REG_DAC_FILTER_CTRL_1\t0x25\n#define NAU8824_REG_DAC_FILTER_CTRL_2\t0x26\n#define NAU8824_REG_NOTCH_FILTER_1\t\t0x27\n#define NAU8824_REG_NOTCH_FILTER_2\t\t0x28\n#define NAU8824_REG_EQ1_LOW\t\t\t0x29\n#define NAU8824_REG_EQ2_EQ3\t\t\t0x2A\n#define NAU8824_REG_EQ4_EQ5\t\t\t0x2B\n#define NAU8824_REG_ADC_CH0_DGAIN_CTRL\t0x2D\n#define NAU8824_REG_ADC_CH1_DGAIN_CTRL\t0x2E\n#define NAU8824_REG_ADC_CH2_DGAIN_CTRL\t0x2F\n#define NAU8824_REG_ADC_CH3_DGAIN_CTRL\t0x30\n#define NAU8824_REG_DAC_MUTE_CTRL\t\t0x31\n#define NAU8824_REG_DAC_CH0_DGAIN_CTRL\t0x32\n#define NAU8824_REG_DAC_CH1_DGAIN_CTRL\t0x33\n#define NAU8824_REG_ADC_TO_DAC_ST\t\t0x34\n#define NAU8824_REG_DRC_KNEE_IP12_ADC_CH01\t0x38\n#define NAU8824_REG_DRC_KNEE_IP34_ADC_CH01\t0x39\n#define NAU8824_REG_DRC_SLOPE_ADC_CH01\t0x3A\n#define NAU8824_REG_DRC_ATKDCY_ADC_CH01\t0x3B\n#define NAU8824_REG_DRC_KNEE_IP12_ADC_CH23\t0x3C\n#define NAU8824_REG_DRC_KNEE_IP34_ADC_CH23\t0x3D\n#define NAU8824_REG_DRC_SLOPE_ADC_CH23\t0x3E\n#define NAU8824_REG_DRC_ATKDCY_ADC_CH23\t0x3F\n#define NAU8824_REG_DRC_GAINL_ADC0\t\t0x40\n#define NAU8824_REG_DRC_GAINL_ADC1\t\t0x41\n#define NAU8824_REG_DRC_GAINL_ADC2\t\t0x42\n#define NAU8824_REG_DRC_GAINL_ADC3\t\t0x43\n#define NAU8824_REG_DRC_KNEE_IP12_DAC\t0x45\n#define NAU8824_REG_DRC_KNEE_IP34_DAC\t0x46\n#define NAU8824_REG_DRC_SLOPE_DAC\t\t0x47\n#define NAU8824_REG_DRC_ATKDCY_DAC\t\t0x48\n#define NAU8824_REG_DRC_GAIN_DAC_CH0\t0x49\n#define NAU8824_REG_DRC_GAIN_DAC_CH1\t0x4A\n#define NAU8824_REG_MODE\t\t\t0x4C\n#define NAU8824_REG_MODE1\t\t\t0x4D\n#define NAU8824_REG_MODE2\t\t\t0x4E\n#define NAU8824_REG_CLASSG\t\t\t0x50\n#define NAU8824_REG_OTP_EFUSE\t\t\t0x51\n#define NAU8824_REG_OTPDOUT_1\t\t0x53\n#define NAU8824_REG_OTPDOUT_2\t\t0x54\n#define NAU8824_REG_MISC_CTRL\t\t\t0x55\n#define NAU8824_REG_I2C_TIMEOUT\t\t0x56\n#define NAU8824_REG_TEST_MODE\t\t0x57\n#define NAU8824_REG_I2C_DEVICE_ID\t\t0x58\n#define NAU8824_REG_SAR_ADC_DATA_OUT\t0x59\n#define NAU8824_REG_BIAS_ADJ\t\t\t0x66\n#define NAU8824_REG_PGA_GAIN\t\t\t0x67\n#define NAU8824_REG_TRIM_SETTINGS\t\t0x68\n#define NAU8824_REG_ANALOG_CONTROL_1\t0x69\n#define NAU8824_REG_ANALOG_CONTROL_2\t0x6A\n#define NAU8824_REG_ENABLE_LO\t\t\t0x6B\n#define NAU8824_REG_GAIN_LO\t\t\t0x6C\n#define NAU8824_REG_CLASSD_GAIN_1\t\t0x6D\n#define NAU8824_REG_CLASSD_GAIN_2\t\t0x6E\n#define NAU8824_REG_ANALOG_ADC_1\t\t0x71\n#define NAU8824_REG_ANALOG_ADC_2\t\t0x72\n#define NAU8824_REG_RDAC\t\t\t0x73\n#define NAU8824_REG_MIC_BIAS\t\t\t0x74\n#define NAU8824_REG_HS_VOLUME_CONTROL\t0x75\n#define NAU8824_REG_BOOST\t\t\t0x76\n#define NAU8824_REG_FEPGA\t\t\t0x77\n#define NAU8824_REG_FEPGA_II\t\t\t0x78\n#define NAU8824_REG_FEPGA_SE\t\t\t0x79\n#define NAU8824_REG_FEPGA_ATTENUATION\t0x7A\n#define NAU8824_REG_ATT_PORT0\t\t0x7B\n#define NAU8824_REG_ATT_PORT1\t\t0x7C\n#define NAU8824_REG_POWER_UP_CONTROL\t0x7F\n#define NAU8824_REG_CHARGE_PUMP_CONTROL\t0x80\n#define NAU8824_REG_CHARGE_PUMP_INPUT\t0x81\n#define NAU8824_REG_MAX\t\t\tNAU8824_REG_CHARGE_PUMP_INPUT\n \n#define NAU8824_REG_ADDR_LEN\t\t16\n#define NAU8824_REG_DATA_LEN\t\t16\n\n\n \n#define NAU8824_DMIC_LCH_EDGE_CH23\t(0x1 << 12)\n#define NAU8824_DMIC_LCH_EDGE_CH01\t(0x1 << 11)\n#define NAU8824_JD_SLEEP_MODE\t\t(0x1 << 10)\n#define NAU8824_ADC_CH3_DMIC_SFT\t9\n#define NAU8824_ADC_CH3_DMIC_EN\t(0x1 << NAU8824_ADC_CH3_DMIC_SFT)\n#define NAU8824_ADC_CH2_DMIC_SFT\t8\n#define NAU8824_ADC_CH2_DMIC_EN\t(0x1 << NAU8824_ADC_CH2_DMIC_SFT)\n#define NAU8824_ADC_CH1_DMIC_SFT\t7\n#define NAU8824_ADC_CH1_DMIC_EN\t(0x1 << NAU8824_ADC_CH1_DMIC_SFT)\n#define NAU8824_ADC_CH0_DMIC_SFT\t6\n#define NAU8824_ADC_CH0_DMIC_EN\t(0x1 << NAU8824_ADC_CH0_DMIC_SFT)\n#define NAU8824_DAC_CH1_EN\t\t(0x1 << 5)\n#define NAU8824_DAC_CH0_EN\t\t(0x1 << 4)\n#define NAU8824_ADC_CH3_EN\t\t(0x1 << 3)\n#define NAU8824_ADC_CH2_EN\t\t(0x1 << 2)\n#define NAU8824_ADC_CH1_EN\t\t(0x1 << 1)\n#define NAU8824_ADC_CH0_EN\t\t0x1\n\n \n#define NAU8824_CLK_ADC_CH23_EN\t(0x1 << 15)\n#define NAU8824_CLK_ADC_CH01_EN\t(0x1 << 14)\n#define NAU8824_CLK_DAC_CH1_EN\t(0x1 << 13)\n#define NAU8824_CLK_DAC_CH0_EN\t(0x1 << 12)\n#define NAU8824_CLK_I2S_EN\t\t(0x1 << 7)\n#define NAU8824_CLK_GAIN_EN\t\t(0x1 << 5)\n#define NAU8824_CLK_SAR_EN\t\t(0x1 << 3)\n#define NAU8824_CLK_DMIC_CH23_EN\t(0x1 << 1)\n\n \n#define NAU8824_CLK_SRC_SFT\t\t15\n#define NAU8824_CLK_SRC_MASK\t\t(1 << NAU8824_CLK_SRC_SFT)\n#define NAU8824_CLK_SRC_VCO\t\t(1 << NAU8824_CLK_SRC_SFT)\n#define NAU8824_CLK_SRC_MCLK\t\t(0 << NAU8824_CLK_SRC_SFT)\n#define NAU8824_CLK_MCLK_SRC_MASK\t(0xf << 0)\n#define NAU8824_CLK_DMIC_SRC_SFT\t10\n#define NAU8824_CLK_DMIC_SRC_MASK\t(0x7 << NAU8824_CLK_DMIC_SRC_SFT)\n#define NAU8824_CLK_ADC_SRC_SFT\t6\n#define NAU8824_CLK_ADC_SRC_MASK\t(0x3 << NAU8824_CLK_ADC_SRC_SFT)\n#define NAU8824_CLK_DAC_SRC_SFT\t4\n#define NAU8824_CLK_DAC_SRC_MASK\t(0x3 << NAU8824_CLK_DAC_SRC_SFT)\n\n \n#define NAU8824_FLL_RATIO_MASK\t(0x7f << 0)\n\n \n#define NAU8824_FLL_INTEGER_MASK\t(0x3ff << 0)\n#define NAU8824_FLL_CLK_SRC_SFT\t10\n#define NAU8824_FLL_CLK_SRC_MASK\t(0x3 << NAU8824_FLL_CLK_SRC_SFT)\n#define NAU8824_FLL_CLK_SRC_MCLK\t(0 << NAU8824_FLL_CLK_SRC_SFT)\n#define NAU8824_FLL_CLK_SRC_BLK\t(0x2 << NAU8824_FLL_CLK_SRC_SFT)\n#define NAU8824_FLL_CLK_SRC_FS\t\t(0x3 << NAU8824_FLL_CLK_SRC_SFT)\n\n \n#define NAU8824_FLL_REF_DIV_SFT\t10\n#define NAU8824_FLL_REF_DIV_MASK\t(0x3 << NAU8824_FLL_REF_DIV_SFT)\n\n \n#define NAU8824_FLL_PDB_DAC_EN\t(0x1 << 15)\n#define NAU8824_FLL_LOOP_FTR_EN\t(0x1 << 14)\n#define NAU8824_FLL_CLK_SW_MASK\t(0x1 << 13)\n#define NAU8824_FLL_CLK_SW_N2\t\t(0x1 << 13)\n#define NAU8824_FLL_CLK_SW_REF\t(0x0 << 13)\n#define NAU8824_FLL_FTR_SW_MASK\t(0x1 << 12)\n#define NAU8824_FLL_FTR_SW_ACCU\t(0x1 << 12)\n#define NAU8824_FLL_FTR_SW_FILTER\t(0x0 << 12)\n\n \n#define NAU8824_DCO_EN\t\t\t(0x1 << 15)\n#define NAU8824_SDM_EN\t\t\t(0x1 << 14)\n\n \n#define NAU8824_SHORT_CIRCUIT_IRQ\t\t(0x1 << 7)\n#define NAU8824_IMPEDANCE_MEAS_IRQ\t\t(0x1 << 6)\n#define NAU8824_KEY_RELEASE_IRQ\t\t(0x1 << 5)\n#define NAU8824_KEY_LONG_PRESS_IRQ\t\t(0x1 << 4)\n#define NAU8824_KEY_SHORT_PRESS_IRQ\t\t(0x1 << 3)\n#define NAU8824_JACK_EJECTION_DETECTED\t(0x1 << 1)\n#define NAU8824_JACK_INSERTION_DETECTED\t0x1\n\n \n#define NAU8824_JACK_EJECT_DT_SFT\t2\n#define NAU8824_JACK_EJECT_DT_MASK (0x3 << NAU8824_JACK_EJECT_DT_SFT)\n#define NAU8824_JACK_LOGIC\t\t(0x1 << 1)\n\n\n \n#define NAU8824_IRQ_EJECT_EN\t\t(0x1 << 9)\n#define NAU8824_IRQ_INSERT_EN\t\t(0x1 << 8)\n\n \n#define NAU8824_IRQ_KEY_RELEASE_DIS\t\t(0x1 << 5)\n#define NAU8824_IRQ_KEY_SHORT_PRESS_DIS\t(0x1 << 3)\n#define NAU8824_IRQ_EJECT_DIS\t\t\t(0x1 << 1)\n#define NAU8824_IRQ_INSERT_DIS\t\t0x1\n\n \n#define NAU8824_SAR_ADC_EN_SFT\t\t12\n#define NAU8824_SAR_TRACKING_GAIN_SFT\t8\n#define NAU8824_SAR_TRACKING_GAIN_MASK\t(0x7 << NAU8824_SAR_TRACKING_GAIN_SFT)\n#define NAU8824_SAR_COMPARE_TIME_SFT\t2\n#define NAU8824_SAR_COMPARE_TIME_MASK\t(3 << 2)\n#define NAU8824_SAR_SAMPLING_TIME_SFT\t0\n#define NAU8824_SAR_SAMPLING_TIME_MASK\t(3 << 0)\n\n \n#define NAU8824_SHORTKEY_DEBOUNCE_SFT\t12\n#define NAU8824_SHORTKEY_DEBOUNCE_MASK\t(0x3 << NAU8824_SHORTKEY_DEBOUNCE_SFT)\n#define NAU8824_LEVELS_NR_SFT\t\t\t8\n#define NAU8824_LEVELS_NR_MASK\t\t(0x7 << 8)\n#define NAU8824_HYSTERESIS_SFT\t\t0\n#define NAU8824_HYSTERESIS_MASK\t\t0xf\n\n \n#define NAU8824_I2S_BP_SFT\t\t7\n#define NAU8824_I2S_BP_MASK\t\t(1 << NAU8824_I2S_BP_SFT)\n#define NAU8824_I2S_BP_INV\t\t(1 << NAU8824_I2S_BP_SFT)\n#define NAU8824_I2S_PCMB_SFT\t\t6\n#define NAU8824_I2S_PCMB_EN\t\t(1 << NAU8824_I2S_PCMB_SFT)\n#define NAU8824_I2S_DL_SFT\t\t2\n#define NAU8824_I2S_DL_MASK\t\t(0x3 << NAU8824_I2S_DL_SFT)\n#define NAU8824_I2S_DL_16\t\t(0 << NAU8824_I2S_DL_SFT)\n#define NAU8824_I2S_DL_20\t\t(1 << NAU8824_I2S_DL_SFT)\n#define NAU8824_I2S_DL_24\t\t(2 << NAU8824_I2S_DL_SFT)\n#define NAU8824_I2S_DL_32\t\t(3 << NAU8824_I2S_DL_SFT)\n#define NAU8824_I2S_DF_MASK\t\t0x3\n#define NAU8824_I2S_DF_RIGTH\t\t0\n#define NAU8824_I2S_DF_LEFT\t\t1\n#define NAU8824_I2S_DF_I2S\t\t2\n#define NAU8824_I2S_DF_PCM_AB\t\t3\n\n\n \n#define NAU8824_I2S_LRC_DIV_SFT\t12\n#define NAU8824_I2S_LRC_DIV_MASK\t(0x3 << NAU8824_I2S_LRC_DIV_SFT)\n#define NAU8824_I2S_MS_SFT\t\t3\n#define NAU8824_I2S_MS_MASK\t\t(1 << NAU8824_I2S_MS_SFT)\n#define NAU8824_I2S_MS_MASTER\t\t(1 << NAU8824_I2S_MS_SFT)\n#define NAU8824_I2S_MS_SLAVE\t\t(0 << NAU8824_I2S_MS_SFT)\n#define NAU8824_I2S_BLK_DIV_MASK\t0x7\n\n \n#define NAU8824_TSLOT_L_MASK\t0x3ff\n\n \n#define NAU8824_TDM_MODE\t\t(0x1 << 15)\n#define NAU8824_TDM_OFFSET_EN\t\t(0x1 << 14)\n#define NAU8824_TDM_DACL_RX_SFT\t6\n#define NAU8824_TDM_DACL_RX_MASK\t(0x3 << NAU8824_TDM_DACL_RX_SFT)\n#define NAU8824_TDM_DACR_RX_SFT\t4\n#define NAU8824_TDM_DACR_RX_MASK\t(0x3 << NAU8824_TDM_DACR_RX_SFT)\n#define NAU8824_TDM_TX_MASK\t\t0xf\n\n \n#define NAU8824_ADC_SYNC_DOWN_MASK\t0x3\n#define NAU8824_ADC_SYNC_DOWN_32\t0\n#define NAU8824_ADC_SYNC_DOWN_64\t1\n#define NAU8824_ADC_SYNC_DOWN_128\t2\n#define NAU8824_ADC_SYNC_DOWN_256\t3\n\n \n#define NAU8824_DAC_CICCLP_OFF\t(0x1 << 7)\n#define NAU8824_DAC_OVERSAMPLE_MASK\t0x7\n#define NAU8824_DAC_OVERSAMPLE_64\t0\n#define NAU8824_DAC_OVERSAMPLE_256\t1\n#define NAU8824_DAC_OVERSAMPLE_128\t2\n#define NAU8824_DAC_OVERSAMPLE_32\t4\n\n \n#define NAU8824_DAC_CH01_MIX\t\t0x3\n#define NAU8824_DAC_ZC_EN\t\t(0x1 << 11)\n\n \n#define NAU8824_DAC_CH0_SEL_SFT\t9\n#define NAU8824_DAC_CH0_SEL_MASK\t(0x1 << NAU8824_DAC_CH0_SEL_SFT)\n#define NAU8824_DAC_CH0_SEL_I2S0\t(0x0 << NAU8824_DAC_CH0_SEL_SFT)\n#define NAU8824_DAC_CH0_SEL_I2S1\t(0x1 << NAU8824_DAC_CH0_SEL_SFT)\n#define NAU8824_DAC_CH0_VOL_MASK\t0x1ff\n\n \n#define NAU8824_DAC_CH1_SEL_SFT\t9\n#define NAU8824_DAC_CH1_SEL_MASK\t(0x1 << NAU8824_DAC_CH1_SEL_SFT)\n#define NAU8824_DAC_CH1_SEL_I2S0\t(0x0 << NAU8824_DAC_CH1_SEL_SFT)\n#define NAU8824_DAC_CH1_SEL_I2S1\t(0x1 << NAU8824_DAC_CH1_SEL_SFT)\n#define NAU8824_DAC_CH1_VOL_MASK\t0x1ff\n\n \n#define NAU8824_CLASSG_TIMER_SFT\t8\n#define NAU8824_CLASSG_TIMER_MASK\t(0x3f << NAU8824_CLASSG_TIMER_SFT)\n#define NAU8824_CLASSG_LDAC_EN_SFT\t2\n#define NAU8824_CLASSG_RDAC_EN_SFT\t1\n#define NAU8824_CLASSG_EN_SFT\t\t0\n\n \n#define NAU8824_SAR_ADC_DATA_MASK\t0xff\n\n \n#define NAU8824_VMID\t\t\t(1 << 6)\n#define NAU8824_VMID_SEL_SFT\t\t4\n#define NAU8824_VMID_SEL_MASK\t\t(3 << NAU8824_VMID_SEL_SFT)\n#define NAU8824_DMIC2_EN_SFT\t\t3\n#define NAU8824_DMIC1_EN_SFT\t\t2\n\n \n#define NAU8824_DRV_CURR_INC\t\t(1 << 15)\n\n \n#define NAU8824_DMIC_CLK_DRV_STRG\t(1 << 3)\n#define NAU8824_DMIC_CLK_SLEW_FAST\t(0x7)\n\n \n#define NAU8824_CLASSD_CLAMP_DIS_SFT\t3\n#define NAU8824_CLASSD_CLAMP_DIS\t(0x1 << NAU8824_CLASSD_CLAMP_DIS_SFT)\n\n \n#define NAU8824_TEST_DAC_SFT\t\t14\n#define NAU8824_TEST_DAC_EN\t\t(0x3 << NAU8824_TEST_DAC_SFT)\n#define NAU8824_DACL_HPR_EN_SFT\t3\n#define NAU8824_DACL_HPR_EN\t\t(0x1 << NAU8824_DACL_HPR_EN_SFT)\n#define NAU8824_DACR_HPR_EN_SFT\t2\n#define NAU8824_DACR_HPR_EN\t\t(0x1 << NAU8824_DACR_HPR_EN_SFT)\n#define NAU8824_DACR_HPL_EN_SFT\t1\n#define NAU8824_DACR_HPL_EN\t\t(0x1 << NAU8824_DACR_HPL_EN_SFT)\n#define NAU8824_DACL_HPL_EN_SFT\t0\n#define NAU8824_DACL_HPL_EN\t\t0x1\n\n \n#define NAU8824_CLASSD_GAIN_1R_SFT\t8\n#define NAU8824_CLASSD_GAIN_1R_MASK\t(0x1f << NAU8824_CLASSD_GAIN_1R_SFT)\n#define NAU8824_CLASSD_EN_SFT\t\t7\n#define NAU8824_CLASSD_EN\t\t(0x1 << NAU8824_CLASSD_EN_SFT)\n#define NAU8824_CLASSD_GAIN_1L_MASK\t0x1f\n\n \n#define NAU8824_CLASSD_GAIN_2R_SFT\t8\n#define NAU8824_CLASSD_GAIN_2R_MASK\t(0x1f << NAU8824_CLASSD_GAIN_1R_SFT)\n#define NAU8824_CLASSD_EN_SFT\t\t7\n#define NAU8824_CLASSD_EN\t\t(0x1 << NAU8824_CLASSD_EN_SFT)\n#define NAU8824_CLASSD_GAIN_2L_MASK\t0x1f\n\n \n#define NAU8824_ADCR_EN_SFT\t\t7\n#define NAU8824_ADCL_EN_SFT\t\t6\n\n \n#define NAU8824_DACR_EN_SFT\t\t13\n#define NAU8824_DACL_EN_SFT\t\t12\n#define NAU8824_DACR_CLK_SFT\t\t9\n#define NAU8824_DACL_CLK_SFT\t\t8\n#define NAU8824_RDAC_CLK_DELAY_SFT\t4\n#define NAU8824_RDAC_CLK_DELAY_MASK\t(0x7 << NAU8824_RDAC_CLK_DELAY_SFT)\n#define NAU8824_RDAC_VREF_SFT\t\t2\n#define NAU8824_RDAC_VREF_MASK\t(0x3 << NAU8824_RDAC_VREF_SFT)\n\n \n#define NAU8824_MICBIAS_JKSLV\t\t(1 << 14)\n#define NAU8824_MICBIAS_JKR2\t\t(1 << 12)\n#define NAU8824_MICBIAS_POWERUP_SFT\t8\n#define NAU8824_MICBIAS_VOLTAGE_SFT\t0\n#define NAU8824_MICBIAS_VOLTAGE_MASK\t0x7\n\n \n#define NAU8824_PRECHARGE_DIS\t\t\t(0x1 << 13)\n#define NAU8824_GLOBAL_BIAS_EN\t\t(0x1 << 12)\n#define NAU8824_HP_BOOST_DIS_SFT\t\t9\n#define NAU8824_HP_BOOST_DIS\t\t(0x1 << NAU8824_HP_BOOST_DIS_SFT)\n#define NAU8824_HP_BOOST_G_DIS_SFT\t\t8\n#define NAU8824_HP_BOOST_G_DIS\t\t(0x1 << NAU8824_HP_BOOST_G_DIS_SFT)\n#define NAU8824_SHORT_SHUTDOWN_DIG_EN\t(1 << 7)\n#define NAU8824_SHORT_SHUTDOWN_EN\t\t(1 << 6)\n\n \n#define NAU8824_FEPGA_MODER_SHORT_SFT\t7\n#define NAU8824_FEPGA_MODER_SHORT_EN\t(0x1 << NAU8824_FEPGA_MODER_SHORT_SFT)\n#define NAU8824_FEPGA_MODER_MIC2_SFT\t\t5\n#define NAU8824_FEPGA_MODER_MIC2_EN\t(0x1 << NAU8824_FEPGA_MODER_MIC2_SFT)\n#define NAU8824_FEPGA_MODER_HSMIC_SFT\t4\n#define NAU8824_FEPGA_MODER_HSMIC_EN\t(0x1 << NAU8824_FEPGA_MODER_HSMIC_SFT)\n#define NAU8824_FEPGA_MODEL_SHORT_SFT\t3\n#define NAU8824_FEPGA_MODEL_SHORT_EN\t(0x1 << NAU8824_FEPGA_MODEL_SHORT_SFT)\n#define NAU8824_FEPGA_MODEL_MIC1_SFT\t\t1\n#define NAU8824_FEPGA_MODEL_MIC1_EN\t(0x1 << NAU8824_FEPGA_MODEL_MIC1_SFT)\n#define NAU8824_FEPGA_MODEL_HSMIC_SFT\t0\n#define NAU8824_FEPGA_MODEL_HSMIC_EN\t(0x1 << NAU8824_FEPGA_MODEL_HSMIC_SFT)\n\n \n#define NAU8824_FEPGA_GAINR_SFT\t5\n#define NAU8824_FEPGA_GAINR_MASK\t(0x1f << NAU8824_FEPGA_GAINR_SFT)\n#define NAU8824_FEPGA_GAINL_SFT\t0\n#define NAU8824_FEPGA_GAINL_MASK\t0x1f\n\n \n#define NAU8824_JAMNODCLOW\t\t(0x1 << 15)\n#define NAU8824_SPKR_PULL_DOWN\t(0x1 << 13)\n#define NAU8824_SPKL_PULL_DOWN\t(0x1 << 12)\n#define NAU8824_POWER_DOWN_DACR\t(0x1 << 9)\n#define NAU8824_POWER_DOWN_DACL\t(0x1 << 8)\n#define NAU8824_CHARGE_PUMP_EN_SFT\t5\n#define NAU8824_CHARGE_PUMP_EN\t(0x1 << NAU8824_CHARGE_PUMP_EN_SFT)\n\n\n#define NAU8824_CODEC_DAI \"nau8824-hifi\"\n\n \nenum {\n\tNAU8824_CLK_DIS,\n\tNAU8824_CLK_MCLK,\n\tNAU8824_CLK_INTERNAL,\n\tNAU8824_CLK_FLL_MCLK,\n\tNAU8824_CLK_FLL_BLK,\n\tNAU8824_CLK_FLL_FS,\n};\n\nstruct nau8824 {\n\tstruct device *dev;\n\tstruct regmap *regmap;\n\tstruct snd_soc_dapm_context *dapm;\n\tstruct snd_soc_jack *jack;\n\tstruct work_struct jdet_work;\n\tstruct semaphore jd_sem;\n\tint fs;\n\tint irq;\n\tint resume_lock;\n\tint micbias_voltage;\n\tint vref_impedance;\n\tint jkdet_polarity;\n\tint sar_threshold_num;\n\tint sar_threshold[8];\n\tint sar_hysteresis;\n\tint sar_voltage;\n\tint sar_compare_time;\n\tint sar_sampling_time;\n\tint key_debounce;\n\tint jack_eject_debounce;\n};\n\nstruct nau8824_fll {\n\tint mclk_src;\n\tint ratio;\n\tint fll_frac;\n\tint fll_int;\n\tint clk_ref_div;\n};\n\nstruct nau8824_fll_attr {\n\tunsigned int param;\n\tunsigned int val;\n};\n\nstruct nau8824_osr_attr {\n\tunsigned int osr;\n\tunsigned int clk_src;\n};\n\n\nint nau8824_enable_jack_detect(struct snd_soc_component *component,\n\tstruct snd_soc_jack *jack);\nconst char *nau8824_components(void);\n\n#endif\t\t\t\t \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}