// Seed: 305363789
module module_0 (
    input id_0,
    output id_1,
    inout id_2,
    input id_3,
    input id_4,
    input id_5,
    input logic id_6,
    input logic id_7,
    input supply0 id_8,
    output id_9,
    input id_10,
    input id_11
);
  assign id_9 = 1;
  always @(posedge id_6 or negedge id_8[1 : !1]) id_1 = 1;
  initial begin
    id_1 <= 1'b0;
  end
  logic id_12;
  logic id_13;
  always @(1'b0 != 1 or 1) begin
    id_12 = id_0;
    id_1 <= 1;
  end
  assign id_13 = id_6 - id_11;
endmodule
