{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726881567472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726881567472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 20 20:19:27 2024 " "Processing started: Fri Sep 20 20:19:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726881567472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726881567472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tamagotchi -c tamagotchi " "Command: quartus_map --read_settings_files=on --write_settings_files=off tamagotchi -c tamagotchi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726881567472 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726881567585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726881567585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "src/spi_master.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/spi_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726881571795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726881571795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/FSM_pet.v 1 1 " "Found 1 design units, including 1 entities, in source file src/FSM_pet.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_pet " "Found entity 1: FSM_pet" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/FSM_pet.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726881571796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726881571796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/display_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file src/display_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_hex " "Found entity 1: display_hex" {  } { { "src/display_hex.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/display_hex.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726881571797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726881571797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/BCDtoSSeg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/BCDtoSSeg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "src/BCDtoSSeg.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/BCDtoSSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726881571797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726881571797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tamagotchi.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tamagotchi.v" { { "Info" "ISGN_ENTITY_NAME" "1 tamagotchi " "Found entity 1: tamagotchi" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726881571798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726881571798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file src/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "src/debounce.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726881571798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726881571798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "src/buzzer.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/buzzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726881571799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726881571799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mpu6050_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mpu6050_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpu6050_interface " "Found entity 1: mpu6050_interface" {  } { { "src/mpu6050_interface.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/mpu6050_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726881571799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726881571799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop STOP i2c_master.v(13) " "Verilog HDL Declaration information at i2c_master.v(13): object \"stop\" differs only in case from object \"STOP\" in the same scope" {  } { { "src/i2c_master.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/i2c_master.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726881571800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_master.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "src/i2c_master.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/i2c_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726881571800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726881571800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/movement_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file src/movement_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 movement_detect " "Found entity 1: movement_detect" {  } { { "src/movement_detect.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/movement_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726881571800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726881571800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mpu6050_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mpu6050_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpu6050_controller " "Found entity 1: mpu6050_controller" {  } { { "src/mpu6050_controller.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/mpu6050_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726881571801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726881571801 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_out FSM_pet.v(47) " "Verilog HDL Implicit Net warning at FSM_pet.v(47): created implicit net for \"data_out\"" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/FSM_pet.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726881571801 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tamagotchi " "Elaborating entity \"tamagotchi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726881571845 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 tamagotchi.v(167) " "Verilog HDL assignment warning at tamagotchi.v(167): truncated value with size 32 to match size of target (28)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tamagotchi.v(172) " "Verilog HDL assignment warning at tamagotchi.v(172): truncated value with size 32 to match size of target (8)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tamagotchi.v(173) " "Verilog HDL assignment warning at tamagotchi.v(173): truncated value with size 32 to match size of target (8)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tamagotchi.v(174) " "Verilog HDL assignment warning at tamagotchi.v(174): truncated value with size 32 to match size of target (8)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tamagotchi.v(175) " "Verilog HDL assignment warning at tamagotchi.v(175): truncated value with size 32 to match size of target (8)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tamagotchi.v(176) " "Verilog HDL assignment warning at tamagotchi.v(176): truncated value with size 32 to match size of target (8)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(183) " "Verilog HDL assignment warning at tamagotchi.v(183): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(184) " "Verilog HDL assignment warning at tamagotchi.v(184): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(186) " "Verilog HDL assignment warning at tamagotchi.v(186): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(188) " "Verilog HDL assignment warning at tamagotchi.v(188): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(195) " "Verilog HDL assignment warning at tamagotchi.v(195): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(196) " "Verilog HDL assignment warning at tamagotchi.v(196): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(198) " "Verilog HDL assignment warning at tamagotchi.v(198): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(200) " "Verilog HDL assignment warning at tamagotchi.v(200): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(207) " "Verilog HDL assignment warning at tamagotchi.v(207): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(208) " "Verilog HDL assignment warning at tamagotchi.v(208): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(210) " "Verilog HDL assignment warning at tamagotchi.v(210): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(212) " "Verilog HDL assignment warning at tamagotchi.v(212): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(219) " "Verilog HDL assignment warning at tamagotchi.v(219): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(220) " "Verilog HDL assignment warning at tamagotchi.v(220): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(222) " "Verilog HDL assignment warning at tamagotchi.v(222): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(224) " "Verilog HDL assignment warning at tamagotchi.v(224): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(231) " "Verilog HDL assignment warning at tamagotchi.v(231): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(232) " "Verilog HDL assignment warning at tamagotchi.v(232): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(234) " "Verilog HDL assignment warning at tamagotchi.v(234): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(236) " "Verilog HDL assignment warning at tamagotchi.v(236): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 tamagotchi.v(246) " "Verilog HDL assignment warning at tamagotchi.v(246): truncated value with size 32 to match size of target (28)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(256) " "Verilog HDL assignment warning at tamagotchi.v(256): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(257) " "Verilog HDL assignment warning at tamagotchi.v(257): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(259) " "Verilog HDL assignment warning at tamagotchi.v(259): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(261) " "Verilog HDL assignment warning at tamagotchi.v(261): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(265) " "Verilog HDL assignment warning at tamagotchi.v(265): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(266) " "Verilog HDL assignment warning at tamagotchi.v(266): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(268) " "Verilog HDL assignment warning at tamagotchi.v(268): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(270) " "Verilog HDL assignment warning at tamagotchi.v(270): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(274) " "Verilog HDL assignment warning at tamagotchi.v(274): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(275) " "Verilog HDL assignment warning at tamagotchi.v(275): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(277) " "Verilog HDL assignment warning at tamagotchi.v(277): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(279) " "Verilog HDL assignment warning at tamagotchi.v(279): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(283) " "Verilog HDL assignment warning at tamagotchi.v(283): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(284) " "Verilog HDL assignment warning at tamagotchi.v(284): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(286) " "Verilog HDL assignment warning at tamagotchi.v(286): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(288) " "Verilog HDL assignment warning at tamagotchi.v(288): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(292) " "Verilog HDL assignment warning at tamagotchi.v(292): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(293) " "Verilog HDL assignment warning at tamagotchi.v(293): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571848 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(295) " "Verilog HDL assignment warning at tamagotchi.v(295): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571849 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(297) " "Verilog HDL assignment warning at tamagotchi.v(297): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571849 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(319) " "Verilog HDL assignment warning at tamagotchi.v(319): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571849 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(324) " "Verilog HDL assignment warning at tamagotchi.v(324): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571849 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(332) " "Verilog HDL assignment warning at tamagotchi.v(332): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571849 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(337) " "Verilog HDL assignment warning at tamagotchi.v(337): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571849 "|tamagotchi"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tamagotchi.v(316) " "Verilog HDL Case Statement information at tamagotchi.v(316): all case item expressions in this case statement are onehot" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 316 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1726881571849 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 tamagotchi.v(358) " "Verilog HDL assignment warning at tamagotchi.v(358): truncated value with size 32 to match size of target (28)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571849 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(365) " "Verilog HDL assignment warning at tamagotchi.v(365): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571849 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(370) " "Verilog HDL assignment warning at tamagotchi.v(370): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571849 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 tamagotchi.v(390) " "Verilog HDL assignment warning at tamagotchi.v(390): truncated value with size 32 to match size of target (28)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571849 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(404) " "Verilog HDL assignment warning at tamagotchi.v(404): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571849 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(409) " "Verilog HDL assignment warning at tamagotchi.v(409): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571849 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(423) " "Verilog HDL assignment warning at tamagotchi.v(423): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571849 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(428) " "Verilog HDL assignment warning at tamagotchi.v(428): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571849 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 tamagotchi.v(438) " "Verilog HDL assignment warning at tamagotchi.v(438): truncated value with size 32 to match size of target (28)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571849 "|tamagotchi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpu6050_interface mpu6050_interface:mpu6050 " "Elaborating entity \"mpu6050_interface\" for hierarchy \"mpu6050_interface:mpu6050\"" {  } { { "src/tamagotchi.v" "mpu6050" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726881571849 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mpu6050_interface.v(95) " "Verilog HDL assignment warning at mpu6050_interface.v(95): truncated value with size 32 to match size of target (8)" {  } { { "src/mpu6050_interface.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/mpu6050_interface.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571850 "|tamagotchi|mpu6050_interface:mpu6050"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpu6050_controller mpu6050_interface:mpu6050\|mpu6050_controller:mpu6050_ctrl " "Elaborating entity \"mpu6050_controller\" for hierarchy \"mpu6050_interface:mpu6050\|mpu6050_controller:mpu6050_ctrl\"" {  } { { "src/mpu6050_interface.v" "mpu6050_ctrl" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/mpu6050_interface.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726881571850 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mpu6050_controller.v(112) " "Verilog HDL assignment warning at mpu6050_controller.v(112): truncated value with size 32 to match size of target (4)" {  } { { "src/mpu6050_controller.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/mpu6050_controller.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571851 "|tamagotchi|mpu6050_interface:mpu6050|mpu6050_controller:mpu6050_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master mpu6050_interface:mpu6050\|i2c_master:i2c_master " "Elaborating entity \"i2c_master\" for hierarchy \"mpu6050_interface:mpu6050\|i2c_master:i2c_master\"" {  } { { "src/mpu6050_interface.v" "i2c_master" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/mpu6050_interface.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726881571859 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_master.v(53) " "Verilog HDL assignment warning at i2c_master.v(53): truncated value with size 32 to match size of target (4)" {  } { { "src/i2c_master.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/i2c_master.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571860 "|tamagotchi|mpu6050_interface:mpu6050|i2c_master:i2c_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement_detect mpu6050_interface:mpu6050\|movement_detect:detector " "Elaborating entity \"movement_detect\" for hierarchy \"mpu6050_interface:mpu6050\|movement_detect:detector\"" {  } { { "src/mpu6050_interface.v" "detector" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/mpu6050_interface.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726881571860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:b2_debounce " "Elaborating entity \"debounce\" for hierarchy \"debounce:b2_debounce\"" {  } { { "src/tamagotchi.v" "b2_debounce" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726881571861 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 debounce.v(18) " "Verilog HDL assignment warning at debounce.v(18): truncated value with size 32 to match size of target (21)" {  } { { "src/debounce.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/debounce.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571861 "|tamagotchi|debounce:b2_debounce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:movement_debounce " "Elaborating entity \"debounce\" for hierarchy \"debounce:movement_debounce\"" {  } { { "src/tamagotchi.v" "movement_debounce" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726881571862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 debounce.v(18) " "Verilog HDL assignment warning at debounce.v(18): truncated value with size 32 to match size of target (24)" {  } { { "src/debounce.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/debounce.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571862 "|tamagotchi|debounce:movement_debounce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_pet FSM_pet:pet_display " "Elaborating entity \"FSM_pet\" for hierarchy \"FSM_pet:pet_display\"" {  } { { "src/tamagotchi.v" "pet_display" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726881571862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(93) " "Verilog HDL assignment warning at FSM_pet.v(93): truncated value with size 32 to match size of target (6)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/FSM_pet.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571865 "|tamagotchi|FSM_pet:pet_display"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM_pet.v(80) " "Verilog HDL Case Statement information at FSM_pet.v(80): all case item expressions in this case statement are onehot" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/FSM_pet.v" 80 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1726881571865 "|tamagotchi|FSM_pet:pet_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 FSM_pet.v(111) " "Verilog HDL assignment warning at FSM_pet.v(111): truncated value with size 32 to match size of target (9)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/FSM_pet.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571865 "|tamagotchi|FSM_pet:pet_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(327) " "Verilog HDL assignment warning at FSM_pet.v(327): truncated value with size 32 to match size of target (6)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/FSM_pet.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571865 "|tamagotchi|FSM_pet:pet_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(340) " "Verilog HDL assignment warning at FSM_pet.v(340): truncated value with size 32 to match size of target (6)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/FSM_pet.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571865 "|tamagotchi|FSM_pet:pet_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(353) " "Verilog HDL assignment warning at FSM_pet.v(353): truncated value with size 32 to match size of target (6)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/FSM_pet.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571865 "|tamagotchi|FSM_pet:pet_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(366) " "Verilog HDL assignment warning at FSM_pet.v(366): truncated value with size 32 to match size of target (6)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/FSM_pet.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571865 "|tamagotchi|FSM_pet:pet_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(379) " "Verilog HDL assignment warning at FSM_pet.v(379): truncated value with size 32 to match size of target (6)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/FSM_pet.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571865 "|tamagotchi|FSM_pet:pet_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(392) " "Verilog HDL assignment warning at FSM_pet.v(392): truncated value with size 32 to match size of target (6)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/FSM_pet.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571865 "|tamagotchi|FSM_pet:pet_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(418) " "Verilog HDL assignment warning at FSM_pet.v(418): truncated value with size 32 to match size of target (6)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/FSM_pet.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571865 "|tamagotchi|FSM_pet:pet_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(430) " "Verilog HDL assignment warning at FSM_pet.v(430): truncated value with size 32 to match size of target (6)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/FSM_pet.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571865 "|tamagotchi|FSM_pet:pet_display"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM_pet.v(404) " "Verilog HDL Case Statement information at FSM_pet.v(404): all case item expressions in this case statement are onehot" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/FSM_pet.v" 404 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1726881571865 "|tamagotchi|FSM_pet:pet_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master FSM_pet:pet_display\|spi_master:spi " "Elaborating entity \"spi_master\" for hierarchy \"FSM_pet:pet_display\|spi_master:spi\"" {  } { { "src/FSM_pet.v" "spi" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/FSM_pet.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726881571865 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spi_master.v(49) " "Verilog HDL assignment warning at spi_master.v(49): truncated value with size 32 to match size of target (16)" {  } { { "src/spi_master.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/spi_master.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571866 "|tamagotchi|FSM_pet:pet_display|spi_master:spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_master.v(58) " "Verilog HDL assignment warning at spi_master.v(58): truncated value with size 32 to match size of target (4)" {  } { { "src/spi_master.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/spi_master.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571866 "|tamagotchi|FSM_pet:pet_display|spi_master:spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_hex display_hex:seg_display " "Elaborating entity \"display_hex\" for hierarchy \"display_hex:seg_display\"" {  } { { "src/tamagotchi.v" "seg_display" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726881571866 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 display_hex.v(27) " "Verilog HDL assignment warning at display_hex.v(27): truncated value with size 32 to match size of target (27)" {  } { { "src/display_hex.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/display_hex.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571866 "|tamagotchi|display_hex:seg_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 display_hex.v(37) " "Verilog HDL assignment warning at display_hex.v(37): truncated value with size 32 to match size of target (3)" {  } { { "src/display_hex.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/display_hex.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726881571866 "|tamagotchi|display_hex:seg_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg display_hex:seg_display\|BCDtoSSeg:bcdtosseg " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"display_hex:seg_display\|BCDtoSSeg:bcdtosseg\"" {  } { { "src/display_hex.v" "bcdtosseg" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/display_hex.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726881571867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer buzzer:buzzer_inst " "Elaborating entity \"buzzer\" for hierarchy \"buzzer:buzzer_inst\"" {  } { { "src/tamagotchi.v" "buzzer_inst" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726881571867 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1726881572907 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/spi_master.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/spi_master.v" 11 -1 0 } } { "src/buzzer.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/buzzer.v" 6 -1 0 } } { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/tamagotchi.v" 164 -1 0 } } { "src/i2c_master.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/i2c_master.v" 16 -1 0 } } { "src/i2c_master.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/i2c_master.v" 19 -1 0 } } { "src/movement_detect.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/movement_detect.v" 9 -1 0 } } { "src/i2c_master.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/i2c_master.v" 49 -1 0 } } { "src/mpu6050_controller.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/src/mpu6050_controller.v" 46 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1726881572923 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1726881572923 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726881573702 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726881575248 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/output_files/tamagotchi.map.smsg " "Generated suppressed messages file /home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/ProjectFull (Incompleto)/output_files/tamagotchi.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726881575278 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726881575366 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726881575366 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1370 " "Implemented 1370 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726881575442 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726881575442 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1726881575442 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1339 " "Implemented 1339 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726881575442 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726881575442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "509 " "Peak virtual memory: 509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726881575449 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 20 20:19:35 2024 " "Processing ended: Fri Sep 20 20:19:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726881575449 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726881575449 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726881575449 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726881575449 ""}
