
Pwm_driver_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000364  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000528  08000528  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000528  08000528  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000528  08000528  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000528  08000528  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000528  08000528  00001528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800052c  0800052c  0000152c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000530  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  20000004  08000534  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000028  08000534  00002028  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000154f  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000550  00000000  00000000  00003583  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001e8  00000000  00000000  00003ad8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000152  00000000  00000000  00003cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019034  00000000  00000000  00003e12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000206b  00000000  00000000  0001ce46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c3428  00000000  00000000  0001eeb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e22d9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000580  00000000  00000000  000e231c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  000e289c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000004 	.word	0x20000004
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000510 	.word	0x08000510

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000008 	.word	0x20000008
 8000200:	08000510 	.word	0x08000510

08000204 <main>:


uint32_t duty;

int main (void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0

	tim2_pa0_pa1_pwm_init();
 8000208:	f000 f850 	bl	80002ac <tim2_pa0_pa1_pwm_init>


	while(1)
	{

		tim2_pa0_pa1_pwm_set_duty_cycle(1,duty);
 800020c:	4b05      	ldr	r3, [pc, #20]	@ (8000224 <main+0x20>)
 800020e:	681b      	ldr	r3, [r3, #0]
 8000210:	4619      	mov	r1, r3
 8000212:	2001      	movs	r0, #1
 8000214:	f000 f8fe 	bl	8000414 <tim2_pa0_pa1_pwm_set_duty_cycle>
		tim2_pa0_pa1_pwm_set_duty_cycle(2,25);
 8000218:	2119      	movs	r1, #25
 800021a:	2002      	movs	r0, #2
 800021c:	f000 f8fa 	bl	8000414 <tim2_pa0_pa1_pwm_set_duty_cycle>
		tim2_pa0_pa1_pwm_set_duty_cycle(1,duty);
 8000220:	bf00      	nop
 8000222:	e7f3      	b.n	800020c <main+0x8>
 8000224:	20000020 	.word	0x20000020

08000228 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000228:	b480      	push	{r7}
 800022a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800022c:	bf00      	nop
 800022e:	e7fd      	b.n	800022c <NMI_Handler+0x4>

08000230 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000230:	b480      	push	{r7}
 8000232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000234:	bf00      	nop
 8000236:	e7fd      	b.n	8000234 <HardFault_Handler+0x4>

08000238 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000238:	b480      	push	{r7}
 800023a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800023c:	bf00      	nop
 800023e:	e7fd      	b.n	800023c <MemManage_Handler+0x4>

08000240 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000240:	b480      	push	{r7}
 8000242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000244:	bf00      	nop
 8000246:	e7fd      	b.n	8000244 <BusFault_Handler+0x4>

08000248 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000248:	b480      	push	{r7}
 800024a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800024c:	bf00      	nop
 800024e:	e7fd      	b.n	800024c <UsageFault_Handler+0x4>

08000250 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000250:	b480      	push	{r7}
 8000252:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000254:	bf00      	nop
 8000256:	46bd      	mov	sp, r7
 8000258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800025c:	4770      	bx	lr

0800025e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800025e:	b480      	push	{r7}
 8000260:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000262:	bf00      	nop
 8000264:	46bd      	mov	sp, r7
 8000266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800026a:	4770      	bx	lr

0800026c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800026c:	b480      	push	{r7}
 800026e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000270:	bf00      	nop
 8000272:	46bd      	mov	sp, r7
 8000274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000278:	4770      	bx	lr

0800027a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800027a:	b580      	push	{r7, lr}
 800027c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800027e:	f000 f90f 	bl	80004a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000282:	bf00      	nop
 8000284:	bd80      	pop	{r7, pc}
	...

08000288 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000288:	b480      	push	{r7}
 800028a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800028c:	4b06      	ldr	r3, [pc, #24]	@ (80002a8 <SystemInit+0x20>)
 800028e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000292:	4a05      	ldr	r2, [pc, #20]	@ (80002a8 <SystemInit+0x20>)
 8000294:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000298:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800029c:	bf00      	nop
 800029e:	46bd      	mov	sp, r7
 80002a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a4:	4770      	bx	lr
 80002a6:	bf00      	nop
 80002a8:	e000ed00 	.word	0xe000ed00

080002ac <tim2_pa0_pa1_pwm_init>:




void tim2_pa0_pa1_pwm_init(void)
{
 80002ac:	b480      	push	{r7}
 80002ae:	af00      	add	r7, sp, #0


	RCC -> AHB1ENR |= GPIOAEN;
 80002b0:	4b56      	ldr	r3, [pc, #344]	@ (800040c <tim2_pa0_pa1_pwm_init+0x160>)
 80002b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002b4:	4a55      	ldr	r2, [pc, #340]	@ (800040c <tim2_pa0_pa1_pwm_init+0x160>)
 80002b6:	f043 0301 	orr.w	r3, r3, #1
 80002ba:	6313      	str	r3, [r2, #48]	@ 0x30


	/*PA0*/
	GPIOA -> MODER &=~  	(1U<<0);
 80002bc:	4b54      	ldr	r3, [pc, #336]	@ (8000410 <tim2_pa0_pa1_pwm_init+0x164>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	4a53      	ldr	r2, [pc, #332]	@ (8000410 <tim2_pa0_pa1_pwm_init+0x164>)
 80002c2:	f023 0301 	bic.w	r3, r3, #1
 80002c6:	6013      	str	r3, [r2, #0]
	GPIOA -> MODER |=  		(1U<<1);
 80002c8:	4b51      	ldr	r3, [pc, #324]	@ (8000410 <tim2_pa0_pa1_pwm_init+0x164>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	4a50      	ldr	r2, [pc, #320]	@ (8000410 <tim2_pa0_pa1_pwm_init+0x164>)
 80002ce:	f043 0302 	orr.w	r3, r3, #2
 80002d2:	6013      	str	r3, [r2, #0]

	/*PA1*/
	GPIOA -> MODER &=~  	(1U<<2);
 80002d4:	4b4e      	ldr	r3, [pc, #312]	@ (8000410 <tim2_pa0_pa1_pwm_init+0x164>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	4a4d      	ldr	r2, [pc, #308]	@ (8000410 <tim2_pa0_pa1_pwm_init+0x164>)
 80002da:	f023 0304 	bic.w	r3, r3, #4
 80002de:	6013      	str	r3, [r2, #0]
	GPIOA -> MODER |=  		(1U<<3);
 80002e0:	4b4b      	ldr	r3, [pc, #300]	@ (8000410 <tim2_pa0_pa1_pwm_init+0x164>)
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	4a4a      	ldr	r2, [pc, #296]	@ (8000410 <tim2_pa0_pa1_pwm_init+0x164>)
 80002e6:	f043 0308 	orr.w	r3, r3, #8
 80002ea:	6013      	str	r3, [r2, #0]

	/*PA0*/
	GPIOA -> AFR[0] |=		(1U<<0);
 80002ec:	4b48      	ldr	r3, [pc, #288]	@ (8000410 <tim2_pa0_pa1_pwm_init+0x164>)
 80002ee:	6a1b      	ldr	r3, [r3, #32]
 80002f0:	4a47      	ldr	r2, [pc, #284]	@ (8000410 <tim2_pa0_pa1_pwm_init+0x164>)
 80002f2:	f043 0301 	orr.w	r3, r3, #1
 80002f6:	6213      	str	r3, [r2, #32]
	GPIOA -> AFR[0] &=~		(1U<<1);
 80002f8:	4b45      	ldr	r3, [pc, #276]	@ (8000410 <tim2_pa0_pa1_pwm_init+0x164>)
 80002fa:	6a1b      	ldr	r3, [r3, #32]
 80002fc:	4a44      	ldr	r2, [pc, #272]	@ (8000410 <tim2_pa0_pa1_pwm_init+0x164>)
 80002fe:	f023 0302 	bic.w	r3, r3, #2
 8000302:	6213      	str	r3, [r2, #32]
	GPIOA -> AFR[0] &=~		(1U<<2);
 8000304:	4b42      	ldr	r3, [pc, #264]	@ (8000410 <tim2_pa0_pa1_pwm_init+0x164>)
 8000306:	6a1b      	ldr	r3, [r3, #32]
 8000308:	4a41      	ldr	r2, [pc, #260]	@ (8000410 <tim2_pa0_pa1_pwm_init+0x164>)
 800030a:	f023 0304 	bic.w	r3, r3, #4
 800030e:	6213      	str	r3, [r2, #32]
	GPIOA -> AFR[0] &=~		(1U<<3);
 8000310:	4b3f      	ldr	r3, [pc, #252]	@ (8000410 <tim2_pa0_pa1_pwm_init+0x164>)
 8000312:	6a1b      	ldr	r3, [r3, #32]
 8000314:	4a3e      	ldr	r2, [pc, #248]	@ (8000410 <tim2_pa0_pa1_pwm_init+0x164>)
 8000316:	f023 0308 	bic.w	r3, r3, #8
 800031a:	6213      	str	r3, [r2, #32]


	/*PA1*/
	GPIOA -> AFR[0] |=		(1U<<4);
 800031c:	4b3c      	ldr	r3, [pc, #240]	@ (8000410 <tim2_pa0_pa1_pwm_init+0x164>)
 800031e:	6a1b      	ldr	r3, [r3, #32]
 8000320:	4a3b      	ldr	r2, [pc, #236]	@ (8000410 <tim2_pa0_pa1_pwm_init+0x164>)
 8000322:	f043 0310 	orr.w	r3, r3, #16
 8000326:	6213      	str	r3, [r2, #32]
	GPIOA -> AFR[0] &=~		(1U<<5);
 8000328:	4b39      	ldr	r3, [pc, #228]	@ (8000410 <tim2_pa0_pa1_pwm_init+0x164>)
 800032a:	6a1b      	ldr	r3, [r3, #32]
 800032c:	4a38      	ldr	r2, [pc, #224]	@ (8000410 <tim2_pa0_pa1_pwm_init+0x164>)
 800032e:	f023 0320 	bic.w	r3, r3, #32
 8000332:	6213      	str	r3, [r2, #32]
	GPIOA -> AFR[0] &=~		(1U<<6);
 8000334:	4b36      	ldr	r3, [pc, #216]	@ (8000410 <tim2_pa0_pa1_pwm_init+0x164>)
 8000336:	6a1b      	ldr	r3, [r3, #32]
 8000338:	4a35      	ldr	r2, [pc, #212]	@ (8000410 <tim2_pa0_pa1_pwm_init+0x164>)
 800033a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800033e:	6213      	str	r3, [r2, #32]
	GPIOA -> AFR[0] &=~		(1U<<7);
 8000340:	4b33      	ldr	r3, [pc, #204]	@ (8000410 <tim2_pa0_pa1_pwm_init+0x164>)
 8000342:	6a1b      	ldr	r3, [r3, #32]
 8000344:	4a32      	ldr	r2, [pc, #200]	@ (8000410 <tim2_pa0_pa1_pwm_init+0x164>)
 8000346:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800034a:	6213      	str	r3, [r2, #32]



	RCC -> APB1ENR |= TIM2EN;
 800034c:	4b2f      	ldr	r3, [pc, #188]	@ (800040c <tim2_pa0_pa1_pwm_init+0x160>)
 800034e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000350:	4a2e      	ldr	r2, [pc, #184]	@ (800040c <tim2_pa0_pa1_pwm_init+0x160>)
 8000352:	f043 0301 	orr.w	r3, r3, #1
 8000356:	6413      	str	r3, [r2, #64]	@ 0x40


	TIM2 ->PSC = 10-1;
 8000358:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800035c:	2209      	movs	r2, #9
 800035e:	629a      	str	r2, [r3, #40]	@ 0x28

	TIM2 ->ARR = 100-1;
 8000360:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000364:	2263      	movs	r2, #99	@ 0x63
 8000366:	62da      	str	r2, [r3, #44]	@ 0x2c

	TIM2 ->CNT = 0;
 8000368:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800036c:	2200      	movs	r2, #0
 800036e:	625a      	str	r2, [r3, #36]	@ 0x24


	TIM2 ->CCMR1 &=~	(1U<<4);
 8000370:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000374:	699b      	ldr	r3, [r3, #24]
 8000376:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800037a:	f023 0310 	bic.w	r3, r3, #16
 800037e:	6193      	str	r3, [r2, #24]
	TIM2 ->CCMR1 |=		(1U<<5);
 8000380:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000384:	699b      	ldr	r3, [r3, #24]
 8000386:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800038a:	f043 0320 	orr.w	r3, r3, #32
 800038e:	6193      	str	r3, [r2, #24]
	TIM2 ->CCMR1 |=		(1U<<6);
 8000390:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000394:	699b      	ldr	r3, [r3, #24]
 8000396:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800039a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800039e:	6193      	str	r3, [r2, #24]


	TIM2 ->CCMR1 &=~	(1U<<12);
 80003a0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80003a4:	699b      	ldr	r3, [r3, #24]
 80003a6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80003aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80003ae:	6193      	str	r3, [r2, #24]
	TIM2 ->CCMR1 |=		(1U<<13);
 80003b0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80003b4:	699b      	ldr	r3, [r3, #24]
 80003b6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80003ba:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80003be:	6193      	str	r3, [r2, #24]
	TIM2 ->CCMR1 |=		(1U<<14);
 80003c0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80003c4:	699b      	ldr	r3, [r3, #24]
 80003c6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80003ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80003ce:	6193      	str	r3, [r2, #24]



	TIM2 -> CCER |= 	(1U<<0);
 80003d0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80003d4:	6a1b      	ldr	r3, [r3, #32]
 80003d6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80003da:	f043 0301 	orr.w	r3, r3, #1
 80003de:	6213      	str	r3, [r2, #32]

	TIM2 -> CCER |= 	(1U<<4);
 80003e0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80003e4:	6a1b      	ldr	r3, [r3, #32]
 80003e6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80003ea:	f043 0310 	orr.w	r3, r3, #16
 80003ee:	6213      	str	r3, [r2, #32]

	TIM2 -> CR1 |= 	CR1_CEN;
 80003f0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80003fa:	f043 0301 	orr.w	r3, r3, #1
 80003fe:	6013      	str	r3, [r2, #0]


}
 8000400:	bf00      	nop
 8000402:	46bd      	mov	sp, r7
 8000404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000408:	4770      	bx	lr
 800040a:	bf00      	nop
 800040c:	40023800 	.word	0x40023800
 8000410:	40020000 	.word	0x40020000

08000414 <tim2_pa0_pa1_pwm_set_duty_cycle>:


void tim2_pa0_pa1_pwm_set_duty_cycle(uint8_t ch, uint32_t duty_cycle)
{
 8000414:	b480      	push	{r7}
 8000416:	b083      	sub	sp, #12
 8000418:	af00      	add	r7, sp, #0
 800041a:	4603      	mov	r3, r0
 800041c:	6039      	str	r1, [r7, #0]
 800041e:	71fb      	strb	r3, [r7, #7]
	switch(ch)
 8000420:	79fb      	ldrb	r3, [r7, #7]
 8000422:	2b01      	cmp	r3, #1
 8000424:	d002      	beq.n	800042c <tim2_pa0_pa1_pwm_set_duty_cycle+0x18>
 8000426:	2b02      	cmp	r3, #2
 8000428:	d005      	beq.n	8000436 <tim2_pa0_pa1_pwm_set_duty_cycle+0x22>
		break;

	case 2:
		TIM2 -> CCR2 = duty_cycle;
	default:
		break;
 800042a:	e008      	b.n	800043e <tim2_pa0_pa1_pwm_set_duty_cycle+0x2a>
		TIM2 -> CCR1 = duty_cycle;
 800042c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000430:	683b      	ldr	r3, [r7, #0]
 8000432:	6353      	str	r3, [r2, #52]	@ 0x34
		break;
 8000434:	e004      	b.n	8000440 <tim2_pa0_pa1_pwm_set_duty_cycle+0x2c>
		TIM2 -> CCR2 = duty_cycle;
 8000436:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800043a:	683b      	ldr	r3, [r7, #0]
 800043c:	6393      	str	r3, [r2, #56]	@ 0x38
		break;
 800043e:	bf00      	nop
	}
}
 8000440:	bf00      	nop
 8000442:	370c      	adds	r7, #12
 8000444:	46bd      	mov	sp, r7
 8000446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800044a:	4770      	bx	lr

0800044c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800044c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000484 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000450:	f7ff ff1a 	bl	8000288 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000454:	480c      	ldr	r0, [pc, #48]	@ (8000488 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000456:	490d      	ldr	r1, [pc, #52]	@ (800048c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000458:	4a0d      	ldr	r2, [pc, #52]	@ (8000490 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800045a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800045c:	e002      	b.n	8000464 <LoopCopyDataInit>

0800045e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800045e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000460:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000462:	3304      	adds	r3, #4

08000464 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000464:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000466:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000468:	d3f9      	bcc.n	800045e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800046a:	4a0a      	ldr	r2, [pc, #40]	@ (8000494 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800046c:	4c0a      	ldr	r4, [pc, #40]	@ (8000498 <LoopFillZerobss+0x22>)
  movs r3, #0
 800046e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000470:	e001      	b.n	8000476 <LoopFillZerobss>

08000472 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000472:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000474:	3204      	adds	r2, #4

08000476 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000476:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000478:	d3fb      	bcc.n	8000472 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800047a:	f000 f825 	bl	80004c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800047e:	f7ff fec1 	bl	8000204 <main>
  bx  lr    
 8000482:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000484:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000488:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800048c:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000490:	08000530 	.word	0x08000530
  ldr r2, =_sbss
 8000494:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000498:	20000028 	.word	0x20000028

0800049c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800049c:	e7fe      	b.n	800049c <ADC_IRQHandler>
	...

080004a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80004a0:	b480      	push	{r7}
 80004a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80004a4:	4b06      	ldr	r3, [pc, #24]	@ (80004c0 <HAL_IncTick+0x20>)
 80004a6:	781b      	ldrb	r3, [r3, #0]
 80004a8:	461a      	mov	r2, r3
 80004aa:	4b06      	ldr	r3, [pc, #24]	@ (80004c4 <HAL_IncTick+0x24>)
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	4413      	add	r3, r2
 80004b0:	4a04      	ldr	r2, [pc, #16]	@ (80004c4 <HAL_IncTick+0x24>)
 80004b2:	6013      	str	r3, [r2, #0]
}
 80004b4:	bf00      	nop
 80004b6:	46bd      	mov	sp, r7
 80004b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop
 80004c0:	20000000 	.word	0x20000000
 80004c4:	20000024 	.word	0x20000024

080004c8 <__libc_init_array>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	4d0d      	ldr	r5, [pc, #52]	@ (8000500 <__libc_init_array+0x38>)
 80004cc:	4c0d      	ldr	r4, [pc, #52]	@ (8000504 <__libc_init_array+0x3c>)
 80004ce:	1b64      	subs	r4, r4, r5
 80004d0:	10a4      	asrs	r4, r4, #2
 80004d2:	2600      	movs	r6, #0
 80004d4:	42a6      	cmp	r6, r4
 80004d6:	d109      	bne.n	80004ec <__libc_init_array+0x24>
 80004d8:	4d0b      	ldr	r5, [pc, #44]	@ (8000508 <__libc_init_array+0x40>)
 80004da:	4c0c      	ldr	r4, [pc, #48]	@ (800050c <__libc_init_array+0x44>)
 80004dc:	f000 f818 	bl	8000510 <_init>
 80004e0:	1b64      	subs	r4, r4, r5
 80004e2:	10a4      	asrs	r4, r4, #2
 80004e4:	2600      	movs	r6, #0
 80004e6:	42a6      	cmp	r6, r4
 80004e8:	d105      	bne.n	80004f6 <__libc_init_array+0x2e>
 80004ea:	bd70      	pop	{r4, r5, r6, pc}
 80004ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80004f0:	4798      	blx	r3
 80004f2:	3601      	adds	r6, #1
 80004f4:	e7ee      	b.n	80004d4 <__libc_init_array+0xc>
 80004f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80004fa:	4798      	blx	r3
 80004fc:	3601      	adds	r6, #1
 80004fe:	e7f2      	b.n	80004e6 <__libc_init_array+0x1e>
 8000500:	08000528 	.word	0x08000528
 8000504:	08000528 	.word	0x08000528
 8000508:	08000528 	.word	0x08000528
 800050c:	0800052c 	.word	0x0800052c

08000510 <_init>:
 8000510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000512:	bf00      	nop
 8000514:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000516:	bc08      	pop	{r3}
 8000518:	469e      	mov	lr, r3
 800051a:	4770      	bx	lr

0800051c <_fini>:
 800051c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800051e:	bf00      	nop
 8000520:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000522:	bc08      	pop	{r3}
 8000524:	469e      	mov	lr, r3
 8000526:	4770      	bx	lr
