module instruction_mem(instruction, reset, im_readAddr);
	output [31:0] instruction;
	input [6:0] im_readAddr;
	input reset;
	
	reg [31:0] mem[127:0];
	
	
	assign mem[0] = 32'b00100000000100000000000000000111;
	assign mem[1] = 32'b00100000000010000000000000000111;
	assign mem[2] = 32'b10101110000010000000000000000000;
	assign mem[3] = 32'b10001110000010000000000000000000;
	assign mem[4] = 32'b00100000000100010000000000000101;
	assign mem[5] = 32'b00100000000010010000000000000101;
	assign mem[6] = 32'b10101110001010010000000000000000;
	assign mem[7] = 32'b10001110001010010000000000000000;
	assign mem[8] = 32'b00100000000100100000000000000010;
	assign mem[9] = 32'b00100000000010100000000000000010;
	assign mem[10] = 32'b10101110010010100000000000000000;
	assign mem[11] = 32'b10001110010010100000000000000000;
	assign mem[12] = 32'b00100000000100110000000000000100;
	assign mem[13] = 32'b00100000000010110000000000000100;
	assign mem[14] = 32'b10101110011010110000000000000000;
	assign mem[15] = 32'b10001110011010110000000000000000;
	assign mem[16] = 32'b00000001100100110000000000100000;
	assign mem[17] = 32'b00000001000010010110100000100010;
	assign mem[18] = 32'b00100000000011110000000000000011;
	assign mem[19] = 32'b00000001111011010111000000100010;
	assign mem[20] = 32'b00011100000011100000000000011011;
	assign mem[21] = 32'b00100000000110000000000000000011;
	assign mem[22] = 32'b00100000000110010000000000000010;
	assign mem[23] = 32'b00000001010110000101000000000000;
	assign mem[24] = 32'b00000001010110010101000000000000;
	assign mem[25] = 32'b00100000000010110000000000000111;
	assign mem[26] = 32'b00001000000000000000000000011110;
	assign mem[27] = 32'b00100000000010100000000000000110;
	assign mem[28] = 32'b00100000000110000000000000000010;
	assign mem[29] = 32'b00000001011110000101100000000000;
	
	
	assign instruction = reset ? mem[im_readAddr] : 32'b0;
endmodule
