#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Sep 21 08:47:30 2021
# Process ID: 12248
# Current directory: C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12328 C:\Users\jespe\Desktop\Uni_Civil_9_Semester\Embedded_course\ERTS\Assignment2\Assignment2.xpr
# Log file: C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/vivado.log
# Journal file: C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.xpr
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk -hwspec C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk/system_wrapper.hdf
launch_sdk -workspace C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk -hwspec C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk/system_wrapper.hdf
launch_sdk -workspace C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk -hwspec C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk/system_wrapper.hdf
open_bd_design {C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.srcs/sources_1/bd/system/system.bd}
set_property  ip_repo_paths  {c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/Vivado_opgaver/Intro_Opgaver/lab3/led_ip_1.0 C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/matrix_ip_1.0} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_ip:1.0 matrix_ip_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/processing_system7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins matrix_ip_0/S00_AXI]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.runs/impl_1/system_wrapper.sysdef C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk -hwspec C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk/system_wrapper.hdf
file copy -force C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.runs/impl_1/system_wrapper.sysdef C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk -hwspec C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk/system_wrapper.hdf
set_property name matrix_ip [get_bd_cells matrix_ip_0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
validate_bd_design -force
reset_run synth_1
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.runs/impl_1/system_wrapper.sysdef C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk -hwspec C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk/system_wrapper.hdf
file copy -force C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.runs/impl_1/system_wrapper.sysdef C:/Users/jespe/Desktop/test/system_wrapper.hdf

launch_sdk -workspace C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk -hwspec C:/Users/jespe/Desktop/test/system_wrapper.hdf
launch_sdk -workspace C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk -hwspec C:/Users/jespe/Desktop/test/system_wrapper.hdf
launch_sdk -workspace C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk -hwspec C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk/system_wrapper.hdf
launch_sdk -workspace C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk -hwspec C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk/system_wrapper.hdf
file copy -force C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.runs/impl_1/system_wrapper.sysdef C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk -hwspec C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk/system_wrapper.hdf
