Universal Asynchronous Receiver Transmitter (UART)

A simple UART interface for use on an FPGA. Parameterized baud rate and required clock (default 11500 baud and 25 MHz).
Top level circuit uses a loopback to verify working.

Synthesized and implemented on a Lattice ICE40-HX1K FPGA
