A simple accumulator to demonstrate the VLSI design and logical synthesis flow.





