===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 31.6002 seconds

  ----Wall Time----  ----Name----
    3.8384 ( 12.1%)  FIR Parser
   14.9683 ( 47.4%)  'firrtl.circuit' Pipeline
    1.4325 (  4.5%)    'firrtl.module' Pipeline
    1.2811 (  4.1%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1514 (  0.5%)      LowerCHIRRTL
    0.1007 (  0.3%)    InferWidths
    0.7187 (  2.3%)    InferResets
    0.0199 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.7091 (  2.2%)    LowerFIRRTLTypes
    6.3608 ( 20.1%)    'firrtl.module' Pipeline
    0.9097 (  2.9%)      ExpandWhens
    5.4511 ( 17.3%)      Canonicalizer
    0.4062 (  1.3%)    Inliner
    1.1016 (  3.5%)    IMConstProp
    0.0331 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.1386 ( 13.1%)    'firrtl.module' Pipeline
    4.1386 ( 13.1%)      Canonicalizer
    2.3905 (  7.6%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    7.1813 ( 22.7%)  'hw.module' Pipeline
    0.0849 (  0.3%)    HWCleanup
    1.0637 (  3.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    5.9520 ( 18.8%)    Canonicalizer
    0.0807 (  0.3%)    HWLegalizeModules
    0.3617 (  1.1%)  HWLegalizeNames
    0.8697 (  2.8%)  'hw.module' Pipeline
    0.8697 (  2.8%)    PrettifyVerilog
    1.9883 (  6.3%)  ExportVerilog emission
    0.0018 (  0.0%)  Rest
   31.6002 (100.0%)  Total

{
  totalTime: 31.629,
  maxMemory: 597237760
}
