
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/gcc_39B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000001 cycles: 2500071 heartbeat IPC: 3.99989 cumulative IPC: 3.99989 (Simulation time: 0 hr 0 min 42 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500071 (Simulation time: 0 hr 0 min 42 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 10648440 heartbeat IPC: 1.22724 cumulative IPC: 1.22724 (Simulation time: 0 hr 2 min 12 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 18750773 heartbeat IPC: 1.23421 cumulative IPC: 1.23072 (Simulation time: 0 hr 3 min 34 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 26891267 heartbeat IPC: 1.22843 cumulative IPC: 1.22995 (Simulation time: 0 hr 4 min 53 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 35001226 heartbeat IPC: 1.23305 cumulative IPC: 1.23073 (Simulation time: 0 hr 6 min 11 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 43120401 heartbeat IPC: 1.23165 cumulative IPC: 1.23091 (Simulation time: 0 hr 7 min 32 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 51219899 heartbeat IPC: 1.23464 cumulative IPC: 1.23153 (Simulation time: 0 hr 9 min 4 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 59293445 heartbeat IPC: 1.23861 cumulative IPC: 1.23254 (Simulation time: 0 hr 10 min 37 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 67416744 heartbeat IPC: 1.23103 cumulative IPC: 1.23235 (Simulation time: 0 hr 12 min 13 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 75484645 heartbeat IPC: 1.23948 cumulative IPC: 1.23314 (Simulation time: 0 hr 13 min 46 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 83573797 heartbeat IPC: 1.23622 cumulative IPC: 1.23345 (Simulation time: 0 hr 15 min 26 sec) 
Finished CPU 0 instructions: 100000000 cycles: 81073726 cumulative IPC: 1.23345 (Simulation time: 0 hr 15 min 26 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.23345 instructions: 100000000 cycles: 81073726
cpu0_DTLB TOTAL     ACCESS:   24812085  HIT:   24790777  MISS:      21308
cpu0_DTLB LOAD      ACCESS:   13650919  HIT:   13629990  MISS:      20929
cpu0_DTLB RFO       ACCESS:   11161166  HIT:   11160787  MISS:        379
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 26.2187 cycles
cpu0_ITLB TOTAL     ACCESS:    4062079  HIT:    4062079  MISS:          0
cpu0_ITLB LOAD      ACCESS:    4062079  HIT:    4062079  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: nan cycles
cpu0_L1I TOTAL     ACCESS:   16160290  HIT:   16160289  MISS:          1
cpu0_L1I LOAD      ACCESS:   16160290  HIT:   16160289  MISS:          1
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 194 cycles
cpu0_STLB TOTAL     ACCESS:      21308  HIT:      19344  MISS:       1964
cpu0_STLB LOAD      ACCESS:      20929  HIT:      19022  MISS:       1907
cpu0_STLB RFO       ACCESS:        379  HIT:        322  MISS:         57
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 186.771 cycles
cpu0_L1D TOTAL     ACCESS:   33355186  HIT:   33219492  MISS:     135694
cpu0_L1D LOAD      ACCESS:   15746619  HIT:   15615118  MISS:     131501
cpu0_L1D RFO       ACCESS:   17606609  HIT:   17602861  MISS:       3748
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       1958  HIT:       1513  MISS:        445
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 44.0419 cycles
cpu0_L2C TOTAL     ACCESS:     145757  HIT:     120872  MISS:      24885
cpu0_L2C LOAD      ACCESS:     131497  HIT:     110010  MISS:      21487
cpu0_L2C RFO       ACCESS:       3748  HIT:        354  MISS:       3394
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      10067  HIT:      10063  MISS:          4
cpu0_L2C TRANSLATION ACCESS:        445  HIT:        445  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 180.175 cycles
LLC TOTAL     ACCESS:      31013  HIT:       6437  MISS:      24576
LLC LOAD      ACCESS:      21487  HIT:        309  MISS:      21178
LLC RFO       ACCESS:       3394  HIT:          0  MISS:       3394
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:       6132  HIT:       6128  MISS:          4
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 161.179 cycles
Insertion Distribution: 
	LOAD 0 0 20557 3416 
	RFO 0 0 3718 0 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 4 
	 0 0 15 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        958  ROW_BUFFER_MISS:      23614
 DBUS AVG_CONGESTED_CYCLE:    3.50048
 WQ ROW_BUFFER_HIT:         85  ROW_BUFFER_MISS:         71  FULL:          0


CPU 0 Branch Prediction Accuracy: 99.434% MPKI: 1.29884 Average ROB Occupancy at Mispredict: 45.0441
Branch type MPKI
BRANCH_DIRECT_JUMP: 2e-05
BRANCH_INDIRECT: 4e-05
BRANCH_CONDITIONAL: 1.29867
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00011
BRANCH_RETURN: 0

