// Seed: 1125362642
module module_0 ();
  wire id_1, id_2 = id_1;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2
  );
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    input tri id_2,
    output supply1 id_3
);
  logic [7:0] id_5;
  module_0 modCall_1 ();
  uwire id_6 = 1, id_7;
  assign id_0 = id_2 * 1 * id_5[1] - 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
endmodule
