-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- PROGRAM		"Quartus II 64-Bit"
-- VERSION		"Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
-- CREATED		"Fri Jul 09 04:36:38 2021"

LIBRARY ieee;
USE ieee.std_logic_1164.all; 

LIBRARY work;

ENTITY counter IS 
	PORT
	(
		clk_50Mhz :  IN  STD_LOGIC;
		saidas :  OUT  STD_LOGIC_VECTOR(6 DOWNTO 0)
	);
END counter;

ARCHITECTURE bdf_type OF counter IS 

COMPONENT divfreq
GENERIC (clk_divider : INTEGER
			);
	PORT(clk_50Mhz : IN STD_LOGIC;
		 clk_1 : OUT STD_LOGIC
	);
END COMPONENT;

COMPONENT contador7seg
	PORT(clk_in : IN STD_LOGIC;
		 saidas : OUT STD_LOGIC_VECTOR(6 DOWNTO 0)
	);
END COMPONENT;

SIGNAL	SYNTHESIZED_WIRE_0 :  STD_LOGIC;


BEGIN 



b2v_inst : divfreq
GENERIC MAP(clk_divider => 50000000
			)
PORT MAP(clk_50Mhz => clk_50Mhz,
		 clk_1 => SYNTHESIZED_WIRE_0);


b2v_inst2 : contador7seg
PORT MAP(clk_in => SYNTHESIZED_WIRE_0,
		 saidas => saidas);


END bdf_type;