{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 06 09:06:13 2015 " "Info: Processing started: Wed May 06 09:06:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DMFBTrainMoveVoltageGenerator -c DMFBTrainMoveVoltageGenerator " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DMFBTrainMoveVoltageGenerator -c DMFBTrainMoveVoltageGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DMFBTrainMoveVoltageGenerator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DMFBTrainMoveVoltageGenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMFBTrainMoveVoltageGenerator " "Info: Found entity 1: DMFBTrainMoveVoltageGenerator" {  } { { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DMFB_Train_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DMFB_Train_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMFB_Train_Controller " "Info: Found entity 1: DMFB_Train_Controller" {  } { { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xTimer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file xTimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 xTimer " "Info: Found entity 1: xTimer" {  } { { "xTimer.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/xTimer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "NextMoveGenerator.v(35) " "Warning (10268): Verilog HDL information at NextMoveGenerator.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NextMoveGenerator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file NextMoveGenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 NextMoveGenerator " "Info: Found entity 1: NextMoveGenerator" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DMFB_Train_Datapath.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DMFB_Train_Datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMFB_Train_Datapath " "Info: Found entity 1: DMFB_Train_Datapath" {  } { { "DMFB_Train_Datapath.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Datapath.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display_Generator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Display_Generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Generator " "Info: Found entity 1: Display_Generator" {  } { { "Display_Generator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/Display_Generator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Train_Display_Generator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Train_Display_Generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Train_Display_Generator " "Info: Found entity 1: Train_Display_Generator" {  } { { "Train_Display_Generator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/Train_Display_Generator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DMFBTrainMoveVoltageGenerator " "Info: Elaborating entity \"DMFBTrainMoveVoltageGenerator\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMFB_Train_Controller DMFB_Train_Controller:C0 " "Info: Elaborating entity \"DMFB_Train_Controller\" for hierarchy \"DMFB_Train_Controller:C0\"" {  } { { "DMFBTrainMoveVoltageGenerator.v" "C0" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMFB_Train_Datapath DMFB_Train_Datapath:D0 " "Info: Elaborating entity \"DMFB_Train_Datapath\" for hierarchy \"DMFB_Train_Datapath:D0\"" {  } { { "DMFBTrainMoveVoltageGenerator.v" "D0" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NextMoveGenerator DMFB_Train_Datapath:D0\|NextMoveGenerator:N0 " "Info: Elaborating entity \"NextMoveGenerator\" for hierarchy \"DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\"" {  } { { "DMFB_Train_Datapath.v" "N0" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Datapath.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 NextMoveGenerator.v(50) " "Warning (10230): Verilog HDL assignment warning at NextMoveGenerator.v(50): truncated value with size 4 to match size of target (3)" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 NextMoveGenerator.v(55) " "Warning (10230): Verilog HDL assignment warning at NextMoveGenerator.v(55): truncated value with size 4 to match size of target (3)" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 NextMoveGenerator.v(74) " "Warning (10230): Verilog HDL assignment warning at NextMoveGenerator.v(74): truncated value with size 32 to match size of target (2)" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 NextMoveGenerator.v(78) " "Warning (10230): Verilog HDL assignment warning at NextMoveGenerator.v(78): truncated value with size 32 to match size of target (2)" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 NextMoveGenerator.v(82) " "Warning (10230): Verilog HDL assignment warning at NextMoveGenerator.v(82): truncated value with size 32 to match size of target (2)" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 NextMoveGenerator.v(86) " "Warning (10230): Verilog HDL assignment warning at NextMoveGenerator.v(86): truncated value with size 32 to match size of target (4)" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 NextMoveGenerator.v(98) " "Warning (10230): Verilog HDL assignment warning at NextMoveGenerator.v(98): truncated value with size 32 to match size of target (2)" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 NextMoveGenerator.v(102) " "Warning (10230): Verilog HDL assignment warning at NextMoveGenerator.v(102): truncated value with size 32 to match size of target (4)" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xTimer DMFB_Train_Datapath:D0\|xTimer:T0 " "Info: Elaborating entity \"xTimer\" for hierarchy \"DMFB_Train_Datapath:D0\|xTimer:T0\"" {  } { { "DMFB_Train_Datapath.v" "T0" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Datapath.v" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 xTimer.v(49) " "Warning (10230): Verilog HDL assignment warning at xTimer.v(49): truncated value with size 32 to match size of target (28)" {  } { { "xTimer.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/xTimer.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 xTimer.v(62) " "Warning (10230): Verilog HDL assignment warning at xTimer.v(62): truncated value with size 32 to match size of target (28)" {  } { { "xTimer.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/xTimer.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Generator DMFB_Train_Datapath:D0\|Display_Generator:D1 " "Info: Elaborating entity \"Display_Generator\" for hierarchy \"DMFB_Train_Datapath:D0\|Display_Generator:D1\"" {  } { { "DMFB_Train_Datapath.v" "D1" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Datapath.v" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Train_Display_Generator DMFB_Train_Datapath:D0\|Train_Display_Generator:D5 " "Info: Elaborating entity \"Train_Display_Generator\" for hierarchy \"DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\"" {  } { { "DMFB_Train_Datapath.v" "D5" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Datapath.v" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "display3\[0\] VCC " "Warning (13410): Pin \"display3\[0\]\" is stuck at VCC" {  } { { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "display3\[1\] VCC " "Warning (13410): Pin \"display3\[1\]\" is stuck at VCC" {  } { { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "display3\[2\] VCC " "Warning (13410): Pin \"display3\[2\]\" is stuck at VCC" {  } { { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "display3\[3\] VCC " "Warning (13410): Pin \"display3\[3\]\" is stuck at VCC" {  } { { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "display3\[4\] VCC " "Warning (13410): Pin \"display3\[4\]\" is stuck at VCC" {  } { { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "display3\[5\] VCC " "Warning (13410): Pin \"display3\[5\]\" is stuck at VCC" {  } { { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "display3\[6\] VCC " "Warning (13410): Pin \"display3\[6\]\" is stuck at VCC" {  } { { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "display4\[0\] VCC " "Warning (13410): Pin \"display4\[0\]\" is stuck at VCC" {  } { { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "display4\[1\] VCC " "Warning (13410): Pin \"display4\[1\]\" is stuck at VCC" {  } { { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "display4\[2\] VCC " "Warning (13410): Pin \"display4\[2\]\" is stuck at VCC" {  } { { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "display4\[3\] VCC " "Warning (13410): Pin \"display4\[3\]\" is stuck at VCC" {  } { { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "display4\[4\] VCC " "Warning (13410): Pin \"display4\[4\]\" is stuck at VCC" {  } { { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "display4\[5\] VCC " "Warning (13410): Pin \"display4\[5\]\" is stuck at VCC" {  } { { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "display4\[6\] VCC " "Warning (13410): Pin \"display4\[6\]\" is stuck at VCC" {  } { { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DMFB_Train_Controller:C0\|stateCurrent~15 " "Info: Register \"DMFB_Train_Controller:C0\|stateCurrent~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DMFB_Train_Controller:C0\|stateCurrent~16 " "Info: Register \"DMFB_Train_Controller:C0\|stateCurrent~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.map.smsg " "Info: Generated suppressed messages file C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "333 " "Info: Implemented 333 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Info: Implemented 84 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "236 " "Info: Implemented 236 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 06 09:06:16 2015 " "Info: Processing ended: Wed May 06 09:06:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 06 09:06:17 2015 " "Info: Processing started: Wed May 06 09:06:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DMFBTrainMoveVoltageGenerator -c DMFBTrainMoveVoltageGenerator " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DMFBTrainMoveVoltageGenerator -c DMFBTrainMoveVoltageGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DMFBTrainMoveVoltageGenerator EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"DMFBTrainMoveVoltageGenerator\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 97 " "Warning: No exact pin location assignment(s) for 8 pins of 97 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3\[0\] " "Info: Pin A3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { A3[0] } } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 33 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3\[1\] " "Info: Pin A3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { A3[1] } } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 33 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3\[2\] " "Info: Pin A3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { A3[2] } } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 33 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3\[3\] " "Info: Pin A3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { A3[3] } } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 33 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4\[0\] " "Info: Pin A4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { A4[0] } } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 34 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4\[1\] " "Info: Pin A4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { A4[1] } } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 34 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4\[2\] " "Info: Pin A4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { A4[2] } } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 34 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4\[3\] " "Info: Pin A4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { A4[3] } } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 34 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DMFB_Train_Controller:C0\|next " "Info: Destination node DMFB_Train_Controller:C0\|next" {  } { { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 23 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DMFB_Train_Controller:C0|next } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { clock } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DMFB_Train_Controller:C0\|next  " "Info: Automatically promoted node DMFB_Train_Controller:C0\|next " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DMFB_Train_Controller:C0\|Selector4~3 " "Info: Destination node DMFB_Train_Controller:C0\|Selector4~3" {  } { { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 69 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DMFB_Train_Controller:C0|Selector4~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 23 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DMFB_Train_Controller:C0|next } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Info: Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 17 47 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  47 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 15 44 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 3 62 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 23 36 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 17 41 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 14 42 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.370 ns register register " "Info: Estimated most critical path is register to register delay of 4.370 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|A4\[3\] 1 REG LAB_X57_Y13 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X57_Y13; Fanout = 12; REG Node = 'DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|A4\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A4[3] } "NODE_NAME" } } { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.150 ns) 1.104 ns DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|Equal0~4 2 COMB LAB_X53_Y13 3 " "Info: 2: + IC(0.954 ns) + CELL(0.150 ns) = 1.104 ns; Loc. = LAB_X53_Y13; Fanout = 3; COMB Node = 'DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|Equal0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.104 ns" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A4[3] DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal0~4 } "NODE_NAME" } } { "Train_Display_Generator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/Train_Display_Generator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 1.669 ns DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|Equal4~2 3 COMB LAB_X53_Y13 1 " "Info: 3: + IC(0.415 ns) + CELL(0.150 ns) = 1.669 ns; Loc. = LAB_X53_Y13; Fanout = 1; COMB Node = 'DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|Equal4~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal0~4 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal4~2 } "NODE_NAME" } } { "Train_Display_Generator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/Train_Display_Generator.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.150 ns) 2.695 ns DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|Equal4~3 4 COMB LAB_X56_Y13 3 " "Info: 4: + IC(0.876 ns) + CELL(0.150 ns) = 2.695 ns; Loc. = LAB_X56_Y13; Fanout = 3; COMB Node = 'DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|Equal4~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal4~2 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal4~3 } "NODE_NAME" } } { "Train_Display_Generator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/Train_Display_Generator.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.420 ns) 3.721 ns DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|disp10~20 5 COMB LAB_X54_Y13 1 " "Info: 5: + IC(0.606 ns) + CELL(0.420 ns) = 3.721 ns; Loc. = LAB_X54_Y13; Fanout = 1; COMB Node = 'DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|disp10~20'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal4~3 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~20 } "NODE_NAME" } } { "Train_Display_Generator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/Train_Display_Generator.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 4.286 ns DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|disp10~21 6 COMB LAB_X54_Y13 1 " "Info: 6: + IC(0.415 ns) + CELL(0.150 ns) = 4.286 ns; Loc. = LAB_X54_Y13; Fanout = 1; COMB Node = 'DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|disp10~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~20 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~21 } "NODE_NAME" } } { "Train_Display_Generator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/Train_Display_Generator.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.370 ns DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|disp10\[4\] 7 REG LAB_X54_Y13 1 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 4.370 ns; Loc. = LAB_X54_Y13; Fanout = 1; REG Node = 'DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|disp10\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~21 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10[4] } "NODE_NAME" } } { "Train_Display_Generator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/Train_Display_Generator.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.104 ns ( 25.26 % ) " "Info: Total cell delay = 1.104 ns ( 25.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.266 ns ( 74.74 % ) " "Info: Total interconnect delay = 3.266 ns ( 74.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.370 ns" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A4[3] DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal0~4 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal4~2 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal4~3 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~20 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~21 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10[4] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X55_Y12 X65_Y23 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "84 " "Warning: Found 84 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "voltageActuation 0 " "Info: Pin \"voltageActuation\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1\[0\] 0 " "Info: Pin \"A1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1\[1\] 0 " "Info: Pin \"A1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1\[2\] 0 " "Info: Pin \"A1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1\[3\] 0 " "Info: Pin \"A1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A2\[0\] 0 " "Info: Pin \"A2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A2\[1\] 0 " "Info: Pin \"A2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A2\[2\] 0 " "Info: Pin \"A2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A2\[3\] 0 " "Info: Pin \"A2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A3\[0\] 0 " "Info: Pin \"A3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A3\[1\] 0 " "Info: Pin \"A3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A3\[2\] 0 " "Info: Pin \"A3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A3\[3\] 0 " "Info: Pin \"A3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A4\[0\] 0 " "Info: Pin \"A4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A4\[1\] 0 " "Info: Pin \"A4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A4\[2\] 0 " "Info: Pin \"A4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A4\[3\] 0 " "Info: Pin \"A4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reachDest 0 " "Info: Pin \"reachDest\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[0\] 0 " "Info: Pin \"display1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[1\] 0 " "Info: Pin \"display1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[2\] 0 " "Info: Pin \"display1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[3\] 0 " "Info: Pin \"display1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[4\] 0 " "Info: Pin \"display1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[5\] 0 " "Info: Pin \"display1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[6\] 0 " "Info: Pin \"display1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display2\[0\] 0 " "Info: Pin \"display2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display2\[1\] 0 " "Info: Pin \"display2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display2\[2\] 0 " "Info: Pin \"display2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display2\[3\] 0 " "Info: Pin \"display2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display2\[4\] 0 " "Info: Pin \"display2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display2\[5\] 0 " "Info: Pin \"display2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display2\[6\] 0 " "Info: Pin \"display2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display3\[0\] 0 " "Info: Pin \"display3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display3\[1\] 0 " "Info: Pin \"display3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display3\[2\] 0 " "Info: Pin \"display3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display3\[3\] 0 " "Info: Pin \"display3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display3\[4\] 0 " "Info: Pin \"display3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display3\[5\] 0 " "Info: Pin \"display3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display3\[6\] 0 " "Info: Pin \"display3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display4\[0\] 0 " "Info: Pin \"display4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display4\[1\] 0 " "Info: Pin \"display4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display4\[2\] 0 " "Info: Pin \"display4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display4\[3\] 0 " "Info: Pin \"display4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display4\[4\] 0 " "Info: Pin \"display4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display4\[5\] 0 " "Info: Pin \"display4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display4\[6\] 0 " "Info: Pin \"display4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display5\[0\] 0 " "Info: Pin \"display5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display5\[1\] 0 " "Info: Pin \"display5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display5\[2\] 0 " "Info: Pin \"display5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display5\[3\] 0 " "Info: Pin \"display5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display5\[4\] 0 " "Info: Pin \"display5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display5\[5\] 0 " "Info: Pin \"display5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display5\[6\] 0 " "Info: Pin \"display5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display5\[7\] 0 " "Info: Pin \"display5\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display5\[8\] 0 " "Info: Pin \"display5\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display5\[9\] 0 " "Info: Pin \"display5\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display6\[0\] 0 " "Info: Pin \"display6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display6\[1\] 0 " "Info: Pin \"display6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display6\[2\] 0 " "Info: Pin \"display6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display6\[3\] 0 " "Info: Pin \"display6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display6\[4\] 0 " "Info: Pin \"display6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display6\[5\] 0 " "Info: Pin \"display6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display6\[6\] 0 " "Info: Pin \"display6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display7\[0\] 0 " "Info: Pin \"display7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display7\[1\] 0 " "Info: Pin \"display7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display7\[2\] 0 " "Info: Pin \"display7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display7\[3\] 0 " "Info: Pin \"display7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display7\[4\] 0 " "Info: Pin \"display7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display7\[5\] 0 " "Info: Pin \"display7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display7\[6\] 0 " "Info: Pin \"display7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display8\[0\] 0 " "Info: Pin \"display8\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display8\[1\] 0 " "Info: Pin \"display8\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display8\[2\] 0 " "Info: Pin \"display8\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display8\[3\] 0 " "Info: Pin \"display8\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display8\[4\] 0 " "Info: Pin \"display8\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display8\[5\] 0 " "Info: Pin \"display8\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display8\[6\] 0 " "Info: Pin \"display8\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display9\[0\] 0 " "Info: Pin \"display9\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display9\[1\] 0 " "Info: Pin \"display9\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display9\[2\] 0 " "Info: Pin \"display9\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display9\[3\] 0 " "Info: Pin \"display9\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display9\[4\] 0 " "Info: Pin \"display9\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display9\[5\] 0 " "Info: Pin \"display9\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display9\[6\] 0 " "Info: Pin \"display9\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "14 " "Warning: Following 14 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display3\[0\] VCC " "Info: Pin display3\[0\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { display3[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "display3\[0\]" } } } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 40 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display3\[1\] VCC " "Info: Pin display3\[1\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { display3[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "display3\[1\]" } } } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 40 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display3\[2\] VCC " "Info: Pin display3\[2\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { display3[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "display3\[2\]" } } } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 40 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display3\[3\] VCC " "Info: Pin display3\[3\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { display3[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "display3\[3\]" } } } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 40 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display3\[4\] VCC " "Info: Pin display3\[4\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { display3[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "display3\[4\]" } } } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 40 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display3[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display3\[5\] VCC " "Info: Pin display3\[5\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { display3[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "display3\[5\]" } } } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 40 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display3[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display3\[6\] VCC " "Info: Pin display3\[6\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { display3[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "display3\[6\]" } } } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 40 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display3[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display4\[0\] VCC " "Info: Pin display4\[0\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { display4[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "display4\[0\]" } } } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 41 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display4\[1\] VCC " "Info: Pin display4\[1\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { display4[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "display4\[1\]" } } } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 41 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display4\[2\] VCC " "Info: Pin display4\[2\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { display4[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "display4\[2\]" } } } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 41 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display4\[3\] VCC " "Info: Pin display4\[3\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { display4[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "display4\[3\]" } } } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 41 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display4\[4\] VCC " "Info: Pin display4\[4\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { display4[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "display4\[4\]" } } } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 41 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display4[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display4\[5\] VCC " "Info: Pin display4\[5\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { display4[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "display4\[5\]" } } } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 41 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display4[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display4\[6\] VCC " "Info: Pin display4\[6\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { display4[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "display4\[6\]" } } } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 41 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display4[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "286 " "Info: Peak virtual memory: 286 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 06 09:06:24 2015 " "Info: Processing ended: Wed May 06 09:06:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 06 09:06:25 2015 " "Info: Processing started: Wed May 06 09:06:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DMFBTrainMoveVoltageGenerator -c DMFBTrainMoveVoltageGenerator " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DMFBTrainMoveVoltageGenerator -c DMFBTrainMoveVoltageGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "262 " "Info: Peak virtual memory: 262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 06 09:06:27 2015 " "Info: Processing ended: Wed May 06 09:06:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 06 09:06:28 2015 " "Info: Processing started: Wed May 06 09:06:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DMFBTrainMoveVoltageGenerator -c DMFBTrainMoveVoltageGenerator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DMFBTrainMoveVoltageGenerator -c DMFBTrainMoveVoltageGenerator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "DMFB_Train_Controller:C0\|next " "Info: Detected ripple clock \"DMFB_Train_Controller:C0\|next\" as buffer" {  } { { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 23 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DMFB_Train_Controller:C0\|next" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|A3\[3\] register DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|disp10\[4\] 63.24 MHz 15.814 ns Internal " "Info: Clock \"clock\" has Internal fmax of 63.24 MHz between source register \"DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|A3\[3\]\" and destination register \"DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|disp10\[4\]\" (period= 15.814 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.955 ns + Longest register register " "Info: + Longest register to register delay is 3.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|A3\[3\] 1 REG LCFF_X57_Y13_N31 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y13_N31; Fanout = 12; REG Node = 'DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|A3\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] } "NODE_NAME" } } { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.398 ns) 1.148 ns DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|Equal5~0 2 COMB LCCOMB_X56_Y13_N8 2 " "Info: 2: + IC(0.750 ns) + CELL(0.398 ns) = 1.148 ns; Loc. = LCCOMB_X56_Y13_N8; Fanout = 2; COMB Node = 'DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|Equal5~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal5~0 } "NODE_NAME" } } { "Train_Display_Generator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/Train_Display_Generator.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.275 ns) 1.695 ns DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|Equal1~2 3 COMB LCCOMB_X56_Y13_N26 2 " "Info: 3: + IC(0.272 ns) + CELL(0.275 ns) = 1.695 ns; Loc. = LCCOMB_X56_Y13_N26; Fanout = 2; COMB Node = 'DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|Equal1~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal5~0 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal1~2 } "NODE_NAME" } } { "Train_Display_Generator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/Train_Display_Generator.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.389 ns) 2.339 ns DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|Equal3~2 4 COMB LCCOMB_X56_Y13_N20 3 " "Info: 4: + IC(0.255 ns) + CELL(0.389 ns) = 2.339 ns; Loc. = LCCOMB_X56_Y13_N20; Fanout = 3; COMB Node = 'DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|Equal3~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal1~2 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal3~2 } "NODE_NAME" } } { "Train_Display_Generator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/Train_Display_Generator.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.420 ns) 3.453 ns DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|disp10~20 5 COMB LCCOMB_X54_Y13_N22 1 " "Info: 5: + IC(0.694 ns) + CELL(0.420 ns) = 3.453 ns; Loc. = LCCOMB_X54_Y13_N22; Fanout = 1; COMB Node = 'DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|disp10~20'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal3~2 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~20 } "NODE_NAME" } } { "Train_Display_Generator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/Train_Display_Generator.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.150 ns) 3.871 ns DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|disp10~21 6 COMB LCCOMB_X54_Y13_N4 1 " "Info: 6: + IC(0.268 ns) + CELL(0.150 ns) = 3.871 ns; Loc. = LCCOMB_X54_Y13_N4; Fanout = 1; COMB Node = 'DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|disp10~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~20 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~21 } "NODE_NAME" } } { "Train_Display_Generator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/Train_Display_Generator.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.955 ns DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|disp10\[4\] 7 REG LCFF_X54_Y13_N5 1 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.955 ns; Loc. = LCFF_X54_Y13_N5; Fanout = 1; REG Node = 'DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|disp10\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~21 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10[4] } "NODE_NAME" } } { "Train_Display_Generator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/Train_Display_Generator.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.716 ns ( 43.39 % ) " "Info: Total cell delay = 1.716 ns ( 43.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.239 ns ( 56.61 % ) " "Info: Total interconnect delay = 2.239 ns ( 56.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.955 ns" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal5~0 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal1~2 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal3~2 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~20 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~21 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.955 ns" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal5~0 {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal1~2 {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal3~2 {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~20 {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~21 {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10[4] {} } { 0.000ns 0.750ns 0.272ns 0.255ns 0.694ns 0.268ns 0.000ns } { 0.000ns 0.398ns 0.275ns 0.389ns 0.420ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.738 ns - Smallest " "Info: - Smallest clock skew is -3.738 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.669 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 89 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 89; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|disp10\[4\] 3 REG LCFF_X54_Y13_N5 1 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X54_Y13_N5; Fanout = 1; REG Node = 'DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|disp10\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { clock~clkctrl DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10[4] } "NODE_NAME" } } { "Train_Display_Generator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/Train_Display_Generator.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clock clock~clkctrl DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clock {} clock~combout {} clock~clkctrl {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10[4] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.407 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.949 ns) + CELL(0.787 ns) 3.735 ns DMFB_Train_Controller:C0\|next 2 REG LCFF_X62_Y15_N5 2 " "Info: 2: + IC(1.949 ns) + CELL(0.787 ns) = 3.735 ns; Loc. = LCFF_X62_Y15_N5; Fanout = 2; REG Node = 'DMFB_Train_Controller:C0\|next'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clock DMFB_Train_Controller:C0|next } "NODE_NAME" } } { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.000 ns) 4.846 ns DMFB_Train_Controller:C0\|next~clkctrl 3 COMB CLKCTRL_G5 28 " "Info: 3: + IC(1.111 ns) + CELL(0.000 ns) = 4.846 ns; Loc. = CLKCTRL_G5; Fanout = 28; COMB Node = 'DMFB_Train_Controller:C0\|next~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { DMFB_Train_Controller:C0|next DMFB_Train_Controller:C0|next~clkctrl } "NODE_NAME" } } { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 6.407 ns DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|A3\[3\] 4 REG LCFF_X57_Y13_N31 12 " "Info: 4: + IC(1.024 ns) + CELL(0.537 ns) = 6.407 ns; Loc. = LCFF_X57_Y13_N31; Fanout = 12; REG Node = 'DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|A3\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { DMFB_Train_Controller:C0|next~clkctrl DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] } "NODE_NAME" } } { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.26 % ) " "Info: Total cell delay = 2.323 ns ( 36.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.084 ns ( 63.74 % ) " "Info: Total interconnect delay = 4.084 ns ( 63.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.407 ns" { clock DMFB_Train_Controller:C0|next DMFB_Train_Controller:C0|next~clkctrl DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.407 ns" { clock {} clock~combout {} DMFB_Train_Controller:C0|next {} DMFB_Train_Controller:C0|next~clkctrl {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] {} } { 0.000ns 0.000ns 1.949ns 1.111ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clock clock~clkctrl DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clock {} clock~combout {} clock~clkctrl {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10[4] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.407 ns" { clock DMFB_Train_Controller:C0|next DMFB_Train_Controller:C0|next~clkctrl DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.407 ns" { clock {} clock~combout {} DMFB_Train_Controller:C0|next {} DMFB_Train_Controller:C0|next~clkctrl {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] {} } { 0.000ns 0.000ns 1.949ns 1.111ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Train_Display_Generator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/Train_Display_Generator.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } } { "Train_Display_Generator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/Train_Display_Generator.v" 12 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.955 ns" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal5~0 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal1~2 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal3~2 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~20 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~21 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.955 ns" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal5~0 {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal1~2 {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal3~2 {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~20 {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~21 {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10[4] {} } { 0.000ns 0.750ns 0.272ns 0.255ns 0.694ns 0.268ns 0.000ns } { 0.000ns 0.398ns 0.275ns 0.389ns 0.420ns 0.150ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clock clock~clkctrl DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clock {} clock~combout {} clock~clkctrl {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10[4] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.407 ns" { clock DMFB_Train_Controller:C0|next DMFB_Train_Controller:C0|next~clkctrl DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.407 ns" { clock {} clock~combout {} DMFB_Train_Controller:C0|next {} DMFB_Train_Controller:C0|next~clkctrl {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] {} } { 0.000ns 0.000ns 1.949ns 1.111ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 28 " "Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "DMFB_Train_Controller:C0\|reset_N DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|locCurrent\[2\] clock 1.634 ns " "Info: Found hold time violation between source  pin or register \"DMFB_Train_Controller:C0\|reset_N\" and destination pin or register \"DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|locCurrent\[2\]\" for clock \"clock\" (Hold time is 1.634 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.738 ns + Largest " "Info: + Largest clock skew is 3.738 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.417 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.949 ns) + CELL(0.787 ns) 3.735 ns DMFB_Train_Controller:C0\|next 2 REG LCFF_X62_Y15_N5 2 " "Info: 2: + IC(1.949 ns) + CELL(0.787 ns) = 3.735 ns; Loc. = LCFF_X62_Y15_N5; Fanout = 2; REG Node = 'DMFB_Train_Controller:C0\|next'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clock DMFB_Train_Controller:C0|next } "NODE_NAME" } } { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.000 ns) 4.846 ns DMFB_Train_Controller:C0\|next~clkctrl 3 COMB CLKCTRL_G5 28 " "Info: 3: + IC(1.111 ns) + CELL(0.000 ns) = 4.846 ns; Loc. = CLKCTRL_G5; Fanout = 28; COMB Node = 'DMFB_Train_Controller:C0\|next~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { DMFB_Train_Controller:C0|next DMFB_Train_Controller:C0|next~clkctrl } "NODE_NAME" } } { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 6.417 ns DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|locCurrent\[2\] 4 REG LCFF_X58_Y15_N29 12 " "Info: 4: + IC(1.034 ns) + CELL(0.537 ns) = 6.417 ns; Loc. = LCFF_X58_Y15_N29; Fanout = 12; REG Node = 'DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|locCurrent\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { DMFB_Train_Controller:C0|next~clkctrl DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent[2] } "NODE_NAME" } } { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.20 % ) " "Info: Total cell delay = 2.323 ns ( 36.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.094 ns ( 63.80 % ) " "Info: Total interconnect delay = 4.094 ns ( 63.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.417 ns" { clock DMFB_Train_Controller:C0|next DMFB_Train_Controller:C0|next~clkctrl DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.417 ns" { clock {} clock~combout {} DMFB_Train_Controller:C0|next {} DMFB_Train_Controller:C0|next~clkctrl {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent[2] {} } { 0.000ns 0.000ns 1.949ns 1.111ns 1.034ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.679 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 89 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 89; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.679 ns DMFB_Train_Controller:C0\|reset_N 3 REG LCFF_X63_Y14_N5 2 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X63_Y14_N5; Fanout = 2; REG Node = 'DMFB_Train_Controller:C0\|reset_N'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { clock~clkctrl DMFB_Train_Controller:C0|reset_N } "NODE_NAME" } } { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clock clock~clkctrl DMFB_Train_Controller:C0|reset_N } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clock {} clock~combout {} clock~clkctrl {} DMFB_Train_Controller:C0|reset_N {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.417 ns" { clock DMFB_Train_Controller:C0|next DMFB_Train_Controller:C0|next~clkctrl DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.417 ns" { clock {} clock~combout {} DMFB_Train_Controller:C0|next {} DMFB_Train_Controller:C0|next~clkctrl {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent[2] {} } { 0.000ns 0.000ns 1.949ns 1.111ns 1.034ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clock clock~clkctrl DMFB_Train_Controller:C0|reset_N } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clock {} clock~combout {} clock~clkctrl {} DMFB_Train_Controller:C0|reset_N {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.120 ns - Shortest register register " "Info: - Shortest register to register delay is 2.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DMFB_Train_Controller:C0\|reset_N 1 REG LCFF_X63_Y14_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y14_N5; Fanout = 2; REG Node = 'DMFB_Train_Controller:C0\|reset_N'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DMFB_Train_Controller:C0|reset_N } "NODE_NAME" } } { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.150 ns) 1.146 ns DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|always0~0 2 COMB LCCOMB_X58_Y15_N24 30 " "Info: 2: + IC(0.996 ns) + CELL(0.150 ns) = 1.146 ns; Loc. = LCCOMB_X58_Y15_N24; Fanout = 30; COMB Node = 'DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|always0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { DMFB_Train_Controller:C0|reset_N DMFB_Train_Datapath:D0|NextMoveGenerator:N0|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.420 ns) 2.036 ns DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|locCurrent~18 3 COMB LCCOMB_X58_Y15_N28 1 " "Info: 3: + IC(0.470 ns) + CELL(0.420 ns) = 2.036 ns; Loc. = LCCOMB_X58_Y15_N28; Fanout = 1; COMB Node = 'DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|locCurrent~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|always0~0 DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent~18 } "NODE_NAME" } } { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.120 ns DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|locCurrent\[2\] 4 REG LCFF_X58_Y15_N29 12 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.120 ns; Loc. = LCFF_X58_Y15_N29; Fanout = 12; REG Node = 'DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|locCurrent\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent~18 DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent[2] } "NODE_NAME" } } { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.654 ns ( 30.85 % ) " "Info: Total cell delay = 0.654 ns ( 30.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 69.15 % ) " "Info: Total interconnect delay = 1.466 ns ( 69.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.120 ns" { DMFB_Train_Controller:C0|reset_N DMFB_Train_Datapath:D0|NextMoveGenerator:N0|always0~0 DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent~18 DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.120 ns" { DMFB_Train_Controller:C0|reset_N {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|always0~0 {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent~18 {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent[2] {} } { 0.000ns 0.996ns 0.470ns 0.000ns } { 0.000ns 0.150ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 22 -1 0 } } { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.417 ns" { clock DMFB_Train_Controller:C0|next DMFB_Train_Controller:C0|next~clkctrl DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.417 ns" { clock {} clock~combout {} DMFB_Train_Controller:C0|next {} DMFB_Train_Controller:C0|next~clkctrl {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent[2] {} } { 0.000ns 0.000ns 1.949ns 1.111ns 1.034ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clock clock~clkctrl DMFB_Train_Controller:C0|reset_N } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clock {} clock~combout {} clock~clkctrl {} DMFB_Train_Controller:C0|reset_N {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.120 ns" { DMFB_Train_Controller:C0|reset_N DMFB_Train_Datapath:D0|NextMoveGenerator:N0|always0~0 DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent~18 DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.120 ns" { DMFB_Train_Controller:C0|reset_N {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|always0~0 {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent~18 {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent[2] {} } { 0.000ns 0.996ns 0.470ns 0.000ns } { 0.000ns 0.150ns 0.420ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "DMFB_Train_Controller:C0\|stateCurrent.applyVoltage reset clock 4.935 ns register " "Info: tsu for register \"DMFB_Train_Controller:C0\|stateCurrent.applyVoltage\" (data pin = \"reset\", clock pin = \"clock\") is 4.935 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.650 ns + Longest pin register " "Info: + Longest pin to register delay is 7.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns reset 1 PIN PIN_N23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 8; PIN Node = 'reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.385 ns) + CELL(0.150 ns) 6.377 ns DMFB_Train_Controller:C0\|Selector0~4 2 COMB LCCOMB_X62_Y15_N30 2 " "Info: 2: + IC(5.385 ns) + CELL(0.150 ns) = 6.377 ns; Loc. = LCCOMB_X62_Y15_N30; Fanout = 2; COMB Node = 'DMFB_Train_Controller:C0\|Selector0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.535 ns" { reset DMFB_Train_Controller:C0|Selector0~4 } "NODE_NAME" } } { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.436 ns) 7.566 ns DMFB_Train_Controller:C0\|Selector7~1 3 COMB LCCOMB_X63_Y14_N0 1 " "Info: 3: + IC(0.753 ns) + CELL(0.436 ns) = 7.566 ns; Loc. = LCCOMB_X63_Y14_N0; Fanout = 1; COMB Node = 'DMFB_Train_Controller:C0\|Selector7~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { DMFB_Train_Controller:C0|Selector0~4 DMFB_Train_Controller:C0|Selector7~1 } "NODE_NAME" } } { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.650 ns DMFB_Train_Controller:C0\|stateCurrent.applyVoltage 4 REG LCFF_X63_Y14_N1 5 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.650 ns; Loc. = LCFF_X63_Y14_N1; Fanout = 5; REG Node = 'DMFB_Train_Controller:C0\|stateCurrent.applyVoltage'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DMFB_Train_Controller:C0|Selector7~1 DMFB_Train_Controller:C0|stateCurrent.applyVoltage } "NODE_NAME" } } { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.512 ns ( 19.76 % ) " "Info: Total cell delay = 1.512 ns ( 19.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.138 ns ( 80.24 % ) " "Info: Total interconnect delay = 6.138 ns ( 80.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.650 ns" { reset DMFB_Train_Controller:C0|Selector0~4 DMFB_Train_Controller:C0|Selector7~1 DMFB_Train_Controller:C0|stateCurrent.applyVoltage } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.650 ns" { reset {} reset~combout {} DMFB_Train_Controller:C0|Selector0~4 {} DMFB_Train_Controller:C0|Selector7~1 {} DMFB_Train_Controller:C0|stateCurrent.applyVoltage {} } { 0.000ns 0.000ns 5.385ns 0.753ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.436ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.679 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 89 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 89; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.679 ns DMFB_Train_Controller:C0\|stateCurrent.applyVoltage 3 REG LCFF_X63_Y14_N1 5 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X63_Y14_N1; Fanout = 5; REG Node = 'DMFB_Train_Controller:C0\|stateCurrent.applyVoltage'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { clock~clkctrl DMFB_Train_Controller:C0|stateCurrent.applyVoltage } "NODE_NAME" } } { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clock clock~clkctrl DMFB_Train_Controller:C0|stateCurrent.applyVoltage } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clock {} clock~combout {} clock~clkctrl {} DMFB_Train_Controller:C0|stateCurrent.applyVoltage {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.650 ns" { reset DMFB_Train_Controller:C0|Selector0~4 DMFB_Train_Controller:C0|Selector7~1 DMFB_Train_Controller:C0|stateCurrent.applyVoltage } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.650 ns" { reset {} reset~combout {} DMFB_Train_Controller:C0|Selector0~4 {} DMFB_Train_Controller:C0|Selector7~1 {} DMFB_Train_Controller:C0|stateCurrent.applyVoltage {} } { 0.000ns 0.000ns 5.385ns 0.753ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.436ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clock clock~clkctrl DMFB_Train_Controller:C0|stateCurrent.applyVoltage } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clock {} clock~combout {} clock~clkctrl {} DMFB_Train_Controller:C0|stateCurrent.applyVoltage {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock A3\[3\] DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|A3\[3\] 12.209 ns register " "Info: tco from clock \"clock\" to destination pin \"A3\[3\]\" through register \"DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|A3\[3\]\" is 12.209 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.407 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.949 ns) + CELL(0.787 ns) 3.735 ns DMFB_Train_Controller:C0\|next 2 REG LCFF_X62_Y15_N5 2 " "Info: 2: + IC(1.949 ns) + CELL(0.787 ns) = 3.735 ns; Loc. = LCFF_X62_Y15_N5; Fanout = 2; REG Node = 'DMFB_Train_Controller:C0\|next'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clock DMFB_Train_Controller:C0|next } "NODE_NAME" } } { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.000 ns) 4.846 ns DMFB_Train_Controller:C0\|next~clkctrl 3 COMB CLKCTRL_G5 28 " "Info: 3: + IC(1.111 ns) + CELL(0.000 ns) = 4.846 ns; Loc. = CLKCTRL_G5; Fanout = 28; COMB Node = 'DMFB_Train_Controller:C0\|next~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { DMFB_Train_Controller:C0|next DMFB_Train_Controller:C0|next~clkctrl } "NODE_NAME" } } { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 6.407 ns DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|A3\[3\] 4 REG LCFF_X57_Y13_N31 12 " "Info: 4: + IC(1.024 ns) + CELL(0.537 ns) = 6.407 ns; Loc. = LCFF_X57_Y13_N31; Fanout = 12; REG Node = 'DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|A3\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { DMFB_Train_Controller:C0|next~clkctrl DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] } "NODE_NAME" } } { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.26 % ) " "Info: Total cell delay = 2.323 ns ( 36.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.084 ns ( 63.74 % ) " "Info: Total interconnect delay = 4.084 ns ( 63.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.407 ns" { clock DMFB_Train_Controller:C0|next DMFB_Train_Controller:C0|next~clkctrl DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.407 ns" { clock {} clock~combout {} DMFB_Train_Controller:C0|next {} DMFB_Train_Controller:C0|next~clkctrl {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] {} } { 0.000ns 0.000ns 1.949ns 1.111ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.552 ns + Longest register pin " "Info: + Longest register to pin delay is 5.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|A3\[3\] 1 REG LCFF_X57_Y13_N31 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y13_N31; Fanout = 12; REG Node = 'DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|A3\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] } "NODE_NAME" } } { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.754 ns) + CELL(2.798 ns) 5.552 ns A3\[3\] 2 PIN PIN_B20 0 " "Info: 2: + IC(2.754 ns) + CELL(2.798 ns) = 5.552 ns; Loc. = PIN_B20; Fanout = 0; PIN Node = 'A3\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.552 ns" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] A3[3] } "NODE_NAME" } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 50.40 % ) " "Info: Total cell delay = 2.798 ns ( 50.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.754 ns ( 49.60 % ) " "Info: Total interconnect delay = 2.754 ns ( 49.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.552 ns" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] A3[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.552 ns" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] {} A3[3] {} } { 0.000ns 2.754ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.407 ns" { clock DMFB_Train_Controller:C0|next DMFB_Train_Controller:C0|next~clkctrl DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.407 ns" { clock {} clock~combout {} DMFB_Train_Controller:C0|next {} DMFB_Train_Controller:C0|next~clkctrl {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] {} } { 0.000ns 0.000ns 1.949ns 1.111ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.552 ns" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] A3[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.552 ns" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] {} A3[3] {} } { 0.000ns 2.754ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|dropletCount\[1\] dropletSelect clock 4.283 ns register " "Info: th for register \"DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|dropletCount\[1\]\" (data pin = \"dropletSelect\", clock pin = \"clock\") is 4.283 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.415 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.949 ns) + CELL(0.787 ns) 3.735 ns DMFB_Train_Controller:C0\|next 2 REG LCFF_X62_Y15_N5 2 " "Info: 2: + IC(1.949 ns) + CELL(0.787 ns) = 3.735 ns; Loc. = LCFF_X62_Y15_N5; Fanout = 2; REG Node = 'DMFB_Train_Controller:C0\|next'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clock DMFB_Train_Controller:C0|next } "NODE_NAME" } } { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.000 ns) 4.846 ns DMFB_Train_Controller:C0\|next~clkctrl 3 COMB CLKCTRL_G5 28 " "Info: 3: + IC(1.111 ns) + CELL(0.000 ns) = 4.846 ns; Loc. = CLKCTRL_G5; Fanout = 28; COMB Node = 'DMFB_Train_Controller:C0\|next~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { DMFB_Train_Controller:C0|next DMFB_Train_Controller:C0|next~clkctrl } "NODE_NAME" } } { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 6.415 ns DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|dropletCount\[1\] 4 REG LCFF_X62_Y14_N1 4 " "Info: 4: + IC(1.032 ns) + CELL(0.537 ns) = 6.415 ns; Loc. = LCFF_X62_Y14_N1; Fanout = 4; REG Node = 'DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|dropletCount\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { DMFB_Train_Controller:C0|next~clkctrl DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1] } "NODE_NAME" } } { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.21 % ) " "Info: Total cell delay = 2.323 ns ( 36.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.092 ns ( 63.79 % ) " "Info: Total interconnect delay = 4.092 ns ( 63.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.415 ns" { clock DMFB_Train_Controller:C0|next DMFB_Train_Controller:C0|next~clkctrl DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.415 ns" { clock {} clock~combout {} DMFB_Train_Controller:C0|next {} DMFB_Train_Controller:C0|next~clkctrl {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1] {} } { 0.000ns 0.000ns 1.949ns 1.111ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.398 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns dropletSelect 1 PIN PIN_N26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 5; PIN Node = 'dropletSelect'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dropletSelect } "NODE_NAME" } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.150 ns) 2.314 ns DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|dropletCount\[1\]~0 2 COMB LCCOMB_X62_Y14_N0 1 " "Info: 2: + IC(1.165 ns) + CELL(0.150 ns) = 2.314 ns; Loc. = LCCOMB_X62_Y14_N0; Fanout = 1; COMB Node = 'DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|dropletCount\[1\]~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { dropletSelect DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1]~0 } "NODE_NAME" } } { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.398 ns DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|dropletCount\[1\] 3 REG LCFF_X62_Y14_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.398 ns; Loc. = LCFF_X62_Y14_N1; Fanout = 4; REG Node = 'DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|dropletCount\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1]~0 DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1] } "NODE_NAME" } } { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 51.42 % ) " "Info: Total cell delay = 1.233 ns ( 51.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.165 ns ( 48.58 % ) " "Info: Total interconnect delay = 1.165 ns ( 48.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.398 ns" { dropletSelect DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1]~0 DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.398 ns" { dropletSelect {} dropletSelect~combout {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1]~0 {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1] {} } { 0.000ns 0.000ns 1.165ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.415 ns" { clock DMFB_Train_Controller:C0|next DMFB_Train_Controller:C0|next~clkctrl DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.415 ns" { clock {} clock~combout {} DMFB_Train_Controller:C0|next {} DMFB_Train_Controller:C0|next~clkctrl {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1] {} } { 0.000ns 0.000ns 1.949ns 1.111ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.398 ns" { dropletSelect DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1]~0 DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.398 ns" { dropletSelect {} dropletSelect~combout {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1]~0 {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1] {} } { 0.000ns 0.000ns 1.165ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 06 09:06:29 2015 " "Info: Processing ended: Wed May 06 09:06:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Info: Quartus II Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
