Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Aug  6 23:02:15 2021
| Host         : seba-HP-ProBook-450-G6 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.668        0.000                      0                  138        0.120        0.000                      0                  138        1.100        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
clk_200mhz      {0.000 2.500}        5.000           200.000         
  clk_pixel     {0.000 6.757}        13.514          74.000          
  clk_pixel_x5  {0.000 1.351}        2.703           370.000         
  mmcm_clkfb    {0.000 12.500}       25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_200mhz                                                                                                                                                        1.100        0.000                       0                     1  
  clk_pixel           8.668        0.000                      0                  138        0.120        0.000                      0                  138        6.357        0.000                       0                    83  
  clk_pixel_x5                                                                                                                                                    1.294        0.000                       0                     8  
  mmcm_clkfb                                                                                                                                                     23.929        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_200mhz
  To Clock:  clk_200mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200mhz
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_200mhz_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clk_mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel
  To Clock:  clk_pixel

Setup :            0  Failing Endpoints,  Worst Slack        8.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.668ns  (required time - arrival time)
  Source:                 rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Destination:            dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.514ns  (clk_pixel rise@13.514ns - clk_pixel rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 0.863ns (18.295%)  route 3.854ns (81.705%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.476ns = ( 18.989 - 13.514 ) 
    Source Clock Delay      (SCD):    5.946ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.081     1.959    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.036 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.166    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.259 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          1.687     5.946    clk_pixel_BUFG
    SLICE_X6Y80          FDRE                                         r  rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.259     6.205 r  rgb_reg[5]/Q
                         net (fo=13, routed)          0.891     7.096    dvi_inst/genblk2[0].tmds_encoder_inst/Q[5]
    SLICE_X2Y76          LUT3 (Prop_lut3_I2_O)        0.051     7.147 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[8]_i_5/O
                         net (fo=1, routed)           0.446     7.594    dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[8]_i_5_n_0
    SLICE_X2Y77          LUT5 (Prop_lut5_I3_O)        0.134     7.728 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[8]_i_2__0/O
                         net (fo=20, routed)          0.631     8.359    dvi_inst/genblk2[0].tmds_encoder_inst/q_m1__7
    SLICE_X0Y75          LUT3 (Prop_lut3_I0_O)        0.054     8.413 r  dvi_inst/genblk2[0].tmds_encoder_inst/acc[1]_i_10/O
                         net (fo=8, routed)           0.604     9.017    dvi_inst/genblk2[0].tmds_encoder_inst/p_0_in6_in
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.137     9.154 f  dvi_inst/genblk2[0].tmds_encoder_inst/acc[1]_i_4/O
                         net (fo=7, routed)           0.428     9.582    dvi_inst/genblk2[0].tmds_encoder_inst/N1_q[1]
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.043     9.625 r  dvi_inst/genblk2[0].tmds_encoder_inst/acc[1]_i_3/O
                         net (fo=7, routed)           0.362     9.987    dvi_inst/genblk2[0].tmds_encoder_inst/acc_add13_out
    SLICE_X1Y75          LUT4 (Prop_lut4_I2_O)        0.049    10.036 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[7]_i_3/O
                         net (fo=8, routed)           0.491    10.528    dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[7]_i_3_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I3_O)        0.136    10.664 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[0]_i_1/O
                         net (fo=1, routed)           0.000    10.664    dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[0]
    SLICE_X0Y74          FDRE                                         r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     13.514    13.514 r  
    AB11                                              0.000    13.514 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000    13.514    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    14.295 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.986    15.281    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.354 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.005    17.359    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.442 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          1.547    18.989    dvi_inst/genblk2[0].tmds_encoder_inst/clk_pixel_BUFG
    SLICE_X0Y74          FDRE                                         r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r_reg[0]/C
                         clock pessimism              0.421    19.410    
                         clock uncertainty           -0.113    19.297    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.034    19.331    dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r_reg[0]
  -------------------------------------------------------------------
                         required time                         19.331    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  8.668    

Slack (MET) :             8.686ns  (required time - arrival time)
  Source:                 rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Destination:            dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.514ns  (clk_pixel rise@13.514ns - clk_pixel rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 0.869ns (18.399%)  route 3.854ns (81.601%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.476ns = ( 18.989 - 13.514 ) 
    Source Clock Delay      (SCD):    5.946ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.081     1.959    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.036 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.166    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.259 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          1.687     5.946    clk_pixel_BUFG
    SLICE_X6Y80          FDRE                                         r  rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.259     6.205 r  rgb_reg[5]/Q
                         net (fo=13, routed)          0.891     7.096    dvi_inst/genblk2[0].tmds_encoder_inst/Q[5]
    SLICE_X2Y76          LUT3 (Prop_lut3_I2_O)        0.051     7.147 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[8]_i_5/O
                         net (fo=1, routed)           0.446     7.594    dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[8]_i_5_n_0
    SLICE_X2Y77          LUT5 (Prop_lut5_I3_O)        0.134     7.728 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[8]_i_2__0/O
                         net (fo=20, routed)          0.631     8.359    dvi_inst/genblk2[0].tmds_encoder_inst/q_m1__7
    SLICE_X0Y75          LUT3 (Prop_lut3_I0_O)        0.054     8.413 r  dvi_inst/genblk2[0].tmds_encoder_inst/acc[1]_i_10/O
                         net (fo=8, routed)           0.604     9.017    dvi_inst/genblk2[0].tmds_encoder_inst/p_0_in6_in
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.137     9.154 f  dvi_inst/genblk2[0].tmds_encoder_inst/acc[1]_i_4/O
                         net (fo=7, routed)           0.428     9.582    dvi_inst/genblk2[0].tmds_encoder_inst/N1_q[1]
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.043     9.625 r  dvi_inst/genblk2[0].tmds_encoder_inst/acc[1]_i_3/O
                         net (fo=7, routed)           0.362     9.987    dvi_inst/genblk2[0].tmds_encoder_inst/acc_add13_out
    SLICE_X1Y75          LUT4 (Prop_lut4_I2_O)        0.049    10.036 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[7]_i_3/O
                         net (fo=8, routed)           0.491    10.528    dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[7]_i_3_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I3_O)        0.142    10.670 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[5]_i_1/O
                         net (fo=1, routed)           0.000    10.670    dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[5]
    SLICE_X0Y74          FDRE                                         r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     13.514    13.514 r  
    AB11                                              0.000    13.514 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000    13.514    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    14.295 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.986    15.281    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.354 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.005    17.359    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.442 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          1.547    18.989    dvi_inst/genblk2[0].tmds_encoder_inst/clk_pixel_BUFG
    SLICE_X0Y74          FDRE                                         r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r_reg[5]/C
                         clock pessimism              0.421    19.410    
                         clock uncertainty           -0.113    19.297    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.058    19.355    dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r_reg[5]
  -------------------------------------------------------------------
                         required time                         19.355    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                  8.686    

Slack (MET) :             8.777ns  (required time - arrival time)
  Source:                 rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Destination:            dvi_inst/genblk2[0].tmds_encoder_inst/acc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.514ns  (clk_pixel rise@13.514ns - clk_pixel rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.764ns (16.394%)  route 3.896ns (83.606%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.475ns = ( 18.988 - 13.514 ) 
    Source Clock Delay      (SCD):    5.946ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.081     1.959    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.036 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.166    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.259 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          1.687     5.946    clk_pixel_BUFG
    SLICE_X6Y80          FDRE                                         r  rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.259     6.205 r  rgb_reg[5]/Q
                         net (fo=13, routed)          0.891     7.096    dvi_inst/genblk2[0].tmds_encoder_inst/Q[5]
    SLICE_X2Y76          LUT3 (Prop_lut3_I2_O)        0.051     7.147 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[8]_i_5/O
                         net (fo=1, routed)           0.446     7.594    dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[8]_i_5_n_0
    SLICE_X2Y77          LUT5 (Prop_lut5_I3_O)        0.134     7.728 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[8]_i_2__0/O
                         net (fo=20, routed)          0.631     8.359    dvi_inst/genblk2[0].tmds_encoder_inst/q_m1__7
    SLICE_X0Y75          LUT3 (Prop_lut3_I0_O)        0.054     8.413 r  dvi_inst/genblk2[0].tmds_encoder_inst/acc[1]_i_10/O
                         net (fo=8, routed)           0.604     9.017    dvi_inst/genblk2[0].tmds_encoder_inst/p_0_in6_in
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.137     9.154 f  dvi_inst/genblk2[0].tmds_encoder_inst/acc[1]_i_4/O
                         net (fo=7, routed)           0.428     9.582    dvi_inst/genblk2[0].tmds_encoder_inst/N1_q[1]
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.043     9.625 r  dvi_inst/genblk2[0].tmds_encoder_inst/acc[1]_i_3/O
                         net (fo=7, routed)           0.479    10.104    dvi_inst/genblk2[0].tmds_encoder_inst/acc_add13_out
    SLICE_X4Y75          LUT6 (Prop_lut6_I4_O)        0.043    10.147 r  dvi_inst/genblk2[0].tmds_encoder_inst/acc[4]_i_2/O
                         net (fo=2, routed)           0.416    10.564    dvi_inst/genblk2[0].tmds_encoder_inst/acc_add__8[3]
    SLICE_X6Y75          LUT6 (Prop_lut6_I0_O)        0.043    10.607 r  dvi_inst/genblk2[0].tmds_encoder_inst/acc[4]_i_1/O
                         net (fo=1, routed)           0.000    10.607    dvi_inst/genblk2[0].tmds_encoder_inst/p_0_in[4]
    SLICE_X6Y75          FDRE                                         r  dvi_inst/genblk2[0].tmds_encoder_inst/acc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     13.514    13.514 r  
    AB11                                              0.000    13.514 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000    13.514    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    14.295 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.986    15.281    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.354 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.005    17.359    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.442 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          1.546    18.988    dvi_inst/genblk2[0].tmds_encoder_inst/clk_pixel_BUFG
    SLICE_X6Y75          FDRE                                         r  dvi_inst/genblk2[0].tmds_encoder_inst/acc_reg[4]/C
                         clock pessimism              0.444    19.432    
                         clock uncertainty           -0.113    19.319    
    SLICE_X6Y75          FDRE (Setup_fdre_C_D)        0.065    19.384    dvi_inst/genblk2[0].tmds_encoder_inst/acc_reg[4]
  -------------------------------------------------------------------
                         required time                         19.384    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                  8.777    

Slack (MET) :             8.790ns  (required time - arrival time)
  Source:                 rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Destination:            dvi_inst/genblk2[0].tmds_encoder_inst/acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.514ns  (clk_pixel rise@13.514ns - clk_pixel rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.772ns (16.537%)  route 3.896ns (83.463%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.475ns = ( 18.988 - 13.514 ) 
    Source Clock Delay      (SCD):    5.946ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.081     1.959    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.036 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.166    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.259 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          1.687     5.946    clk_pixel_BUFG
    SLICE_X6Y80          FDRE                                         r  rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.259     6.205 r  rgb_reg[5]/Q
                         net (fo=13, routed)          0.891     7.096    dvi_inst/genblk2[0].tmds_encoder_inst/Q[5]
    SLICE_X2Y76          LUT3 (Prop_lut3_I2_O)        0.051     7.147 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[8]_i_5/O
                         net (fo=1, routed)           0.446     7.594    dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[8]_i_5_n_0
    SLICE_X2Y77          LUT5 (Prop_lut5_I3_O)        0.134     7.728 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[8]_i_2__0/O
                         net (fo=20, routed)          0.631     8.359    dvi_inst/genblk2[0].tmds_encoder_inst/q_m1__7
    SLICE_X0Y75          LUT3 (Prop_lut3_I0_O)        0.054     8.413 r  dvi_inst/genblk2[0].tmds_encoder_inst/acc[1]_i_10/O
                         net (fo=8, routed)           0.604     9.017    dvi_inst/genblk2[0].tmds_encoder_inst/p_0_in6_in
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.137     9.154 f  dvi_inst/genblk2[0].tmds_encoder_inst/acc[1]_i_4/O
                         net (fo=7, routed)           0.428     9.582    dvi_inst/genblk2[0].tmds_encoder_inst/N1_q[1]
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.043     9.625 r  dvi_inst/genblk2[0].tmds_encoder_inst/acc[1]_i_3/O
                         net (fo=7, routed)           0.479    10.104    dvi_inst/genblk2[0].tmds_encoder_inst/acc_add13_out
    SLICE_X4Y75          LUT6 (Prop_lut6_I4_O)        0.043    10.147 r  dvi_inst/genblk2[0].tmds_encoder_inst/acc[4]_i_2/O
                         net (fo=2, routed)           0.416    10.564    dvi_inst/genblk2[0].tmds_encoder_inst/acc_add__8[3]
    SLICE_X6Y75          LUT5 (Prop_lut5_I3_O)        0.051    10.615 r  dvi_inst/genblk2[0].tmds_encoder_inst/acc[3]_i_1/O
                         net (fo=1, routed)           0.000    10.615    dvi_inst/genblk2[0].tmds_encoder_inst/p_0_in[3]
    SLICE_X6Y75          FDRE                                         r  dvi_inst/genblk2[0].tmds_encoder_inst/acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     13.514    13.514 r  
    AB11                                              0.000    13.514 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000    13.514    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    14.295 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.986    15.281    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.354 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.005    17.359    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.442 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          1.546    18.988    dvi_inst/genblk2[0].tmds_encoder_inst/clk_pixel_BUFG
    SLICE_X6Y75          FDRE                                         r  dvi_inst/genblk2[0].tmds_encoder_inst/acc_reg[3]/C
                         clock pessimism              0.444    19.432    
                         clock uncertainty           -0.113    19.319    
    SLICE_X6Y75          FDRE (Setup_fdre_C_D)        0.086    19.405    dvi_inst/genblk2[0].tmds_encoder_inst/acc_reg[3]
  -------------------------------------------------------------------
                         required time                         19.405    
                         arrival time                         -10.615    
  -------------------------------------------------------------------
                         slack                                  8.790    

Slack (MET) :             8.869ns  (required time - arrival time)
  Source:                 rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Destination:            dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.514ns  (clk_pixel rise@13.514ns - clk_pixel rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 0.863ns (19.109%)  route 3.653ns (80.891%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.476ns = ( 18.989 - 13.514 ) 
    Source Clock Delay      (SCD):    5.946ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.081     1.959    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.036 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.166    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.259 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          1.687     5.946    clk_pixel_BUFG
    SLICE_X6Y80          FDRE                                         r  rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.259     6.205 r  rgb_reg[5]/Q
                         net (fo=13, routed)          0.891     7.096    dvi_inst/genblk2[0].tmds_encoder_inst/Q[5]
    SLICE_X2Y76          LUT3 (Prop_lut3_I2_O)        0.051     7.147 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[8]_i_5/O
                         net (fo=1, routed)           0.446     7.594    dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[8]_i_5_n_0
    SLICE_X2Y77          LUT5 (Prop_lut5_I3_O)        0.134     7.728 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[8]_i_2__0/O
                         net (fo=20, routed)          0.631     8.359    dvi_inst/genblk2[0].tmds_encoder_inst/q_m1__7
    SLICE_X0Y75          LUT3 (Prop_lut3_I0_O)        0.054     8.413 r  dvi_inst/genblk2[0].tmds_encoder_inst/acc[1]_i_10/O
                         net (fo=8, routed)           0.604     9.017    dvi_inst/genblk2[0].tmds_encoder_inst/p_0_in6_in
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.137     9.154 f  dvi_inst/genblk2[0].tmds_encoder_inst/acc[1]_i_4/O
                         net (fo=7, routed)           0.428     9.582    dvi_inst/genblk2[0].tmds_encoder_inst/N1_q[1]
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.043     9.625 r  dvi_inst/genblk2[0].tmds_encoder_inst/acc[1]_i_3/O
                         net (fo=7, routed)           0.362     9.987    dvi_inst/genblk2[0].tmds_encoder_inst/acc_add13_out
    SLICE_X1Y75          LUT4 (Prop_lut4_I2_O)        0.049    10.036 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[7]_i_3/O
                         net (fo=8, routed)           0.290    10.327    dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[7]_i_3_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I3_O)        0.136    10.463 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[3]_i_1/O
                         net (fo=1, routed)           0.000    10.463    dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[3]
    SLICE_X0Y74          FDRE                                         r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     13.514    13.514 r  
    AB11                                              0.000    13.514 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000    13.514    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    14.295 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.986    15.281    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.354 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.005    17.359    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.442 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          1.547    18.989    dvi_inst/genblk2[0].tmds_encoder_inst/clk_pixel_BUFG
    SLICE_X0Y74          FDRE                                         r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r_reg[3]/C
                         clock pessimism              0.421    19.410    
                         clock uncertainty           -0.113    19.297    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.034    19.331    dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r_reg[3]
  -------------------------------------------------------------------
                         required time                         19.331    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  8.869    

Slack (MET) :             8.869ns  (required time - arrival time)
  Source:                 rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Destination:            dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.514ns  (clk_pixel rise@13.514ns - clk_pixel rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.863ns (19.113%)  route 3.652ns (80.887%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.476ns = ( 18.989 - 13.514 ) 
    Source Clock Delay      (SCD):    5.946ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.081     1.959    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.036 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.166    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.259 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          1.687     5.946    clk_pixel_BUFG
    SLICE_X6Y80          FDRE                                         r  rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.259     6.205 r  rgb_reg[5]/Q
                         net (fo=13, routed)          0.891     7.096    dvi_inst/genblk2[0].tmds_encoder_inst/Q[5]
    SLICE_X2Y76          LUT3 (Prop_lut3_I2_O)        0.051     7.147 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[8]_i_5/O
                         net (fo=1, routed)           0.446     7.594    dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[8]_i_5_n_0
    SLICE_X2Y77          LUT5 (Prop_lut5_I3_O)        0.134     7.728 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[8]_i_2__0/O
                         net (fo=20, routed)          0.631     8.359    dvi_inst/genblk2[0].tmds_encoder_inst/q_m1__7
    SLICE_X0Y75          LUT3 (Prop_lut3_I0_O)        0.054     8.413 r  dvi_inst/genblk2[0].tmds_encoder_inst/acc[1]_i_10/O
                         net (fo=8, routed)           0.604     9.017    dvi_inst/genblk2[0].tmds_encoder_inst/p_0_in6_in
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.137     9.154 f  dvi_inst/genblk2[0].tmds_encoder_inst/acc[1]_i_4/O
                         net (fo=7, routed)           0.428     9.582    dvi_inst/genblk2[0].tmds_encoder_inst/N1_q[1]
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.043     9.625 r  dvi_inst/genblk2[0].tmds_encoder_inst/acc[1]_i_3/O
                         net (fo=7, routed)           0.362     9.987    dvi_inst/genblk2[0].tmds_encoder_inst/acc_add13_out
    SLICE_X1Y75          LUT4 (Prop_lut4_I2_O)        0.049    10.036 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[7]_i_3/O
                         net (fo=8, routed)           0.289    10.326    dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[7]_i_3_n_0
    SLICE_X0Y75          LUT6 (Prop_lut6_I5_O)        0.136    10.462 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[2]_i_1/O
                         net (fo=1, routed)           0.000    10.462    dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[2]
    SLICE_X0Y75          FDRE                                         r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     13.514    13.514 r  
    AB11                                              0.000    13.514 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000    13.514    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    14.295 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.986    15.281    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.354 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.005    17.359    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.442 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          1.547    18.989    dvi_inst/genblk2[0].tmds_encoder_inst/clk_pixel_BUFG
    SLICE_X0Y75          FDRE                                         r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r_reg[2]/C
                         clock pessimism              0.421    19.410    
                         clock uncertainty           -0.113    19.297    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.034    19.331    dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r_reg[2]
  -------------------------------------------------------------------
                         required time                         19.331    
                         arrival time                         -10.462    
  -------------------------------------------------------------------
                         slack                                  8.869    

Slack (MET) :             8.888ns  (required time - arrival time)
  Source:                 rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Destination:            dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.514ns  (clk_pixel rise@13.514ns - clk_pixel rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.868ns (19.199%)  route 3.653ns (80.801%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.476ns = ( 18.989 - 13.514 ) 
    Source Clock Delay      (SCD):    5.946ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.081     1.959    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.036 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.166    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.259 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          1.687     5.946    clk_pixel_BUFG
    SLICE_X6Y80          FDRE                                         r  rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.259     6.205 r  rgb_reg[5]/Q
                         net (fo=13, routed)          0.891     7.096    dvi_inst/genblk2[0].tmds_encoder_inst/Q[5]
    SLICE_X2Y76          LUT3 (Prop_lut3_I2_O)        0.051     7.147 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[8]_i_5/O
                         net (fo=1, routed)           0.446     7.594    dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[8]_i_5_n_0
    SLICE_X2Y77          LUT5 (Prop_lut5_I3_O)        0.134     7.728 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[8]_i_2__0/O
                         net (fo=20, routed)          0.631     8.359    dvi_inst/genblk2[0].tmds_encoder_inst/q_m1__7
    SLICE_X0Y75          LUT3 (Prop_lut3_I0_O)        0.054     8.413 r  dvi_inst/genblk2[0].tmds_encoder_inst/acc[1]_i_10/O
                         net (fo=8, routed)           0.604     9.017    dvi_inst/genblk2[0].tmds_encoder_inst/p_0_in6_in
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.137     9.154 f  dvi_inst/genblk2[0].tmds_encoder_inst/acc[1]_i_4/O
                         net (fo=7, routed)           0.428     9.582    dvi_inst/genblk2[0].tmds_encoder_inst/N1_q[1]
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.043     9.625 r  dvi_inst/genblk2[0].tmds_encoder_inst/acc[1]_i_3/O
                         net (fo=7, routed)           0.362     9.987    dvi_inst/genblk2[0].tmds_encoder_inst/acc_add13_out
    SLICE_X1Y75          LUT4 (Prop_lut4_I2_O)        0.049    10.036 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[7]_i_3/O
                         net (fo=8, routed)           0.290    10.327    dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[7]_i_3_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I3_O)        0.141    10.468 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[7]_i_1/O
                         net (fo=1, routed)           0.000    10.468    dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[7]
    SLICE_X0Y74          FDRE                                         r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     13.514    13.514 r  
    AB11                                              0.000    13.514 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000    13.514    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    14.295 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.986    15.281    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.354 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.005    17.359    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.442 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          1.547    18.989    dvi_inst/genblk2[0].tmds_encoder_inst/clk_pixel_BUFG
    SLICE_X0Y74          FDRE                                         r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r_reg[7]/C
                         clock pessimism              0.421    19.410    
                         clock uncertainty           -0.113    19.297    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.058    19.355    dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r_reg[7]
  -------------------------------------------------------------------
                         required time                         19.355    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  8.888    

Slack (MET) :             8.890ns  (required time - arrival time)
  Source:                 rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Destination:            dvi_inst/genblk2[0].tmds_encoder_inst/acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.514ns  (clk_pixel rise@13.514ns - clk_pixel rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.764ns (16.803%)  route 3.783ns (83.197%))
  Logic Levels:           7  (LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.475ns = ( 18.988 - 13.514 ) 
    Source Clock Delay      (SCD):    5.946ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.081     1.959    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.036 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.166    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.259 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          1.687     5.946    clk_pixel_BUFG
    SLICE_X6Y80          FDRE                                         r  rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.259     6.205 r  rgb_reg[5]/Q
                         net (fo=13, routed)          0.891     7.096    dvi_inst/genblk2[0].tmds_encoder_inst/Q[5]
    SLICE_X2Y76          LUT3 (Prop_lut3_I2_O)        0.051     7.147 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[8]_i_5/O
                         net (fo=1, routed)           0.446     7.594    dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[8]_i_5_n_0
    SLICE_X2Y77          LUT5 (Prop_lut5_I3_O)        0.134     7.728 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[8]_i_2__0/O
                         net (fo=20, routed)          0.631     8.359    dvi_inst/genblk2[0].tmds_encoder_inst/q_m1__7
    SLICE_X0Y75          LUT3 (Prop_lut3_I0_O)        0.054     8.413 r  dvi_inst/genblk2[0].tmds_encoder_inst/acc[1]_i_10/O
                         net (fo=8, routed)           0.478     8.891    dvi_inst/genblk2[0].tmds_encoder_inst/p_0_in6_in
    SLICE_X3Y74          LUT6 (Prop_lut6_I4_O)        0.137     9.028 r  dvi_inst/genblk2[0].tmds_encoder_inst/acc[1]_i_7/O
                         net (fo=5, routed)           0.409     9.437    dvi_inst/genblk2[0].tmds_encoder_inst/N1_q[2]
    SLICE_X4Y75          LUT6 (Prop_lut6_I4_O)        0.043     9.480 r  dvi_inst/genblk2[0].tmds_encoder_inst/acc[1]_i_2/O
                         net (fo=5, routed)           0.463     9.943    dvi_inst/genblk2[0].tmds_encoder_inst/acc_add1
    SLICE_X3Y75          LUT6 (Prop_lut6_I4_O)        0.043     9.986 r  dvi_inst/genblk2[0].tmds_encoder_inst/acc[4]_i_3/O
                         net (fo=3, routed)           0.464    10.450    dvi_inst/genblk2[0].tmds_encoder_inst/acc[4]_i_3_n_0
    SLICE_X6Y75          LUT3 (Prop_lut3_I0_O)        0.043    10.493 r  dvi_inst/genblk2[0].tmds_encoder_inst/acc[2]_i_1/O
                         net (fo=1, routed)           0.000    10.493    dvi_inst/genblk2[0].tmds_encoder_inst/p_0_in[2]
    SLICE_X6Y75          FDRE                                         r  dvi_inst/genblk2[0].tmds_encoder_inst/acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     13.514    13.514 r  
    AB11                                              0.000    13.514 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000    13.514    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    14.295 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.986    15.281    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.354 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.005    17.359    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.442 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          1.546    18.988    dvi_inst/genblk2[0].tmds_encoder_inst/clk_pixel_BUFG
    SLICE_X6Y75          FDRE                                         r  dvi_inst/genblk2[0].tmds_encoder_inst/acc_reg[2]/C
                         clock pessimism              0.444    19.432    
                         clock uncertainty           -0.113    19.319    
    SLICE_X6Y75          FDRE (Setup_fdre_C_D)        0.064    19.383    dvi_inst/genblk2[0].tmds_encoder_inst/acc_reg[2]
  -------------------------------------------------------------------
                         required time                         19.383    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  8.890    

Slack (MET) :             8.893ns  (required time - arrival time)
  Source:                 rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Destination:            dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.514ns  (clk_pixel rise@13.514ns - clk_pixel rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.764ns (17.013%)  route 3.727ns (82.987%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.476ns = ( 18.989 - 13.514 ) 
    Source Clock Delay      (SCD):    5.946ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.081     1.959    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.036 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.166    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.259 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          1.687     5.946    clk_pixel_BUFG
    SLICE_X6Y80          FDRE                                         r  rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.259     6.205 r  rgb_reg[5]/Q
                         net (fo=13, routed)          0.891     7.096    dvi_inst/genblk2[0].tmds_encoder_inst/Q[5]
    SLICE_X2Y76          LUT3 (Prop_lut3_I2_O)        0.051     7.147 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[8]_i_5/O
                         net (fo=1, routed)           0.446     7.594    dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[8]_i_5_n_0
    SLICE_X2Y77          LUT5 (Prop_lut5_I3_O)        0.134     7.728 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[8]_i_2__0/O
                         net (fo=20, routed)          0.631     8.359    dvi_inst/genblk2[0].tmds_encoder_inst/q_m1__7
    SLICE_X0Y75          LUT3 (Prop_lut3_I0_O)        0.054     8.413 r  dvi_inst/genblk2[0].tmds_encoder_inst/acc[1]_i_10/O
                         net (fo=8, routed)           0.604     9.017    dvi_inst/genblk2[0].tmds_encoder_inst/p_0_in6_in
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.137     9.154 f  dvi_inst/genblk2[0].tmds_encoder_inst/acc[1]_i_4/O
                         net (fo=7, routed)           0.428     9.582    dvi_inst/genblk2[0].tmds_encoder_inst/N1_q[1]
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.043     9.625 r  dvi_inst/genblk2[0].tmds_encoder_inst/acc[1]_i_3/O
                         net (fo=7, routed)           0.362     9.987    dvi_inst/genblk2[0].tmds_encoder_inst/acc_add13_out
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.043    10.030 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[9]_i_2/O
                         net (fo=9, routed)           0.364    10.394    dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[9]_i_2_n_0
    SLICE_X0Y74          LUT6 (Prop_lut6_I1_O)        0.043    10.437 r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[1]_i_1/O
                         net (fo=1, routed)           0.000    10.437    dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r[1]
    SLICE_X0Y74          FDRE                                         r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     13.514    13.514 r  
    AB11                                              0.000    13.514 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000    13.514    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    14.295 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.986    15.281    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.354 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.005    17.359    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.442 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          1.547    18.989    dvi_inst/genblk2[0].tmds_encoder_inst/clk_pixel_BUFG
    SLICE_X0Y74          FDRE                                         r  dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r_reg[1]/C
                         clock pessimism              0.421    19.410    
                         clock uncertainty           -0.113    19.297    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.033    19.330    dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r_reg[1]
  -------------------------------------------------------------------
                         required time                         19.330    
                         arrival time                         -10.437    
  -------------------------------------------------------------------
                         slack                                  8.893    

Slack (MET) :             8.917ns  (required time - arrival time)
  Source:                 rgb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Destination:            dvi_inst/genblk2[2].tmds_encoder_inst/tmds_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.514ns  (clk_pixel rise@13.514ns - clk_pixel rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 0.772ns (17.820%)  route 3.560ns (82.180%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.489ns = ( 19.002 - 13.514 ) 
    Source Clock Delay      (SCD):    5.946ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.081     1.959    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.036 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.166    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.259 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          1.687     5.946    clk_pixel_BUFG
    SLICE_X6Y80          FDRE                                         r  rgb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.259     6.205 r  rgb_reg[7]/Q
                         net (fo=17, routed)          0.673     6.878    dvi_inst/genblk2[2].tmds_encoder_inst/Q[5]
    SLICE_X1Y81          LUT3 (Prop_lut3_I1_O)        0.049     6.927 f  dvi_inst/genblk2[2].tmds_encoder_inst/tmds_r[5]_i_6__0/O
                         net (fo=1, routed)           0.376     7.303    dvi_inst/genblk2[2].tmds_encoder_inst/tmds_r[5]_i_6__0_n_0
    SLICE_X1Y81          LUT5 (Prop_lut5_I4_O)        0.136     7.439 r  dvi_inst/genblk2[2].tmds_encoder_inst/tmds_r[5]_i_2__1/O
                         net (fo=19, routed)          0.228     7.667    dvi_inst/genblk2[2].tmds_encoder_inst/tmds_r[8]_i_1__1_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I4_O)        0.043     7.710 r  dvi_inst/genblk2[2].tmds_encoder_inst/acc[1]_i_13__0/O
                         net (fo=14, routed)          0.649     8.359    dvi_inst/genblk2[2].tmds_encoder_inst/acc[1]_i_13__0_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.043     8.402 f  dvi_inst/genblk2[2].tmds_encoder_inst/acc[1]_i_4__1/O
                         net (fo=7, routed)           0.476     8.878    dvi_inst/genblk2[2].tmds_encoder_inst/acc[1]_i_4__1_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.043     8.921 r  dvi_inst/genblk2[2].tmds_encoder_inst/acc[1]_i_3__1/O
                         net (fo=6, routed)           0.464     9.385    dvi_inst/genblk2[2].tmds_encoder_inst/acc_add13_out
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.054     9.439 r  dvi_inst/genblk2[2].tmds_encoder_inst/tmds_r[9]_i_2__1/O
                         net (fo=9, routed)           0.363     9.802    dvi_inst/genblk2[2].tmds_encoder_inst/tmds_r[9]_i_2__1_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I3_O)        0.145     9.947 r  dvi_inst/genblk2[2].tmds_encoder_inst/tmds_r[1]_i_1__1/O
                         net (fo=1, routed)           0.332    10.279    dvi_inst/genblk2[2].tmds_encoder_inst/tmds_r[1]_i_1__1_n_0
    SLICE_X0Y90          FDRE                                         r  dvi_inst/genblk2[2].tmds_encoder_inst/tmds_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     13.514    13.514 r  
    AB11                                              0.000    13.514 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000    13.514    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    14.295 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.986    15.281    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.354 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.005    17.359    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.442 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          1.560    19.002    dvi_inst/genblk2[2].tmds_encoder_inst/clk_pixel_BUFG
    SLICE_X0Y90          FDRE                                         r  dvi_inst/genblk2[2].tmds_encoder_inst/tmds_r_reg[1]/C
                         clock pessimism              0.421    19.423    
                         clock uncertainty           -0.113    19.310    
    SLICE_X0Y90          FDRE (Setup_fdre_C_D)       -0.115    19.195    dvi_inst/genblk2[2].tmds_encoder_inst/tmds_r_reg[1]
  -------------------------------------------------------------------
                         required time                         19.195    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                                  8.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dvi_inst/video_data_period_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Destination:            dvi_inst/genblk2[1].tmds_encoder_inst/tmds_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.757%)  route 0.110ns (46.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.092ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.503     0.917    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.967 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.907    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.933 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          0.718     2.651    dvi_inst/clk_pixel_BUFG
    SLICE_X7Y79          FDRE                                         r  dvi_inst/video_data_period_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.100     2.751 r  dvi_inst/video_data_period_reg/Q
                         net (fo=18, routed)          0.110     2.861    dvi_inst/genblk2[1].tmds_encoder_inst/video_data_period
    SLICE_X2Y79          LUT3 (Prop_lut3_I2_O)        0.028     2.889 r  dvi_inst/genblk2[1].tmds_encoder_inst/tmds_r[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.889    dvi_inst/genblk2[1].tmds_encoder_inst/tmds_r[3]_i_1__0_n_0
    SLICE_X2Y79          FDRE                                         r  dvi_inst/genblk2[1].tmds_encoder_inst/tmds_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.553     1.045    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.098 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.105    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.135 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          0.957     3.092    dvi_inst/genblk2[1].tmds_encoder_inst/clk_pixel_BUFG
    SLICE_X2Y79          FDRE                                         r  dvi_inst/genblk2[1].tmds_encoder_inst/tmds_r_reg[3]/C
                         clock pessimism             -0.411     2.682    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.087     2.769    dvi_inst/genblk2[1].tmds_encoder_inst/tmds_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dvi_inst/cx_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.130ns (54.808%)  route 0.107ns (45.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.090ns
    Source Clock Delay      (SCD):    2.650ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.503     0.917    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.967 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.907    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.933 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          0.717     2.650    dvi_inst/clk_pixel_BUFG
    SLICE_X7Y78          FDRE                                         r  dvi_inst/cx_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.100     2.750 r  dvi_inst/cx_r_reg[0]/Q
                         net (fo=10, routed)          0.107     2.857    dvi_inst/cx[0]
    SLICE_X6Y78          LUT2 (Prop_lut2_I1_O)        0.030     2.887 r  dvi_inst/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000     2.887    xor_pattern[0]
    SLICE_X6Y78          FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.553     1.045    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.098 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.105    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.135 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          0.955     3.090    clk_pixel_BUFG
    SLICE_X6Y78          FDRE                                         r  rgb_reg[0]/C
                         clock pessimism             -0.430     2.661    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.096     2.757    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.757    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dvi_inst/cx_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Destination:            dvi_inst/cx_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.424%)  route 0.107ns (45.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.090ns
    Source Clock Delay      (SCD):    2.650ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.503     0.917    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.967 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.907    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.933 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          0.717     2.650    dvi_inst/clk_pixel_BUFG
    SLICE_X7Y78          FDRE                                         r  dvi_inst/cx_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.100     2.750 r  dvi_inst/cx_r_reg[0]/Q
                         net (fo=10, routed)          0.107     2.857    dvi_inst/cx[0]
    SLICE_X6Y78          LUT3 (Prop_lut3_I1_O)        0.028     2.885 r  dvi_inst/cx_r[1]_i_1/O
                         net (fo=1, routed)           0.000     2.885    dvi_inst/cx_r[1]
    SLICE_X6Y78          FDRE                                         r  dvi_inst/cx_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.553     1.045    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.098 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.105    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.135 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          0.955     3.090    dvi_inst/clk_pixel_BUFG
    SLICE_X6Y78          FDRE                                         r  dvi_inst/cx_r_reg[1]/C
                         clock pessimism             -0.430     2.661    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.087     2.748    dvi_inst/cx_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.748    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dvi_inst/genblk2[1].tmds_encoder_inst/tmds_r_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Destination:            dvi_inst/hdmi_phy_inst/genblk1[1].slave_oserdes/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.976%)  route 0.150ns (60.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.503     0.917    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.967 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.907    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.933 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          0.719     2.652    dvi_inst/genblk2[1].tmds_encoder_inst/clk_pixel_BUFG
    SLICE_X1Y79          FDSE                                         r  dvi_inst/genblk2[1].tmds_encoder_inst/tmds_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.100     2.752 r  dvi_inst/genblk2[1].tmds_encoder_inst/tmds_r_reg[8]/Q
                         net (fo=1, routed)           0.150     2.902    dvi_inst/hdmi_phy_inst/tmds_internal[18]
    OLOGIC_X0Y79         OSERDESE2                                    r  dvi_inst/hdmi_phy_inst/genblk1[1].slave_oserdes/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.553     1.045    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.098 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.105    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.135 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          0.989     3.124    dvi_inst/hdmi_phy_inst/clk_pixel_BUFG
    OLOGIC_X0Y79         OSERDESE2                                    r  dvi_inst/hdmi_phy_inst/genblk1[1].slave_oserdes/CLKDIV
                         clock pessimism             -0.411     2.714    
    OLOGIC_X0Y79         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     2.735    dvi_inst/hdmi_phy_inst/genblk1[1].slave_oserdes
  -------------------------------------------------------------------
                         required time                         -2.735    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dvi_inst/genblk2[1].tmds_encoder_inst/tmds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Destination:            dvi_inst/hdmi_phy_inst/genblk1[1].master_oserdes/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.625%)  route 0.152ns (60.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.503     0.917    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.967 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.907    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.933 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          0.720     2.653    dvi_inst/genblk2[1].tmds_encoder_inst/clk_pixel_BUFG
    SLICE_X0Y80          FDRE                                         r  dvi_inst/genblk2[1].tmds_encoder_inst/tmds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.100     2.753 r  dvi_inst/genblk2[1].tmds_encoder_inst/tmds_r_reg[0]/Q
                         net (fo=1, routed)           0.152     2.905    dvi_inst/hdmi_phy_inst/tmds_internal[10]
    OLOGIC_X0Y80         OSERDESE2                                    r  dvi_inst/hdmi_phy_inst/genblk1[1].master_oserdes/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.553     1.045    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.098 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.105    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.135 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          0.989     3.124    dvi_inst/hdmi_phy_inst/clk_pixel_BUFG
    OLOGIC_X0Y80         OSERDESE2                                    r  dvi_inst/hdmi_phy_inst/genblk1[1].master_oserdes/CLKDIV
                         clock pessimism             -0.411     2.714    
    OLOGIC_X0Y80         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.021     2.735    dvi_inst/hdmi_phy_inst/genblk1[1].master_oserdes
  -------------------------------------------------------------------
                         required time                         -2.735    
                         arrival time                           2.905    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dvi_inst/cy_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Destination:            dvi_inst/cy_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.146ns (60.163%)  route 0.097ns (39.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.093ns
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.503     0.917    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.967 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.907    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.933 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          0.720     2.653    dvi_inst/clk_pixel_BUFG
    SLICE_X6Y81          FDRE                                         r  dvi_inst/cy_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.118     2.771 r  dvi_inst/cy_r_reg[8]/Q
                         net (fo=10, routed)          0.097     2.867    dvi_inst/cy[8]
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.028     2.895 r  dvi_inst/cy_r[1]_i_1/O
                         net (fo=1, routed)           0.000     2.895    dvi_inst/cy_r[1]_i_1_n_0
    SLICE_X7Y81          FDRE                                         r  dvi_inst/cy_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.553     1.045    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.098 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.105    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.135 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          0.958     3.093    dvi_inst/clk_pixel_BUFG
    SLICE_X7Y81          FDRE                                         r  dvi_inst/cy_r_reg[1]/C
                         clock pessimism             -0.430     2.664    
    SLICE_X7Y81          FDRE (Hold_fdre_C_D)         0.060     2.724    dvi_inst/cy_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dvi_inst/cy_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.286%)  route 0.149ns (53.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.092ns
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.503     0.917    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.967 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.907    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.933 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          0.719     2.652    dvi_inst/clk_pixel_BUFG
    SLICE_X7Y80          FDRE                                         r  dvi_inst/cy_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.100     2.752 r  dvi_inst/cy_r_reg[5]/Q
                         net (fo=6, routed)           0.149     2.900    dvi_inst/cy[5]
    SLICE_X6Y80          LUT2 (Prop_lut2_I0_O)        0.028     2.928 r  dvi_inst/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000     2.928    xor_pattern[5]
    SLICE_X6Y80          FDRE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.553     1.045    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.098 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.105    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.135 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          0.957     3.092    clk_pixel_BUFG
    SLICE_X6Y80          FDRE                                         r  rgb_reg[5]/C
                         clock pessimism             -0.430     2.663    
    SLICE_X6Y80          FDRE (Hold_fdre_C_D)         0.087     2.750    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.750    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dvi_inst/cy_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Destination:            dvi_inst/cy_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.157ns (65.644%)  route 0.082ns (34.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.092ns
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.503     0.917    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.967 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.907    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.933 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          0.719     2.652    dvi_inst/clk_pixel_BUFG
    SLICE_X7Y80          FDRE                                         r  dvi_inst/cy_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.091     2.743 r  dvi_inst/cy_r_reg[4]/Q
                         net (fo=8, routed)           0.082     2.825    dvi_inst/cy[4]
    SLICE_X7Y80          LUT6 (Prop_lut6_I4_O)        0.066     2.891 r  dvi_inst/cy_r[5]_i_2/O
                         net (fo=1, routed)           0.000     2.891    dvi_inst/cy_r[5]_i_2_n_0
    SLICE_X7Y80          FDRE                                         r  dvi_inst/cy_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.553     1.045    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.098 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.105    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.135 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          0.957     3.092    dvi_inst/clk_pixel_BUFG
    SLICE_X7Y80          FDRE                                         r  dvi_inst/cy_r_reg[5]/C
                         clock pessimism             -0.441     2.652    
    SLICE_X7Y80          FDRE (Hold_fdre_C_D)         0.060     2.712    dvi_inst/cy_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.712    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dvi_inst/cy_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Destination:            rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.146ns (51.472%)  route 0.138ns (48.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.092ns
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.503     0.917    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.967 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.907    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.933 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          0.720     2.653    dvi_inst/clk_pixel_BUFG
    SLICE_X6Y81          FDRE                                         r  dvi_inst/cy_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.118     2.771 r  dvi_inst/cy_r_reg[6]/Q
                         net (fo=7, routed)           0.138     2.908    dvi_inst/cy[6]
    SLICE_X6Y80          LUT2 (Prop_lut2_I0_O)        0.028     2.936 r  dvi_inst/rgb[6]_i_1/O
                         net (fo=1, routed)           0.000     2.936    xor_pattern[6]
    SLICE_X6Y80          FDRE                                         r  rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.553     1.045    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.098 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.105    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.135 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          0.957     3.092    clk_pixel_BUFG
    SLICE_X6Y80          FDRE                                         r  rgb_reg[6]/C
                         clock pessimism             -0.429     2.664    
    SLICE_X6Y80          FDRE (Hold_fdre_C_D)         0.087     2.751    rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.751    
                         arrival time                           2.936    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 dvi_inst/genblk2[0].tmds_encoder_inst/acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Destination:            dvi_inst/genblk2[0].tmds_encoder_inst/acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@6.757ns period=13.514ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.145ns (48.227%)  route 0.156ns (51.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.086ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.503     0.917    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.967 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.907    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.933 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          0.714     2.647    dvi_inst/genblk2[0].tmds_encoder_inst/clk_pixel_BUFG
    SLICE_X6Y75          FDRE                                         r  dvi_inst/genblk2[0].tmds_encoder_inst/acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.118     2.765 r  dvi_inst/genblk2[0].tmds_encoder_inst/acc_reg[2]/Q
                         net (fo=5, routed)           0.156     2.920    dvi_inst/genblk2[0].tmds_encoder_inst/acc_reg[2]
    SLICE_X6Y75          LUT5 (Prop_lut5_I1_O)        0.027     2.947 r  dvi_inst/genblk2[0].tmds_encoder_inst/acc[3]_i_1/O
                         net (fo=1, routed)           0.000     2.947    dvi_inst/genblk2[0].tmds_encoder_inst/p_0_in[3]
    SLICE_X6Y75          FDRE                                         r  dvi_inst/genblk2[0].tmds_encoder_inst/acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.553     1.045    clk_200mhz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.098 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.105    clk_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.135 r  clk_pixel_BUFG_inst/O
                         net (fo=81, routed)          0.951     3.086    dvi_inst/genblk2[0].tmds_encoder_inst/clk_pixel_BUFG
    SLICE_X6Y75          FDRE                                         r  dvi_inst/genblk2[0].tmds_encoder_inst/acc_reg[3]/C
                         clock pessimism             -0.440     2.647    
    SLICE_X6Y75          FDRE (Hold_fdre_C_D)         0.096     2.743    dvi_inst/genblk2[0].tmds_encoder_inst/acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel
Waveform(ns):       { 0.000 6.757 }
Period(ns):         13.514
Sources:            { clk_mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         13.514      12.105     BUFGCTRL_X0Y0    clk_pixel_BUFG_inst/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         13.514      12.265     OLOGIC_X0Y56     dvi_inst/hdmi_phy_inst/genblk1[0].master_oserdes/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         13.514      12.265     OLOGIC_X0Y55     dvi_inst/hdmi_phy_inst/genblk1[0].slave_oserdes/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         13.514      12.265     OLOGIC_X0Y80     dvi_inst/hdmi_phy_inst/genblk1[1].master_oserdes/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         13.514      12.265     OLOGIC_X0Y79     dvi_inst/hdmi_phy_inst/genblk1[1].slave_oserdes/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         13.514      12.265     OLOGIC_X0Y98     dvi_inst/hdmi_phy_inst/genblk1[2].master_oserdes/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         13.514      12.265     OLOGIC_X0Y97     dvi_inst/hdmi_phy_inst/genblk1[2].slave_oserdes/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         13.514      12.443     MMCME2_ADV_X1Y1  clk_mmcm_inst/CLKOUT1
Min Period        n/a     ODDR/C              n/a            1.070         13.514      12.444     OLOGIC_X0Y74     dvi_inst/hdmi_phy_inst/ODDR_inst/C
Min Period        n/a     FDRE/C              n/a            0.750         13.514      12.764     SLICE_X8Y79      dvi_inst/cx_r_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.514      199.846    MMCME2_ADV_X1Y1  clk_mmcm_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.757       6.357      SLICE_X8Y79      dvi_inst/cx_r_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.757       6.357      SLICE_X8Y79      dvi_inst/cx_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.757       6.357      SLICE_X1Y82      dvi_inst/genblk2[2].tmds_encoder_inst/tmds_r_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.757       6.357      SLICE_X0Y84      dvi_inst/genblk2[2].tmds_encoder_inst/tmds_r_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.757       6.357      SLICE_X6Y78      rgb_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.757       6.357      SLICE_X7Y78      dvi_inst/cx_r_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.757       6.357      SLICE_X0Y74      dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.757       6.357      SLICE_X0Y74      dvi_inst/genblk2[0].tmds_encoder_inst/tmds_r_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         6.757       6.357      SLICE_X3Y80      dvi_inst/genblk2[1].tmds_encoder_inst/acc_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         6.757       6.357      SLICE_X0Y80      dvi_inst/genblk2[1].tmds_encoder_inst/tmds_r_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.757       6.407      SLICE_X7Y78      dvi_inst/cx_r_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.757       6.407      SLICE_X6Y79      dvi_inst/cx_r_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.757       6.407      SLICE_X8Y79      dvi_inst/cx_r_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.757       6.407      SLICE_X6Y79      dvi_inst/cx_r_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.757       6.407      SLICE_X7Y80      dvi_inst/cy_r_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.757       6.407      SLICE_X7Y80      dvi_inst/cy_r_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.757       6.407      SLICE_X3Y80      dvi_inst/genblk2[1].tmds_encoder_inst/acc_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.757       6.407      SLICE_X3Y80      dvi_inst/genblk2[1].tmds_encoder_inst/acc_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.757       6.407      SLICE_X0Y80      dvi_inst/genblk2[1].tmds_encoder_inst/tmds_r_reg[7]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         6.757       6.407      SLICE_X1Y79      dvi_inst/genblk2[1].tmds_encoder_inst/tmds_r_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_x5
  To Clock:  clk_pixel_x5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_x5
Waveform(ns):       { 0.000 1.351 }
Period(ns):         2.703
Sources:            { clk_mmcm_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         2.703       1.294      BUFGCTRL_X0Y1    clk_pixel_x5_BUFG_inst/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         2.703       1.632      MMCME2_ADV_X1Y1  clk_mmcm_inst/CLKOUT0
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.703       1.633      OLOGIC_X0Y56     dvi_inst/hdmi_phy_inst/genblk1[0].master_oserdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.703       1.633      OLOGIC_X0Y55     dvi_inst/hdmi_phy_inst/genblk1[0].slave_oserdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.703       1.633      OLOGIC_X0Y80     dvi_inst/hdmi_phy_inst/genblk1[1].master_oserdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.703       1.633      OLOGIC_X0Y79     dvi_inst/hdmi_phy_inst/genblk1[1].slave_oserdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.703       1.633      OLOGIC_X0Y98     dvi_inst/hdmi_phy_inst/genblk1[2].master_oserdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.703       1.633      OLOGIC_X0Y97     dvi_inst/hdmi_phy_inst/genblk1[2].slave_oserdes/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.703       210.657    MMCME2_ADV_X1Y1  clk_mmcm_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkfb
  To Clock:  mmcm_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkfb
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         25.000      23.929     MMCME2_ADV_X1Y1  clk_mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         25.000      23.929     MMCME2_ADV_X1Y1  clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y1  clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y1  clk_mmcm_inst/CLKFBOUT



