 ==  Bambu executed with: bambu -O2 -finline-functions -fno-omit-frame-pointer -fschedule-insns -fno-split-ivs-in-unroller -fno-tree-sink -funroll-all-loops -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/includes/values_97 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/KERNEL/kruskal/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    is_connected
    make_non_oriented
    kruskal
    main


  Memory allocation information:
    BRAM bitsize: 32
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 64
    ADDRESS bus bitsize: 11
    SIZE bus bitsize: 7
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 1280
    Internally allocated memory: 1280
  Time to perform memory allocation: 0.00 seconds


  Memory allocation information:
    BRAM bitsize: 32
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 64
    ADDRESS bus bitsize: 11
    SIZE bus bitsize: 7
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 1280
    Internally allocated memory: 1280
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function is_connected:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.10 seconds


  Module allocation information for function kruskal:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.42 seconds


  Module allocation information for function make_non_oriented:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.20 seconds


  Scheduling Information of function is_connected:
    Number of control steps: 42
    Minimum slack: 1.2427999970000005
    Estimated max frequency (MHz): 266.15564761033033
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function is_connected:
    Number of states: 40
    Minimum number of cycles: 11
    Maximum number of cycles 38
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function kruskal:
    Number of control steps: 52
    Minimum slack: 0.080899999000019318
    Estimated max frequency (MHz): 203.28921953136035
  Time to perform scheduling: 0.20 seconds


  State Transition Graph Information of function kruskal:
    Number of states: 50
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function make_non_oriented:
    Number of control steps: 48
    Minimum slack: 1.2427999970000005
    Estimated max frequency (MHz): 266.15564761033033
  Time to perform scheduling: 0.06 seconds


  State Transition Graph Information of function make_non_oriented:
    Number of states: 46
    Minimum number of cycles: 28
    Maximum number of cycles 46
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Easy binding information for function is_connected:
    Bound operations:51/81
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function kruskal:
    Bound operations:205/344
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function make_non_oriented:
    Bound operations:129/174
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function is_connected:
    Number of storage values inserted: 28
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function kruskal:
    Number of storage values inserted: 182
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function make_non_oriented:
    Number of storage values inserted: 69
  Time to compute storage value information: 0.00 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 17 registers(LB:14)
  Time to perform register binding: 0.00 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 17 registers(LB:14)
  Time to perform register binding: 0.01 seconds


  Module binding information for function is_connected:
    Number of modules instantiated: 58
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 238
    Estimated area of MUX21: 232
    Total estimated area: 470
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.01 seconds
  Time to perform module binding: 0.01 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 17 registers(LB:14)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function is_connected:
    Number of allocated multiplexers (2-to-1 equivalent): 20
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function is_connected: 205

  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 113 registers(LB:53)
  Time to perform register binding: 0.06 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 141 registers(LB:53)
  Time to perform register binding: 0.05 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 144 registers(LB:53)
  Time to perform register binding: 0.05 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 144 registers(LB:53)
  Time to perform register binding: 0.06 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 144 registers(LB:53)
  Time to perform register binding: 0.06 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 144 registers(LB:53)
  Time to perform register binding: 0.06 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 144 registers(LB:53)
  Time to perform register binding: 0.06 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 144 registers(LB:53)
  Time to perform register binding: 0.06 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 144 registers(LB:53)
  Time to perform register binding: 0.06 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 144 registers(LB:53)
  Time to perform register binding: 0.04 seconds


  Module binding information for function kruskal:
    Number of modules instantiated: 278
    Number of possible conflicts for possible false paths introduced by resource sharing: 1
    Estimated resources area (no Muxes and address logic): 8268
    Estimated area of MUX21: 499
    Total estimated area: 8767
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.07 seconds
    Clique covering computation completed in 0.55 seconds
  Time to perform module binding: 0.63 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 144 registers(LB:53)
  Time to perform register binding: 0.05 seconds


  Connection Binding Information for function kruskal:
    Number of allocated multiplexers (2-to-1 equivalent): 53
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function kruskal: 2015

  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 58 registers(LB:39)
  Time to perform register binding: 0.01 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 59 registers(LB:39)
  Time to perform register binding: 0.01 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 59 registers(LB:39)
  Time to perform register binding: 0.01 seconds


  Module binding information for function make_non_oriented:
    Number of modules instantiated: 139
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 1059
    Estimated area of MUX21: 635
    Total estimated area: 1694
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.03 seconds
  Time to perform module binding: 0.04 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 59 registers(LB:39)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function make_non_oriented:
    Number of allocated multiplexers (2-to-1 equivalent): 72
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function make_non_oriented: 1289

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.03 seconds


  Scheduling Information of function main:
    Number of control steps: 10
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function main:
    Number of states: 11
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:16/20
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 6
  Time to compute storage value information: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 6 registers(LB:5)
  Time to perform register binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 6 registers(LB:5)
  Time to perform register binding: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 18
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 8896
    Estimated area of MUX21: 66
    Total estimated area: 8962
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 6 registers(LB:5)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function main:
    Number of allocated multiplexers (2-to-1 equivalent): 2
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function main: 46
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/files/values_97/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 159 cycles
  Number of executions     : 1
  Average execution        : 159 cycles
