#HSLIDE

## Lab 5

#HSLIDE

### Direct Digital Synthesis Architecture
![DDS Block Diagram](https://raw.githubusercontent.com/CWRU-EECS301/Documentation/master/Lectures/Lecture07/DDS_Block_Diagram.png)

#HSLIDE

### DDS Output

![DDS Waveform](https://raw.githubusercontent.com/CWRU-EECS301/Documentation/master/Lectures/Lecture07/DDS_Waveform.png)

#HSLIDE

### Phase Accumulator

![Phase Accumulator](https://raw.githubusercontent.com/CWRU-EECS301/Documentation/master/Lectures/Lecture07/Phase_Accumulator.png)

* Divides waveform into 2<sup>N</sup> phase segments

#HSLIDE

