==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 8.334ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
WARNING: [HLS 200-40] Cannot find design file 'src/brl_corr_hls.cpp'
WARNING: [HLS 200-40] Cannot find test bench file 'src/brl_corr_hls_tb.cpp'
WARNING: [HLS 200-40] Cannot find design file 'src/brl_corr_hls.h'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
