# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler NN_sparsemux_55_5_32_1_1_x BINDTYPE {op} TYPE {sparsemux} IMPL {compactencoding_dontcare}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10951 \
    name empty \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_empty \
    op interface \
    ports { empty { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10952 \
    name mux_case_26190 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_26190 \
    op interface \
    ports { mux_case_26190 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10953 \
    name mux_case_24183 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_24183 \
    op interface \
    ports { mux_case_24183 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10954 \
    name mux_case_22176 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_22176 \
    op interface \
    ports { mux_case_22176 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10955 \
    name mux_case_20169 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_20169 \
    op interface \
    ports { mux_case_20169 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10956 \
    name mux_case_18162 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_18162 \
    op interface \
    ports { mux_case_18162 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10957 \
    name mux_case_16155 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_16155 \
    op interface \
    ports { mux_case_16155 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10958 \
    name mux_case_14148 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_14148 \
    op interface \
    ports { mux_case_14148 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10959 \
    name mux_case_12141 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_12141 \
    op interface \
    ports { mux_case_12141 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10960 \
    name mux_case_10134 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_10134 \
    op interface \
    ports { mux_case_10134 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10961 \
    name mux_case_8127 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_8127 \
    op interface \
    ports { mux_case_8127 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10962 \
    name mux_case_6120 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_6120 \
    op interface \
    ports { mux_case_6120 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10963 \
    name mux_case_4113 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_4113 \
    op interface \
    ports { mux_case_4113 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10964 \
    name mux_case_2106 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_2106 \
    op interface \
    ports { mux_case_2106 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10965 \
    name mux_case_2599 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_2599 \
    op interface \
    ports { mux_case_2599 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10966 \
    name mux_case_2392 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_2392 \
    op interface \
    ports { mux_case_2392 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10967 \
    name mux_case_2185 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_2185 \
    op interface \
    ports { mux_case_2185 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10968 \
    name mux_case_1978 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_1978 \
    op interface \
    ports { mux_case_1978 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10969 \
    name mux_case_1771 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_1771 \
    op interface \
    ports { mux_case_1771 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10970 \
    name mux_case_1564 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_1564 \
    op interface \
    ports { mux_case_1564 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10971 \
    name mux_case_1357 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_1357 \
    op interface \
    ports { mux_case_1357 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10972 \
    name mux_case_1150 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_1150 \
    op interface \
    ports { mux_case_1150 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10973 \
    name mux_case_943 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_943 \
    op interface \
    ports { mux_case_943 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10974 \
    name mux_case_736 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_736 \
    op interface \
    ports { mux_case_736 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10975 \
    name mux_case_529 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_529 \
    op interface \
    ports { mux_case_529 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10976 \
    name mux_case_322 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_322 \
    op interface \
    ports { mux_case_322 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10977 \
    name mux_case_115 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_115 \
    op interface \
    ports { mux_case_115 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10978 \
    name inp_img_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inp_img_0_load \
    op interface \
    ports { inp_img_0_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10979 \
    name inp_img_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inp_img_1_load \
    op interface \
    ports { inp_img_1_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10980 \
    name inp_img_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inp_img_2_load \
    op interface \
    ports { inp_img_2_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10981 \
    name inp_img_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inp_img_3_load \
    op interface \
    ports { inp_img_3_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10982 \
    name inp_img_4_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inp_img_4_load \
    op interface \
    ports { inp_img_4_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10983 \
    name inp_img_5_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inp_img_5_load \
    op interface \
    ports { inp_img_5_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10984 \
    name inp_img_6_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inp_img_6_load \
    op interface \
    ports { inp_img_6_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10985 \
    name inp_img_7_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inp_img_7_load \
    op interface \
    ports { inp_img_7_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10986 \
    name inp_img_8_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inp_img_8_load \
    op interface \
    ports { inp_img_8_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10987 \
    name inp_img_9_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inp_img_9_load \
    op interface \
    ports { inp_img_9_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10988 \
    name inp_img_10_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inp_img_10_load \
    op interface \
    ports { inp_img_10_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10989 \
    name inp_img_11_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inp_img_11_load \
    op interface \
    ports { inp_img_11_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10990 \
    name inp_img_12_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inp_img_12_load \
    op interface \
    ports { inp_img_12_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10991 \
    name inp_img_13_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inp_img_13_load \
    op interface \
    ports { inp_img_13_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10992 \
    name inp_img_14_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inp_img_14_load \
    op interface \
    ports { inp_img_14_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10993 \
    name inp_img_15_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inp_img_15_load \
    op interface \
    ports { inp_img_15_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10994 \
    name inp_img_16_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inp_img_16_load \
    op interface \
    ports { inp_img_16_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10995 \
    name inp_img_17_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inp_img_17_load \
    op interface \
    ports { inp_img_17_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10996 \
    name inp_img_18_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inp_img_18_load \
    op interface \
    ports { inp_img_18_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10997 \
    name inp_img_19_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inp_img_19_load \
    op interface \
    ports { inp_img_19_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10998 \
    name inp_img_20_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inp_img_20_load \
    op interface \
    ports { inp_img_20_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10999 \
    name inp_img_21_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inp_img_21_load \
    op interface \
    ports { inp_img_21_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11000 \
    name inp_img_22_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inp_img_22_load \
    op interface \
    ports { inp_img_22_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11001 \
    name inp_img_23_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inp_img_23_load \
    op interface \
    ports { inp_img_23_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11002 \
    name inp_img_24_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inp_img_24_load \
    op interface \
    ports { inp_img_24_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11003 \
    name inp_img_25_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inp_img_25_load \
    op interface \
    ports { inp_img_25_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11004 \
    name inp_img_26_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inp_img_26_load \
    op interface \
    ports { inp_img_26_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11005 \
    name p_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out \
    op interface \
    ports { p_out { O 32 vector } p_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11006 \
    name mux_case_26189_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_26189_out \
    op interface \
    ports { mux_case_26189_out { O 32 vector } mux_case_26189_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11007 \
    name mux_case_24182_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_24182_out \
    op interface \
    ports { mux_case_24182_out { O 32 vector } mux_case_24182_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11008 \
    name mux_case_22175_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_22175_out \
    op interface \
    ports { mux_case_22175_out { O 32 vector } mux_case_22175_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11009 \
    name mux_case_20168_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_20168_out \
    op interface \
    ports { mux_case_20168_out { O 32 vector } mux_case_20168_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11010 \
    name mux_case_18161_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_18161_out \
    op interface \
    ports { mux_case_18161_out { O 32 vector } mux_case_18161_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11011 \
    name mux_case_16154_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_16154_out \
    op interface \
    ports { mux_case_16154_out { O 32 vector } mux_case_16154_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11012 \
    name mux_case_14147_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_14147_out \
    op interface \
    ports { mux_case_14147_out { O 32 vector } mux_case_14147_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11013 \
    name mux_case_12140_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_12140_out \
    op interface \
    ports { mux_case_12140_out { O 32 vector } mux_case_12140_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11014 \
    name mux_case_10133_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_10133_out \
    op interface \
    ports { mux_case_10133_out { O 32 vector } mux_case_10133_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11015 \
    name mux_case_8126_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_8126_out \
    op interface \
    ports { mux_case_8126_out { O 32 vector } mux_case_8126_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11016 \
    name mux_case_6119_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_6119_out \
    op interface \
    ports { mux_case_6119_out { O 32 vector } mux_case_6119_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11017 \
    name mux_case_4112_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_4112_out \
    op interface \
    ports { mux_case_4112_out { O 32 vector } mux_case_4112_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11018 \
    name mux_case_2105_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_2105_out \
    op interface \
    ports { mux_case_2105_out { O 32 vector } mux_case_2105_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11019 \
    name mux_case_2598_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_2598_out \
    op interface \
    ports { mux_case_2598_out { O 32 vector } mux_case_2598_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11020 \
    name mux_case_2391_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_2391_out \
    op interface \
    ports { mux_case_2391_out { O 32 vector } mux_case_2391_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11021 \
    name mux_case_2184_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_2184_out \
    op interface \
    ports { mux_case_2184_out { O 32 vector } mux_case_2184_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11022 \
    name mux_case_1977_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_1977_out \
    op interface \
    ports { mux_case_1977_out { O 32 vector } mux_case_1977_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11023 \
    name mux_case_1770_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_1770_out \
    op interface \
    ports { mux_case_1770_out { O 32 vector } mux_case_1770_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11024 \
    name mux_case_1563_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_1563_out \
    op interface \
    ports { mux_case_1563_out { O 32 vector } mux_case_1563_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11025 \
    name mux_case_1356_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_1356_out \
    op interface \
    ports { mux_case_1356_out { O 32 vector } mux_case_1356_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11026 \
    name mux_case_1149_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_1149_out \
    op interface \
    ports { mux_case_1149_out { O 32 vector } mux_case_1149_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11027 \
    name mux_case_942_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_942_out \
    op interface \
    ports { mux_case_942_out { O 32 vector } mux_case_942_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11028 \
    name mux_case_735_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_735_out \
    op interface \
    ports { mux_case_735_out { O 32 vector } mux_case_735_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11029 \
    name mux_case_528_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_528_out \
    op interface \
    ports { mux_case_528_out { O 32 vector } mux_case_528_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11030 \
    name mux_case_321_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_321_out \
    op interface \
    ports { mux_case_321_out { O 32 vector } mux_case_321_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11031 \
    name mux_case_114_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_114_out \
    op interface \
    ports { mux_case_114_out { O 32 vector } mux_case_114_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName NN_flow_control_loop_pipe_sequential_init_U
set CompName NN_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix NN_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


