;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 216, 10
	SUB #72, @76
	SPL <80, -92
	JMP <80, -92
	SUB @-127, 100
	CMP -7, <-20
	SUB <0, @12
	DJN -1, @-20
	SUB @127, 106
	SUB #300, <285
	CMP <12, @10
	SUB #300, <285
	ADD #300, <285
	SPL 0, <402
	ADD #300, <285
	SLT -61, <-820
	JMZ @0, #82
	CMP -7, <-20
	SPL 0, <402
	DJN -1, @-126
	CMP -7, <-20
	DJN -1, @-126
	MOV -7, <20
	DJN -1, @-126
	DJN -1, @-126
	SUB 300, <96
	SUB @121, 101
	SUB #72, @76
	SUB 300, 96
	SUB @121, 101
	MOV @-121, 103
	MOV -7, <-20
	ADD 3, 20
	SUB #72, @76
	MOV @-121, 103
	SUB @127, 106
	JMN <0, <922
	JMN <0, <922
	JMN <0, <922
	DAT #0, <402
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	DJN -1, @-20
	MOV @-221, 103
	CMP -7, <-20
	CMP -7, <-20
