# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Cache.srcs/sources_1/new/arch_TestBench.vhd" \
"../../../../Cache.srcs/sources_1/new/mainMemory.vhd" \
"../../../../Cache.srcs/sources_1/new/testBench.vhd" \

# Do not sort compile order
nosort
