// Seed: 3885578274
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input tri id_2,
    output tri id_3,
    input wor id_4,
    input supply0 id_5,
    output wand id_6,
    input tri id_7,
    output wor id_8,
    input supply0 id_9,
    output supply0 id_10,
    output uwire id_11,
    input wor id_12
    , id_75,
    output wire id_13,
    input wire id_14
    , id_76, id_77,
    output tri1 id_15,
    input wand id_16,
    input wor id_17,
    input tri1 id_18,
    input tri1 id_19,
    output wor id_20,
    input wand id_21,
    input wire id_22,
    output wire id_23,
    input supply1 id_24,
    input tri0 id_25,
    input uwire id_26,
    output wire id_27,
    input supply0 id_28
    , id_78,
    output tri1 id_29,
    output uwire id_30,
    input wor id_31,
    output wire id_32,
    input tri1 id_33,
    input uwire id_34,
    input tri id_35,
    input wire id_36,
    input tri id_37,
    input supply1 id_38,
    input supply0 id_39,
    output supply0 id_40,
    output wor id_41,
    output tri id_42,
    input tri id_43,
    input wor id_44,
    output supply0 id_45,
    input uwire id_46,
    output supply0 id_47,
    input wire id_48,
    output tri id_49,
    input wor id_50,
    input supply0 id_51,
    input wor id_52,
    input uwire id_53,
    input tri0 id_54,
    input uwire id_55,
    output wire id_56,
    input wand id_57,
    output tri1 id_58,
    output supply1 id_59,
    input wire id_60,
    input wire id_61,
    input wire id_62,
    input supply0 id_63,
    input uwire id_64,
    input tri0 id_65,
    output tri id_66,
    input wand id_67,
    output tri id_68,
    input tri id_69,
    output supply1 id_70,
    input tri1 id_71
    , id_79,
    input tri0 id_72,
    output supply1 id_73
);
  assign id_76 = "";
endmodule
module module_0 #(
    parameter id_5 = 32'd53
) (
    input wor id_0,
    input wire id_1,
    output tri0 id_2,
    input wire id_3,
    input uwire module_1,
    output supply0 _id_5,
    input wand id_6,
    input wor id_7,
    input uwire id_8,
    input uwire id_9,
    input tri1 id_10,
    input wire id_11,
    input tri0 id_12,
    input tri0 id_13,
    input supply0 id_14,
    input uwire id_15,
    output wand id_16,
    output tri id_17,
    output tri1 id_18
);
  logic [-1 : id_5] id_20;
  ;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_6,
      id_18,
      id_13,
      id_13,
      id_17,
      id_10,
      id_18,
      id_10,
      id_18,
      id_16,
      id_15,
      id_18,
      id_10,
      id_18,
      id_1,
      id_10,
      id_8,
      id_12,
      id_17,
      id_8,
      id_11,
      id_18,
      id_11,
      id_14,
      id_15,
      id_16,
      id_15,
      id_17,
      id_2,
      id_7,
      id_2,
      id_11,
      id_6,
      id_3,
      id_15,
      id_13,
      id_11,
      id_3,
      id_17,
      id_18,
      id_2,
      id_3,
      id_3,
      id_17,
      id_1,
      id_2,
      id_7,
      id_2,
      id_14,
      id_7,
      id_10,
      id_8,
      id_1,
      id_6,
      id_2,
      id_1,
      id_2,
      id_18,
      id_0,
      id_0,
      id_1,
      id_10,
      id_14,
      id_15,
      id_17,
      id_14,
      id_2,
      id_6,
      id_16,
      id_9,
      id_13,
      id_16
  );
  assign modCall_1.id_51 = 0;
endmodule
