Version 4
SHEET 1 1344 680
WIRE 160 0 -96 0
WIRE 160 80 160 0
WIRE 96 96 80 96
WIRE 192 96 144 96
WIRE 224 96 192 96
WIRE 80 112 80 96
WIRE 48 176 16 176
WIRE 368 176 272 176
WIRE 432 176 368 176
WIRE -96 224 -96 0
WIRE 16 240 16 176
WIRE 16 304 16 240
WIRE 80 304 80 112
WIRE 144 304 144 96
WIRE -96 384 -96 304
WIRE 16 384 -96 384
WIRE 80 384 16 384
WIRE 144 384 80 384
FLAG -96 304 0
FLAG 432 256 0
FLAG 368 176 read_out
FLAG 16 240 bitlinewrite
FLAG 80 112 wl
FLAG 192 96 rl
SYMBOL s_sram_cell 160 176 R0
SYMATTR InstName X1
SYMBOL voltage -96 208 R0
SYMATTR InstName V1
SYMATTR Value 5
SYMBOL res 496 160 R0
WINDOW 3 38 88 Left 2
SYMATTR InstName R1
SYMATTR Value 100k
SYMBOL voltage 16 288 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V2
SYMATTR Value PULSE(0 5 0 10n 10n 8u 16u)
SYMBOL voltage 80 288 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V3
SYMATTR Value PULSE(0 5 0 10n 10n 4u 8u)
SYMBOL voltage 144 288 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V4
SYMATTR Value PULSE(0 5 0 10n 10n 2u 4u)
TEXT -128 408 Left 2 !.tran 32u
TEXT 240 -48 Left 2 !.lib DetailedModel.mod
