

================================================================
== Vitis HLS Report for 'ShiftRows'
================================================================
* Date:           Sun Feb 23 16:10:26 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        AES_AntonioMateo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|      0 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_out_15_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_out_15_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:125]   --->   Operation 2 'read' 'data_out_15_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_out_14_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_out_14_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:125]   --->   Operation 3 'read' 'data_out_14_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_out_13_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_out_13_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:125]   --->   Operation 4 'read' 'data_out_13_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_out_119_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_out_119_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:125]   --->   Operation 5 'read' 'data_out_119_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_out_10_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_out_10_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:125]   --->   Operation 6 'read' 'data_out_10_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_out_9_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_out_9_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:125]   --->   Operation 7 'read' 'data_out_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_out_7_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_out_7_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:125]   --->   Operation 8 'read' 'data_out_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_out_6_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_out_6_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:125]   --->   Operation 9 'read' 'data_out_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_out_5_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_out_5_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:125]   --->   Operation 10 'read' 'data_out_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_out_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_out_3_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:125]   --->   Operation 11 'read' 'data_out_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_out_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_out_2_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:125]   --->   Operation 12 'read' 'data_out_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_out_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_out_1_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:125]   --->   Operation 13 'read' 'data_out_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mrv = insertvalue i96 <undef>, i8 %data_out_5_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:151]   --->   Operation 14 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i96 %mrv, i8 %data_out_10_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:151]   --->   Operation 15 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i96 %mrv_1, i8 %data_out_15_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:151]   --->   Operation 16 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i96 %mrv_2, i8 %data_out_9_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:151]   --->   Operation 17 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i96 %mrv_3, i8 %data_out_14_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:151]   --->   Operation 18 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i96 %mrv_4, i8 %data_out_3_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:151]   --->   Operation 19 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i96 %mrv_5, i8 %data_out_13_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:151]   --->   Operation 20 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i96 %mrv_6, i8 %data_out_2_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:151]   --->   Operation 21 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i96 %mrv_7, i8 %data_out_7_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:151]   --->   Operation 22 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i96 %mrv_8, i8 %data_out_1_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:151]   --->   Operation 23 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i96 %mrv_9, i8 %data_out_6_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:151]   --->   Operation 24 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i96 %mrv_10, i8 %data_out_119_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:151]   --->   Operation 25 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln151 = ret i96 %mrv_11" [AES_AntonioMateo/DIseno/AES_accel.cpp:151]   --->   Operation 26 'ret' 'ret_ln151' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
