// Seed: 2451210425
module module_0;
  assign module_1.id_2 = 0;
  logic [7:0][1] id_1 (
      .id_0(id_2),
      .id_1(1'b0),
      .id_2(1),
      .id_3(id_2(1, 1, id_2, id_2, id_3)),
      .id_4(),
      .id_5(1),
      .id_6(~1),
      .id_7(1'b0)
  );
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    input wand id_2,
    input wor id_3,
    output logic id_4
);
  function id_6;
    input id_7;
    begin : LABEL_0
      if (1'b0) $display(1, 1);
      id_4 <= id_7;
    end
  endfunction
  for (id_8 = 1; id_3 == 1; id_6 = 1) assign id_6 = 1 && 1;
  tri id_9 = id_2;
  assign id_4 = id_7;
  module_0 modCall_1 ();
endmodule
