- 19th IEEE International Symposium on High Performance Computer Architecture, HPCA 2013, Shenzhen, China, February 23-27, 2013. IEEE Computer Society 2013, ISBN 978-1-4673-5585-8

## Finding Meaning in Big Data

- [Emily R. Blem](http://dblp2.uni-trier.de/pers/hd/b/Blem:Emily_R=), [Jaikrishnan Menon](http://dblp2.uni-trier.de/pers/hd/m/Menon:Jaikrishnan), [Karthikeyan Sankaralingam](http://dblp2.uni-trier.de/pers/hd/s/Sankaralingam:Karthikeyan):
  **Power struggles: Revisiting the RISC vs. CISC debate on contemporary ARM and x86 architectures**. 1-12
- [Yuhao Zhu](http://dblp2.uni-trier.de/pers/hd/z/Zhu:Yuhao), [Vijay Janapa Reddi](http://dblp2.uni-trier.de/pers/hd/r/Reddi:Vijay_Janapa):
  High-performance and energy-efficient mobile web browsing on big/little systems. 13-24
- [Yebin Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Yebin), [Soontae Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Soontae), [Seokin Hong](http://dblp2.uni-trier.de/pers/hd/h/Hong:Seokin), [Jongmin Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee_0002:Jongmin):
  Skinflint DRAM system: Minimizing DRAM chip writes for low power. 25-34
- [Chao Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Chao), [Ruijin Zhou](http://dblp2.uni-trier.de/pers/hd/z/Zhou:Ruijin), [Tao Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Tao):
  Enabling distributed generation powered sustainable high-performance data center. 35-46

## Microarchitecture

- [Furat Afram](http://dblp2.uni-trier.de/pers/hd/a/Afram:Furat), [Hui Zeng](http://dblp2.uni-trier.de/pers/hd/z/Zeng:Hui), [Kanad Ghose](http://dblp2.uni-trier.de/pers/hd/g/Ghose:Kanad):
  A group-commit mechanism for ROB-based processors implementing the X86 ISA. 47-58
- [Muhammad Umar Farooq](http://dblp2.uni-trier.de/pers/hd/f/Farooq:Muhammad_Umar), [Khubaib](http://dblp2.uni-trier.de/pers/hd/k/Khubaib:), [Lizy K. John](http://dblp2.uni-trier.de/pers/hd/j/John:Lizy_K=):
  Store-Load-Branch (SLB) predictor: A compiler assisted branch prediction for data dependent branches. 59-70
- [James Bonanno](http://dblp2.uni-trier.de/pers/hd/b/Bonanno:James), [Adam Collura](http://dblp2.uni-trier.de/pers/hd/c/Collura:Adam), [Daniel Lipetz](http://dblp2.uni-trier.de/pers/hd/l/Lipetz:Daniel), [Ulrich Mayer](http://dblp2.uni-trier.de/pers/hd/m/Mayer:Ulrich), [Brian Prasky](http://dblp2.uni-trier.de/pers/hd/p/Prasky:Brian), [Anthony Saporito](http://dblp2.uni-trier.de/pers/hd/s/Saporito:Anthony):
  Two level bulk preload branch prediction. 71-82

## Scheduling and Virtual Machines

- [Jason Zebchuk](http://dblp2.uni-trier.de/pers/hd/z/Zebchuk:Jason), [Harold W. Cain](http://dblp2.uni-trier.de/pers/hd/c/Cain:Harold_W=), [Xin Tong](http://dblp2.uni-trier.de/pers/hd/t/Tong:Xin), [Vijayalakshmi Srinivasan](http://dblp2.uni-trier.de/pers/hd/s/Srinivasan:Vijayalakshmi), [Andreas Moshovos](http://dblp2.uni-trier.de/pers/hd/m/Moshovos:Andreas):
  RECAP: A region-based cure for the common cold (cache). 83-94
- [Marisabel Guevara](http://dblp2.uni-trier.de/pers/hd/g/Guevara:Marisabel), [Benjamin Lubin](http://dblp2.uni-trier.de/pers/hd/l/Lubin:Benjamin), [Benjamin C. Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Benjamin_C=):
  Navigating heterogeneous processors with market mechanisms. 95-106
- [Reetuparna Das](http://dblp2.uni-trier.de/pers/hd/d/Das:Reetuparna), [Rachata Ausavarungnirun](http://dblp2.uni-trier.de/pers/hd/a/Ausavarungnirun:Rachata), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur), [Akhilesh Kumar](http://dblp2.uni-trier.de/pers/hd/k/Kumar:Akhilesh), [Mani Azimi](http://dblp2.uni-trier.de/pers/hd/a/Azimi:Mani):
  **Application-to-core mapping policies to reduce memory system interference in multi-core systems**. 107-118

## Caches

- [Samira Manabi Khan](http://dblp2.uni-trier.de/pers/hd/k/Khan:Samira_Manabi), [Alaa R. Alameldeen](http://dblp2.uni-trier.de/pers/hd/a/Alameldeen:Alaa_R=), [Chris Wilkerson](http://dblp2.uni-trier.de/pers/hd/w/Wilkerson:Chris), [Jaydeep Kulkarni](http://dblp2.uni-trier.de/pers/hd/k/Kulkarni:Jaydeep), [Daniel A. Jiménez](http://dblp2.uni-trier.de/pers/hd/j/Jim=eacute=nez:Daniel_A=):
  **Improving multi-core performance using mixed-cell cache architecture**. 119-130
- [Seungcheol Baek](http://dblp2.uni-trier.de/pers/hd/b/Baek:Seungcheol), [Hyung Gyu Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Hyung_Gyu), [Chrysostomos Nicopoulos](http://dblp2.uni-trier.de/pers/hd/n/Nicopoulos:Chrysostomos), [Junghee Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Junghee), [Jongman Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Jongman):
  **ECM: Effective Capacity Maximizer for high-performance compressed caching**. 131-142
- [Mu-Tien Chang](http://dblp2.uni-trier.de/pers/hd/c/Chang:Mu=Tien), [Paul Rosenfeld](http://dblp2.uni-trier.de/pers/hd/r/Rosenfeld:Paul), [Shih-Lien Lu](http://dblp2.uni-trier.de/pers/hd/l/Lu:Shih=Lien), [Bruce Jacob](http://dblp2.uni-trier.de/pers/hd/j/Jacob:Bruce):
  **Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM**. 143-154
- [Andreas Sandberg](http://dblp2.uni-trier.de/pers/hd/s/Sandberg:Andreas), [Andreas Sembrant](http://dblp2.uni-trier.de/pers/hd/s/Sembrant:Andreas), [Erik Hagersten](http://dblp2.uni-trier.de/pers/hd/h/Hagersten:Erik), [David Black-Schaffer](http://dblp2.uni-trier.de/pers/hd/b/Black=Schaffer:David):
  **Modeling performance variation due to cache sharing**. 155-166

## Industrial Track

- [Kshitij Sudan](http://dblp2.uni-trier.de/pers/hd/s/Sudan:Kshitij), [Saisanthosh Balakrishnan](http://dblp2.uni-trier.de/pers/hd/b/Balakrishnan:Saisanthosh), [Sean Lie](http://dblp2.uni-trier.de/pers/hd/l/Lie:Sean), [Min Xu](http://dblp2.uni-trier.de/pers/hd/x/Xu:Min), [Dhiraj Mallick](http://dblp2.uni-trier.de/pers/hd/m/Mallick:Dhiraj), [Gary Lauterbach](http://dblp2.uni-trier.de/pers/hd/l/Lauterbach:Gary), [Rajeev Balasubramonian](http://dblp2.uni-trier.de/pers/hd/b/Balasubramonian:Rajeev):
  A novel system architecture for web scale applications using lightweight CPUs and virtualized I/O. 167-178
- [Rui Hou](http://dblp2.uni-trier.de/pers/hd/h/Hou:Rui), [Tao Jiang](http://dblp2.uni-trier.de/pers/hd/j/Jiang_0010:Tao), [Liuhang Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Liuhang), [Pengfei Qi](http://dblp2.uni-trier.de/pers/hd/q/Qi:Pengfei), [Jianbo Dong](http://dblp2.uni-trier.de/pers/hd/d/Dong:Jianbo), [Haibin Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Haibin), [Xiongli Gu](http://dblp2.uni-trier.de/pers/hd/g/Gu:Xiongli), [Shujie Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Shujie):
  Cost effective data center servers. 179-187
- [Lingjia Tang](http://dblp2.uni-trier.de/pers/hd/t/Tang:Lingjia), [Jason Mars](http://dblp2.uni-trier.de/pers/hd/m/Mars:Jason), [Xiao Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Xiao), [Robert Hagmann](http://dblp2.uni-trier.de/pers/hd/h/Hagmann:Robert), [Robert Hundt](http://dblp2.uni-trier.de/pers/hd/h/Hundt:Robert), [Eric Tune](http://dblp2.uni-trier.de/pers/hd/t/Tune:Eric):
  Optimizing Google's warehouse scale computers: The NUMA experience. 188-197
- [Nicholas P. Carter](http://dblp2.uni-trier.de/pers/hd/c/Carter:Nicholas_P=), [Aditya Agrawal](http://dblp2.uni-trier.de/pers/hd/a/Agrawal:Aditya), [Shekhar Borkar](http://dblp2.uni-trier.de/pers/hd/b/Borkar:Shekhar), [Romain Cledat](http://dblp2.uni-trier.de/pers/hd/c/Cledat:Romain), [Howard David](http://dblp2.uni-trier.de/pers/hd/d/David:Howard), [Dave Dunning](http://dblp2.uni-trier.de/pers/hd/d/Dunning:Dave), [Joshua B. Fryman](http://dblp2.uni-trier.de/pers/hd/f/Fryman:Joshua_B=), [Ivan Ganev](http://dblp2.uni-trier.de/pers/hd/g/Ganev:Ivan), [Roger A. Golliver](http://dblp2.uni-trier.de/pers/hd/g/Golliver:Roger_A=), [Rob C. Knauerhase](http://dblp2.uni-trier.de/pers/hd/k/Knauerhase:Rob_C=), [Richard Lethin](http://dblp2.uni-trier.de/pers/hd/l/Lethin:Richard), [Benoît Meister](http://dblp2.uni-trier.de/pers/hd/m/Meister:Beno=icirc=t), [Asit K. Mishra](http://dblp2.uni-trier.de/pers/hd/m/Mishra:Asit_K=), [Wilfred R. Pinfold](http://dblp2.uni-trier.de/pers/hd/p/Pinfold:Wilfred_R=), [Justin Teller](http://dblp2.uni-trier.de/pers/hd/t/Teller:Justin), [Josep Torrellas](http://dblp2.uni-trier.de/pers/hd/t/Torrellas:Josep), [Nicolas Vasilache](http://dblp2.uni-trier.de/pers/hd/v/Vasilache:Nicolas), [Ganesh Venkatesh](http://dblp2.uni-trier.de/pers/hd/v/Venkatesh:Ganesh), [Jianping Xu](http://dblp2.uni-trier.de/pers/hd/x/Xu:Jianping):
  Runnemede: An architecture for Ubiquitous High-Performance Computing. 198-209

## Non-volatile Memory

- [Zhongqi Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Zhongqi), [Ruijin Zhou](http://dblp2.uni-trier.de/pers/hd/z/Zhou:Ruijin), [Tao Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Tao):
  **Exploring high-performance and energy proportional interface for phase change memory systems**. 210-221
- [Adam N. Jacobvitz](http://dblp2.uni-trier.de/pers/hd/j/Jacobvitz:Adam_N=), [A. Robert Calderbank](http://dblp2.uni-trier.de/pers/hd/c/Calderbank:A=_Robert), [Daniel J. Sorin](http://dblp2.uni-trier.de/pers/hd/s/Sorin:Daniel_J=):
  **Coset coding to extend the lifetime of memory**. 222-233
- [Jue Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Jue), [Xiangyu Dong](http://dblp2.uni-trier.de/pers/hd/d/Dong:Xiangyu), [Yuan Xie](http://dblp2.uni-trier.de/pers/hd/x/Xie_0001:Yuan), [Norman P. Jouppi](http://dblp2.uni-trier.de/pers/hd/j/Jouppi:Norman_P=):
  **i2WAP: Improving non-volatile cache lifetime by reducing inter- and intra-set write variations**. 234-245

## Secure and Reliable Architectures

- [Yubin Xia](http://dblp2.uni-trier.de/pers/hd/x/Xia:Yubin), [Yutao Liu](http://dblp2.uni-trier.de/pers/hd/l/Liu:Yutao), [Haibo Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Haibo):
  Architecture support for guest-transparent VM protection from untrusted hypervisor and physical attacks. 246-257
- [Mehmet Kayaalp](http://dblp2.uni-trier.de/pers/hd/k/Kayaalp:Mehmet), [Timothy Schmitt](http://dblp2.uni-trier.de/pers/hd/s/Schmitt:Timothy), [Junaid Nomani](http://dblp2.uni-trier.de/pers/hd/n/Nomani:Junaid), [Dmitry Ponomarev](http://dblp2.uni-trier.de/pers/hd/p/Ponomarev:Dmitry), [Nael B. Abu-Ghazaleh](http://dblp2.uni-trier.de/pers/hd/a/Abu=Ghazaleh:Nael_B=):
  SCRAP: Architecture for signature-based protection from Code Reuse Attacks. 258-269
- [Xun Jian](http://dblp2.uni-trier.de/pers/hd/j/Jian:Xun), [Rakesh Kumar](http://dblp2.uni-trier.de/pers/hd/k/Kumar_0002:Rakesh):
  Adaptive Reliability Chipkill Correct (ARCC). 270-281

## Best Paper Nominees

- [Jianhui Yue](http://dblp2.uni-trier.de/pers/hd/y/Yue:Jianhui), [Yifeng Zhu](http://dblp2.uni-trier.de/pers/hd/z/Zhu:Yifeng):
  **Accelerating write by exploiting PCM asymmetries**. 282-293
- [Neal Clayton Crago](http://dblp2.uni-trier.de/pers/hd/c/Crago:Neal_Clayton), [Omid Azizi](http://dblp2.uni-trier.de/pers/hd/a/Azizi:Omid), [Steven S. Lumetta](http://dblp2.uni-trier.de/pers/hd/l/Lumetta:Steven_S=), [Sanjay J. Patel](http://dblp2.uni-trier.de/pers/hd/p/Patel:Sanjay_J=):
  Hybrid latency tolerance for robust energy-efficiency on 1000-core data parallel processors. 294-305
- [Jia Rao](http://dblp2.uni-trier.de/pers/hd/r/Rao:Jia), [Kun Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Kun), [Xiaobo Zhou](http://dblp2.uni-trier.de/pers/hd/z/Zhou:Xiaobo), [Cheng-Zhong Xu](http://dblp2.uni-trier.de/pers/hd/x/Xu:Cheng=Zhong):
  **Optimizing virtual machine scheduling in NUMA multicore systems**. 306-317
- [Richard Sampson](http://dblp2.uni-trier.de/pers/hd/s/Sampson:Richard), [Ming Yang](http://dblp2.uni-trier.de/pers/hd/y/Yang:Ming), [Siyuan Wei](http://dblp2.uni-trier.de/pers/hd/w/Wei:Siyuan), [Chaitali Chakrabarti](http://dblp2.uni-trier.de/pers/hd/c/Chakrabarti:Chaitali), [Thomas F. Wenisch](http://dblp2.uni-trier.de/pers/hd/w/Wenisch:Thomas_F=):
  Sonic Millip3De: A massively parallel 3D-stacked accelerator for 3D ultrasound. 318-329

## GPUs I

- [Syed Zohaib Gilani](http://dblp2.uni-trier.de/pers/hd/g/Gilani:Syed_Zohaib), [Nam Sung Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Nam_Sung), [Michael J. Schulte](http://dblp2.uni-trier.de/pers/hd/s/Schulte:Michael_J=):
  Power-efficient computing for compute-intensive GPGPU applications. 330-341
- [Nilanjan Goswami](http://dblp2.uni-trier.de/pers/hd/g/Goswami:Nilanjan), [Bingyi Cao](http://dblp2.uni-trier.de/pers/hd/c/Cao:Bingyi), [Tao Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Tao):
  Power-performance co-optimization of throughput core architecture using resistive memory. 342-353
- [Daniel Lustig](http://dblp2.uni-trier.de/pers/hd/l/Lustig:Daniel), [Margaret Martonosi](http://dblp2.uni-trier.de/pers/hd/m/Martonosi:Margaret):
  Reducing GPU offload latency via fine-grained CPU-GPU synchronization. 354-365

## Interconnection Networks I

- [Lizhong Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Lizhong), [Timothy Mark Pinkston](http://dblp2.uni-trier.de/pers/hd/p/Pinkston:Timothy_Mark):
  Worm-Bubble Flow Control. 366-377
- [Tushar Krishna](http://dblp2.uni-trier.de/pers/hd/k/Krishna:Tushar), [Chia-Hsin Owen Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Chia=Hsin_Owen), [Woo-Cheol Kwon](http://dblp2.uni-trier.de/pers/hd/k/Kwon:Woo=Cheol), [Li-Shiuan Peh](http://dblp2.uni-trier.de/pers/hd/p/Peh:Li=Shiuan):
  Breaking the on-chip latency barrier using SMART. 378-389
- [Yuan-Ying Chang](http://dblp2.uni-trier.de/pers/hd/c/Chang:Yuan=Ying), [Yoshi Shih-Chieh Huang](http://dblp2.uni-trier.de/pers/hd/h/Huang:Yoshi_Shih=Chieh), [Matthew Poremba](http://dblp2.uni-trier.de/pers/hd/p/Poremba:Matthew), [Vijaykrishnan Narayanan](http://dblp2.uni-trier.de/pers/hd/n/Narayanan:Vijaykrishnan), [Yuan Xie](http://dblp2.uni-trier.de/pers/hd/x/Xie_0001:Yuan), [Chung-Ta King](http://dblp2.uni-trier.de/pers/hd/k/King:Chung=Ta):
  TS-Router: On maximizing the Quality-of-Allocation in the On-Chip Network. 390-399

## Power and Energy II

- [Aditya Agrawal](http://dblp2.uni-trier.de/pers/hd/a/Agrawal:Aditya), [Prabhat Jain](http://dblp2.uni-trier.de/pers/hd/j/Jain:Prabhat), [Amin Ansari](http://dblp2.uni-trier.de/pers/hd/a/Ansari:Amin), [Josep Torrellas](http://dblp2.uni-trier.de/pers/hd/t/Torrellas:Josep):
  Refrint: Intelligent refresh to minimize power in on-chip multiprocessor cache hierarchies. 400-411
- [Mohammad Abdel-Majeed](http://dblp2.uni-trier.de/pers/hd/a/Abdel=Majeed:Mohammad), [Murali Annavaram](http://dblp2.uni-trier.de/pers/hd/a/Annavaram:Murali):
  Warped register file: A power efficient register file for GPGPUs. 412-423
- [Tae Jun Ham](http://dblp2.uni-trier.de/pers/hd/h/Ham:Tae_Jun), [Bharath K. Chelepalli](http://dblp2.uni-trier.de/pers/hd/c/Chelepalli:Bharath_K=), [Neng Xue](http://dblp2.uni-trier.de/pers/hd/x/Xue:Neng), [Benjamin C. Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Benjamin_C=):
  Disintegrated control for energy-efficient and heterogeneous memory systems. 424-435

## Heterogeneous and Adaptive Architectures

- [Amin Ansari](http://dblp2.uni-trier.de/pers/hd/a/Ansari:Amin), [Shuguang Feng](http://dblp2.uni-trier.de/pers/hd/f/Feng:Shuguang), [Shantanu Gupta](http://dblp2.uni-trier.de/pers/hd/g/Gupta:Shantanu), [Josep Torrellas](http://dblp2.uni-trier.de/pers/hd/t/Torrellas:Josep), [Scott A. Mahlke](http://dblp2.uni-trier.de/pers/hd/m/Mahlke:Scott_A=):
  Illusionist: Transforming lightweight cores into aggressive cores on demand. 436-447
- [Ehsan K. Ardestani](http://dblp2.uni-trier.de/pers/hd/a/Ardestani:Ehsan_K=), [Jose Renau](http://dblp2.uni-trier.de/pers/hd/r/Renau:Jose):
  ESESC: A fast multicore simulator using Time-Based Sampling. 448-459
- [Behnam Robatmili](http://dblp2.uni-trier.de/pers/hd/r/Robatmili:Behnam), [Dong Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Dong), [Hadi Esmaeilzadeh](http://dblp2.uni-trier.de/pers/hd/e/Esmaeilzadeh:Hadi), [Madhu Saravana Sibi Govindan](http://dblp2.uni-trier.de/pers/hd/g/Govindan:Madhu_Saravana_Sibi), [Aaron Smith](http://dblp2.uni-trier.de/pers/hd/s/Smith:Aaron), [Andrew Putnam](http://dblp2.uni-trier.de/pers/hd/p/Putnam:Andrew), [Doug Burger](http://dblp2.uni-trier.de/pers/hd/b/Burger:Doug), [Stephen W. Keckler](http://dblp2.uni-trier.de/pers/hd/k/Keckler:Stephen_W=):
  How to implement effective prediction and forwarding for fusable dynamic multicore architectures. 460-471
- [Andrew Nere](http://dblp2.uni-trier.de/pers/hd/n/Nere:Andrew), [Atif Hashmi](http://dblp2.uni-trier.de/pers/hd/h/Hashmi:Atif), [Mikko H. Lipasti](http://dblp2.uni-trier.de/pers/hd/l/Lipasti:Mikko_H=), [Giulio Tononi](http://dblp2.uni-trier.de/pers/hd/t/Tononi:Giulio):
  Bridging the semantic gap: Emulating biological neuronal behaviors with simple digital neurons. 472-483

## Interconnection Networks II

- [Michihiro Koibuchi](http://dblp2.uni-trier.de/pers/hd/k/Koibuchi:Michihiro), [Ikki Fujiwara](http://dblp2.uni-trier.de/pers/hd/f/Fujiwara:Ikki), [Hiroki Matsutani](http://dblp2.uni-trier.de/pers/hd/m/Matsutani:Hiroki), [Henri Casanova](http://dblp2.uni-trier.de/pers/hd/c/Casanova:Henri):
  Layout-conscious random topologies for HPC off-chip interconnects. 484-495
- [Nilmini Abeyratne](http://dblp2.uni-trier.de/pers/hd/a/Abeyratne:Nilmini), [Reetuparna Das](http://dblp2.uni-trier.de/pers/hd/d/Das:Reetuparna), [Qingkun Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Qingkun), [Korey Sewell](http://dblp2.uni-trier.de/pers/hd/s/Sewell:Korey), [Bharan Giridhar](http://dblp2.uni-trier.de/pers/hd/g/Giridhar:Bharan), [Ronald G. Dreslinski](http://dblp2.uni-trier.de/pers/hd/d/Dreslinski:Ronald_G=), [David Blaauw](http://dblp2.uni-trier.de/pers/hd/b/Blaauw:David), [Trevor N. Mudge](http://dblp2.uni-trier.de/pers/hd/m/Mudge:Trevor_N=):
  Scaling towards kilo-core processors with asymmetric high-radix topologies. 496-507
- [Ahmad Samih](http://dblp2.uni-trier.de/pers/hd/s/Samih:Ahmad), [Ren Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Ren), [Anil Krishna](http://dblp2.uni-trier.de/pers/hd/k/Krishna:Anil), [Christian Maciocco](http://dblp2.uni-trier.de/pers/hd/m/Maciocco:Christian), [Tsung-Yuan Charlie Tai](http://dblp2.uni-trier.de/pers/hd/t/Tai:Tsung=Yuan_Charlie), [Yan Solihin](http://dblp2.uni-trier.de/pers/hd/s/Solihin:Yan):
  Energy-efficient interconnect via Router Parking. 508-519
- [Lihang Zhao](http://dblp2.uni-trier.de/pers/hd/z/Zhao:Lihang), [Woojin Choi](http://dblp2.uni-trier.de/pers/hd/c/Choi:Woojin), [Lizhong Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Lizhong), [Jeffrey T. Draper](http://dblp2.uni-trier.de/pers/hd/d/Draper:Jeffrey_T=):
  In-network traffic regulation for Transactional Memory. 520-531

## Near-threshold Computing

- [Tayyeb Mahmood](http://dblp2.uni-trier.de/pers/hd/m/Mahmood:Tayyeb), [Soontae Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Soontae), [Seokin Hong](http://dblp2.uni-trier.de/pers/hd/h/Hong:Seokin):
  Macho: A failure model-oriented adaptive cache architecture to enable near-threshold voltage scaling. 532-541
- [Ulya R. Karpuzcu](http://dblp2.uni-trier.de/pers/hd/k/Karpuzcu:Ulya_R=), [Abhishek A. Sinkar](http://dblp2.uni-trier.de/pers/hd/s/Sinkar:Abhishek_A=), [Nam Sung Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Nam_Sung), [Josep Torrellas](http://dblp2.uni-trier.de/pers/hd/t/Torrellas:Josep):
  EnergySmart: Toward energy-efficient manycores for Near-Threshold Computing. 542-553

## Coherence and Consistency

- [Xuehai Qian](http://dblp2.uni-trier.de/pers/hd/q/Qian:Xuehai), [He Huang](http://dblp2.uni-trier.de/pers/hd/h/Huang:He), [Benjamin Sahelices](http://dblp2.uni-trier.de/pers/hd/s/Sahelices:Benjamin), [Depei Qian](http://dblp2.uni-trier.de/pers/hd/q/Qian:Depei):
  Rainbow: Efficient memory dependence recording with high replay parallelism for relaxed memory model. 554-565
- [Jesse G. Beu](http://dblp2.uni-trier.de/pers/hd/b/Beu:Jesse_G=), [Jason A. Poovey](http://dblp2.uni-trier.de/pers/hd/p/Poovey:Jason_A=), [Eric R. Hein](http://dblp2.uni-trier.de/pers/hd/h/Hein:Eric_R=), [Thomas M. Conte](http://dblp2.uni-trier.de/pers/hd/c/Conte:Thomas_M=):
  High-speed formal verification of heterogeneous coherence hierarchies. 566-577

## GPUS II

- [Inderpreet Singh](http://dblp2.uni-trier.de/pers/hd/s/Singh:Inderpreet), [Arrvindh Shriraman](http://dblp2.uni-trier.de/pers/hd/s/Shriraman:Arrvindh), [Wilson W. L. Fung](http://dblp2.uni-trier.de/pers/hd/f/Fung:Wilson_W=_L=), [Mike O'Connor](http://dblp2.uni-trier.de/pers/hd/o/O=Connor:Mike), [Tor M. Aamodt](http://dblp2.uni-trier.de/pers/hd/a/Aamodt:Tor_M=):
  **Cache coherence for GPU architectures**. 578-590
- [Minsoo Rhu](http://dblp2.uni-trier.de/pers/hd/r/Rhu:Minsoo), [Mattan Erez](http://dblp2.uni-trier.de/pers/hd/e/Erez:Mattan):
  The dual-path execution model for efficient GPU control flow. 591-602
- [Yaohua Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Yaohua), [Shuming Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Shuming), [Jianghua Wan](http://dblp2.uni-trier.de/pers/hd/w/Wan:Jianghua), [Jiayuan Meng](http://dblp2.uni-trier.de/pers/hd/m/Meng:Jiayuan), [Kai Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Kai), [Wei Liu](http://dblp2.uni-trier.de/pers/hd/l/Liu_0013:Wei), [Xi Ning](http://dblp2.uni-trier.de/pers/hd/n/Ning:Xi):
  A multiple SIMD, multiple data (MSMD) architecture: Parallel execution of dynamic and static SIMD fragments. 603-614

## DRAM/Memory

- [Donghyuk Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Donghyuk), [Yoongu Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Yoongu), [Vivek Seshadri](http://dblp2.uni-trier.de/pers/hd/s/Seshadri:Vivek), [Jamie Liu](http://dblp2.uni-trier.de/pers/hd/l/Liu:Jamie), [Lavanya Subramanian](http://dblp2.uni-trier.de/pers/hd/s/Subramanian:Lavanya), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur):
  **Tiered-latency DRAM: A low latency and low cost DRAM architecture**. 615-626
- [Prashant J. Nair](http://dblp2.uni-trier.de/pers/hd/n/Nair:Prashant_J=), [Chia-Chen Chou](http://dblp2.uni-trier.de/pers/hd/c/Chou:Chia=Chen), [Moinuddin K. Qureshi](http://dblp2.uni-trier.de/pers/hd/q/Qureshi:Moinuddin_K=):
  **A case for Refresh Pausing in DRAM memory systems**. 627-638
- [Lavanya Subramanian](http://dblp2.uni-trier.de/pers/hd/s/Subramanian:Lavanya), [Vivek Seshadri](http://dblp2.uni-trier.de/pers/hd/s/Seshadri:Vivek), [Yoongu Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Yoongu), [Ben Jaiyen](http://dblp2.uni-trier.de/pers/hd/j/Jaiyen:Ben), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur):
  **MISE: Providing performance predictability and improving fairness in shared main memory systems**. 639-650