;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @0, @2
	ADD 10, 20
	CMP 207, <-128
	SUB 0, 90
	SUB 0, 0
	SUB -7, <-20
	ADD 10, 920
	SUB @127, 100
	ADD -210, 60
	SUB #72, @200
	ADD -210, 60
	ADD 10, 920
	SPL 100, 200
	ADD 10, 20
	SUB @-0, @0
	ADD 10, 20
	DAT #12, <10
	SUB @0, @702
	DJN -1, @-20
	SUB @0, @2
	SUB 0, 13
	SPL <0, #6
	SUB @200, -0
	ADD 10, 20
	MOV 10, 20
	SUB @0, @6
	SUB 0, 90
	ADD 10, 920
	ADD <0, @2
	SLT #0, 0
	SUB 10, 920
	SUB @121, 103
	ADD -210, 60
	SUB 0, -0
	SUB @0, @2
	SUB @127, 102
	SUB @127, 102
	CMP -207, <-120
	ADD 10, 20
	ADD 10, 20
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <402
	CMP -207, <-120
	SUB @0, @2
