<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/Users/jack7/.cargo/registry/src/index.crates.io-6f17d22bba15001f/stm32-fmc-0.3.0/src/devices/is42s32800g.rs`."><title>is42s32800g.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-46f98efaafac5295.ttf.woff2,FiraSans-Regular-018c141bf0843ffd.woff2,FiraSans-Medium-8f9a781e4970d388.woff2,SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2,SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-dd39b87e5fcfba68.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="stm32_fmc" data-themes="" data-resource-suffix="" data-rustdoc-version="1.80.0-nightly (1ba35e9bb 2024-05-25)" data-channel="nightly" data-search-js="search-d52510db62a78183.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../static.files/storage-118b08c4c78b968e.js"></script><script defer src="../../../static.files/src-script-e66d777a5a92e9b2.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-20a3ad099b048cf2.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-df360f571f6edeae.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="example-wrap"><div data-nosnippet><pre class="src-line-numbers"><a href="#1" id="1">1</a>
<a href="#2" id="2">2</a>
<a href="#3" id="3">3</a>
<a href="#4" id="4">4</a>
<a href="#5" id="5">5</a>
<a href="#6" id="6">6</a>
<a href="#7" id="7">7</a>
<a href="#8" id="8">8</a>
<a href="#9" id="9">9</a>
<a href="#10" id="10">10</a>
<a href="#11" id="11">11</a>
<a href="#12" id="12">12</a>
<a href="#13" id="13">13</a>
<a href="#14" id="14">14</a>
<a href="#15" id="15">15</a>
<a href="#16" id="16">16</a>
<a href="#17" id="17">17</a>
<a href="#18" id="18">18</a>
<a href="#19" id="19">19</a>
<a href="#20" id="20">20</a>
<a href="#21" id="21">21</a>
<a href="#22" id="22">22</a>
<a href="#23" id="23">23</a>
<a href="#24" id="24">24</a>
<a href="#25" id="25">25</a>
<a href="#26" id="26">26</a>
<a href="#27" id="27">27</a>
<a href="#28" id="28">28</a>
<a href="#29" id="29">29</a>
<a href="#30" id="30">30</a>
<a href="#31" id="31">31</a>
<a href="#32" id="32">32</a>
<a href="#33" id="33">33</a>
<a href="#34" id="34">34</a>
<a href="#35" id="35">35</a>
<a href="#36" id="36">36</a>
<a href="#37" id="37">37</a>
<a href="#38" id="38">38</a>
<a href="#39" id="39">39</a>
<a href="#40" id="40">40</a>
<a href="#41" id="41">41</a>
<a href="#42" id="42">42</a>
<a href="#43" id="43">43</a>
<a href="#44" id="44">44</a>
<a href="#45" id="45">45</a>
<a href="#46" id="46">46</a>
<a href="#47" id="47">47</a>
<a href="#48" id="48">48</a>
<a href="#49" id="49">49</a>
<a href="#50" id="50">50</a>
<a href="#51" id="51">51</a>
<a href="#52" id="52">52</a>
<a href="#53" id="53">53</a>
<a href="#54" id="54">54</a>
<a href="#55" id="55">55</a>
<a href="#56" id="56">56</a>
<a href="#57" id="57">57</a>
</pre></div><pre class="rust"><code><span class="doccomment">/// ISI IS42S32800G SDRAM
</span><span class="attr">#[allow(unused)]

</span><span class="doccomment">/// Speed Grade 6
</span><span class="kw">pub mod </span>is42s32800g_6 {
    <span class="kw">use </span><span class="kw">crate</span>::sdram::{SdramChip, SdramConfiguration, SdramTiming};

    <span class="kw">const </span>BURST_LENGTH_1: u16 = <span class="number">0x0000</span>;
    <span class="kw">const </span>BURST_LENGTH_2: u16 = <span class="number">0x0001</span>;
    <span class="kw">const </span>BURST_LENGTH_4: u16 = <span class="number">0x0002</span>;
    <span class="kw">const </span>BURST_LENGTH_8: u16 = <span class="number">0x0004</span>;
    <span class="kw">const </span>BURST_TYPE_SEQUENTIAL: u16 = <span class="number">0x0000</span>;
    <span class="kw">const </span>BURST_TYPE_INTERLEAVED: u16 = <span class="number">0x0008</span>;
    <span class="kw">const </span>CAS_LATENCY_2: u16 = <span class="number">0x0020</span>;
    <span class="kw">const </span>CAS_LATENCY_3: u16 = <span class="number">0x0030</span>;
    <span class="kw">const </span>OPERATING_MODE_STANDARD: u16 = <span class="number">0x0000</span>;
    <span class="kw">const </span>WRITEBURST_MODE_PROGRAMMED: u16 = <span class="number">0x0000</span>;
    <span class="kw">const </span>WRITEBURST_MODE_SINGLE: u16 = <span class="number">0x0200</span>;

    <span class="doccomment">/// Is42s32800g with Speed Grade 6
    </span><span class="attr">#[derive(Clone, Copy, Debug, PartialEq)]
    </span><span class="kw">pub struct </span>Is42s32800g {}

    <span class="kw">impl </span>SdramChip <span class="kw">for </span>Is42s32800g {
        <span class="doccomment">/// Value of the mode register
        </span><span class="kw">const </span>MODE_REGISTER: u16 = BURST_LENGTH_1
            | BURST_TYPE_SEQUENTIAL
            | CAS_LATENCY_3
            | OPERATING_MODE_STANDARD
            | WRITEBURST_MODE_SINGLE;

        <span class="doccomment">/// Timing Parameters
        </span><span class="kw">const </span>TIMING: SdramTiming = SdramTiming {
            startup_delay_ns: <span class="number">100_000</span>,    <span class="comment">// 100 Âµs
            </span>max_sd_clock_hz: <span class="number">100_000_000</span>, <span class="comment">// 100 MHz
            </span>refresh_period_ns: <span class="number">15_625</span>,    <span class="comment">// 64ms / (4096 rows) = 15625ns
            </span>mode_register_to_active: <span class="number">2</span>,   <span class="comment">// tMRD = 2 cycles
            </span>exit_self_refresh: <span class="number">7</span>,         <span class="comment">// tXSR = 70ns
            </span>active_to_precharge: <span class="number">4</span>,       <span class="comment">// tRAS = 42ns
            </span>row_cycle: <span class="number">7</span>,                 <span class="comment">// tRC = 70ns
            </span>row_precharge: <span class="number">2</span>,             <span class="comment">// tRP = 18ns
            </span>row_to_column: <span class="number">2</span>,             <span class="comment">// tRCD = 18ns
        </span>};

        <span class="doccomment">/// SDRAM controller configuration
        </span><span class="kw">const </span>CONFIG: SdramConfiguration = SdramConfiguration {
            column_bits: <span class="number">9</span>,
            row_bits: <span class="number">12</span>,
            memory_data_width: <span class="number">32</span>, <span class="comment">// 32-bit
            </span>internal_banks: <span class="number">4</span>,     <span class="comment">// 4 internal banks
            </span>cas_latency: <span class="number">3</span>,        <span class="comment">// CAS latency = 3
            </span>write_protection: <span class="bool-val">false</span>,
            read_burst: <span class="bool-val">true</span>,
            read_pipe_delay_cycles: <span class="number">0</span>,
        };
    }
}
</code></pre></div></section></main></body></html>