module square_wave (
    input wire clk,
    input wire [7:0] freq,
    output reg wave_out
);

    reg [7:0] count;

    always @(posedge clk) begin
        if (count == (freq - 1)) begin
            count <= 8'd0;  // Reset count when it reaches freq - 1
            wave_out <= ~wave_out;  // Toggle the output wave
        end
        else begin
            count <= count + 1;  // Increment count
        end
    end

    initial begin
        count = 8'd0;
        wave_out = 1'b0;
    end

endmodule