 
****************************************
Report : area
Design : fulladder4
Version: G-2012.06
Date   : Fri Jul 10 11:25:36 2015
****************************************

Library(s) Used:

    smic18_tt_1p8v_25c (File: /home/liuxin113/smic18mm/Versilicon_SMIC18_v2.7/FEView_STDIO/STD/Synopsys/smic18_tt_1p8v_25c.db)

Number of ports:                           14
Number of nets:                            22
Number of cells:                            9
Number of combinational cells:              8
Number of sequential cells:                 0
Number of macros:                           0
Number of buf/inv:                          0
Number of references:                       2

Combinational area:        459.042000
Noncombinational area:       0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:           459.042000
Total area:                 undefined
1
