[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   9740       tick       2810722       1295048       1242046       2810722 
      2   9740       tick       4310275       2103177       2082509       4310275 
      3   9740       tick       4305059       2100105       2084839       4305059 
      4   9740       tick       4305373       2100916       2081939       4305373 
      5   9740       tick       4298182       2096180       2076613       4298182 
      6   9740       tick       4307179       2100611       2084834       4307179 
      7   9740       tick       4304777       2099774       2084075       4304777 
      8   9740       tick       4311218       2103186       2084902       4311218 
      9   9740       tick       4311453       2103528       2081693       4311453 
     10   9740       tick       4306911       2101501       2081577       4306911 
     11   9740       tick       4302986       2100005       2084281       4302986 
     12   9740       tick       4310924       2103137       2081251       4310924 
     13   9740       tick       4304047       2099653       2084162       4304047 
     14   9740       tick       4304983       2100507       2084325       4304983 
     15   9740       tick       4308132       2101400       2081191       4308132 
     16   9740       tick       4306214       2100617       2082611       4306214 
     17   9740       tick       4307970       2101865       2085327       4307970 
     18   9740       tick       4311557       2102207       2083569       4311557 
     19   9740       tick       4307579       2101794       2083009       4307579 
     20   9740       exit       1666603        812803        805116       1666603 
