Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Oct 25 16:02:54 2023
| Host         : LAPTOP-LVEKBF8R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325tl-ffg676
| Speed File   : -2L  PRODUCTION 1.09 2013-11-03
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.330     -165.977                     39                 7117        0.065        0.000                      0                 7117        1.100        0.000                       0                  2973  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.214        0.000                       0                     3  
  clkout0           4.889        0.000                      0                   14        0.224        0.000                      0                   14        3.890        0.000                       0                   107  
  clkout2          33.039        0.000                      0                  298        0.065        0.000                      0                  298       19.095        0.000                       0                   162  
  clkout3          35.846        0.000                      0                 5174        0.133        0.000                      0                 5174       49.500        0.000                       0                  2700  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0            -1.325       -7.364                      7                  264        0.323        0.000                      0                  264  
clkout3       clkout0            -5.330     -158.613                     32                   32        1.430        0.000                      0                   32  
clkout0       clkout2             5.133        0.000                      0                   12        0.298        0.000                      0                   12  
clkout3       clkout2            15.487        0.000                      0                  135        0.228        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 42.411        0.000                      0                 1334        0.114        0.000                      0                 1334  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.786         5.000       3.214      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 1.841ns (38.296%)  route 2.966ns (61.704%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.108ns = ( 8.892 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         2.279    -0.817    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X18Y46         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.098     0.281 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           1.067     1.348    vga/U12/number0[2]
    SLICE_X12Y67         LUT6 (Prop_lut6_I5_O)        0.200     1.548 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     1.548    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X12Y67         MUXF7 (Prop_muxf7_I1_O)      0.158     1.706 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.635     2.341    vga/U12/number__0[2]
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.175     2.516 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.680     3.196    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X12Y76         LUT5 (Prop_lut5_I4_O)        0.070     3.266 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.336     3.602    vga/U12/ascii_code[2]_i_5_n_0
    SLICE_X12Y78         LUT5 (Prop_lut5_I2_O)        0.070     3.672 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.249     3.920    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X12Y80         LUT4 (Prop_lut4_I0_O)        0.070     3.990 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     3.990    vga/U12_n_115
    SLICE_X12Y80         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.913     8.892    vga/CLK_OUT1
    SLICE_X12Y80         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.047     8.845    
                         clock uncertainty           -0.066     8.779    
    SLICE_X12Y80         FDRE (Setup_fdre_C_D)        0.101     8.880    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -3.990    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 1.841ns (39.001%)  route 2.879ns (60.999%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.108ns = ( 8.892 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         2.279    -0.817    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X18Y46         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.098     0.281 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           1.067     1.348    vga/U12/number0[2]
    SLICE_X12Y67         LUT6 (Prop_lut6_I5_O)        0.200     1.548 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     1.548    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X12Y67         MUXF7 (Prop_muxf7_I1_O)      0.158     1.706 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.635     2.341    vga/U12/number__0[2]
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.175     2.516 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.527     3.044    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.070     3.114 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.134     3.247    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.070     3.317 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.516     3.833    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X10Y80         LUT4 (Prop_lut4_I0_O)        0.070     3.903 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     3.903    vga/U12_n_113
    SLICE_X10Y80         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.913     8.892    vga/CLK_OUT1
    SLICE_X10Y80         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.047     8.845    
                         clock uncertainty           -0.066     8.779    
    SLICE_X10Y80         FDRE (Setup_fdre_C_D)        0.102     8.881    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          8.881    
                         arrival time                          -3.903    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.841ns (39.929%)  route 2.770ns (60.071%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.109ns = ( 8.891 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         2.279    -0.817    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X18Y46         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.098     0.281 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           1.067     1.348    vga/U12/number0[2]
    SLICE_X12Y67         LUT6 (Prop_lut6_I5_O)        0.200     1.548 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     1.548    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X12Y67         MUXF7 (Prop_muxf7_I1_O)      0.158     1.706 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.635     2.341    vga/U12/number__0[2]
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.175     2.516 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.559     3.075    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I5_O)        0.070     3.145 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.272     3.418    vga/U12/ascii_code[3]_i_5_n_0
    SLICE_X12Y78         LUT5 (Prop_lut5_I2_O)        0.070     3.488 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.236     3.724    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I0_O)        0.070     3.794 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     3.794    vga/U12_n_114
    SLICE_X12Y79         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.912     8.891    vga/CLK_OUT1
    SLICE_X12Y79         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.047     8.844    
                         clock uncertainty           -0.066     8.778    
    SLICE_X12Y79         FDRE (Setup_fdre_C_D)        0.101     8.879    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -3.794    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.158ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.841ns (40.625%)  route 2.691ns (59.375%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.115ns = ( 8.885 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         2.279    -0.817    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X18Y46         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.098     0.281 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           1.067     1.348    vga/U12/number0[2]
    SLICE_X12Y67         LUT6 (Prop_lut6_I5_O)        0.200     1.548 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     1.548    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X12Y67         MUXF7 (Prop_muxf7_I1_O)      0.158     1.706 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.635     2.341    vga/U12/number__0[2]
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.175     2.516 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.436     2.952    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X11Y69         LUT4 (Prop_lut4_I3_O)        0.070     3.022 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.415     3.437    vga/U12/ascii_code[1]_i_5_n_0
    SLICE_X10Y76         LUT5 (Prop_lut5_I2_O)        0.070     3.507 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.137     3.645    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X10Y76         LUT4 (Prop_lut4_I0_O)        0.070     3.715 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     3.715    vga/U12_n_116
    SLICE_X10Y76         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.906     8.885    vga/CLK_OUT1
    SLICE_X10Y76         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.047     8.838    
                         clock uncertainty           -0.066     8.772    
    SLICE_X10Y76         FDRE (Setup_fdre_C_D)        0.101     8.873    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          8.873    
                         arrival time                          -3.715    
  -------------------------------------------------------------------
                         slack                                  5.158    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.841ns (41.243%)  route 2.623ns (58.757%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 8.887 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         2.279    -0.817    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X18Y46         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.098     0.281 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           1.067     1.348    vga/U12/number0[2]
    SLICE_X12Y67         LUT6 (Prop_lut6_I5_O)        0.200     1.548 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     1.548    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X12Y67         MUXF7 (Prop_muxf7_I1_O)      0.158     1.706 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.635     2.341    vga/U12/number__0[2]
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.175     2.516 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.527     3.044    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.070     3.114 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.268     3.382    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I2_O)        0.070     3.452 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.125     3.577    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X12Y77         LUT4 (Prop_lut4_I0_O)        0.070     3.647 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     3.647    vga/U12_n_112
    SLICE_X12Y77         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.908     8.887    vga/CLK_OUT1
    SLICE_X12Y77         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.047     8.840    
                         clock uncertainty           -0.066     8.774    
    SLICE_X12Y77         FDRE (Setup_fdre_C_D)        0.102     8.876    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -3.647    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 1.771ns (40.501%)  route 2.602ns (59.499%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 8.888 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         2.279    -0.817    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X18Y46         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.098     0.281 r  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           1.067     1.348    vga/U12/number0[2]
    SLICE_X12Y67         LUT6 (Prop_lut6_I5_O)        0.200     1.548 r  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     1.548    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X12Y67         MUXF7 (Prop_muxf7_I1_O)      0.158     1.706 r  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.635     2.341    vga/U12/number__0[2]
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.175     2.516 f  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.578     3.095    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I1_O)        0.070     3.165 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.321     3.486    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X10Y78         LUT5 (Prop_lut5_I0_O)        0.070     3.556 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     3.556    vga/U12_n_111
    SLICE_X10Y78         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.909     8.888    vga/CLK_OUT1
    SLICE_X10Y78         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.047     8.841    
                         clock uncertainty           -0.066     8.775    
    SLICE_X10Y78         FDRE (Setup_fdre_C_D)        0.102     8.877    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          8.877    
                         arrival time                          -3.556    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.771ns (41.954%)  route 2.450ns (58.046%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.108ns = ( 8.892 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         2.279    -0.817    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X18Y46         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.098     0.281 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           1.067     1.348    vga/U12/number0[2]
    SLICE_X12Y67         LUT6 (Prop_lut6_I5_O)        0.200     1.548 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     1.548    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X12Y67         MUXF7 (Prop_muxf7_I1_O)      0.158     1.706 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.635     2.341    vga/U12/number__0[2]
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.175     2.516 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.365     2.881    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I0_O)        0.070     2.951 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.383     3.334    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X10Y69         LUT5 (Prop_lut5_I0_O)        0.070     3.404 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.404    vga/U12_n_117
    SLICE_X10Y69         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.913     8.892    vga/CLK_OUT1
    SLICE_X10Y69         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.047     8.845    
                         clock uncertainty           -0.066     8.779    
    SLICE_X10Y69         FDRE (Setup_fdre_C_D)        0.103     8.882    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          8.882    
                         arrival time                          -3.404    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             8.098ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.389ns (32.586%)  route 0.805ns (67.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.068ns = ( 8.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.048ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         2.048    -1.048    vga/CLK_OUT1
    SLICE_X10Y69         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69         FDRE (Prop_fdre_C_Q)         0.389    -0.659 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.805     0.145    vga/FONT_8X16/ADDR[7]
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.953     8.932    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.024     8.956    
                         clock uncertainty           -0.066     8.890    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.646     8.244    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  8.098    

Slack (MET) :             8.244ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.389ns (37.070%)  route 0.660ns (62.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.068ns = ( 8.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         2.047    -1.049    vga/CLK_OUT1
    SLICE_X12Y80         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.389    -0.660 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.660     0.000    vga/FONT_8X16/ADDR[9]
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.953     8.932    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.024     8.956    
                         clock uncertainty           -0.066     8.890    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.646     8.244    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  8.244    

Slack (MET) :             8.253ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.389ns (37.381%)  route 0.652ns (62.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.068ns = ( 8.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         2.046    -1.050    vga/CLK_OUT1
    SLICE_X12Y79         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.389    -0.661 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.652    -0.010    vga/FONT_8X16/ADDR[10]
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.953     8.932    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.024     8.956    
                         clock uncertainty           -0.066     8.890    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.646     8.244    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  8.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.149ns (33.081%)  route 0.301ns (66.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.885    -0.617    vga/CLK_OUT1
    SLICE_X10Y80         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.149    -0.468 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.301    -0.167    vga/FONT_8X16/ADDR[11]
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.204    -0.775    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.225    -0.550    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.159    -0.391    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.149ns (31.883%)  route 0.318ns (68.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.883    -0.619    vga/CLK_OUT1
    SLICE_X10Y78         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.149    -0.470 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.318    -0.152    vga/FONT_8X16/ADDR[13]
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.204    -0.775    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.225    -0.550    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.159    -0.391    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.149ns (31.610%)  route 0.322ns (68.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.884    -0.618    vga/CLK_OUT1
    SLICE_X12Y80         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.149    -0.469 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.322    -0.147    vga/FONT_8X16/ADDR[9]
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.204    -0.775    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.225    -0.550    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.159    -0.391    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.149ns (31.194%)  route 0.329ns (68.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.881    -0.621    vga/CLK_OUT1
    SLICE_X10Y76         FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDRE (Prop_fdre_C_Q)         0.149    -0.472 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.329    -0.143    vga/FONT_8X16/ADDR[8]
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.204    -0.775    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.225    -0.550    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.159    -0.391    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.149ns (30.827%)  route 0.334ns (69.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.882    -0.620    vga/CLK_OUT1
    SLICE_X12Y77         FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.149    -0.471 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.334    -0.137    vga/FONT_8X16/ADDR[12]
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.204    -0.775    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.225    -0.550    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.159    -0.391    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.149ns (30.872%)  route 0.334ns (69.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.883    -0.619    vga/CLK_OUT1
    SLICE_X12Y79         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.149    -0.470 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.334    -0.136    vga/FONT_8X16/ADDR[10]
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.204    -0.775    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.225    -0.550    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.159    -0.391    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.149ns (26.106%)  route 0.422ns (73.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.885    -0.617    vga/CLK_OUT1
    SLICE_X10Y69         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69         FDRE (Prop_fdre_C_Q)         0.149    -0.468 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.422    -0.046    vga/FONT_8X16/ADDR[7]
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.204    -0.775    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.225    -0.550    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.159    -0.391    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 vga/strdata_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.370ns (51.091%)  route 0.354ns (48.909%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.882    -0.620    vga/CLK_OUT1
    SLICE_X14Y77         FDRE                                         r  vga/strdata_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.149    -0.471 r  vga/strdata_reg[53]/Q
                         net (fo=1, routed)           0.139    -0.332    vga/U12/strdata[47]
    SLICE_X14Y77         LUT6 (Prop_lut6_I0_O)        0.035    -0.297 r  vga/U12/ascii_code[5]_i_10/O
                         net (fo=1, routed)           0.000    -0.297    vga/U12/ascii_code[5]_i_10_n_0
    SLICE_X14Y77         MUXF7 (Prop_muxf7_I0_O)      0.068    -0.229 r  vga/U12/ascii_code_reg[5]_i_4/O
                         net (fo=1, routed)           0.155    -0.074    vga/U12/ascii_code0[5]
    SLICE_X12Y77         LUT6 (Prop_lut6_I1_O)        0.083     0.009 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.060     0.069    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X12Y77         LUT4 (Prop_lut4_I0_O)        0.035     0.104 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     0.104    vga/U12_n_112
    SLICE_X12Y77         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.160    -0.819    vga/CLK_OUT1
    SLICE_X12Y77         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.212    -0.607    
    SLICE_X12Y77         FDRE (Hold_fdre_C_D)         0.130    -0.477    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 vga/strdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.358ns (36.675%)  route 0.618ns (63.325%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.880    -0.622    vga/CLK_OUT1
    SLICE_X14Y76         FDRE                                         r  vga/strdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDRE (Prop_fdre_C_Q)         0.149    -0.473 r  vga/strdata_reg[12]/Q
                         net (fo=1, routed)           0.151    -0.322    vga/U12/strdata[11]
    SLICE_X14Y77         LUT6 (Prop_lut6_I5_O)        0.035    -0.287 r  vga/U12/ascii_code[4]_i_10/O
                         net (fo=1, routed)           0.000    -0.287    vga/U12/ascii_code[4]_i_10_n_0
    SLICE_X14Y77         MUXF7 (Prop_muxf7_I1_O)      0.056    -0.231 r  vga/U12/ascii_code_reg[4]_i_4/O
                         net (fo=1, routed)           0.214    -0.017    vga/U12/ascii_code0[4]
    SLICE_X11Y77         LUT6 (Prop_lut6_I1_O)        0.083     0.066 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.253     0.319    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X10Y80         LUT4 (Prop_lut4_I0_O)        0.035     0.354 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     0.354    vga/U12_n_113
    SLICE_X10Y80         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.164    -0.815    vga/CLK_OUT1
    SLICE_X10Y80         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.225    -0.590    
    SLICE_X10Y80         FDRE (Hold_fdre_C_D)         0.130    -0.460    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 vga/strdata_reg[49]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.346ns (35.416%)  route 0.631ns (64.584%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.881    -0.621    vga/CLK_OUT1
    SLICE_X19Y78         FDSE                                         r  vga/strdata_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y78         FDSE (Prop_fdse_C_Q)         0.132    -0.489 r  vga/strdata_reg[49]/Q
                         net (fo=1, routed)           0.227    -0.262    vga/U12/strdata[43]
    SLICE_X19Y78         LUT6 (Prop_lut6_I0_O)        0.035    -0.227 r  vga/U12/ascii_code[1]_i_10/O
                         net (fo=1, routed)           0.000    -0.227    vga/U12/ascii_code[1]_i_10_n_0
    SLICE_X19Y78         MUXF7 (Prop_muxf7_I0_O)      0.061    -0.166 r  vga/U12/ascii_code_reg[1]_i_4/O
                         net (fo=1, routed)           0.343     0.177    vga/U12/ascii_code0[1]
    SLICE_X10Y76         LUT5 (Prop_lut5_I1_O)        0.083     0.260 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.061     0.321    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X10Y76         LUT4 (Prop_lut4_I0_O)        0.035     0.356 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.356    vga/U12_n_116
    SLICE_X10Y76         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.159    -0.820    vga/CLK_OUT1
    SLICE_X10Y76         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.225    -0.595    
    SLICE_X10Y76         FDRE (Hold_fdre_C_D)         0.131    -0.464    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.820    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.685         10.000      7.315      RAMB18_X0Y32     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.786         10.000      8.214      BUFGCTRL_X0Y2    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y69     vga/ascii_code_reg[0]_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y76     vga/ascii_code_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y80     vga/ascii_code_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y79     vga/ascii_code_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y80     vga/ascii_code_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y77     vga/ascii_code_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y78     vga/ascii_code_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X18Y46     vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X18Y46     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X18Y46     vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X18Y46     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X18Y46     vga/data_buf_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X18Y46     vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.110         5.000       3.890      SLICE_X18Y46     vga/data_buf_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.110         5.000       3.890      SLICE_X18Y46     vga/data_buf_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X20Y55     vga/data_buf_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X20Y55     vga/data_buf_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X8Y55      vga/data_buf_reg_0_3_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X8Y55      vga/data_buf_reg_0_3_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X8Y55      vga/data_buf_reg_0_3_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X8Y55      vga/data_buf_reg_0_3_30_31/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X8Y55      vga/data_buf_reg_0_3_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X8Y55      vga/data_buf_reg_0_3_30_31/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.110         5.000       3.890      SLICE_X8Y55      vga/data_buf_reg_0_3_30_31/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.110         5.000       3.890      SLICE_X8Y55      vga/data_buf_reg_0_3_30_31/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X18Y46     vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X18Y46     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       33.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.039ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 0.772ns (11.436%)  route 5.978ns (88.564%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 38.957 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.052    -1.044    vga/U12/CLK_OUT3
    SLICE_X9Y83          FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.338    -0.706 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.489     0.782    vga/U12/PRow[3]
    SLICE_X10Y83         LUT5 (Prop_lut5_I0_O)        0.070     0.852 f  vga/U12/strdata[41]_i_3/O
                         net (fo=249, routed)         1.291     2.143    vga/U12/v_count_reg[3]_2
    SLICE_X12Y78         LUT2 (Prop_lut2_I1_O)        0.070     2.213 r  vga/U12/ascii_code[6]_i_31/O
                         net (fo=2, routed)           0.614     2.827    vga/U12/ascii_code[6]_i_31_n_0
    SLICE_X11Y82         LUT6 (Prop_lut6_I3_O)        0.070     2.897 r  vga/U12/R[3]_i_10/O
                         net (fo=1, routed)           0.790     3.686    vga/U12/dout5
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.070     3.756 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.574     4.330    vga/U12/R[3]_i_3_n_0
    SLICE_X12Y81         LUT6 (Prop_lut6_I1_O)        0.070     4.400 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.631     5.032    vga/U12/dout1
    SLICE_X7Y79          LUT5 (Prop_lut5_I4_O)        0.084     5.116 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.591     5.706    vga/U12/G[3]_i_1_n_0
    SLICE_X7Y79          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.978    38.957    vga/U12/CLK_OUT3
    SLICE_X7Y79          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.024    38.981    
                         clock uncertainty           -0.081    38.899    
    SLICE_X7Y79          FDRE (Setup_fdre_C_D)       -0.154    38.745    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         38.745    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                 33.039    

Slack (MET) :             33.078ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 0.771ns (11.470%)  route 5.951ns (88.530%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns = ( 38.954 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.052    -1.044    vga/U12/CLK_OUT3
    SLICE_X9Y83          FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.338    -0.706 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.489     0.782    vga/U12/PRow[3]
    SLICE_X10Y83         LUT5 (Prop_lut5_I0_O)        0.070     0.852 f  vga/U12/strdata[41]_i_3/O
                         net (fo=249, routed)         1.291     2.143    vga/U12/v_count_reg[3]_2
    SLICE_X12Y78         LUT2 (Prop_lut2_I1_O)        0.070     2.213 r  vga/U12/ascii_code[6]_i_31/O
                         net (fo=2, routed)           0.614     2.827    vga/U12/ascii_code[6]_i_31_n_0
    SLICE_X11Y82         LUT6 (Prop_lut6_I3_O)        0.070     2.897 r  vga/U12/R[3]_i_10/O
                         net (fo=1, routed)           0.790     3.686    vga/U12/dout5
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.070     3.756 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.574     4.330    vga/U12/R[3]_i_3_n_0
    SLICE_X12Y81         LUT6 (Prop_lut6_I1_O)        0.070     4.400 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.951     5.351    vga/U12/dout1
    SLICE_X7Y79          LUT2 (Prop_lut2_I0_O)        0.083     5.434 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.243     5.677    vga/U12/R[3]_i_1_n_0
    SLICE_X7Y78          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.975    38.954    vga/U12/CLK_OUT3
    SLICE_X7Y78          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism              0.024    38.978    
                         clock uncertainty           -0.081    38.896    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)       -0.141    38.755    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.755    
                         arrival time                          -5.677    
  -------------------------------------------------------------------
                         slack                                 33.078    

Slack (MET) :             33.082ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 0.771ns (11.477%)  route 5.947ns (88.523%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns = ( 38.954 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.052    -1.044    vga/U12/CLK_OUT3
    SLICE_X9Y83          FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.338    -0.706 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.489     0.782    vga/U12/PRow[3]
    SLICE_X10Y83         LUT5 (Prop_lut5_I0_O)        0.070     0.852 f  vga/U12/strdata[41]_i_3/O
                         net (fo=249, routed)         1.291     2.143    vga/U12/v_count_reg[3]_2
    SLICE_X12Y78         LUT2 (Prop_lut2_I1_O)        0.070     2.213 r  vga/U12/ascii_code[6]_i_31/O
                         net (fo=2, routed)           0.614     2.827    vga/U12/ascii_code[6]_i_31_n_0
    SLICE_X11Y82         LUT6 (Prop_lut6_I3_O)        0.070     2.897 r  vga/U12/R[3]_i_10/O
                         net (fo=1, routed)           0.790     3.686    vga/U12/dout5
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.070     3.756 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.574     4.330    vga/U12/R[3]_i_3_n_0
    SLICE_X12Y81         LUT6 (Prop_lut6_I1_O)        0.070     4.400 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.951     5.351    vga/U12/dout1
    SLICE_X7Y79          LUT2 (Prop_lut2_I0_O)        0.083     5.434 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.239     5.673    vga/U12/R[3]_i_1_n_0
    SLICE_X7Y78          FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.975    38.954    vga/U12/CLK_OUT3
    SLICE_X7Y78          FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism              0.024    38.978    
                         clock uncertainty           -0.081    38.896    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)       -0.141    38.755    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         38.755    
                         arrival time                          -5.673    
  -------------------------------------------------------------------
                         slack                                 33.082    

Slack (MET) :             33.319ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 0.758ns (11.444%)  route 5.866ns (88.556%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns = ( 38.954 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.052    -1.044    vga/U12/CLK_OUT3
    SLICE_X9Y83          FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.338    -0.706 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.489     0.782    vga/U12/PRow[3]
    SLICE_X10Y83         LUT5 (Prop_lut5_I0_O)        0.070     0.852 f  vga/U12/strdata[41]_i_3/O
                         net (fo=249, routed)         1.291     2.143    vga/U12/v_count_reg[3]_2
    SLICE_X12Y78         LUT2 (Prop_lut2_I1_O)        0.070     2.213 r  vga/U12/ascii_code[6]_i_31/O
                         net (fo=2, routed)           0.614     2.827    vga/U12/ascii_code[6]_i_31_n_0
    SLICE_X11Y82         LUT6 (Prop_lut6_I3_O)        0.070     2.897 r  vga/U12/R[3]_i_10/O
                         net (fo=1, routed)           0.790     3.686    vga/U12/dout5
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.070     3.756 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.574     4.330    vga/U12/R[3]_i_3_n_0
    SLICE_X12Y81         LUT6 (Prop_lut6_I1_O)        0.070     4.400 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.631     5.032    vga/U12/dout1
    SLICE_X7Y79          LUT5 (Prop_lut5_I4_O)        0.070     5.102 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.478     5.580    vga/U12/B[2]_i_1_n_0
    SLICE_X6Y78          FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.975    38.954    vga/U12/CLK_OUT3
    SLICE_X6Y78          FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.024    38.978    
                         clock uncertainty           -0.081    38.896    
    SLICE_X6Y78          FDRE (Setup_fdre_C_D)        0.002    38.898    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         38.898    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                 33.319    

Slack (MET) :             33.838ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 0.772ns (12.533%)  route 5.388ns (87.467%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 38.957 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.052    -1.044    vga/U12/CLK_OUT3
    SLICE_X9Y83          FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.338    -0.706 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.489     0.782    vga/U12/PRow[3]
    SLICE_X10Y83         LUT5 (Prop_lut5_I0_O)        0.070     0.852 f  vga/U12/strdata[41]_i_3/O
                         net (fo=249, routed)         1.291     2.143    vga/U12/v_count_reg[3]_2
    SLICE_X12Y78         LUT2 (Prop_lut2_I1_O)        0.070     2.213 r  vga/U12/ascii_code[6]_i_31/O
                         net (fo=2, routed)           0.614     2.827    vga/U12/ascii_code[6]_i_31_n_0
    SLICE_X11Y82         LUT6 (Prop_lut6_I3_O)        0.070     2.897 r  vga/U12/R[3]_i_10/O
                         net (fo=1, routed)           0.790     3.686    vga/U12/dout5
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.070     3.756 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.574     4.330    vga/U12/R[3]_i_3_n_0
    SLICE_X12Y81         LUT6 (Prop_lut6_I1_O)        0.070     4.400 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.631     5.032    vga/U12/dout1
    SLICE_X7Y79          LUT5 (Prop_lut5_I4_O)        0.084     5.116 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.000     5.116    vga/U12/G[3]_i_1_n_0
    SLICE_X7Y79          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.978    38.957    vga/U12/CLK_OUT3
    SLICE_X7Y79          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.024    38.981    
                         clock uncertainty           -0.081    38.899    
    SLICE_X7Y79          FDRE (Setup_fdre_C_D)        0.054    38.953    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.953    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                 33.838    

Slack (MET) :             34.321ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 0.559ns (10.228%)  route 4.907ns (89.772%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns = ( 38.954 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.052    -1.044    vga/U12/CLK_OUT3
    SLICE_X9Y83          FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.338    -0.706 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.489     0.782    vga/U12/PRow[3]
    SLICE_X10Y83         LUT5 (Prop_lut5_I0_O)        0.070     0.852 r  vga/U12/strdata[41]_i_3/O
                         net (fo=249, routed)         1.495     2.347    vga/U12/v_count_reg[3]_2
    SLICE_X13Y82         LUT4 (Prop_lut4_I2_O)        0.070     2.417 r  vga/U12/G[3]_i_2/O
                         net (fo=97, routed)          1.368     3.785    vga/U12/G[3]_i_2_n_0
    SLICE_X7Y79          LUT4 (Prop_lut4_I3_O)        0.081     3.866 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.555     4.421    vga/U12/G[1]_i_1_n_0
    SLICE_X7Y78          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.975    38.954    vga/U12/CLK_OUT3
    SLICE_X7Y78          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.024    38.978    
                         clock uncertainty           -0.081    38.896    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)       -0.154    38.742    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.742    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                 34.321    

Slack (MET) :             34.328ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 0.559ns (10.214%)  route 4.914ns (89.786%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns = ( 38.954 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.052    -1.044    vga/U12/CLK_OUT3
    SLICE_X9Y83          FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.338    -0.706 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.489     0.782    vga/U12/PRow[3]
    SLICE_X10Y83         LUT5 (Prop_lut5_I0_O)        0.070     0.852 r  vga/U12/strdata[41]_i_3/O
                         net (fo=249, routed)         1.495     2.347    vga/U12/v_count_reg[3]_2
    SLICE_X13Y82         LUT4 (Prop_lut4_I2_O)        0.070     2.417 r  vga/U12/G[3]_i_2/O
                         net (fo=97, routed)          1.368     3.785    vga/U12/G[3]_i_2_n_0
    SLICE_X7Y79          LUT4 (Prop_lut4_I3_O)        0.081     3.866 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.562     4.428    vga/U12/G[1]_i_1_n_0
    SLICE_X7Y78          FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.975    38.954    vga/U12/CLK_OUT3
    SLICE_X7Y78          FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.024    38.978    
                         clock uncertainty           -0.081    38.896    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)       -0.140    38.756    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         38.756    
                         arrival time                          -4.428    
  -------------------------------------------------------------------
                         slack                                 34.328    

Slack (MET) :             34.489ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 0.548ns (10.049%)  route 4.905ns (89.951%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 38.957 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.052    -1.044    vga/U12/CLK_OUT3
    SLICE_X9Y83          FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.338    -0.706 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.489     0.782    vga/U12/PRow[3]
    SLICE_X10Y83         LUT5 (Prop_lut5_I0_O)        0.070     0.852 r  vga/U12/strdata[41]_i_3/O
                         net (fo=249, routed)         1.495     2.347    vga/U12/v_count_reg[3]_2
    SLICE_X13Y82         LUT4 (Prop_lut4_I2_O)        0.070     2.417 r  vga/U12/G[3]_i_2/O
                         net (fo=97, routed)          1.368     3.785    vga/U12/G[3]_i_2_n_0
    SLICE_X7Y79          LUT4 (Prop_lut4_I3_O)        0.070     3.855 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.554     4.409    vga/U12/B[3]_i_1_n_0
    SLICE_X6Y79          FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.978    38.957    vga/U12/CLK_OUT3
    SLICE_X6Y79          FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.024    38.981    
                         clock uncertainty           -0.081    38.899    
    SLICE_X6Y79          FDRE (Setup_fdre_C_D)       -0.001    38.898    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         38.898    
                         arrival time                          -4.409    
  -------------------------------------------------------------------
                         slack                                 34.489    

Slack (MET) :             34.827ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 0.548ns (10.743%)  route 4.553ns (89.257%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns = ( 38.954 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.052    -1.044    vga/U12/CLK_OUT3
    SLICE_X9Y83          FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.338    -0.706 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.489     0.782    vga/U12/PRow[3]
    SLICE_X10Y83         LUT5 (Prop_lut5_I0_O)        0.070     0.852 r  vga/U12/strdata[41]_i_3/O
                         net (fo=249, routed)         1.495     2.347    vga/U12/v_count_reg[3]_2
    SLICE_X13Y82         LUT4 (Prop_lut4_I2_O)        0.070     2.417 r  vga/U12/G[3]_i_2/O
                         net (fo=97, routed)          1.027     3.444    vga/U12/G[3]_i_2_n_0
    SLICE_X7Y79          LUT4 (Prop_lut4_I2_O)        0.070     3.514 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.543     4.057    vga/U12/B[1]_i_1_n_0
    SLICE_X6Y78          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.975    38.954    vga/U12/CLK_OUT3
    SLICE_X6Y78          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.024    38.978    
                         clock uncertainty           -0.081    38.896    
    SLICE_X6Y78          FDRE (Setup_fdre_C_D)       -0.013    38.883    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.883    
                         arrival time                          -4.057    
  -------------------------------------------------------------------
                         slack                                 34.827    

Slack (MET) :             34.839ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 0.548ns (10.743%)  route 4.553ns (89.257%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns = ( 38.954 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.052    -1.044    vga/U12/CLK_OUT3
    SLICE_X9Y83          FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.338    -0.706 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.489     0.782    vga/U12/PRow[3]
    SLICE_X10Y83         LUT5 (Prop_lut5_I0_O)        0.070     0.852 r  vga/U12/strdata[41]_i_3/O
                         net (fo=249, routed)         1.495     2.347    vga/U12/v_count_reg[3]_2
    SLICE_X13Y82         LUT4 (Prop_lut4_I2_O)        0.070     2.417 r  vga/U12/G[3]_i_2/O
                         net (fo=97, routed)          1.027     3.444    vga/U12/G[3]_i_2_n_0
    SLICE_X7Y79          LUT4 (Prop_lut4_I2_O)        0.070     3.514 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.543     4.057    vga/U12/B[1]_i_1_n_0
    SLICE_X6Y78          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.975    38.954    vga/U12/CLK_OUT3
    SLICE_X6Y78          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.024    38.978    
                         clock uncertainty           -0.081    38.896    
    SLICE_X6Y78          FDRE (Setup_fdre_C_D)       -0.001    38.895    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         38.895    
                         arrival time                          -4.057    
  -------------------------------------------------------------------
                         slack                                 34.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.149ns (55.421%)  route 0.120ns (44.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.929    -0.573    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDSE (Prop_fdse_C_Q)         0.149    -0.424 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.120    -0.304    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X2Y84          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.207    -0.772    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y84          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.214    -0.558    
    SLICE_X2Y84          SRL16E (Hold_srl16e_CLK_D)
                                                      0.189    -0.369    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.116ns (39.426%)  route 0.178ns (60.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.927    -0.575    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDSE (Prop_fdse_C_Q)         0.116    -0.459 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.178    -0.281    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X2Y84          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.207    -0.772    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y84          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.225    -0.547    
    SLICE_X2Y84          SRL16E (Hold_srl16e_CLK_D)
                                                      0.135    -0.412    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.116ns (39.309%)  route 0.179ns (60.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.927    -0.575    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDSE (Prop_fdse_C_Q)         0.116    -0.459 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.179    -0.280    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.205    -0.774    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.225    -0.549    
    SLICE_X2Y82          SRL16E (Hold_srl16e_CLK_D)
                                                      0.136    -0.413    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.136ns (45.542%)  route 0.163ns (54.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.929    -0.573    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDSE (Prop_fdse_C_Q)         0.136    -0.437 r  DISPLAY/P2S_SEG/buff_reg[15]/Q
                         net (fo=1, routed)           0.163    -0.274    DISPLAY/P2S_SEG/buff__0[15]
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.205    -0.774    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.214    -0.560    
    SLICE_X2Y82          SRL16E (Hold_srl16e_CLK_D)
                                                      0.148    -0.412    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.167ns (57.679%)  route 0.123ns (42.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.929    -0.573    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y83          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.132    -0.441 r  DISPLAY/P2S_SEG/buff_reg[6]/Q
                         net (fo=2, routed)           0.123    -0.318    DISPLAY/P2S_SEG/buff__0[6]
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.035    -0.283 r  DISPLAY/P2S_SEG/buff[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.283    DISPLAY/P2S_SEG/buff[7]_i_1__0_n_0
    SLICE_X2Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.206    -0.773    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
                         clock pessimism              0.214    -0.559    
    SLICE_X2Y83          FDSE (Hold_fdse_C_D)         0.131    -0.428    DISPLAY/P2S_SEG/buff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.136ns (45.337%)  route 0.164ns (54.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.929    -0.573    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDSE (Prop_fdse_C_Q)         0.136    -0.437 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.164    -0.273    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.205    -0.774    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.214    -0.560    
    SLICE_X2Y82          SRL16E (Hold_srl16e_CLK_D)
                                                      0.142    -0.418    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.116ns (29.855%)  route 0.273ns (70.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.927    -0.575    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDSE (Prop_fdse_C_Q)         0.116    -0.459 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.273    -0.186    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.205    -0.774    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.225    -0.549    
    SLICE_X2Y82          SRL16E (Hold_srl16e_CLK_D)
                                                      0.217    -0.332    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_0/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.116ns (67.136%)  route 0.057ns (32.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.930    -0.572    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.116    -0.456 r  DISPLAY/P2S_SEG/buff_reg_r/Q
                         net (fo=1, routed)           0.057    -0.399    DISPLAY/P2S_SEG/buff_reg_r_n_0
    SLICE_X3Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.207    -0.772    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/C
                         clock pessimism              0.200    -0.572    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.025    -0.547    DISPLAY/P2S_SEG/buff_reg_r_0
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.167ns (54.820%)  route 0.138ns (45.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.927    -0.575    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y81          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.132    -0.443 r  DISPLAY/P2S_SEG/data_count_reg[0]/Q
                         net (fo=6, routed)           0.138    -0.305    DISPLAY/P2S_SEG/sel0[0]
    SLICE_X2Y81          LUT6 (Prop_lut6_I0_O)        0.035    -0.270 r  DISPLAY/P2S_SEG/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    DISPLAY/P2S_SEG/data_count[3]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.204    -0.775    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/C
                         clock pessimism              0.214    -0.561    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.130    -0.431    DISPLAY/P2S_SEG/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.167ns (52.640%)  route 0.150ns (47.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.930    -0.572    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.132    -0.440 r  DISPLAY/P2S_SEG/buff_reg[13]/Q
                         net (fo=1, routed)           0.150    -0.290    DISPLAY/P2S_SEG/buff__0[13]
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.035    -0.255 r  DISPLAY/P2S_SEG/buff[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.255    DISPLAY/P2S_SEG/buff[14]_i_1__0_n_0
    SLICE_X2Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.206    -0.773    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/C
                         clock pessimism              0.214    -0.559    
    SLICE_X2Y83          FDSE (Hold_fdse_C_D)         0.131    -0.428    DISPLAY/P2S_SEG/buff_reg[14]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.786         40.000      38.214     BUFGCTRL_X0Y1    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y91     BTN_SCAN/FSM_onehot_btn_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y91     BTN_SCAN/FSM_onehot_btn_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y91     BTN_SCAN/FSM_onehot_btn_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y91     BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y91     BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y78      vga/U12/B_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y78      vga/U12/B_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y78      vga/U12/B_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y84      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y84      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y84      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y84      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y84      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y84      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y84      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y84      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       35.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.846ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[122][1]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.837ns  (logic 1.988ns (14.367%)  route 11.849ns (85.633%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.661ns = ( 101.661 - 100.000 ) 
    Source Clock Delay      (SCD):    2.027ns = ( 52.027 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.265    52.027    core/data_ram/debug_clk
    SLICE_X18Y31         FDRE                                         r  core/data_ram/data_reg[122][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.393    52.420 r  core/data_ram/data_reg[122][1]/Q
                         net (fo=5, routed)           1.082    53.502    core/data_ram/data_reg[122]_4[1]
    SLICE_X22Y33         LUT6 (Prop_lut6_I0_O)        0.070    53.572 r  core/data_ram/i___234_i_44/O
                         net (fo=1, routed)           0.000    53.572    core/data_ram/i___234_i_44_n_0
    SLICE_X22Y33         MUXF7 (Prop_muxf7_I1_O)      0.178    53.750 r  core/data_ram/i___234_i_19/O
                         net (fo=1, routed)           0.000    53.750    core/data_ram/i___234_i_19_n_0
    SLICE_X22Y33         MUXF8 (Prop_muxf8_I0_O)      0.072    53.822 r  core/data_ram/i___234_i_7/O
                         net (fo=1, routed)           1.172    54.994    core/data_ram/i___234_i_7_n_0
    SLICE_X26Y52         LUT6 (Prop_lut6_I0_O)        0.185    55.179 r  core/data_ram/i___234_i_2/O
                         net (fo=1, routed)           0.696    55.875    core/data_ram/i___234_i_2_n_0
    SLICE_X26Y56         LUT4 (Prop_lut4_I2_O)        0.070    55.945 r  core/data_ram/i___234/O
                         net (fo=1, routed)           0.561    56.505    core/data_ram/i___234_n_0
    SLICE_X26Y53         LUT6 (Prop_lut6_I1_O)        0.070    56.575 r  core/data_ram/MDR_WB[25]_i_3/O
                         net (fo=1, routed)           0.455    57.030    core/mux_csrout/RAMout_MEM[20]
    SLICE_X21Y57         LUT3 (Prop_lut3_I1_O)        0.070    57.100 r  core/mux_csrout/MDR_WB[25]_i_1/O
                         net (fo=5, routed)           0.528    57.628    core/hazard_unit/Datain_MEM[25]
    SLICE_X22Y57         LUT4 (Prop_lut4_I2_O)        0.070    57.698 r  core/hazard_unit/B_EX[25]_i_2/O
                         net (fo=1, routed)           0.494    58.192    core/hazard_unit/B_EX[25]_i_2_n_0
    SLICE_X22Y55         LUT5 (Prop_lut5_I0_O)        0.070    58.262 r  core/hazard_unit/B_EX[25]_i_1/O
                         net (fo=4, routed)           0.966    59.228    core/hazard_unit/rs2_data_ID[25]
    SLICE_X20Y51         LUT4 (Prop_lut4_I1_O)        0.070    59.298 r  core/hazard_unit/Q[31]_i_33/O
                         net (fo=1, routed)           0.000    59.298    core/cmp_ID/data_buf_reg_0_3_0_5_i_160_0[0]
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390    59.688 f  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=5, routed)           0.940    60.628    core/hazard_unit/data_buf_reg_0_3_0_5_i_155_0[0]
    SLICE_X22Y59         LUT6 (Prop_lut6_I2_O)        0.070    60.698 f  core/hazard_unit/Q[31]_i_16/O
                         net (fo=1, routed)           0.495    61.193    core/ctrl/Q_reg[0]_0
    SLICE_X20Y59         LUT6 (Prop_lut6_I3_O)        0.070    61.263 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          1.172    62.435    core/exp_unit/csr/Branch_ctrl
    SLICE_X10Y63         LUT5 (Prop_lut5_I0_O)        0.070    62.505 f  core/exp_unit/csr/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.693    63.198    core/reg_IF_ID/flush02_out
    SLICE_X8Y63          LUT2 (Prop_lut2_I1_O)        0.070    63.268 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.596    65.864    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X18Y43         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.130   101.661    core/reg_IF_ID/debug_clk
    SLICE_X18Y43         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[0]/C
                         clock pessimism              0.351   102.012    
                         clock uncertainty           -0.095   101.917    
    SLICE_X18Y43         FDCE (Setup_fdce_C_CE)      -0.207   101.710    core/reg_IF_ID/PCurrent_ID_reg[0]
  -------------------------------------------------------------------
                         required time                        101.710    
                         arrival time                         -65.864    
  -------------------------------------------------------------------
                         slack                                 35.846    

Slack (MET) :             36.127ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[122][1]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.512ns  (logic 1.988ns (14.713%)  route 11.524ns (85.287%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 101.659 - 100.000 ) 
    Source Clock Delay      (SCD):    2.027ns = ( 52.027 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.265    52.027    core/data_ram/debug_clk
    SLICE_X18Y31         FDRE                                         r  core/data_ram/data_reg[122][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.393    52.420 r  core/data_ram/data_reg[122][1]/Q
                         net (fo=5, routed)           1.082    53.502    core/data_ram/data_reg[122]_4[1]
    SLICE_X22Y33         LUT6 (Prop_lut6_I0_O)        0.070    53.572 r  core/data_ram/i___234_i_44/O
                         net (fo=1, routed)           0.000    53.572    core/data_ram/i___234_i_44_n_0
    SLICE_X22Y33         MUXF7 (Prop_muxf7_I1_O)      0.178    53.750 r  core/data_ram/i___234_i_19/O
                         net (fo=1, routed)           0.000    53.750    core/data_ram/i___234_i_19_n_0
    SLICE_X22Y33         MUXF8 (Prop_muxf8_I0_O)      0.072    53.822 r  core/data_ram/i___234_i_7/O
                         net (fo=1, routed)           1.172    54.994    core/data_ram/i___234_i_7_n_0
    SLICE_X26Y52         LUT6 (Prop_lut6_I0_O)        0.185    55.179 r  core/data_ram/i___234_i_2/O
                         net (fo=1, routed)           0.696    55.875    core/data_ram/i___234_i_2_n_0
    SLICE_X26Y56         LUT4 (Prop_lut4_I2_O)        0.070    55.945 r  core/data_ram/i___234/O
                         net (fo=1, routed)           0.561    56.505    core/data_ram/i___234_n_0
    SLICE_X26Y53         LUT6 (Prop_lut6_I1_O)        0.070    56.575 r  core/data_ram/MDR_WB[25]_i_3/O
                         net (fo=1, routed)           0.455    57.030    core/mux_csrout/RAMout_MEM[20]
    SLICE_X21Y57         LUT3 (Prop_lut3_I1_O)        0.070    57.100 r  core/mux_csrout/MDR_WB[25]_i_1/O
                         net (fo=5, routed)           0.528    57.628    core/hazard_unit/Datain_MEM[25]
    SLICE_X22Y57         LUT4 (Prop_lut4_I2_O)        0.070    57.698 r  core/hazard_unit/B_EX[25]_i_2/O
                         net (fo=1, routed)           0.494    58.192    core/hazard_unit/B_EX[25]_i_2_n_0
    SLICE_X22Y55         LUT5 (Prop_lut5_I0_O)        0.070    58.262 r  core/hazard_unit/B_EX[25]_i_1/O
                         net (fo=4, routed)           0.966    59.228    core/hazard_unit/rs2_data_ID[25]
    SLICE_X20Y51         LUT4 (Prop_lut4_I1_O)        0.070    59.298 r  core/hazard_unit/Q[31]_i_33/O
                         net (fo=1, routed)           0.000    59.298    core/cmp_ID/data_buf_reg_0_3_0_5_i_160_0[0]
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390    59.688 f  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=5, routed)           0.940    60.628    core/hazard_unit/data_buf_reg_0_3_0_5_i_155_0[0]
    SLICE_X22Y59         LUT6 (Prop_lut6_I2_O)        0.070    60.698 f  core/hazard_unit/Q[31]_i_16/O
                         net (fo=1, routed)           0.495    61.193    core/ctrl/Q_reg[0]_0
    SLICE_X20Y59         LUT6 (Prop_lut6_I3_O)        0.070    61.263 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          1.172    62.435    core/exp_unit/csr/Branch_ctrl
    SLICE_X10Y63         LUT5 (Prop_lut5_I0_O)        0.070    62.505 f  core/exp_unit/csr/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.693    63.198    core/reg_IF_ID/flush02_out
    SLICE_X8Y63          LUT2 (Prop_lut2_I1_O)        0.070    63.268 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.271    65.538    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X15Y39         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.128   101.659    core/reg_IF_ID/debug_clk
    SLICE_X15Y39         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[1]/C
                         clock pessimism              0.341   102.000    
                         clock uncertainty           -0.095   101.905    
    SLICE_X15Y39         FDCE (Setup_fdce_C_CE)      -0.240   101.665    core/reg_IF_ID/PCurrent_ID_reg[1]
  -------------------------------------------------------------------
                         required time                        101.665    
                         arrival time                         -65.538    
  -------------------------------------------------------------------
                         slack                                 36.127    

Slack (MET) :             36.127ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[122][1]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.512ns  (logic 1.988ns (14.713%)  route 11.524ns (85.287%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 101.659 - 100.000 ) 
    Source Clock Delay      (SCD):    2.027ns = ( 52.027 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.265    52.027    core/data_ram/debug_clk
    SLICE_X18Y31         FDRE                                         r  core/data_ram/data_reg[122][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.393    52.420 r  core/data_ram/data_reg[122][1]/Q
                         net (fo=5, routed)           1.082    53.502    core/data_ram/data_reg[122]_4[1]
    SLICE_X22Y33         LUT6 (Prop_lut6_I0_O)        0.070    53.572 r  core/data_ram/i___234_i_44/O
                         net (fo=1, routed)           0.000    53.572    core/data_ram/i___234_i_44_n_0
    SLICE_X22Y33         MUXF7 (Prop_muxf7_I1_O)      0.178    53.750 r  core/data_ram/i___234_i_19/O
                         net (fo=1, routed)           0.000    53.750    core/data_ram/i___234_i_19_n_0
    SLICE_X22Y33         MUXF8 (Prop_muxf8_I0_O)      0.072    53.822 r  core/data_ram/i___234_i_7/O
                         net (fo=1, routed)           1.172    54.994    core/data_ram/i___234_i_7_n_0
    SLICE_X26Y52         LUT6 (Prop_lut6_I0_O)        0.185    55.179 r  core/data_ram/i___234_i_2/O
                         net (fo=1, routed)           0.696    55.875    core/data_ram/i___234_i_2_n_0
    SLICE_X26Y56         LUT4 (Prop_lut4_I2_O)        0.070    55.945 r  core/data_ram/i___234/O
                         net (fo=1, routed)           0.561    56.505    core/data_ram/i___234_n_0
    SLICE_X26Y53         LUT6 (Prop_lut6_I1_O)        0.070    56.575 r  core/data_ram/MDR_WB[25]_i_3/O
                         net (fo=1, routed)           0.455    57.030    core/mux_csrout/RAMout_MEM[20]
    SLICE_X21Y57         LUT3 (Prop_lut3_I1_O)        0.070    57.100 r  core/mux_csrout/MDR_WB[25]_i_1/O
                         net (fo=5, routed)           0.528    57.628    core/hazard_unit/Datain_MEM[25]
    SLICE_X22Y57         LUT4 (Prop_lut4_I2_O)        0.070    57.698 r  core/hazard_unit/B_EX[25]_i_2/O
                         net (fo=1, routed)           0.494    58.192    core/hazard_unit/B_EX[25]_i_2_n_0
    SLICE_X22Y55         LUT5 (Prop_lut5_I0_O)        0.070    58.262 r  core/hazard_unit/B_EX[25]_i_1/O
                         net (fo=4, routed)           0.966    59.228    core/hazard_unit/rs2_data_ID[25]
    SLICE_X20Y51         LUT4 (Prop_lut4_I1_O)        0.070    59.298 r  core/hazard_unit/Q[31]_i_33/O
                         net (fo=1, routed)           0.000    59.298    core/cmp_ID/data_buf_reg_0_3_0_5_i_160_0[0]
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390    59.688 f  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=5, routed)           0.940    60.628    core/hazard_unit/data_buf_reg_0_3_0_5_i_155_0[0]
    SLICE_X22Y59         LUT6 (Prop_lut6_I2_O)        0.070    60.698 f  core/hazard_unit/Q[31]_i_16/O
                         net (fo=1, routed)           0.495    61.193    core/ctrl/Q_reg[0]_0
    SLICE_X20Y59         LUT6 (Prop_lut6_I3_O)        0.070    61.263 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          1.172    62.435    core/exp_unit/csr/Branch_ctrl
    SLICE_X10Y63         LUT5 (Prop_lut5_I0_O)        0.070    62.505 f  core/exp_unit/csr/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.693    63.198    core/reg_IF_ID/flush02_out
    SLICE_X8Y63          LUT2 (Prop_lut2_I1_O)        0.070    63.268 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.271    65.538    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X15Y39         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.128   101.659    core/reg_IF_ID/debug_clk
    SLICE_X15Y39         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[2]/C
                         clock pessimism              0.341   102.000    
                         clock uncertainty           -0.095   101.905    
    SLICE_X15Y39         FDCE (Setup_fdce_C_CE)      -0.240   101.665    core/reg_IF_ID/PCurrent_ID_reg[2]
  -------------------------------------------------------------------
                         required time                        101.665    
                         arrival time                         -65.538    
  -------------------------------------------------------------------
                         slack                                 36.127    

Slack (MET) :             36.127ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[122][1]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.512ns  (logic 1.988ns (14.713%)  route 11.524ns (85.287%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 101.659 - 100.000 ) 
    Source Clock Delay      (SCD):    2.027ns = ( 52.027 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.265    52.027    core/data_ram/debug_clk
    SLICE_X18Y31         FDRE                                         r  core/data_ram/data_reg[122][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.393    52.420 r  core/data_ram/data_reg[122][1]/Q
                         net (fo=5, routed)           1.082    53.502    core/data_ram/data_reg[122]_4[1]
    SLICE_X22Y33         LUT6 (Prop_lut6_I0_O)        0.070    53.572 r  core/data_ram/i___234_i_44/O
                         net (fo=1, routed)           0.000    53.572    core/data_ram/i___234_i_44_n_0
    SLICE_X22Y33         MUXF7 (Prop_muxf7_I1_O)      0.178    53.750 r  core/data_ram/i___234_i_19/O
                         net (fo=1, routed)           0.000    53.750    core/data_ram/i___234_i_19_n_0
    SLICE_X22Y33         MUXF8 (Prop_muxf8_I0_O)      0.072    53.822 r  core/data_ram/i___234_i_7/O
                         net (fo=1, routed)           1.172    54.994    core/data_ram/i___234_i_7_n_0
    SLICE_X26Y52         LUT6 (Prop_lut6_I0_O)        0.185    55.179 r  core/data_ram/i___234_i_2/O
                         net (fo=1, routed)           0.696    55.875    core/data_ram/i___234_i_2_n_0
    SLICE_X26Y56         LUT4 (Prop_lut4_I2_O)        0.070    55.945 r  core/data_ram/i___234/O
                         net (fo=1, routed)           0.561    56.505    core/data_ram/i___234_n_0
    SLICE_X26Y53         LUT6 (Prop_lut6_I1_O)        0.070    56.575 r  core/data_ram/MDR_WB[25]_i_3/O
                         net (fo=1, routed)           0.455    57.030    core/mux_csrout/RAMout_MEM[20]
    SLICE_X21Y57         LUT3 (Prop_lut3_I1_O)        0.070    57.100 r  core/mux_csrout/MDR_WB[25]_i_1/O
                         net (fo=5, routed)           0.528    57.628    core/hazard_unit/Datain_MEM[25]
    SLICE_X22Y57         LUT4 (Prop_lut4_I2_O)        0.070    57.698 r  core/hazard_unit/B_EX[25]_i_2/O
                         net (fo=1, routed)           0.494    58.192    core/hazard_unit/B_EX[25]_i_2_n_0
    SLICE_X22Y55         LUT5 (Prop_lut5_I0_O)        0.070    58.262 r  core/hazard_unit/B_EX[25]_i_1/O
                         net (fo=4, routed)           0.966    59.228    core/hazard_unit/rs2_data_ID[25]
    SLICE_X20Y51         LUT4 (Prop_lut4_I1_O)        0.070    59.298 r  core/hazard_unit/Q[31]_i_33/O
                         net (fo=1, routed)           0.000    59.298    core/cmp_ID/data_buf_reg_0_3_0_5_i_160_0[0]
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390    59.688 f  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=5, routed)           0.940    60.628    core/hazard_unit/data_buf_reg_0_3_0_5_i_155_0[0]
    SLICE_X22Y59         LUT6 (Prop_lut6_I2_O)        0.070    60.698 f  core/hazard_unit/Q[31]_i_16/O
                         net (fo=1, routed)           0.495    61.193    core/ctrl/Q_reg[0]_0
    SLICE_X20Y59         LUT6 (Prop_lut6_I3_O)        0.070    61.263 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          1.172    62.435    core/exp_unit/csr/Branch_ctrl
    SLICE_X10Y63         LUT5 (Prop_lut5_I0_O)        0.070    62.505 f  core/exp_unit/csr/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.693    63.198    core/reg_IF_ID/flush02_out
    SLICE_X8Y63          LUT2 (Prop_lut2_I1_O)        0.070    63.268 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.271    65.538    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X15Y39         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.128   101.659    core/reg_IF_ID/debug_clk
    SLICE_X15Y39         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[3]/C
                         clock pessimism              0.341   102.000    
                         clock uncertainty           -0.095   101.905    
    SLICE_X15Y39         FDCE (Setup_fdce_C_CE)      -0.240   101.665    core/reg_IF_ID/PCurrent_ID_reg[3]
  -------------------------------------------------------------------
                         required time                        101.665    
                         arrival time                         -65.538    
  -------------------------------------------------------------------
                         slack                                 36.127    

Slack (MET) :             36.443ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[122][1]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.241ns  (logic 1.988ns (15.014%)  route 11.253ns (84.986%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.662ns = ( 101.662 - 100.000 ) 
    Source Clock Delay      (SCD):    2.027ns = ( 52.027 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.265    52.027    core/data_ram/debug_clk
    SLICE_X18Y31         FDRE                                         r  core/data_ram/data_reg[122][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.393    52.420 r  core/data_ram/data_reg[122][1]/Q
                         net (fo=5, routed)           1.082    53.502    core/data_ram/data_reg[122]_4[1]
    SLICE_X22Y33         LUT6 (Prop_lut6_I0_O)        0.070    53.572 r  core/data_ram/i___234_i_44/O
                         net (fo=1, routed)           0.000    53.572    core/data_ram/i___234_i_44_n_0
    SLICE_X22Y33         MUXF7 (Prop_muxf7_I1_O)      0.178    53.750 r  core/data_ram/i___234_i_19/O
                         net (fo=1, routed)           0.000    53.750    core/data_ram/i___234_i_19_n_0
    SLICE_X22Y33         MUXF8 (Prop_muxf8_I0_O)      0.072    53.822 r  core/data_ram/i___234_i_7/O
                         net (fo=1, routed)           1.172    54.994    core/data_ram/i___234_i_7_n_0
    SLICE_X26Y52         LUT6 (Prop_lut6_I0_O)        0.185    55.179 r  core/data_ram/i___234_i_2/O
                         net (fo=1, routed)           0.696    55.875    core/data_ram/i___234_i_2_n_0
    SLICE_X26Y56         LUT4 (Prop_lut4_I2_O)        0.070    55.945 r  core/data_ram/i___234/O
                         net (fo=1, routed)           0.561    56.505    core/data_ram/i___234_n_0
    SLICE_X26Y53         LUT6 (Prop_lut6_I1_O)        0.070    56.575 r  core/data_ram/MDR_WB[25]_i_3/O
                         net (fo=1, routed)           0.455    57.030    core/mux_csrout/RAMout_MEM[20]
    SLICE_X21Y57         LUT3 (Prop_lut3_I1_O)        0.070    57.100 r  core/mux_csrout/MDR_WB[25]_i_1/O
                         net (fo=5, routed)           0.528    57.628    core/hazard_unit/Datain_MEM[25]
    SLICE_X22Y57         LUT4 (Prop_lut4_I2_O)        0.070    57.698 r  core/hazard_unit/B_EX[25]_i_2/O
                         net (fo=1, routed)           0.494    58.192    core/hazard_unit/B_EX[25]_i_2_n_0
    SLICE_X22Y55         LUT5 (Prop_lut5_I0_O)        0.070    58.262 r  core/hazard_unit/B_EX[25]_i_1/O
                         net (fo=4, routed)           0.966    59.228    core/hazard_unit/rs2_data_ID[25]
    SLICE_X20Y51         LUT4 (Prop_lut4_I1_O)        0.070    59.298 r  core/hazard_unit/Q[31]_i_33/O
                         net (fo=1, routed)           0.000    59.298    core/cmp_ID/data_buf_reg_0_3_0_5_i_160_0[0]
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390    59.688 f  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=5, routed)           0.940    60.628    core/hazard_unit/data_buf_reg_0_3_0_5_i_155_0[0]
    SLICE_X22Y59         LUT6 (Prop_lut6_I2_O)        0.070    60.698 f  core/hazard_unit/Q[31]_i_16/O
                         net (fo=1, routed)           0.495    61.193    core/ctrl/Q_reg[0]_0
    SLICE_X20Y59         LUT6 (Prop_lut6_I3_O)        0.070    61.263 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          1.172    62.435    core/exp_unit/csr/Branch_ctrl
    SLICE_X10Y63         LUT5 (Prop_lut5_I0_O)        0.070    62.505 f  core/exp_unit/csr/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.693    63.198    core/reg_IF_ID/flush02_out
    SLICE_X8Y63          LUT2 (Prop_lut2_I1_O)        0.070    63.268 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.000    65.268    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X16Y47         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.131   101.662    core/reg_IF_ID/debug_clk
    SLICE_X16Y47         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[14]/C
                         clock pessimism              0.351   102.013    
                         clock uncertainty           -0.095   101.918    
    SLICE_X16Y47         FDCE (Setup_fdce_C_CE)      -0.207   101.711    core/reg_IF_ID/PCurrent_ID_reg[14]
  -------------------------------------------------------------------
                         required time                        101.711    
                         arrival time                         -65.268    
  -------------------------------------------------------------------
                         slack                                 36.443    

Slack (MET) :             36.443ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[122][1]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.241ns  (logic 1.988ns (15.014%)  route 11.253ns (84.986%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.662ns = ( 101.662 - 100.000 ) 
    Source Clock Delay      (SCD):    2.027ns = ( 52.027 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.265    52.027    core/data_ram/debug_clk
    SLICE_X18Y31         FDRE                                         r  core/data_ram/data_reg[122][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.393    52.420 r  core/data_ram/data_reg[122][1]/Q
                         net (fo=5, routed)           1.082    53.502    core/data_ram/data_reg[122]_4[1]
    SLICE_X22Y33         LUT6 (Prop_lut6_I0_O)        0.070    53.572 r  core/data_ram/i___234_i_44/O
                         net (fo=1, routed)           0.000    53.572    core/data_ram/i___234_i_44_n_0
    SLICE_X22Y33         MUXF7 (Prop_muxf7_I1_O)      0.178    53.750 r  core/data_ram/i___234_i_19/O
                         net (fo=1, routed)           0.000    53.750    core/data_ram/i___234_i_19_n_0
    SLICE_X22Y33         MUXF8 (Prop_muxf8_I0_O)      0.072    53.822 r  core/data_ram/i___234_i_7/O
                         net (fo=1, routed)           1.172    54.994    core/data_ram/i___234_i_7_n_0
    SLICE_X26Y52         LUT6 (Prop_lut6_I0_O)        0.185    55.179 r  core/data_ram/i___234_i_2/O
                         net (fo=1, routed)           0.696    55.875    core/data_ram/i___234_i_2_n_0
    SLICE_X26Y56         LUT4 (Prop_lut4_I2_O)        0.070    55.945 r  core/data_ram/i___234/O
                         net (fo=1, routed)           0.561    56.505    core/data_ram/i___234_n_0
    SLICE_X26Y53         LUT6 (Prop_lut6_I1_O)        0.070    56.575 r  core/data_ram/MDR_WB[25]_i_3/O
                         net (fo=1, routed)           0.455    57.030    core/mux_csrout/RAMout_MEM[20]
    SLICE_X21Y57         LUT3 (Prop_lut3_I1_O)        0.070    57.100 r  core/mux_csrout/MDR_WB[25]_i_1/O
                         net (fo=5, routed)           0.528    57.628    core/hazard_unit/Datain_MEM[25]
    SLICE_X22Y57         LUT4 (Prop_lut4_I2_O)        0.070    57.698 r  core/hazard_unit/B_EX[25]_i_2/O
                         net (fo=1, routed)           0.494    58.192    core/hazard_unit/B_EX[25]_i_2_n_0
    SLICE_X22Y55         LUT5 (Prop_lut5_I0_O)        0.070    58.262 r  core/hazard_unit/B_EX[25]_i_1/O
                         net (fo=4, routed)           0.966    59.228    core/hazard_unit/rs2_data_ID[25]
    SLICE_X20Y51         LUT4 (Prop_lut4_I1_O)        0.070    59.298 r  core/hazard_unit/Q[31]_i_33/O
                         net (fo=1, routed)           0.000    59.298    core/cmp_ID/data_buf_reg_0_3_0_5_i_160_0[0]
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390    59.688 f  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=5, routed)           0.940    60.628    core/hazard_unit/data_buf_reg_0_3_0_5_i_155_0[0]
    SLICE_X22Y59         LUT6 (Prop_lut6_I2_O)        0.070    60.698 f  core/hazard_unit/Q[31]_i_16/O
                         net (fo=1, routed)           0.495    61.193    core/ctrl/Q_reg[0]_0
    SLICE_X20Y59         LUT6 (Prop_lut6_I3_O)        0.070    61.263 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          1.172    62.435    core/exp_unit/csr/Branch_ctrl
    SLICE_X10Y63         LUT5 (Prop_lut5_I0_O)        0.070    62.505 f  core/exp_unit/csr/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.693    63.198    core/reg_IF_ID/flush02_out
    SLICE_X8Y63          LUT2 (Prop_lut2_I1_O)        0.070    63.268 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.000    65.268    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X16Y47         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.131   101.662    core/reg_IF_ID/debug_clk
    SLICE_X16Y47         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[4]/C
                         clock pessimism              0.351   102.013    
                         clock uncertainty           -0.095   101.918    
    SLICE_X16Y47         FDCE (Setup_fdce_C_CE)      -0.207   101.711    core/reg_IF_ID/PCurrent_ID_reg[4]
  -------------------------------------------------------------------
                         required time                        101.711    
                         arrival time                         -65.268    
  -------------------------------------------------------------------
                         slack                                 36.443    

Slack (MET) :             36.443ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[122][1]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.241ns  (logic 1.988ns (15.014%)  route 11.253ns (84.986%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.662ns = ( 101.662 - 100.000 ) 
    Source Clock Delay      (SCD):    2.027ns = ( 52.027 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.265    52.027    core/data_ram/debug_clk
    SLICE_X18Y31         FDRE                                         r  core/data_ram/data_reg[122][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.393    52.420 r  core/data_ram/data_reg[122][1]/Q
                         net (fo=5, routed)           1.082    53.502    core/data_ram/data_reg[122]_4[1]
    SLICE_X22Y33         LUT6 (Prop_lut6_I0_O)        0.070    53.572 r  core/data_ram/i___234_i_44/O
                         net (fo=1, routed)           0.000    53.572    core/data_ram/i___234_i_44_n_0
    SLICE_X22Y33         MUXF7 (Prop_muxf7_I1_O)      0.178    53.750 r  core/data_ram/i___234_i_19/O
                         net (fo=1, routed)           0.000    53.750    core/data_ram/i___234_i_19_n_0
    SLICE_X22Y33         MUXF8 (Prop_muxf8_I0_O)      0.072    53.822 r  core/data_ram/i___234_i_7/O
                         net (fo=1, routed)           1.172    54.994    core/data_ram/i___234_i_7_n_0
    SLICE_X26Y52         LUT6 (Prop_lut6_I0_O)        0.185    55.179 r  core/data_ram/i___234_i_2/O
                         net (fo=1, routed)           0.696    55.875    core/data_ram/i___234_i_2_n_0
    SLICE_X26Y56         LUT4 (Prop_lut4_I2_O)        0.070    55.945 r  core/data_ram/i___234/O
                         net (fo=1, routed)           0.561    56.505    core/data_ram/i___234_n_0
    SLICE_X26Y53         LUT6 (Prop_lut6_I1_O)        0.070    56.575 r  core/data_ram/MDR_WB[25]_i_3/O
                         net (fo=1, routed)           0.455    57.030    core/mux_csrout/RAMout_MEM[20]
    SLICE_X21Y57         LUT3 (Prop_lut3_I1_O)        0.070    57.100 r  core/mux_csrout/MDR_WB[25]_i_1/O
                         net (fo=5, routed)           0.528    57.628    core/hazard_unit/Datain_MEM[25]
    SLICE_X22Y57         LUT4 (Prop_lut4_I2_O)        0.070    57.698 r  core/hazard_unit/B_EX[25]_i_2/O
                         net (fo=1, routed)           0.494    58.192    core/hazard_unit/B_EX[25]_i_2_n_0
    SLICE_X22Y55         LUT5 (Prop_lut5_I0_O)        0.070    58.262 r  core/hazard_unit/B_EX[25]_i_1/O
                         net (fo=4, routed)           0.966    59.228    core/hazard_unit/rs2_data_ID[25]
    SLICE_X20Y51         LUT4 (Prop_lut4_I1_O)        0.070    59.298 r  core/hazard_unit/Q[31]_i_33/O
                         net (fo=1, routed)           0.000    59.298    core/cmp_ID/data_buf_reg_0_3_0_5_i_160_0[0]
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390    59.688 f  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=5, routed)           0.940    60.628    core/hazard_unit/data_buf_reg_0_3_0_5_i_155_0[0]
    SLICE_X22Y59         LUT6 (Prop_lut6_I2_O)        0.070    60.698 f  core/hazard_unit/Q[31]_i_16/O
                         net (fo=1, routed)           0.495    61.193    core/ctrl/Q_reg[0]_0
    SLICE_X20Y59         LUT6 (Prop_lut6_I3_O)        0.070    61.263 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          1.172    62.435    core/exp_unit/csr/Branch_ctrl
    SLICE_X10Y63         LUT5 (Prop_lut5_I0_O)        0.070    62.505 f  core/exp_unit/csr/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.693    63.198    core/reg_IF_ID/flush02_out
    SLICE_X8Y63          LUT2 (Prop_lut2_I1_O)        0.070    63.268 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.000    65.268    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X16Y47         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.131   101.662    core/reg_IF_ID/debug_clk
    SLICE_X16Y47         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[5]/C
                         clock pessimism              0.351   102.013    
                         clock uncertainty           -0.095   101.918    
    SLICE_X16Y47         FDCE (Setup_fdce_C_CE)      -0.207   101.711    core/reg_IF_ID/PCurrent_ID_reg[5]
  -------------------------------------------------------------------
                         required time                        101.711    
                         arrival time                         -65.268    
  -------------------------------------------------------------------
                         slack                                 36.443    

Slack (MET) :             36.491ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[55][4]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.438ns  (logic 0.548ns (4.078%)  route 12.890ns (95.922%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 51.653 - 50.000 ) 
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.271     2.033    core/reg_EXE_MEM/debug_clk
    SLICE_X27Y41         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.338     2.371 r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=439, routed)         6.320     8.691    core/data_ram/ALUO_MEM[4]
    SLICE_X43Y30         LUT4 (Prop_lut4_I0_O)        0.070     8.761 r  core/data_ram/i___49_i_1/O
                         net (fo=86, routed)          4.155    12.916    core/data_ram/i___49_i_1_n_0
    SLICE_X15Y26         LUT4 (Prop_lut4_I3_O)        0.070    12.986 r  core/data_ram/data[55][7]_i_2/O
                         net (fo=7, routed)           2.415    15.400    core/data_ram/data[55][7]_i_2_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.070    15.470 r  core/data_ram/data[55][4]_i_1/O
                         net (fo=1, routed)           0.000    15.470    core/data_ram/data[55][4]_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  core/data_ram/data_reg[55][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.122    51.653    core/data_ram/debug_clk
    SLICE_X35Y47         FDRE                                         r  core/data_ram/data_reg[55][4]/C  (IS_INVERTED)
                         clock pessimism              0.341    51.994    
                         clock uncertainty           -0.095    51.899    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)        0.062    51.961    core/data_ram/data_reg[55][4]
  -------------------------------------------------------------------
                         required time                         51.961    
                         arrival time                         -15.470    
  -------------------------------------------------------------------
                         slack                                 36.491    

Slack (MET) :             36.869ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[79][2]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.197ns  (logic 0.548ns (4.153%)  route 12.649ns (95.847%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 51.654 - 50.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.054     1.815    core/reg_EXE_MEM/debug_clk
    SLICE_X29Y51         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.338     2.153 f  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/Q
                         net (fo=125, routed)         6.378     8.531    core/data_ram/data_reg[72][7]_0
    SLICE_X14Y25         LUT3 (Prop_lut3_I1_O)        0.070     8.601 f  core/data_ram/i___22_i_1/O
                         net (fo=38, routed)          4.468    13.069    core/data_ram/i___22_i_1_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I4_O)        0.070    13.139 r  core/data_ram/data[79][2]_i_2/O
                         net (fo=1, routed)           1.802    14.942    core/data_ram/data[79][2]_i_2_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I3_O)        0.070    15.012 r  core/data_ram/data[79][2]_i_1/O
                         net (fo=1, routed)           0.000    15.012    core/data_ram/data[79][2]_i_1_n_0
    SLICE_X24Y40         FDRE                                         r  core/data_ram/data_reg[79][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.124    51.654    core/data_ram/debug_clk
    SLICE_X24Y40         FDRE                                         r  core/data_ram/data_reg[79][2]/C  (IS_INVERTED)
                         clock pessimism              0.260    51.913    
                         clock uncertainty           -0.095    51.819    
    SLICE_X24Y40         FDRE (Setup_fdre_C_D)        0.062    51.881    core/data_ram/data_reg[79][2]
  -------------------------------------------------------------------
                         required time                         51.881    
                         arrival time                         -15.012    
  -------------------------------------------------------------------
                         slack                                 36.869    

Slack (MET) :             36.906ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[122][1]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.799ns  (logic 1.988ns (15.532%)  route 10.811ns (84.467%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 101.726 - 100.000 ) 
    Source Clock Delay      (SCD):    2.027ns = ( 52.027 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.265    52.027    core/data_ram/debug_clk
    SLICE_X18Y31         FDRE                                         r  core/data_ram/data_reg[122][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.393    52.420 r  core/data_ram/data_reg[122][1]/Q
                         net (fo=5, routed)           1.082    53.502    core/data_ram/data_reg[122]_4[1]
    SLICE_X22Y33         LUT6 (Prop_lut6_I0_O)        0.070    53.572 r  core/data_ram/i___234_i_44/O
                         net (fo=1, routed)           0.000    53.572    core/data_ram/i___234_i_44_n_0
    SLICE_X22Y33         MUXF7 (Prop_muxf7_I1_O)      0.178    53.750 r  core/data_ram/i___234_i_19/O
                         net (fo=1, routed)           0.000    53.750    core/data_ram/i___234_i_19_n_0
    SLICE_X22Y33         MUXF8 (Prop_muxf8_I0_O)      0.072    53.822 r  core/data_ram/i___234_i_7/O
                         net (fo=1, routed)           1.172    54.994    core/data_ram/i___234_i_7_n_0
    SLICE_X26Y52         LUT6 (Prop_lut6_I0_O)        0.185    55.179 r  core/data_ram/i___234_i_2/O
                         net (fo=1, routed)           0.696    55.875    core/data_ram/i___234_i_2_n_0
    SLICE_X26Y56         LUT4 (Prop_lut4_I2_O)        0.070    55.945 r  core/data_ram/i___234/O
                         net (fo=1, routed)           0.561    56.505    core/data_ram/i___234_n_0
    SLICE_X26Y53         LUT6 (Prop_lut6_I1_O)        0.070    56.575 r  core/data_ram/MDR_WB[25]_i_3/O
                         net (fo=1, routed)           0.455    57.030    core/mux_csrout/RAMout_MEM[20]
    SLICE_X21Y57         LUT3 (Prop_lut3_I1_O)        0.070    57.100 r  core/mux_csrout/MDR_WB[25]_i_1/O
                         net (fo=5, routed)           0.528    57.628    core/hazard_unit/Datain_MEM[25]
    SLICE_X22Y57         LUT4 (Prop_lut4_I2_O)        0.070    57.698 r  core/hazard_unit/B_EX[25]_i_2/O
                         net (fo=1, routed)           0.494    58.192    core/hazard_unit/B_EX[25]_i_2_n_0
    SLICE_X22Y55         LUT5 (Prop_lut5_I0_O)        0.070    58.262 r  core/hazard_unit/B_EX[25]_i_1/O
                         net (fo=4, routed)           0.966    59.228    core/hazard_unit/rs2_data_ID[25]
    SLICE_X20Y51         LUT4 (Prop_lut4_I1_O)        0.070    59.298 r  core/hazard_unit/Q[31]_i_33/O
                         net (fo=1, routed)           0.000    59.298    core/cmp_ID/data_buf_reg_0_3_0_5_i_160_0[0]
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390    59.688 f  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=5, routed)           0.940    60.628    core/hazard_unit/data_buf_reg_0_3_0_5_i_155_0[0]
    SLICE_X22Y59         LUT6 (Prop_lut6_I2_O)        0.070    60.698 f  core/hazard_unit/Q[31]_i_16/O
                         net (fo=1, routed)           0.495    61.193    core/ctrl/Q_reg[0]_0
    SLICE_X20Y59         LUT6 (Prop_lut6_I3_O)        0.070    61.263 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          1.172    62.435    core/exp_unit/csr/Branch_ctrl
    SLICE_X10Y63         LUT5 (Prop_lut5_I0_O)        0.070    62.505 f  core/exp_unit/csr/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.693    63.198    core/reg_IF_ID/flush02_out
    SLICE_X8Y63          LUT2 (Prop_lut2_I1_O)        0.070    63.268 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.558    64.826    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X3Y36          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.195   101.726    core/reg_IF_ID/debug_clk
    SLICE_X3Y36          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[7]/C
                         clock pessimism              0.341   102.067    
                         clock uncertainty           -0.095   101.972    
    SLICE_X3Y36          FDCE (Setup_fdce_C_CE)      -0.240   101.732    core/reg_IF_ID/PCurrent_ID_reg[7]
  -------------------------------------------------------------------
                         required time                        101.732    
                         arrival time                         -64.826    
  -------------------------------------------------------------------
                         slack                                 36.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.132ns (64.989%)  route 0.071ns (35.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        0.888     0.650    core/reg_EXE_MEM/debug_clk
    SLICE_X15Y65         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDCE (Prop_fdce_C_Q)         0.132     0.782 r  core/reg_EXE_MEM/PCurrent_MEM_reg[24]/Q
                         net (fo=3, routed)           0.071     0.853    core/reg_MEM_WB/PC_MEM[24]
    SLICE_X15Y65         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        1.167     0.823    core/reg_MEM_WB/debug_clk
    SLICE_X15Y65         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[24]/C
                         clock pessimism             -0.172     0.650    
    SLICE_X15Y65         FDCE (Hold_fdce_C_D)         0.070     0.720    core/reg_MEM_WB/PCurrent_WB_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/PCurrent_WB_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/epc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.167ns (60.036%)  route 0.111ns (39.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.771ns
    Clock Pessimism Removal (CPR):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        1.009     0.771    core/reg_MEM_WB/debug_clk
    SLICE_X7Y29          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDCE (Prop_fdce_C_Q)         0.132     0.903 r  core/reg_MEM_WB/PCurrent_WB_reg[4]/Q
                         net (fo=2, routed)           0.111     1.015    core/reg_MEM_WB/PC_WB[4]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.035     1.050 r  core/reg_MEM_WB/epc[4]_i_1/O
                         net (fo=1, routed)           0.000     1.050    core/exp_unit/epc_reg[31]_0[4]
    SLICE_X6Y29          FDCE                                         r  core/exp_unit/epc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        1.291     0.946    core/exp_unit/debug_clk
    SLICE_X6Y29          FDCE                                         r  core/exp_unit/epc_reg[4]/C
                         clock pessimism             -0.162     0.784    
    SLICE_X6Y29          FDCE (Hold_fdce_C_D)         0.131     0.915    core/exp_unit/epc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/PCurrent_WB_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/epc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.167ns (60.865%)  route 0.107ns (39.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.771ns
    Clock Pessimism Removal (CPR):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        1.009     0.771    core/reg_MEM_WB/debug_clk
    SLICE_X4Y29          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.132     0.903 r  core/reg_MEM_WB/PCurrent_WB_reg[2]/Q
                         net (fo=2, routed)           0.107     1.011    core/reg_MEM_WB/PC_WB[2]
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.035     1.046 r  core/reg_MEM_WB/epc[2]_i_1/O
                         net (fo=1, routed)           0.000     1.046    core/exp_unit/epc_reg[31]_0[2]
    SLICE_X5Y29          FDCE                                         r  core/exp_unit/epc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        1.291     0.946    core/exp_unit/debug_clk
    SLICE_X5Y29          FDCE                                         r  core/exp_unit/epc_reg[2]/C
                         clock pessimism             -0.162     0.784    
    SLICE_X5Y29          FDCE (Hold_fdce_C_D)         0.102     0.886    core/exp_unit/epc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.167ns (57.999%)  route 0.121ns (42.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        0.885     0.647    core/reg_ID_EX/debug_clk
    SLICE_X17Y67         FDCE                                         r  core/reg_ID_EX/IR_EX_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y67         FDCE (Prop_fdce_C_Q)         0.132     0.779 r  core/reg_ID_EX/IR_EX_reg[27]/Q
                         net (fo=2, routed)           0.121     0.900    core/exp_unit/csr/inst_EXE[21]
    SLICE_X17Y66         LUT6 (Prop_lut6_I0_O)        0.035     0.935 r  core/exp_unit/csr/IR_MEM[27]_i_1/O
                         net (fo=1, routed)           0.000     0.935    core/reg_EXE_MEM/p_0_in[21]
    SLICE_X17Y66         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        1.165     0.821    core/reg_EXE_MEM/debug_clk
    SLICE_X17Y66         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[27]/C
                         clock pessimism             -0.158     0.662    
    SLICE_X17Y66         FDCE (Hold_fdce_C_D)         0.102     0.764    core/reg_EXE_MEM/IR_MEM_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/PCurrent_WB_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/epc_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.167ns (55.380%)  route 0.135ns (44.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.776ns
    Clock Pessimism Removal (CPR):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        1.014     0.776    core/reg_MEM_WB/debug_clk
    SLICE_X4Y35          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.132     0.908 r  core/reg_MEM_WB/PCurrent_WB_reg[7]/Q
                         net (fo=2, routed)           0.135     1.043    core/reg_MEM_WB/PC_WB[7]
    SLICE_X0Y35          LUT5 (Prop_lut5_I0_O)        0.035     1.078 r  core/reg_MEM_WB/epc[7]_i_1/O
                         net (fo=1, routed)           0.000     1.078    core/exp_unit/epc_reg[31]_0[7]
    SLICE_X0Y35          FDCE                                         r  core/exp_unit/epc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        1.299     0.954    core/exp_unit/debug_clk
    SLICE_X0Y35          FDCE                                         r  core/exp_unit/epc_reg[7]/C
                         clock pessimism             -0.150     0.804    
    SLICE_X0Y35          FDCE (Hold_fdce_C_D)         0.102     0.906    core/exp_unit/epc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 rst_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.132ns (48.384%)  route 0.141ns (51.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.934    -0.568    clk_cpu
    SLICE_X3Y95          FDRE                                         r  rst_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.132    -0.436 r  rst_count_reg[9]/Q
                         net (fo=2, routed)           0.141    -0.295    rst_count[9]
    SLICE_X5Y96          FDRE                                         r  rst_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.212    -0.767    clk_cpu
    SLICE_X5Y96          FDRE                                         r  rst_count_reg[10]/C
                         clock pessimism              0.225    -0.542    
    SLICE_X5Y96          FDRE (Hold_fdre_C_D)         0.075    -0.467    rst_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/RegWrite_MEM_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/RegWrite_WB_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.167ns (60.234%)  route 0.110ns (39.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        0.889     0.651    core/reg_EXE_MEM/debug_clk
    SLICE_X11Y65         FDCE                                         r  core/reg_EXE_MEM/RegWrite_MEM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDCE (Prop_fdce_C_Q)         0.132     0.783 r  core/reg_EXE_MEM/RegWrite_MEM_reg/Q
                         net (fo=1, routed)           0.110     0.893    core/exp_unit/csr/RegWrite_MEM
    SLICE_X11Y65         LUT5 (Prop_lut5_I0_O)        0.035     0.928 r  core/exp_unit/csr/RegWrite_WB_i_1/O
                         net (fo=1, routed)           0.000     0.928    core/reg_MEM_WB/RegWrite_WB_reg_0
    SLICE_X11Y65         FDCE                                         r  core/reg_MEM_WB/RegWrite_WB_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        1.168     0.824    core/reg_MEM_WB/debug_clk
    SLICE_X11Y65         FDCE                                         r  core/reg_MEM_WB/RegWrite_WB_reg/C
                         clock pessimism             -0.172     0.651    
    SLICE_X11Y65         FDCE (Hold_fdce_C_D)         0.102     0.753    core/reg_MEM_WB/RegWrite_WB_reg
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 rst_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.132ns (49.268%)  route 0.136ns (50.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.933    -0.569    clk_cpu
    SLICE_X5Y96          FDRE                                         r  rst_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.132    -0.437 r  rst_count_reg[11]/Q
                         net (fo=2, routed)           0.136    -0.301    rst_count[11]
    SLICE_X4Y96          FDRE                                         r  rst_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.212    -0.767    clk_cpu
    SLICE_X4Y96          FDRE                                         r  rst_count_reg[12]/C
                         clock pessimism              0.211    -0.556    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.075    -0.481    rst_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.132ns (22.011%)  route 0.468ns (77.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    -0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        0.890     0.652    core/REG_PC/debug_clk
    SLICE_X17Y58         FDCE                                         r  core/REG_PC/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y58         FDCE (Prop_fdce_C_Q)         0.132     0.784 r  core/REG_PC/Q_reg[15]/Q
                         net (fo=5, routed)           0.468     1.252    core/reg_IF_ID/PCurrent_ID_reg[31]_2[15]
    SLICE_X22Y49         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        1.261     0.916    core/reg_IF_ID/debug_clk
    SLICE_X22Y49         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[15]/C
                         clock pessimism              0.094     1.010    
    SLICE_X22Y49         FDCE (Hold_fdce_C_D)         0.057     1.067    core/reg_IF_ID/PCurrent_ID_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.132ns (49.736%)  route 0.133ns (50.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.771ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        1.009     0.771    core/reg_EXE_MEM/debug_clk
    SLICE_X4Y29          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.132     0.903 r  core/reg_EXE_MEM/PCurrent_MEM_reg[1]/Q
                         net (fo=3, routed)           0.133     1.037    core/reg_MEM_WB/PC_MEM[1]
    SLICE_X4Y29          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        1.291     0.946    core/reg_MEM_WB/debug_clk
    SLICE_X4Y29          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[1]/C
                         clock pessimism             -0.175     0.771    
    SLICE_X4Y29          FDCE (Hold_fdce_C_D)         0.076     0.847    core/reg_MEM_WB/PCurrent_WB_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.786         100.000     98.214     BUFGCTRL_X0Y3    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            1.786         100.000     98.214     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y49     core/data_ram/data_reg[51][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X25Y44     core/data_ram/data_reg[52][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X15Y32     core/data_ram/data_reg[52][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y36     core/data_ram/data_reg[52][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X34Y36     core/data_ram/data_reg[52][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y47     core/data_ram/data_reg[52][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X25Y29     core/data_ram/data_reg[52][5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y49     core/data_ram/data_reg[51][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X25Y44     core/data_ram/data_reg[52][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X15Y32     core/data_ram/data_reg[52][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y36     core/data_ram/data_reg[52][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y36     core/data_ram/data_reg[52][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y47     core/data_ram/data_reg[52][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y51     core/data_ram/data_reg[53][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X17Y30     core/data_ram/data_reg[53][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X33Y36     core/data_ram/data_reg[53][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y52     core/data_ram/data_reg[54][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X4Y42      core/exp_unit/csr/CSR_reg[2][5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X7Y49      core/exp_unit/csr/CSR_reg[2][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X4Y41      core/exp_unit/csr/CSR_reg[2][9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X4Y41      core/exp_unit/csr/CSR_reg[2][9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X16Y35     core/exp_unit/csr/CSR_reg[3][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X4Y38      core/exp_unit/csr/CSR_reg[3][10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X5Y49      core/exp_unit/csr/CSR_reg[3][11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X2Y49      core/exp_unit/csr/CSR_reg[3][12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X2Y49      core/exp_unit/csr/CSR_reg[3][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X3Y43      core/exp_unit/csr/CSR_reg[3][14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :            7  Failing Endpoints,  Worst Slack       -1.325ns,  Total Violation       -7.364ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.325ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.944ns  (logic 2.277ns (20.806%)  route 8.667ns (79.194%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.108ns = ( 8.892 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.046    -1.050    vga/U12/CLK_OUT3
    SLICE_X18Y80         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y80         FDRE (Prop_fdre_C_Q)         0.389    -0.661 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.861     0.200    vga/U12/h_count_reg_n_0_[2]
    SLICE_X17Y79         LUT4 (Prop_lut4_I0_O)        0.070     0.270 f  vga/U12/data_buf_reg_0_3_0_5_i_35/O
                         net (fo=2, routed)           0.451     0.721    vga/U12/data_buf_reg_0_3_0_5_i_35_n_0
    SLICE_X18Y79         LUT6 (Prop_lut6_I1_O)        0.070     0.791 f  vga/U12/data_buf_reg_0_3_0_5_i_10/O
                         net (fo=15, routed)          0.553     1.344    vga/U12/char_index_col1
    SLICE_X18Y80         LUT4 (Prop_lut4_I3_O)        0.070     1.414 r  vga/U12/data_buf_reg_0_3_0_5_i_91/O
                         net (fo=9, routed)           0.435     1.849    vga/U12/char_index_col[2]
    SLICE_X19Y80         LUT2 (Prop_lut2_I1_O)        0.070     1.919 r  vga/U12/data_buf_reg_0_3_0_5_i_151/O
                         net (fo=1, routed)           0.000     1.919    vga/U12/data_buf_reg_0_3_0_5_i_151_n_0
    SLICE_X19Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305     2.224 r  vga/U12/data_buf_reg_0_3_0_5_i_89/CO[3]
                         net (fo=1, routed)           0.000     2.224    vga/U12/data_buf_reg_0_3_0_5_i_89_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.231     2.455 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[3]
                         net (fo=4, routed)           0.918     3.373    vga/U12/data_buf_reg_0_3_0_5_i_33_n_4
    SLICE_X18Y78         LUT6 (Prop_lut6_I0_O)        0.176     3.549 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.525     4.073    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X18Y69         LUT6 (Prop_lut6_I0_O)        0.070     4.143 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.958     6.101    vga/data_buf_reg_0_3_0_5/ADDRB1
    SLICE_X18Y46         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.083     6.184 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           1.067     7.251    vga/U12/number0[2]
    SLICE_X12Y67         LUT6 (Prop_lut6_I5_O)        0.200     7.451 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     7.451    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X12Y67         MUXF7 (Prop_muxf7_I1_O)      0.158     7.609 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.635     8.244    vga/U12/number__0[2]
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.175     8.419 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.680     9.099    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X12Y76         LUT5 (Prop_lut5_I4_O)        0.070     9.169 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.336     9.505    vga/U12/ascii_code[2]_i_5_n_0
    SLICE_X12Y78         LUT5 (Prop_lut5_I2_O)        0.070     9.575 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.249     9.824    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X12Y80         LUT4 (Prop_lut4_I0_O)        0.070     9.894 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     9.894    vga/U12_n_115
    SLICE_X12Y80         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.913     8.892    vga/CLK_OUT1
    SLICE_X12Y80         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.223     8.669    
                         clock uncertainty           -0.201     8.467    
    SLICE_X12Y80         FDRE (Setup_fdre_C_D)        0.101     8.568    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                 -1.325    

Slack (VIOLATED) :        -1.237ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.857ns  (logic 2.277ns (20.973%)  route 8.580ns (79.027%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.108ns = ( 8.892 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.046    -1.050    vga/U12/CLK_OUT3
    SLICE_X18Y80         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y80         FDRE (Prop_fdre_C_Q)         0.389    -0.661 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.861     0.200    vga/U12/h_count_reg_n_0_[2]
    SLICE_X17Y79         LUT4 (Prop_lut4_I0_O)        0.070     0.270 f  vga/U12/data_buf_reg_0_3_0_5_i_35/O
                         net (fo=2, routed)           0.451     0.721    vga/U12/data_buf_reg_0_3_0_5_i_35_n_0
    SLICE_X18Y79         LUT6 (Prop_lut6_I1_O)        0.070     0.791 f  vga/U12/data_buf_reg_0_3_0_5_i_10/O
                         net (fo=15, routed)          0.553     1.344    vga/U12/char_index_col1
    SLICE_X18Y80         LUT4 (Prop_lut4_I3_O)        0.070     1.414 r  vga/U12/data_buf_reg_0_3_0_5_i_91/O
                         net (fo=9, routed)           0.435     1.849    vga/U12/char_index_col[2]
    SLICE_X19Y80         LUT2 (Prop_lut2_I1_O)        0.070     1.919 r  vga/U12/data_buf_reg_0_3_0_5_i_151/O
                         net (fo=1, routed)           0.000     1.919    vga/U12/data_buf_reg_0_3_0_5_i_151_n_0
    SLICE_X19Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305     2.224 r  vga/U12/data_buf_reg_0_3_0_5_i_89/CO[3]
                         net (fo=1, routed)           0.000     2.224    vga/U12/data_buf_reg_0_3_0_5_i_89_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.231     2.455 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[3]
                         net (fo=4, routed)           0.918     3.373    vga/U12/data_buf_reg_0_3_0_5_i_33_n_4
    SLICE_X18Y78         LUT6 (Prop_lut6_I0_O)        0.176     3.549 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.525     4.073    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X18Y69         LUT6 (Prop_lut6_I0_O)        0.070     4.143 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.958     6.101    vga/data_buf_reg_0_3_0_5/ADDRB1
    SLICE_X18Y46         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.083     6.184 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           1.067     7.251    vga/U12/number0[2]
    SLICE_X12Y67         LUT6 (Prop_lut6_I5_O)        0.200     7.451 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     7.451    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X12Y67         MUXF7 (Prop_muxf7_I1_O)      0.158     7.609 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.635     8.244    vga/U12/number__0[2]
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.175     8.419 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.527     8.947    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.070     9.017 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.134     9.150    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.070     9.220 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.516     9.737    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X10Y80         LUT4 (Prop_lut4_I0_O)        0.070     9.807 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     9.807    vga/U12_n_113
    SLICE_X10Y80         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.913     8.892    vga/CLK_OUT1
    SLICE_X10Y80         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.223     8.669    
                         clock uncertainty           -0.201     8.467    
    SLICE_X10Y80         FDRE (Setup_fdre_C_D)        0.102     8.569    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -9.807    
  -------------------------------------------------------------------
                         slack                                 -1.237    

Slack (VIOLATED) :        -1.129ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.747ns  (logic 2.277ns (21.187%)  route 8.470ns (78.813%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.109ns = ( 8.891 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.046    -1.050    vga/U12/CLK_OUT3
    SLICE_X18Y80         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y80         FDRE (Prop_fdre_C_Q)         0.389    -0.661 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.861     0.200    vga/U12/h_count_reg_n_0_[2]
    SLICE_X17Y79         LUT4 (Prop_lut4_I0_O)        0.070     0.270 f  vga/U12/data_buf_reg_0_3_0_5_i_35/O
                         net (fo=2, routed)           0.451     0.721    vga/U12/data_buf_reg_0_3_0_5_i_35_n_0
    SLICE_X18Y79         LUT6 (Prop_lut6_I1_O)        0.070     0.791 f  vga/U12/data_buf_reg_0_3_0_5_i_10/O
                         net (fo=15, routed)          0.553     1.344    vga/U12/char_index_col1
    SLICE_X18Y80         LUT4 (Prop_lut4_I3_O)        0.070     1.414 r  vga/U12/data_buf_reg_0_3_0_5_i_91/O
                         net (fo=9, routed)           0.435     1.849    vga/U12/char_index_col[2]
    SLICE_X19Y80         LUT2 (Prop_lut2_I1_O)        0.070     1.919 r  vga/U12/data_buf_reg_0_3_0_5_i_151/O
                         net (fo=1, routed)           0.000     1.919    vga/U12/data_buf_reg_0_3_0_5_i_151_n_0
    SLICE_X19Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305     2.224 r  vga/U12/data_buf_reg_0_3_0_5_i_89/CO[3]
                         net (fo=1, routed)           0.000     2.224    vga/U12/data_buf_reg_0_3_0_5_i_89_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.231     2.455 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[3]
                         net (fo=4, routed)           0.918     3.373    vga/U12/data_buf_reg_0_3_0_5_i_33_n_4
    SLICE_X18Y78         LUT6 (Prop_lut6_I0_O)        0.176     3.549 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.525     4.073    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X18Y69         LUT6 (Prop_lut6_I0_O)        0.070     4.143 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.958     6.101    vga/data_buf_reg_0_3_0_5/ADDRB1
    SLICE_X18Y46         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.083     6.184 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           1.067     7.251    vga/U12/number0[2]
    SLICE_X12Y67         LUT6 (Prop_lut6_I5_O)        0.200     7.451 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     7.451    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X12Y67         MUXF7 (Prop_muxf7_I1_O)      0.158     7.609 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.635     8.244    vga/U12/number__0[2]
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.175     8.419 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.559     8.978    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I5_O)        0.070     9.048 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.272     9.321    vga/U12/ascii_code[3]_i_5_n_0
    SLICE_X12Y78         LUT5 (Prop_lut5_I2_O)        0.070     9.391 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.236     9.627    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I0_O)        0.070     9.697 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     9.697    vga/U12_n_114
    SLICE_X12Y79         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.912     8.891    vga/CLK_OUT1
    SLICE_X12Y79         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.223     8.668    
                         clock uncertainty           -0.201     8.466    
    SLICE_X12Y79         FDRE (Setup_fdre_C_D)        0.101     8.567    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          8.567    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                 -1.129    

Slack (VIOLATED) :        -1.056ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.668ns  (logic 2.277ns (21.344%)  route 8.391ns (78.656%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT4=4 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.115ns = ( 8.885 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.046    -1.050    vga/U12/CLK_OUT3
    SLICE_X18Y80         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y80         FDRE (Prop_fdre_C_Q)         0.389    -0.661 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.861     0.200    vga/U12/h_count_reg_n_0_[2]
    SLICE_X17Y79         LUT4 (Prop_lut4_I0_O)        0.070     0.270 f  vga/U12/data_buf_reg_0_3_0_5_i_35/O
                         net (fo=2, routed)           0.451     0.721    vga/U12/data_buf_reg_0_3_0_5_i_35_n_0
    SLICE_X18Y79         LUT6 (Prop_lut6_I1_O)        0.070     0.791 f  vga/U12/data_buf_reg_0_3_0_5_i_10/O
                         net (fo=15, routed)          0.553     1.344    vga/U12/char_index_col1
    SLICE_X18Y80         LUT4 (Prop_lut4_I3_O)        0.070     1.414 r  vga/U12/data_buf_reg_0_3_0_5_i_91/O
                         net (fo=9, routed)           0.435     1.849    vga/U12/char_index_col[2]
    SLICE_X19Y80         LUT2 (Prop_lut2_I1_O)        0.070     1.919 r  vga/U12/data_buf_reg_0_3_0_5_i_151/O
                         net (fo=1, routed)           0.000     1.919    vga/U12/data_buf_reg_0_3_0_5_i_151_n_0
    SLICE_X19Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305     2.224 r  vga/U12/data_buf_reg_0_3_0_5_i_89/CO[3]
                         net (fo=1, routed)           0.000     2.224    vga/U12/data_buf_reg_0_3_0_5_i_89_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.231     2.455 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[3]
                         net (fo=4, routed)           0.918     3.373    vga/U12/data_buf_reg_0_3_0_5_i_33_n_4
    SLICE_X18Y78         LUT6 (Prop_lut6_I0_O)        0.176     3.549 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.525     4.073    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X18Y69         LUT6 (Prop_lut6_I0_O)        0.070     4.143 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.958     6.101    vga/data_buf_reg_0_3_0_5/ADDRB1
    SLICE_X18Y46         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.083     6.184 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           1.067     7.251    vga/U12/number0[2]
    SLICE_X12Y67         LUT6 (Prop_lut6_I5_O)        0.200     7.451 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     7.451    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X12Y67         MUXF7 (Prop_muxf7_I1_O)      0.158     7.609 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.635     8.244    vga/U12/number__0[2]
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.175     8.419 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.436     8.855    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X11Y69         LUT4 (Prop_lut4_I3_O)        0.070     8.925 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.415     9.340    vga/U12/ascii_code[1]_i_5_n_0
    SLICE_X10Y76         LUT5 (Prop_lut5_I2_O)        0.070     9.410 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.137     9.548    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X10Y76         LUT4 (Prop_lut4_I0_O)        0.070     9.618 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     9.618    vga/U12_n_116
    SLICE_X10Y76         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.906     8.885    vga/CLK_OUT1
    SLICE_X10Y76         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.223     8.662    
                         clock uncertainty           -0.201     8.460    
    SLICE_X10Y76         FDRE (Setup_fdre_C_D)        0.101     8.561    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          8.561    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                 -1.056    

Slack (VIOLATED) :        -0.985ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.600ns  (logic 2.277ns (21.481%)  route 8.323ns (78.519%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 8.887 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.046    -1.050    vga/U12/CLK_OUT3
    SLICE_X18Y80         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y80         FDRE (Prop_fdre_C_Q)         0.389    -0.661 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.861     0.200    vga/U12/h_count_reg_n_0_[2]
    SLICE_X17Y79         LUT4 (Prop_lut4_I0_O)        0.070     0.270 f  vga/U12/data_buf_reg_0_3_0_5_i_35/O
                         net (fo=2, routed)           0.451     0.721    vga/U12/data_buf_reg_0_3_0_5_i_35_n_0
    SLICE_X18Y79         LUT6 (Prop_lut6_I1_O)        0.070     0.791 f  vga/U12/data_buf_reg_0_3_0_5_i_10/O
                         net (fo=15, routed)          0.553     1.344    vga/U12/char_index_col1
    SLICE_X18Y80         LUT4 (Prop_lut4_I3_O)        0.070     1.414 r  vga/U12/data_buf_reg_0_3_0_5_i_91/O
                         net (fo=9, routed)           0.435     1.849    vga/U12/char_index_col[2]
    SLICE_X19Y80         LUT2 (Prop_lut2_I1_O)        0.070     1.919 r  vga/U12/data_buf_reg_0_3_0_5_i_151/O
                         net (fo=1, routed)           0.000     1.919    vga/U12/data_buf_reg_0_3_0_5_i_151_n_0
    SLICE_X19Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305     2.224 r  vga/U12/data_buf_reg_0_3_0_5_i_89/CO[3]
                         net (fo=1, routed)           0.000     2.224    vga/U12/data_buf_reg_0_3_0_5_i_89_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.231     2.455 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[3]
                         net (fo=4, routed)           0.918     3.373    vga/U12/data_buf_reg_0_3_0_5_i_33_n_4
    SLICE_X18Y78         LUT6 (Prop_lut6_I0_O)        0.176     3.549 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.525     4.073    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X18Y69         LUT6 (Prop_lut6_I0_O)        0.070     4.143 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.958     6.101    vga/data_buf_reg_0_3_0_5/ADDRB1
    SLICE_X18Y46         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.083     6.184 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           1.067     7.251    vga/U12/number0[2]
    SLICE_X12Y67         LUT6 (Prop_lut6_I5_O)        0.200     7.451 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     7.451    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X12Y67         MUXF7 (Prop_muxf7_I1_O)      0.158     7.609 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.635     8.244    vga/U12/number__0[2]
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.175     8.419 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.527     8.947    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.070     9.017 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.268     9.285    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I2_O)        0.070     9.355 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.125     9.480    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X12Y77         LUT4 (Prop_lut4_I0_O)        0.070     9.550 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     9.550    vga/U12_n_112
    SLICE_X12Y77         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.908     8.887    vga/CLK_OUT1
    SLICE_X12Y77         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.223     8.664    
                         clock uncertainty           -0.201     8.462    
    SLICE_X12Y77         FDRE (Setup_fdre_C_D)        0.102     8.564    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          8.564    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                 -0.985    

Slack (VIOLATED) :        -0.893ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.509ns  (logic 2.207ns (21.001%)  route 8.302ns (78.999%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 8.888 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.046    -1.050    vga/U12/CLK_OUT3
    SLICE_X18Y80         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y80         FDRE (Prop_fdre_C_Q)         0.389    -0.661 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.861     0.200    vga/U12/h_count_reg_n_0_[2]
    SLICE_X17Y79         LUT4 (Prop_lut4_I0_O)        0.070     0.270 f  vga/U12/data_buf_reg_0_3_0_5_i_35/O
                         net (fo=2, routed)           0.451     0.721    vga/U12/data_buf_reg_0_3_0_5_i_35_n_0
    SLICE_X18Y79         LUT6 (Prop_lut6_I1_O)        0.070     0.791 f  vga/U12/data_buf_reg_0_3_0_5_i_10/O
                         net (fo=15, routed)          0.553     1.344    vga/U12/char_index_col1
    SLICE_X18Y80         LUT4 (Prop_lut4_I3_O)        0.070     1.414 r  vga/U12/data_buf_reg_0_3_0_5_i_91/O
                         net (fo=9, routed)           0.435     1.849    vga/U12/char_index_col[2]
    SLICE_X19Y80         LUT2 (Prop_lut2_I1_O)        0.070     1.919 r  vga/U12/data_buf_reg_0_3_0_5_i_151/O
                         net (fo=1, routed)           0.000     1.919    vga/U12/data_buf_reg_0_3_0_5_i_151_n_0
    SLICE_X19Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305     2.224 r  vga/U12/data_buf_reg_0_3_0_5_i_89/CO[3]
                         net (fo=1, routed)           0.000     2.224    vga/U12/data_buf_reg_0_3_0_5_i_89_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.231     2.455 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[3]
                         net (fo=4, routed)           0.918     3.373    vga/U12/data_buf_reg_0_3_0_5_i_33_n_4
    SLICE_X18Y78         LUT6 (Prop_lut6_I0_O)        0.176     3.549 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.525     4.073    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X18Y69         LUT6 (Prop_lut6_I0_O)        0.070     4.143 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.958     6.101    vga/data_buf_reg_0_3_0_5/ADDRB1
    SLICE_X18Y46         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.083     6.184 r  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           1.067     7.251    vga/U12/number0[2]
    SLICE_X12Y67         LUT6 (Prop_lut6_I5_O)        0.200     7.451 r  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     7.451    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X12Y67         MUXF7 (Prop_muxf7_I1_O)      0.158     7.609 r  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.635     8.244    vga/U12/number__0[2]
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.175     8.419 f  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.578     8.998    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I1_O)        0.070     9.068 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.321     9.389    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X10Y78         LUT5 (Prop_lut5_I0_O)        0.070     9.459 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     9.459    vga/U12_n_111
    SLICE_X10Y78         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.909     8.888    vga/CLK_OUT1
    SLICE_X10Y78         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.223     8.665    
                         clock uncertainty           -0.201     8.463    
    SLICE_X10Y78         FDRE (Setup_fdre_C_D)        0.102     8.565    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          8.565    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                 -0.893    

Slack (VIOLATED) :        -0.737ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.358ns  (logic 2.207ns (21.308%)  route 8.151ns (78.692%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.108ns = ( 8.892 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.046    -1.050    vga/U12/CLK_OUT3
    SLICE_X18Y80         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y80         FDRE (Prop_fdre_C_Q)         0.389    -0.661 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.861     0.200    vga/U12/h_count_reg_n_0_[2]
    SLICE_X17Y79         LUT4 (Prop_lut4_I0_O)        0.070     0.270 f  vga/U12/data_buf_reg_0_3_0_5_i_35/O
                         net (fo=2, routed)           0.451     0.721    vga/U12/data_buf_reg_0_3_0_5_i_35_n_0
    SLICE_X18Y79         LUT6 (Prop_lut6_I1_O)        0.070     0.791 f  vga/U12/data_buf_reg_0_3_0_5_i_10/O
                         net (fo=15, routed)          0.553     1.344    vga/U12/char_index_col1
    SLICE_X18Y80         LUT4 (Prop_lut4_I3_O)        0.070     1.414 r  vga/U12/data_buf_reg_0_3_0_5_i_91/O
                         net (fo=9, routed)           0.435     1.849    vga/U12/char_index_col[2]
    SLICE_X19Y80         LUT2 (Prop_lut2_I1_O)        0.070     1.919 r  vga/U12/data_buf_reg_0_3_0_5_i_151/O
                         net (fo=1, routed)           0.000     1.919    vga/U12/data_buf_reg_0_3_0_5_i_151_n_0
    SLICE_X19Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305     2.224 r  vga/U12/data_buf_reg_0_3_0_5_i_89/CO[3]
                         net (fo=1, routed)           0.000     2.224    vga/U12/data_buf_reg_0_3_0_5_i_89_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.231     2.455 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[3]
                         net (fo=4, routed)           0.918     3.373    vga/U12/data_buf_reg_0_3_0_5_i_33_n_4
    SLICE_X18Y78         LUT6 (Prop_lut6_I0_O)        0.176     3.549 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.525     4.073    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X18Y69         LUT6 (Prop_lut6_I0_O)        0.070     4.143 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.958     6.101    vga/data_buf_reg_0_3_0_5/ADDRB1
    SLICE_X18Y46         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.083     6.184 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           1.067     7.251    vga/U12/number0[2]
    SLICE_X12Y67         LUT6 (Prop_lut6_I5_O)        0.200     7.451 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     7.451    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X12Y67         MUXF7 (Prop_muxf7_I1_O)      0.158     7.609 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.635     8.244    vga/U12/number__0[2]
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.175     8.419 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.365     8.784    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I0_O)        0.070     8.854 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.383     9.238    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X10Y69         LUT5 (Prop_lut5_I0_O)        0.070     9.308 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     9.308    vga/U12_n_117
    SLICE_X10Y69         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.913     8.892    vga/CLK_OUT1
    SLICE_X10Y69         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.223     8.669    
                         clock uncertainty           -0.201     8.467    
    SLICE_X10Y69         FDRE (Setup_fdre_C_D)        0.103     8.570    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          8.570    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                 -0.737    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 0.599ns (6.669%)  route 8.383ns (93.331%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.046    -1.050    vga/U12/CLK_OUT3
    SLICE_X18Y80         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y80         FDRE (Prop_fdre_C_Q)         0.389    -0.661 f  vga/U12/h_count_reg[4]/Q
                         net (fo=451, routed)         6.044     5.382    core/reg_EXE_MEM/debug_addr[1]
    SLICE_X3Y29          LUT4 (Prop_lut4_I3_O)        0.070     5.452 r  core/reg_EXE_MEM/data_buf_reg_0_3_0_5_i_41/O
                         net (fo=1, routed)           1.308     6.760    core/U1_3/data_buf_reg_0_3_0_5_i_2
    SLICE_X16Y40         LUT6 (Prop_lut6_I0_O)        0.070     6.830 r  core/U1_3/data_buf_reg_0_3_0_5_i_14/O
                         net (fo=1, routed)           0.701     7.532    vga/U12/data_buf_reg_0_3_0_5_2
    SLICE_X18Y44         LUT6 (Prop_lut6_I5_O)        0.070     7.602 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.330     7.932    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X18Y46         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         2.131     9.111    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X18Y46         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.223     8.888    
                         clock uncertainty           -0.201     8.686    
    SLICE_X18Y46         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.200     8.486    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 0.599ns (6.963%)  route 8.004ns (93.037%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.030ns = ( 8.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.046    -1.050    vga/U12/CLK_OUT3
    SLICE_X18Y80         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y80         FDRE (Prop_fdre_C_Q)         0.389    -0.661 r  vga/U12/h_count_reg[4]/Q
                         net (fo=451, routed)         6.211     5.550    core/U1_3/debug_addr[1]
    SLICE_X11Y29         LUT5 (Prop_lut5_I1_O)        0.070     5.620 r  core/U1_3/data_buf_reg_0_3_6_11_i_62/O
                         net (fo=1, routed)           1.370     6.989    core/U1_3/data_buf_reg_0_3_6_11_i_62_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.070     7.059 r  core/U1_3/data_buf_reg_0_3_6_11_i_20/O
                         net (fo=1, routed)           0.293     7.352    vga/U12/data_buf_reg_0_3_6_11_9
    SLICE_X7Y52          LUT6 (Prop_lut6_I3_O)        0.070     7.422 r  vga/U12/data_buf_reg_0_3_6_11_i_5/O
                         net (fo=1, routed)           0.130     7.552    vga/data_buf_reg_0_3_6_11/DIC1
    SLICE_X6Y52          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.991     8.970    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X6Y52          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism             -0.223     8.747    
                         clock uncertainty           -0.201     8.545    
    SLICE_X6Y52          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.205     8.340    vga/data_buf_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 0.882ns (10.390%)  route 7.607ns (89.610%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.098ns = ( 8.902 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.052    -1.044    vga/U12/CLK_OUT3
    SLICE_X9Y83          FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.338    -0.706 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.489     0.782    vga/U12/PRow[3]
    SLICE_X10Y83         LUT5 (Prop_lut5_I0_O)        0.070     0.852 r  vga/U12/strdata[41]_i_3/O
                         net (fo=249, routed)         3.956     4.808    core/register/debug_addr[2]
    SLICE_X29Y56         MUXF7 (Prop_muxf7_S_O)       0.227     5.035 r  core/register/data_buf_reg_0_3_12_17_i_58/O
                         net (fo=1, routed)           0.630     5.666    core/register/data_buf_reg_0_3_12_17_i_58_n_0
    SLICE_X26Y58         LUT4 (Prop_lut4_I2_O)        0.177     5.843 r  core/register/data_buf_reg_0_3_12_17_i_19/O
                         net (fo=1, routed)           0.982     6.824    vga/U12/Debug_regs[17]
    SLICE_X20Y66         LUT6 (Prop_lut6_I2_O)        0.070     6.894 r  vga/U12/data_buf_reg_0_3_12_17_i_5/O
                         net (fo=1, routed)           0.551     7.445    vga/data_buf_reg_0_3_12_17/DIC1
    SLICE_X20Y55         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.923     8.902    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X20Y55         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
                         clock pessimism             -0.223     8.679    
                         clock uncertainty           -0.201     8.477    
    SLICE_X20Y55         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.205     8.272    vga/data_buf_reg_0_3_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.272    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                  0.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.219ns (22.016%)  route 0.776ns (77.984%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.888    -0.614    vga/U12/CLK_OUT3
    SLICE_X8Y83          FDRE                                         r  vga/U12/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.149    -0.465 r  vga/U12/v_count_reg[7]/Q
                         net (fo=14, routed)          0.282    -0.183    vga/U12/PRow[7]
    SLICE_X11Y82         LUT6 (Prop_lut6_I5_O)        0.035    -0.148 r  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          0.494     0.346    vga/U12/v_count_reg[8]_15
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.035     0.381 r  vga/U12/strdata[12]_i_1/O
                         net (fo=1, routed)           0.000     0.381    vga/U12_n_98
    SLICE_X14Y76         FDRE                                         r  vga/strdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.158    -0.821    vga/CLK_OUT1
    SLICE_X14Y76         FDRE                                         r  vga/strdata_reg[12]/C
                         clock pessimism              0.547    -0.275    
                         clock uncertainty            0.201    -0.073    
    SLICE_X14Y76         FDRE (Hold_fdre_C_D)         0.131     0.058    vga/strdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.184ns (21.090%)  route 0.688ns (78.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.888    -0.614    vga/U12/CLK_OUT3
    SLICE_X8Y83          FDRE                                         r  vga/U12/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.149    -0.465 r  vga/U12/v_count_reg[7]/Q
                         net (fo=14, routed)          0.282    -0.183    vga/U12/PRow[7]
    SLICE_X11Y82         LUT6 (Prop_lut6_I5_O)        0.035    -0.148 r  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          0.407     0.259    vga/U12_n_119
    SLICE_X13Y77         FDRE                                         r  vga/strdata_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.160    -0.819    vga/CLK_OUT1
    SLICE_X13Y77         FDRE                                         r  vga/strdata_reg[36]/C
                         clock pessimism              0.547    -0.273    
                         clock uncertainty            0.201    -0.071    
    SLICE_X13Y77         FDRE (Hold_fdre_C_R)        -0.020    -0.091    vga/strdata_reg[36]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.184ns (21.090%)  route 0.688ns (78.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.888    -0.614    vga/U12/CLK_OUT3
    SLICE_X8Y83          FDRE                                         r  vga/U12/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.149    -0.465 r  vga/U12/v_count_reg[7]/Q
                         net (fo=14, routed)          0.282    -0.183    vga/U12/PRow[7]
    SLICE_X11Y82         LUT6 (Prop_lut6_I5_O)        0.035    -0.148 r  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          0.407     0.259    vga/U12_n_119
    SLICE_X13Y77         FDRE                                         r  vga/strdata_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.160    -0.819    vga/CLK_OUT1
    SLICE_X13Y77         FDRE                                         r  vga/strdata_reg[37]/C
                         clock pessimism              0.547    -0.273    
                         clock uncertainty            0.201    -0.071    
    SLICE_X13Y77         FDRE (Hold_fdre_C_R)        -0.020    -0.091    vga/strdata_reg[37]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.184ns (21.090%)  route 0.688ns (78.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.888    -0.614    vga/U12/CLK_OUT3
    SLICE_X8Y83          FDRE                                         r  vga/U12/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.149    -0.465 r  vga/U12/v_count_reg[7]/Q
                         net (fo=14, routed)          0.282    -0.183    vga/U12/PRow[7]
    SLICE_X11Y82         LUT6 (Prop_lut6_I5_O)        0.035    -0.148 r  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          0.407     0.259    vga/U12_n_119
    SLICE_X13Y77         FDRE                                         r  vga/strdata_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.160    -0.819    vga/CLK_OUT1
    SLICE_X13Y77         FDRE                                         r  vga/strdata_reg[44]/C
                         clock pessimism              0.547    -0.273    
                         clock uncertainty            0.201    -0.071    
    SLICE_X13Y77         FDRE (Hold_fdre_C_R)        -0.020    -0.091    vga/strdata_reg[44]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.184ns (21.090%)  route 0.688ns (78.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.888    -0.614    vga/U12/CLK_OUT3
    SLICE_X8Y83          FDRE                                         r  vga/U12/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.149    -0.465 r  vga/U12/v_count_reg[7]/Q
                         net (fo=14, routed)          0.282    -0.183    vga/U12/PRow[7]
    SLICE_X11Y82         LUT6 (Prop_lut6_I5_O)        0.035    -0.148 r  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          0.407     0.259    vga/U12_n_119
    SLICE_X13Y77         FDRE                                         r  vga/strdata_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.160    -0.819    vga/CLK_OUT1
    SLICE_X13Y77         FDRE                                         r  vga/strdata_reg[45]/C
                         clock pessimism              0.547    -0.273    
                         clock uncertainty            0.201    -0.071    
    SLICE_X13Y77         FDRE (Hold_fdre_C_R)        -0.020    -0.091    vga/strdata_reg[45]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.219ns (20.827%)  route 0.833ns (79.173%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.888    -0.614    vga/U12/CLK_OUT3
    SLICE_X8Y83          FDRE                                         r  vga/U12/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.149    -0.465 r  vga/U12/v_count_reg[7]/Q
                         net (fo=14, routed)          0.282    -0.183    vga/U12/PRow[7]
    SLICE_X11Y82         LUT6 (Prop_lut6_I5_O)        0.035    -0.148 r  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          0.551     0.403    vga/U12/v_count_reg[8]_15
    SLICE_X14Y75         LUT5 (Prop_lut5_I2_O)        0.035     0.438 r  vga/U12/strdata[20]_i_1/O
                         net (fo=1, routed)           0.000     0.438    vga/U12_n_87
    SLICE_X14Y75         FDRE                                         r  vga/strdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.157    -0.822    vga/CLK_OUT1
    SLICE_X14Y75         FDRE                                         r  vga/strdata_reg[20]/C
                         clock pessimism              0.547    -0.276    
                         clock uncertainty            0.201    -0.074    
    SLICE_X14Y75         FDRE (Hold_fdre_C_D)         0.130     0.056    vga/strdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.307ns (28.299%)  route 0.778ns (71.701%))
  Logic Levels:           5  (LUT4=3 LUT5=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.882    -0.620    vga/U12/CLK_OUT3
    SLICE_X19Y79         FDRE                                         r  vga/U12/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y79         FDRE (Prop_fdre_C_Q)         0.132    -0.488 r  vga/U12/h_count_reg[5]/Q
                         net (fo=19, routed)          0.105    -0.383    vga/U12/h_count_reg_n_0_[5]
    SLICE_X18Y79         LUT4 (Prop_lut4_I0_O)        0.035    -0.348 r  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.263    -0.085    vga/U12/R[3]_i_15_n_0
    SLICE_X13Y79         LUT4 (Prop_lut4_I1_O)        0.035    -0.050 r  vga/U12/ascii_code[3]_i_13/O
                         net (fo=2, routed)           0.158     0.108    vga/U12/ascii_code[3]_i_13_n_0
    SLICE_X13Y79         LUT5 (Prop_lut5_I3_O)        0.035     0.143 r  vga/U12/ascii_code[3]_i_6/O
                         net (fo=1, routed)           0.138     0.281    vga/U12/ascii_code[3]_i_6_n_0
    SLICE_X12Y78         LUT5 (Prop_lut5_I4_O)        0.035     0.316 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.114     0.430    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I0_O)        0.035     0.465 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.465    vga/U12_n_114
    SLICE_X12Y79         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.162    -0.817    vga/CLK_OUT1
    SLICE_X12Y79         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.547    -0.271    
                         clock uncertainty            0.201    -0.069    
    SLICE_X12Y79         FDRE (Hold_fdre_C_D)         0.131     0.062    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.167ns (17.285%)  route 0.799ns (82.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.884    -0.618    vga/U12/CLK_OUT3
    SLICE_X17Y81         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y81         FDRE (Prop_fdre_C_Q)         0.132    -0.486 f  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.482    -0.004    vga/U12/ADDR[0]
    SLICE_X11Y80         LUT6 (Prop_lut6_I2_O)        0.035     0.031 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.317     0.348    vga/ascii_code
    SLICE_X10Y80         FDRE                                         r  vga/ascii_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.164    -0.815    vga/CLK_OUT1
    SLICE_X10Y80         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.547    -0.269    
                         clock uncertainty            0.201    -0.067    
    SLICE_X10Y80         FDRE (Hold_fdre_C_CE)        0.005    -0.062    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.253ns (23.009%)  route 0.847ns (76.991%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.888    -0.614    vga/U12/CLK_OUT3
    SLICE_X8Y83          FDRE                                         r  vga/U12/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.149    -0.465 r  vga/U12/v_count_reg[7]/Q
                         net (fo=14, routed)          0.282    -0.183    vga/U12/PRow[7]
    SLICE_X11Y82         LUT3 (Prop_lut3_I2_O)        0.035    -0.148 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.247     0.098    vga/U12/G[3]_i_6_n_0
    SLICE_X13Y82         LUT4 (Prop_lut4_I3_O)        0.035     0.133 r  vga/U12/G[3]_i_2/O
                         net (fo=97, routed)          0.318     0.452    vga/U12/G[3]_i_2_n_0
    SLICE_X14Y78         LUT2 (Prop_lut2_I1_O)        0.034     0.486 r  vga/U12/strdata[13]_i_1/O
                         net (fo=1, routed)           0.000     0.486    vga/U12_n_38
    SLICE_X14Y78         FDRE                                         r  vga/strdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.161    -0.818    vga/CLK_OUT1
    SLICE_X14Y78         FDRE                                         r  vga/strdata_reg[13]/C
                         clock pessimism              0.547    -0.272    
                         clock uncertainty            0.201    -0.070    
    SLICE_X14Y78         FDRE (Hold_fdre_C_D)         0.139     0.069    vga/strdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.132ns (11.043%)  route 1.063ns (88.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.884    -0.618    vga/U12/CLK_OUT3
    SLICE_X17Y81         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y81         FDRE (Prop_fdre_C_Q)         0.132    -0.486 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          1.063     0.577    vga/FONT_8X16/ADDR[0]
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.204    -0.775    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.547    -0.228    
                         clock uncertainty            0.201    -0.027    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.159     0.132    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.577    
  -------------------------------------------------------------------
                         slack                                  0.445    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :           32  Failing Endpoints,  Worst Slack       -5.330ns,  Total Violation     -158.613ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.330ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/A_EX_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.549ns  (logic 2.083ns (18.037%)  route 9.466ns (81.963%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -3.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.098ns = ( 8.902 - 10.000 ) 
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.346     2.108    core/reg_ID_EX/debug_clk
    SLICE_X7Y48          FDRE                                         r  core/reg_ID_EX/A_EX_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.310     2.418 r  core/reg_ID_EX/A_EX_reg[26]/Q
                         net (fo=9, routed)           0.667     3.085    core/mux_A_EXE/Q[26]
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.164     3.249 r  core/mux_A_EXE/ALUO_MEM[27]_i_7/O
                         net (fo=14, routed)          0.991     4.240    core/reg_ID_EX/ALUA_EXE[26]
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.070     4.310 r  core/reg_ID_EX/ALUO_MEM[18]_i_15/O
                         net (fo=2, routed)           0.626     4.936    core/reg_ID_EX/ALUO_MEM[18]_i_15_n_0
    SLICE_X5Y32          LUT5 (Prop_lut5_I0_O)        0.070     5.006 r  core/reg_ID_EX/ALUO_MEM[14]_i_12/O
                         net (fo=2, routed)           0.597     5.604    core/reg_ID_EX/ALUO_MEM[14]_i_12_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I4_O)        0.070     5.674 r  core/reg_ID_EX/ALUO_MEM[14]_i_9/O
                         net (fo=2, routed)           0.668     6.341    core/reg_ID_EX/ALUO_MEM[14]_i_9_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I2_O)        0.070     6.411 r  core/reg_ID_EX/ALUO_MEM[13]_i_6/O
                         net (fo=1, routed)           0.311     6.722    core/reg_ID_EX/ALUO_MEM[13]_i_6_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.070     6.792 r  core/reg_ID_EX/ALUO_MEM[13]_i_4/O
                         net (fo=1, routed)           0.766     7.558    core/reg_ID_EX/ALUO_MEM[13]_i_4_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.070     7.628 r  core/reg_ID_EX/ALUO_MEM[13]_i_1/O
                         net (fo=3, routed)           0.524     8.152    core/hazard_unit/D[13]
    SLICE_X13Y50         LUT5 (Prop_lut5_I2_O)        0.070     8.222 r  core/hazard_unit/A_EX[13]_i_1/O
                         net (fo=6, routed)           0.938     9.160    core/hazard_unit/rs1_data_ID[13]
    SLICE_X21Y49         LUT6 (Prop_lut6_I5_O)        0.070     9.230 r  core/hazard_unit/Q[31]_i_51/O
                         net (fo=1, routed)           0.000     9.230    core/cmp_ID/Q_reg[31]_i_22_0[0]
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404     9.634 r  core/cmp_ID/Q_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.001     9.635    core/cmp_ID/Q_reg[31]_i_34_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170     9.805 f  core/cmp_ID/Q_reg[31]_i_22/CO[2]
                         net (fo=3, routed)           0.728    10.532    core/hazard_unit/CO[0]
    SLICE_X22Y59         LUT6 (Prop_lut6_I3_O)        0.195    10.727 r  core/hazard_unit/Q[31]_i_16/O
                         net (fo=1, routed)           0.495    11.222    core/ctrl/Q_reg[0]_0
    SLICE_X20Y59         LUT6 (Prop_lut6_I3_O)        0.070    11.292 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.819    12.111    core/U1_3/Branch_ctrl
    SLICE_X22Y67         LUT6 (Prop_lut6_I1_O)        0.070    12.181 r  core/U1_3/data_buf_reg_0_3_24_29_i_38/O
                         net (fo=1, routed)           0.381    12.562    core/U1_3/data_buf_reg_0_3_24_29_i_38_n_0
    SLICE_X21Y62         LUT6 (Prop_lut6_I5_O)        0.070    12.632 r  core/U1_3/data_buf_reg_0_3_24_29_i_11/O
                         net (fo=1, routed)           0.335    12.967    vga/U12/data_buf_reg_0_3_24_29
    SLICE_X19Y62         LUT6 (Prop_lut6_I3_O)        0.070    13.037 r  vga/U12/data_buf_reg_0_3_24_29_i_2/O
                         net (fo=1, routed)           0.620    13.656    vga/data_buf_reg_0_3_24_29/DIA0
    SLICE_X18Y57         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.923     8.902    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y57         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism             -0.223     8.679    
                         clock uncertainty           -0.215     8.464    
    SLICE_X18Y57         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.138     8.326    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                         -13.656    
  -------------------------------------------------------------------
                         slack                                 -5.330    

Slack (VIOLATED) :        -5.209ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/A_EX_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.365ns  (logic 2.083ns (18.327%)  route 9.282ns (81.673%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -3.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.098ns = ( 8.902 - 10.000 ) 
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.346     2.108    core/reg_ID_EX/debug_clk
    SLICE_X7Y48          FDRE                                         r  core/reg_ID_EX/A_EX_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.310     2.418 r  core/reg_ID_EX/A_EX_reg[26]/Q
                         net (fo=9, routed)           0.667     3.085    core/mux_A_EXE/Q[26]
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.164     3.249 r  core/mux_A_EXE/ALUO_MEM[27]_i_7/O
                         net (fo=14, routed)          0.991     4.240    core/reg_ID_EX/ALUA_EXE[26]
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.070     4.310 r  core/reg_ID_EX/ALUO_MEM[18]_i_15/O
                         net (fo=2, routed)           0.626     4.936    core/reg_ID_EX/ALUO_MEM[18]_i_15_n_0
    SLICE_X5Y32          LUT5 (Prop_lut5_I0_O)        0.070     5.006 r  core/reg_ID_EX/ALUO_MEM[14]_i_12/O
                         net (fo=2, routed)           0.597     5.604    core/reg_ID_EX/ALUO_MEM[14]_i_12_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I4_O)        0.070     5.674 r  core/reg_ID_EX/ALUO_MEM[14]_i_9/O
                         net (fo=2, routed)           0.668     6.341    core/reg_ID_EX/ALUO_MEM[14]_i_9_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I2_O)        0.070     6.411 r  core/reg_ID_EX/ALUO_MEM[13]_i_6/O
                         net (fo=1, routed)           0.311     6.722    core/reg_ID_EX/ALUO_MEM[13]_i_6_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.070     6.792 r  core/reg_ID_EX/ALUO_MEM[13]_i_4/O
                         net (fo=1, routed)           0.766     7.558    core/reg_ID_EX/ALUO_MEM[13]_i_4_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.070     7.628 r  core/reg_ID_EX/ALUO_MEM[13]_i_1/O
                         net (fo=3, routed)           0.524     8.152    core/hazard_unit/D[13]
    SLICE_X13Y50         LUT5 (Prop_lut5_I2_O)        0.070     8.222 r  core/hazard_unit/A_EX[13]_i_1/O
                         net (fo=6, routed)           0.938     9.160    core/hazard_unit/rs1_data_ID[13]
    SLICE_X21Y49         LUT6 (Prop_lut6_I5_O)        0.070     9.230 r  core/hazard_unit/Q[31]_i_51/O
                         net (fo=1, routed)           0.000     9.230    core/cmp_ID/Q_reg[31]_i_22_0[0]
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404     9.634 r  core/cmp_ID/Q_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.001     9.635    core/cmp_ID/Q_reg[31]_i_34_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170     9.805 f  core/cmp_ID/Q_reg[31]_i_22/CO[2]
                         net (fo=3, routed)           0.728    10.532    core/hazard_unit/CO[0]
    SLICE_X22Y59         LUT6 (Prop_lut6_I3_O)        0.195    10.727 r  core/hazard_unit/Q[31]_i_16/O
                         net (fo=1, routed)           0.495    11.222    core/ctrl/Q_reg[0]_0
    SLICE_X20Y59         LUT6 (Prop_lut6_I3_O)        0.070    11.292 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.728    12.020    core/U1_3/Branch_ctrl
    SLICE_X20Y64         LUT6 (Prop_lut6_I1_O)        0.070    12.090 r  core/U1_3/data_buf_reg_0_3_12_17_i_30/O
                         net (fo=1, routed)           0.332    12.422    core/U1_3/data_buf_reg_0_3_12_17_i_30_n_0
    SLICE_X20Y62         LUT6 (Prop_lut6_I5_O)        0.070    12.492 r  core/U1_3/data_buf_reg_0_3_12_17_i_8/O
                         net (fo=1, routed)           0.423    12.915    vga/U12/data_buf_reg_0_3_12_17_1
    SLICE_X21Y62         LUT6 (Prop_lut6_I3_O)        0.070    12.985 r  vga/U12/data_buf_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           0.488    13.473    vga/data_buf_reg_0_3_12_17/DIA1
    SLICE_X20Y55         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.923     8.902    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X20Y55         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism             -0.223     8.679    
                         clock uncertainty           -0.215     8.464    
    SLICE_X20Y55         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.200     8.264    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                         -13.473    
  -------------------------------------------------------------------
                         slack                                 -5.209    

Slack (VIOLATED) :        -5.170ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/A_EX_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.321ns  (logic 2.374ns (20.969%)  route 8.947ns (79.031%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT5=4 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.098ns = ( 8.902 - 10.000 ) 
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.346     2.108    core/reg_ID_EX/debug_clk
    SLICE_X7Y48          FDRE                                         r  core/reg_ID_EX/A_EX_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.310     2.418 r  core/reg_ID_EX/A_EX_reg[26]/Q
                         net (fo=9, routed)           0.667     3.085    core/mux_A_EXE/Q[26]
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.164     3.249 r  core/mux_A_EXE/ALUO_MEM[27]_i_7/O
                         net (fo=14, routed)          0.991     4.240    core/reg_ID_EX/ALUA_EXE[26]
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.070     4.310 r  core/reg_ID_EX/ALUO_MEM[18]_i_15/O
                         net (fo=2, routed)           0.626     4.936    core/reg_ID_EX/ALUO_MEM[18]_i_15_n_0
    SLICE_X5Y32          LUT5 (Prop_lut5_I0_O)        0.070     5.006 r  core/reg_ID_EX/ALUO_MEM[14]_i_12/O
                         net (fo=2, routed)           0.597     5.604    core/reg_ID_EX/ALUO_MEM[14]_i_12_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I4_O)        0.070     5.674 r  core/reg_ID_EX/ALUO_MEM[14]_i_9/O
                         net (fo=2, routed)           0.668     6.341    core/reg_ID_EX/ALUO_MEM[14]_i_9_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I2_O)        0.070     6.411 r  core/reg_ID_EX/ALUO_MEM[13]_i_6/O
                         net (fo=1, routed)           0.311     6.722    core/reg_ID_EX/ALUO_MEM[13]_i_6_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.070     6.792 r  core/reg_ID_EX/ALUO_MEM[13]_i_4/O
                         net (fo=1, routed)           0.766     7.558    core/reg_ID_EX/ALUO_MEM[13]_i_4_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.070     7.628 r  core/reg_ID_EX/ALUO_MEM[13]_i_1/O
                         net (fo=3, routed)           0.524     8.152    core/hazard_unit/D[13]
    SLICE_X13Y50         LUT5 (Prop_lut5_I2_O)        0.070     8.222 r  core/hazard_unit/A_EX[13]_i_1/O
                         net (fo=6, routed)           0.938     9.160    core/hazard_unit/rs1_data_ID[13]
    SLICE_X21Y49         LUT6 (Prop_lut6_I5_O)        0.070     9.230 r  core/hazard_unit/Q[31]_i_51/O
                         net (fo=1, routed)           0.000     9.230    core/cmp_ID/Q_reg[31]_i_22_0[0]
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404     9.634 r  core/cmp_ID/Q_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.001     9.635    core/cmp_ID/Q_reg[31]_i_34_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170     9.805 f  core/cmp_ID/Q_reg[31]_i_22/CO[2]
                         net (fo=3, routed)           0.728    10.532    core/hazard_unit/CO[0]
    SLICE_X22Y59         LUT6 (Prop_lut6_I3_O)        0.195    10.727 r  core/hazard_unit/Q[31]_i_16/O
                         net (fo=1, routed)           0.495    11.222    core/ctrl/Q_reg[0]_0
    SLICE_X20Y59         LUT6 (Prop_lut6_I3_O)        0.070    11.292 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.880    12.173    core/U1_3/Branch_ctrl
    SLICE_X18Y63         LUT6 (Prop_lut6_I1_O)        0.070    12.243 r  core/U1_3/data_buf_reg_0_3_24_29_i_101/O
                         net (fo=1, routed)           0.000    12.243    core/U1_3/data_buf_reg_0_3_24_29_i_101_n_0
    SLICE_X18Y63         MUXF7 (Prop_muxf7_I0_O)      0.174    12.417 r  core/U1_3/data_buf_reg_0_3_24_29_i_59/O
                         net (fo=1, routed)           0.000    12.417    core/U1_3/data_buf_reg_0_3_24_29_i_59_n_0
    SLICE_X18Y63         MUXF8 (Prop_muxf8_I0_O)      0.072    12.489 r  core/U1_3/data_buf_reg_0_3_24_29_i_20/O
                         net (fo=1, routed)           0.227    12.716    vga/U12/data_buf_reg_0_3_24_29_9
    SLICE_X19Y63         LUT6 (Prop_lut6_I3_O)        0.185    12.901 r  vga/U12/data_buf_reg_0_3_24_29_i_5/O
                         net (fo=1, routed)           0.529    13.429    vga/data_buf_reg_0_3_24_29/DIC1
    SLICE_X18Y57         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.923     8.902    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y57         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism             -0.223     8.679    
                         clock uncertainty           -0.215     8.464    
    SLICE_X18Y57         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.205     8.259    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                         -13.429    
  -------------------------------------------------------------------
                         slack                                 -5.170    

Slack (VIOLATED) :        -5.165ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/A_EX_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.572ns  (logic 2.386ns (20.619%)  route 9.186ns (79.381%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT5=4 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.346     2.108    core/reg_ID_EX/debug_clk
    SLICE_X7Y48          FDRE                                         r  core/reg_ID_EX/A_EX_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.310     2.418 r  core/reg_ID_EX/A_EX_reg[26]/Q
                         net (fo=9, routed)           0.667     3.085    core/mux_A_EXE/Q[26]
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.164     3.249 r  core/mux_A_EXE/ALUO_MEM[27]_i_7/O
                         net (fo=14, routed)          0.991     4.240    core/reg_ID_EX/ALUA_EXE[26]
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.070     4.310 r  core/reg_ID_EX/ALUO_MEM[18]_i_15/O
                         net (fo=2, routed)           0.626     4.936    core/reg_ID_EX/ALUO_MEM[18]_i_15_n_0
    SLICE_X5Y32          LUT5 (Prop_lut5_I0_O)        0.070     5.006 r  core/reg_ID_EX/ALUO_MEM[14]_i_12/O
                         net (fo=2, routed)           0.597     5.604    core/reg_ID_EX/ALUO_MEM[14]_i_12_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I4_O)        0.070     5.674 r  core/reg_ID_EX/ALUO_MEM[14]_i_9/O
                         net (fo=2, routed)           0.668     6.341    core/reg_ID_EX/ALUO_MEM[14]_i_9_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I2_O)        0.070     6.411 r  core/reg_ID_EX/ALUO_MEM[13]_i_6/O
                         net (fo=1, routed)           0.311     6.722    core/reg_ID_EX/ALUO_MEM[13]_i_6_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.070     6.792 r  core/reg_ID_EX/ALUO_MEM[13]_i_4/O
                         net (fo=1, routed)           0.766     7.558    core/reg_ID_EX/ALUO_MEM[13]_i_4_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.070     7.628 r  core/reg_ID_EX/ALUO_MEM[13]_i_1/O
                         net (fo=3, routed)           0.524     8.152    core/hazard_unit/D[13]
    SLICE_X13Y50         LUT5 (Prop_lut5_I2_O)        0.070     8.222 r  core/hazard_unit/A_EX[13]_i_1/O
                         net (fo=6, routed)           0.938     9.160    core/hazard_unit/rs1_data_ID[13]
    SLICE_X21Y49         LUT6 (Prop_lut6_I5_O)        0.070     9.230 r  core/hazard_unit/Q[31]_i_51/O
                         net (fo=1, routed)           0.000     9.230    core/cmp_ID/Q_reg[31]_i_22_0[0]
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404     9.634 r  core/cmp_ID/Q_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.001     9.635    core/cmp_ID/Q_reg[31]_i_34_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170     9.805 f  core/cmp_ID/Q_reg[31]_i_22/CO[2]
                         net (fo=3, routed)           0.728    10.532    core/hazard_unit/CO[0]
    SLICE_X22Y59         LUT6 (Prop_lut6_I3_O)        0.195    10.727 r  core/hazard_unit/Q[31]_i_16/O
                         net (fo=1, routed)           0.495    11.222    core/ctrl/Q_reg[0]_0
    SLICE_X20Y59         LUT6 (Prop_lut6_I3_O)        0.070    11.292 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.881    12.173    core/U1_3/Branch_ctrl
    SLICE_X23Y48         LUT6 (Prop_lut6_I1_O)        0.070    12.243 r  core/U1_3/data_buf_reg_0_3_0_5_i_126/O
                         net (fo=1, routed)           0.000    12.243    core/U1_3/data_buf_reg_0_3_0_5_i_126_n_0
    SLICE_X23Y48         MUXF7 (Prop_muxf7_I0_O)      0.190    12.433 r  core/U1_3/data_buf_reg_0_3_0_5_i_62/O
                         net (fo=1, routed)           0.000    12.433    core/U1_3/data_buf_reg_0_3_0_5_i_62_n_0
    SLICE_X23Y48         MUXF8 (Prop_muxf8_I0_O)      0.070    12.503 r  core/U1_3/data_buf_reg_0_3_0_5_i_22/O
                         net (fo=1, routed)           0.555    13.058    vga/U12/data_buf_reg_0_3_0_5_3
    SLICE_X19Y46         LUT6 (Prop_lut6_I3_O)        0.183    13.241 r  vga/U12/data_buf_reg_0_3_0_5_i_5/O
                         net (fo=1, routed)           0.438    13.679    vga/data_buf_reg_0_3_0_5/DIB0
    SLICE_X18Y46         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         2.131     9.111    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X18Y46         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.223     8.888    
                         clock uncertainty           -0.215     8.673    
    SLICE_X18Y46         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     8.514    vga/data_buf_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                         -13.679    
  -------------------------------------------------------------------
                         slack                                 -5.165    

Slack (VIOLATED) :        -5.092ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/A_EX_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.290ns  (logic 2.374ns (21.028%)  route 8.916ns (78.972%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT5=4 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.098ns = ( 8.902 - 10.000 ) 
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.346     2.108    core/reg_ID_EX/debug_clk
    SLICE_X7Y48          FDRE                                         r  core/reg_ID_EX/A_EX_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.310     2.418 r  core/reg_ID_EX/A_EX_reg[26]/Q
                         net (fo=9, routed)           0.667     3.085    core/mux_A_EXE/Q[26]
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.164     3.249 r  core/mux_A_EXE/ALUO_MEM[27]_i_7/O
                         net (fo=14, routed)          0.991     4.240    core/reg_ID_EX/ALUA_EXE[26]
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.070     4.310 r  core/reg_ID_EX/ALUO_MEM[18]_i_15/O
                         net (fo=2, routed)           0.626     4.936    core/reg_ID_EX/ALUO_MEM[18]_i_15_n_0
    SLICE_X5Y32          LUT5 (Prop_lut5_I0_O)        0.070     5.006 r  core/reg_ID_EX/ALUO_MEM[14]_i_12/O
                         net (fo=2, routed)           0.597     5.604    core/reg_ID_EX/ALUO_MEM[14]_i_12_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I4_O)        0.070     5.674 r  core/reg_ID_EX/ALUO_MEM[14]_i_9/O
                         net (fo=2, routed)           0.668     6.341    core/reg_ID_EX/ALUO_MEM[14]_i_9_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I2_O)        0.070     6.411 r  core/reg_ID_EX/ALUO_MEM[13]_i_6/O
                         net (fo=1, routed)           0.311     6.722    core/reg_ID_EX/ALUO_MEM[13]_i_6_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.070     6.792 r  core/reg_ID_EX/ALUO_MEM[13]_i_4/O
                         net (fo=1, routed)           0.766     7.558    core/reg_ID_EX/ALUO_MEM[13]_i_4_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.070     7.628 r  core/reg_ID_EX/ALUO_MEM[13]_i_1/O
                         net (fo=3, routed)           0.524     8.152    core/hazard_unit/D[13]
    SLICE_X13Y50         LUT5 (Prop_lut5_I2_O)        0.070     8.222 r  core/hazard_unit/A_EX[13]_i_1/O
                         net (fo=6, routed)           0.938     9.160    core/hazard_unit/rs1_data_ID[13]
    SLICE_X21Y49         LUT6 (Prop_lut6_I5_O)        0.070     9.230 r  core/hazard_unit/Q[31]_i_51/O
                         net (fo=1, routed)           0.000     9.230    core/cmp_ID/Q_reg[31]_i_22_0[0]
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404     9.634 r  core/cmp_ID/Q_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.001     9.635    core/cmp_ID/Q_reg[31]_i_34_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170     9.805 f  core/cmp_ID/Q_reg[31]_i_22/CO[2]
                         net (fo=3, routed)           0.728    10.532    core/hazard_unit/CO[0]
    SLICE_X22Y59         LUT6 (Prop_lut6_I3_O)        0.195    10.727 r  core/hazard_unit/Q[31]_i_16/O
                         net (fo=1, routed)           0.495    11.222    core/ctrl/Q_reg[0]_0
    SLICE_X20Y59         LUT6 (Prop_lut6_I3_O)        0.070    11.292 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.745    12.037    core/U1_3/Branch_ctrl
    SLICE_X18Y64         LUT6 (Prop_lut6_I1_O)        0.070    12.107 r  core/U1_3/data_buf_reg_0_3_24_29_i_111/O
                         net (fo=1, routed)           0.000    12.107    core/U1_3/data_buf_reg_0_3_24_29_i_111_n_0
    SLICE_X18Y64         MUXF7 (Prop_muxf7_I0_O)      0.174    12.281 r  core/U1_3/data_buf_reg_0_3_24_29_i_65/O
                         net (fo=1, routed)           0.000    12.281    core/U1_3/data_buf_reg_0_3_24_29_i_65_n_0
    SLICE_X18Y64         MUXF8 (Prop_muxf8_I0_O)      0.072    12.353 r  core/U1_3/data_buf_reg_0_3_24_29_i_23/O
                         net (fo=1, routed)           0.342    12.696    vga/U12/data_buf_reg_0_3_24_29_7
    SLICE_X18Y62         LUT6 (Prop_lut6_I3_O)        0.185    12.881 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.517    13.398    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X18Y57         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.923     8.902    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y57         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism             -0.223     8.679    
                         clock uncertainty           -0.215     8.464    
    SLICE_X18Y57         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     8.305    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          8.305    
                         arrival time                         -13.398    
  -------------------------------------------------------------------
                         slack                                 -5.092    

Slack (VIOLATED) :        -5.086ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/A_EX_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.282ns  (logic 2.083ns (18.464%)  route 9.199ns (81.536%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -3.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.100ns = ( 8.900 - 10.000 ) 
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.346     2.108    core/reg_ID_EX/debug_clk
    SLICE_X7Y48          FDRE                                         r  core/reg_ID_EX/A_EX_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.310     2.418 r  core/reg_ID_EX/A_EX_reg[26]/Q
                         net (fo=9, routed)           0.667     3.085    core/mux_A_EXE/Q[26]
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.164     3.249 r  core/mux_A_EXE/ALUO_MEM[27]_i_7/O
                         net (fo=14, routed)          0.991     4.240    core/reg_ID_EX/ALUA_EXE[26]
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.070     4.310 r  core/reg_ID_EX/ALUO_MEM[18]_i_15/O
                         net (fo=2, routed)           0.626     4.936    core/reg_ID_EX/ALUO_MEM[18]_i_15_n_0
    SLICE_X5Y32          LUT5 (Prop_lut5_I0_O)        0.070     5.006 r  core/reg_ID_EX/ALUO_MEM[14]_i_12/O
                         net (fo=2, routed)           0.597     5.604    core/reg_ID_EX/ALUO_MEM[14]_i_12_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I4_O)        0.070     5.674 r  core/reg_ID_EX/ALUO_MEM[14]_i_9/O
                         net (fo=2, routed)           0.668     6.341    core/reg_ID_EX/ALUO_MEM[14]_i_9_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I2_O)        0.070     6.411 r  core/reg_ID_EX/ALUO_MEM[13]_i_6/O
                         net (fo=1, routed)           0.311     6.722    core/reg_ID_EX/ALUO_MEM[13]_i_6_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.070     6.792 r  core/reg_ID_EX/ALUO_MEM[13]_i_4/O
                         net (fo=1, routed)           0.766     7.558    core/reg_ID_EX/ALUO_MEM[13]_i_4_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.070     7.628 r  core/reg_ID_EX/ALUO_MEM[13]_i_1/O
                         net (fo=3, routed)           0.524     8.152    core/hazard_unit/D[13]
    SLICE_X13Y50         LUT5 (Prop_lut5_I2_O)        0.070     8.222 r  core/hazard_unit/A_EX[13]_i_1/O
                         net (fo=6, routed)           0.938     9.160    core/hazard_unit/rs1_data_ID[13]
    SLICE_X21Y49         LUT6 (Prop_lut6_I5_O)        0.070     9.230 r  core/hazard_unit/Q[31]_i_51/O
                         net (fo=1, routed)           0.000     9.230    core/cmp_ID/Q_reg[31]_i_22_0[0]
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404     9.634 r  core/cmp_ID/Q_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.001     9.635    core/cmp_ID/Q_reg[31]_i_34_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170     9.805 f  core/cmp_ID/Q_reg[31]_i_22/CO[2]
                         net (fo=3, routed)           0.728    10.532    core/hazard_unit/CO[0]
    SLICE_X22Y59         LUT6 (Prop_lut6_I3_O)        0.195    10.727 r  core/hazard_unit/Q[31]_i_16/O
                         net (fo=1, routed)           0.495    11.222    core/ctrl/Q_reg[0]_0
    SLICE_X20Y59         LUT6 (Prop_lut6_I3_O)        0.070    11.292 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.875    12.167    core/U1_3/Branch_ctrl
    SLICE_X20Y68         LUT6 (Prop_lut6_I1_O)        0.070    12.237 r  core/U1_3/data_buf_reg_0_3_18_23_i_54/O
                         net (fo=1, routed)           0.125    12.363    core/U1_3/data_buf_reg_0_3_18_23_i_54_n_0
    SLICE_X20Y68         LUT6 (Prop_lut6_I5_O)        0.070    12.433 r  core/U1_3/data_buf_reg_0_3_18_23_i_17/O
                         net (fo=1, routed)           0.139    12.572    vga/U12/data_buf_reg_0_3_18_23_3
    SLICE_X20Y68         LUT6 (Prop_lut6_I3_O)        0.070    12.642 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.747    13.389    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X22Y56         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.921     8.900    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y56         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism             -0.223     8.677    
                         clock uncertainty           -0.215     8.462    
    SLICE_X22Y56         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     8.303    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                         -13.389    
  -------------------------------------------------------------------
                         slack                                 -5.086    

Slack (VIOLATED) :        -5.084ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/A_EX_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.349ns  (logic 2.083ns (18.353%)  route 9.266ns (81.647%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -3.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.030ns = ( 8.970 - 10.000 ) 
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.346     2.108    core/reg_ID_EX/debug_clk
    SLICE_X7Y48          FDRE                                         r  core/reg_ID_EX/A_EX_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.310     2.418 r  core/reg_ID_EX/A_EX_reg[26]/Q
                         net (fo=9, routed)           0.667     3.085    core/mux_A_EXE/Q[26]
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.164     3.249 r  core/mux_A_EXE/ALUO_MEM[27]_i_7/O
                         net (fo=14, routed)          0.991     4.240    core/reg_ID_EX/ALUA_EXE[26]
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.070     4.310 r  core/reg_ID_EX/ALUO_MEM[18]_i_15/O
                         net (fo=2, routed)           0.626     4.936    core/reg_ID_EX/ALUO_MEM[18]_i_15_n_0
    SLICE_X5Y32          LUT5 (Prop_lut5_I0_O)        0.070     5.006 r  core/reg_ID_EX/ALUO_MEM[14]_i_12/O
                         net (fo=2, routed)           0.597     5.604    core/reg_ID_EX/ALUO_MEM[14]_i_12_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I4_O)        0.070     5.674 r  core/reg_ID_EX/ALUO_MEM[14]_i_9/O
                         net (fo=2, routed)           0.668     6.341    core/reg_ID_EX/ALUO_MEM[14]_i_9_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I2_O)        0.070     6.411 r  core/reg_ID_EX/ALUO_MEM[13]_i_6/O
                         net (fo=1, routed)           0.311     6.722    core/reg_ID_EX/ALUO_MEM[13]_i_6_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.070     6.792 r  core/reg_ID_EX/ALUO_MEM[13]_i_4/O
                         net (fo=1, routed)           0.766     7.558    core/reg_ID_EX/ALUO_MEM[13]_i_4_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.070     7.628 r  core/reg_ID_EX/ALUO_MEM[13]_i_1/O
                         net (fo=3, routed)           0.524     8.152    core/hazard_unit/D[13]
    SLICE_X13Y50         LUT5 (Prop_lut5_I2_O)        0.070     8.222 r  core/hazard_unit/A_EX[13]_i_1/O
                         net (fo=6, routed)           0.938     9.160    core/hazard_unit/rs1_data_ID[13]
    SLICE_X21Y49         LUT6 (Prop_lut6_I5_O)        0.070     9.230 r  core/hazard_unit/Q[31]_i_51/O
                         net (fo=1, routed)           0.000     9.230    core/cmp_ID/Q_reg[31]_i_22_0[0]
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404     9.634 r  core/cmp_ID/Q_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.001     9.635    core/cmp_ID/Q_reg[31]_i_34_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170     9.805 f  core/cmp_ID/Q_reg[31]_i_22/CO[2]
                         net (fo=3, routed)           0.728    10.532    core/hazard_unit/CO[0]
    SLICE_X22Y59         LUT6 (Prop_lut6_I3_O)        0.195    10.727 r  core/hazard_unit/Q[31]_i_16/O
                         net (fo=1, routed)           0.495    11.222    core/ctrl/Q_reg[0]_0
    SLICE_X20Y59         LUT6 (Prop_lut6_I3_O)        0.070    11.292 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.705    11.998    core/U1_3/Branch_ctrl
    SLICE_X10Y58         LUT6 (Prop_lut6_I1_O)        0.070    12.068 r  core/U1_3/data_buf_reg_0_3_6_11_i_71/O
                         net (fo=1, routed)           0.362    12.430    core/U1_3/data_buf_reg_0_3_6_11_i_71_n_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I4_O)        0.070    12.500 r  core/U1_3/data_buf_reg_0_3_6_11_i_23/O
                         net (fo=1, routed)           0.626    13.126    vga/U12/data_buf_reg_0_3_6_11_7
    SLICE_X7Y52          LUT6 (Prop_lut6_I3_O)        0.070    13.196 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.261    13.457    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X6Y52          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.991     8.970    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X6Y52          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism             -0.223     8.747    
                         clock uncertainty           -0.215     8.532    
    SLICE_X6Y52          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     8.373    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          8.373    
                         arrival time                         -13.457    
  -------------------------------------------------------------------
                         slack                                 -5.084    

Slack (VIOLATED) :        -5.083ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/A_EX_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.240ns  (logic 2.083ns (18.533%)  route 9.157ns (81.467%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -3.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.098ns = ( 8.902 - 10.000 ) 
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.346     2.108    core/reg_ID_EX/debug_clk
    SLICE_X7Y48          FDRE                                         r  core/reg_ID_EX/A_EX_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.310     2.418 r  core/reg_ID_EX/A_EX_reg[26]/Q
                         net (fo=9, routed)           0.667     3.085    core/mux_A_EXE/Q[26]
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.164     3.249 r  core/mux_A_EXE/ALUO_MEM[27]_i_7/O
                         net (fo=14, routed)          0.991     4.240    core/reg_ID_EX/ALUA_EXE[26]
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.070     4.310 r  core/reg_ID_EX/ALUO_MEM[18]_i_15/O
                         net (fo=2, routed)           0.626     4.936    core/reg_ID_EX/ALUO_MEM[18]_i_15_n_0
    SLICE_X5Y32          LUT5 (Prop_lut5_I0_O)        0.070     5.006 r  core/reg_ID_EX/ALUO_MEM[14]_i_12/O
                         net (fo=2, routed)           0.597     5.604    core/reg_ID_EX/ALUO_MEM[14]_i_12_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I4_O)        0.070     5.674 r  core/reg_ID_EX/ALUO_MEM[14]_i_9/O
                         net (fo=2, routed)           0.668     6.341    core/reg_ID_EX/ALUO_MEM[14]_i_9_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I2_O)        0.070     6.411 r  core/reg_ID_EX/ALUO_MEM[13]_i_6/O
                         net (fo=1, routed)           0.311     6.722    core/reg_ID_EX/ALUO_MEM[13]_i_6_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.070     6.792 r  core/reg_ID_EX/ALUO_MEM[13]_i_4/O
                         net (fo=1, routed)           0.766     7.558    core/reg_ID_EX/ALUO_MEM[13]_i_4_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.070     7.628 r  core/reg_ID_EX/ALUO_MEM[13]_i_1/O
                         net (fo=3, routed)           0.524     8.152    core/hazard_unit/D[13]
    SLICE_X13Y50         LUT5 (Prop_lut5_I2_O)        0.070     8.222 r  core/hazard_unit/A_EX[13]_i_1/O
                         net (fo=6, routed)           0.938     9.160    core/hazard_unit/rs1_data_ID[13]
    SLICE_X21Y49         LUT6 (Prop_lut6_I5_O)        0.070     9.230 r  core/hazard_unit/Q[31]_i_51/O
                         net (fo=1, routed)           0.000     9.230    core/cmp_ID/Q_reg[31]_i_22_0[0]
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404     9.634 r  core/cmp_ID/Q_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.001     9.635    core/cmp_ID/Q_reg[31]_i_34_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170     9.805 f  core/cmp_ID/Q_reg[31]_i_22/CO[2]
                         net (fo=3, routed)           0.728    10.532    core/hazard_unit/CO[0]
    SLICE_X22Y59         LUT6 (Prop_lut6_I3_O)        0.195    10.727 r  core/hazard_unit/Q[31]_i_16/O
                         net (fo=1, routed)           0.495    11.222    core/ctrl/Q_reg[0]_0
    SLICE_X20Y59         LUT6 (Prop_lut6_I3_O)        0.070    11.292 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.519    11.812    core/U1_3/Branch_ctrl
    SLICE_X20Y66         LUT6 (Prop_lut6_I1_O)        0.070    11.882 r  core/U1_3/data_buf_reg_0_3_24_29_i_30/O
                         net (fo=1, routed)           0.467    12.348    core/U1_3/data_buf_reg_0_3_24_29_i_30_n_0
    SLICE_X19Y61         LUT6 (Prop_lut6_I5_O)        0.070    12.418 r  core/U1_3/data_buf_reg_0_3_24_29_i_8/O
                         net (fo=1, routed)           0.208    12.626    vga/U12/data_buf_reg_0_3_24_29_1
    SLICE_X19Y61         LUT6 (Prop_lut6_I3_O)        0.070    12.696 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.651    13.347    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X18Y57         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.923     8.902    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y57         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism             -0.223     8.679    
                         clock uncertainty           -0.215     8.464    
    SLICE_X18Y57         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.200     8.264    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                         -13.347    
  -------------------------------------------------------------------
                         slack                                 -5.083    

Slack (VIOLATED) :        -5.073ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/A_EX_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.291ns  (logic 2.083ns (18.448%)  route 9.208ns (81.552%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -3.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.098ns = ( 8.902 - 10.000 ) 
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.346     2.108    core/reg_ID_EX/debug_clk
    SLICE_X7Y48          FDRE                                         r  core/reg_ID_EX/A_EX_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.310     2.418 r  core/reg_ID_EX/A_EX_reg[26]/Q
                         net (fo=9, routed)           0.667     3.085    core/mux_A_EXE/Q[26]
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.164     3.249 r  core/mux_A_EXE/ALUO_MEM[27]_i_7/O
                         net (fo=14, routed)          0.991     4.240    core/reg_ID_EX/ALUA_EXE[26]
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.070     4.310 r  core/reg_ID_EX/ALUO_MEM[18]_i_15/O
                         net (fo=2, routed)           0.626     4.936    core/reg_ID_EX/ALUO_MEM[18]_i_15_n_0
    SLICE_X5Y32          LUT5 (Prop_lut5_I0_O)        0.070     5.006 r  core/reg_ID_EX/ALUO_MEM[14]_i_12/O
                         net (fo=2, routed)           0.597     5.604    core/reg_ID_EX/ALUO_MEM[14]_i_12_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I4_O)        0.070     5.674 r  core/reg_ID_EX/ALUO_MEM[14]_i_9/O
                         net (fo=2, routed)           0.668     6.341    core/reg_ID_EX/ALUO_MEM[14]_i_9_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I2_O)        0.070     6.411 r  core/reg_ID_EX/ALUO_MEM[13]_i_6/O
                         net (fo=1, routed)           0.311     6.722    core/reg_ID_EX/ALUO_MEM[13]_i_6_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.070     6.792 r  core/reg_ID_EX/ALUO_MEM[13]_i_4/O
                         net (fo=1, routed)           0.766     7.558    core/reg_ID_EX/ALUO_MEM[13]_i_4_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.070     7.628 r  core/reg_ID_EX/ALUO_MEM[13]_i_1/O
                         net (fo=3, routed)           0.524     8.152    core/hazard_unit/D[13]
    SLICE_X13Y50         LUT5 (Prop_lut5_I2_O)        0.070     8.222 r  core/hazard_unit/A_EX[13]_i_1/O
                         net (fo=6, routed)           0.938     9.160    core/hazard_unit/rs1_data_ID[13]
    SLICE_X21Y49         LUT6 (Prop_lut6_I5_O)        0.070     9.230 r  core/hazard_unit/Q[31]_i_51/O
                         net (fo=1, routed)           0.000     9.230    core/cmp_ID/Q_reg[31]_i_22_0[0]
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404     9.634 r  core/cmp_ID/Q_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.001     9.635    core/cmp_ID/Q_reg[31]_i_34_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170     9.805 f  core/cmp_ID/Q_reg[31]_i_22/CO[2]
                         net (fo=3, routed)           0.728    10.532    core/hazard_unit/CO[0]
    SLICE_X22Y59         LUT6 (Prop_lut6_I3_O)        0.195    10.727 r  core/hazard_unit/Q[31]_i_16/O
                         net (fo=1, routed)           0.495    11.222    core/ctrl/Q_reg[0]_0
    SLICE_X20Y59         LUT6 (Prop_lut6_I3_O)        0.070    11.292 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.650    11.942    core/U1_3/Branch_ctrl
    SLICE_X23Y70         LUT6 (Prop_lut6_I1_O)        0.070    12.012 r  core/U1_3/data_buf_reg_0_3_12_17_i_38/O
                         net (fo=1, routed)           0.238    12.250    core/U1_3/data_buf_reg_0_3_12_17_i_38_n_0
    SLICE_X22Y69         LUT6 (Prop_lut6_I5_O)        0.070    12.320 r  core/U1_3/data_buf_reg_0_3_12_17_i_11/O
                         net (fo=1, routed)           0.311    12.631    vga/U12/data_buf_reg_0_3_12_17
    SLICE_X23Y70         LUT6 (Prop_lut6_I3_O)        0.070    12.701 r  vga/U12/data_buf_reg_0_3_12_17_i_2/O
                         net (fo=1, routed)           0.697    13.399    vga/data_buf_reg_0_3_12_17/DIA0
    SLICE_X20Y55         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.923     8.902    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X20Y55         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
                         clock pessimism             -0.223     8.679    
                         clock uncertainty           -0.215     8.464    
    SLICE_X20Y55         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.138     8.326    vga/data_buf_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                         -13.399    
  -------------------------------------------------------------------
                         slack                                 -5.073    

Slack (VIOLATED) :        -5.067ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/A_EX_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.302ns  (logic 2.083ns (18.430%)  route 9.219ns (81.570%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -3.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.030ns = ( 8.970 - 10.000 ) 
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.346     2.108    core/reg_ID_EX/debug_clk
    SLICE_X7Y48          FDRE                                         r  core/reg_ID_EX/A_EX_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.310     2.418 r  core/reg_ID_EX/A_EX_reg[26]/Q
                         net (fo=9, routed)           0.667     3.085    core/mux_A_EXE/Q[26]
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.164     3.249 r  core/mux_A_EXE/ALUO_MEM[27]_i_7/O
                         net (fo=14, routed)          0.991     4.240    core/reg_ID_EX/ALUA_EXE[26]
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.070     4.310 r  core/reg_ID_EX/ALUO_MEM[18]_i_15/O
                         net (fo=2, routed)           0.626     4.936    core/reg_ID_EX/ALUO_MEM[18]_i_15_n_0
    SLICE_X5Y32          LUT5 (Prop_lut5_I0_O)        0.070     5.006 r  core/reg_ID_EX/ALUO_MEM[14]_i_12/O
                         net (fo=2, routed)           0.597     5.604    core/reg_ID_EX/ALUO_MEM[14]_i_12_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I4_O)        0.070     5.674 r  core/reg_ID_EX/ALUO_MEM[14]_i_9/O
                         net (fo=2, routed)           0.668     6.341    core/reg_ID_EX/ALUO_MEM[14]_i_9_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I2_O)        0.070     6.411 r  core/reg_ID_EX/ALUO_MEM[13]_i_6/O
                         net (fo=1, routed)           0.311     6.722    core/reg_ID_EX/ALUO_MEM[13]_i_6_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.070     6.792 r  core/reg_ID_EX/ALUO_MEM[13]_i_4/O
                         net (fo=1, routed)           0.766     7.558    core/reg_ID_EX/ALUO_MEM[13]_i_4_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.070     7.628 r  core/reg_ID_EX/ALUO_MEM[13]_i_1/O
                         net (fo=3, routed)           0.524     8.152    core/hazard_unit/D[13]
    SLICE_X13Y50         LUT5 (Prop_lut5_I2_O)        0.070     8.222 r  core/hazard_unit/A_EX[13]_i_1/O
                         net (fo=6, routed)           0.938     9.160    core/hazard_unit/rs1_data_ID[13]
    SLICE_X21Y49         LUT6 (Prop_lut6_I5_O)        0.070     9.230 r  core/hazard_unit/Q[31]_i_51/O
                         net (fo=1, routed)           0.000     9.230    core/cmp_ID/Q_reg[31]_i_22_0[0]
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.404     9.634 r  core/cmp_ID/Q_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.001     9.635    core/cmp_ID/Q_reg[31]_i_34_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.170     9.805 f  core/cmp_ID/Q_reg[31]_i_22/CO[2]
                         net (fo=3, routed)           0.728    10.532    core/hazard_unit/CO[0]
    SLICE_X22Y59         LUT6 (Prop_lut6_I3_O)        0.195    10.727 r  core/hazard_unit/Q[31]_i_16/O
                         net (fo=1, routed)           0.495    11.222    core/ctrl/Q_reg[0]_0
    SLICE_X20Y59         LUT6 (Prop_lut6_I3_O)        0.070    11.292 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.745    12.037    core/U1_3/Branch_ctrl
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.070    12.107 r  core/U1_3/data_buf_reg_0_3_6_11_i_46/O
                         net (fo=1, routed)           0.333    12.441    core/U1_3/data_buf_reg_0_3_6_11_i_46_n_0
    SLICE_X8Y53          LUT6 (Prop_lut6_I5_O)        0.070    12.511 r  core/U1_3/data_buf_reg_0_3_6_11_i_14/O
                         net (fo=1, routed)           0.330    12.841    vga/U12/data_buf_reg_0_3_6_11_5
    SLICE_X8Y52          LUT6 (Prop_lut6_I3_O)        0.070    12.911 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.499    13.410    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X6Y52          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.991     8.970    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X6Y52          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism             -0.223     8.747    
                         clock uncertainty           -0.215     8.532    
    SLICE_X6Y52          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.189     8.343    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.343    
                         arrival time                         -13.410    
  -------------------------------------------------------------------
                         slack                                 -5.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.430ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.331ns (37.433%)  route 0.553ns (62.567%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        0.977     0.739    core/reg_EXE_MEM/debug_clk
    SLICE_X13Y41         FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.132     0.871 r  core/reg_EXE_MEM/Datao_MEM_reg[3]/Q
                         net (fo=109, routed)         0.238     1.110    core/U1_3/Datao_MEM[3]
    SLICE_X16Y43         LUT5 (Prop_lut5_I0_O)        0.035     1.145 r  core/U1_3/data_buf_reg_0_3_0_5_i_121/O
                         net (fo=1, routed)           0.000     1.145    core/U1_3/data_buf_reg_0_3_0_5_i_121_n_0
    SLICE_X16Y43         MUXF7 (Prop_muxf7_I1_O)      0.056     1.201 r  core/U1_3/data_buf_reg_0_3_0_5_i_56/O
                         net (fo=1, routed)           0.000     1.201    core/U1_3/data_buf_reg_0_3_0_5_i_56_n_0
    SLICE_X16Y43         MUXF8 (Prop_muxf8_I1_O)      0.021     1.222 r  core/U1_3/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=1, routed)           0.152     1.374    vga/U12/data_buf_reg_0_3_0_5_5
    SLICE_X17Y45         LUT6 (Prop_lut6_I3_O)        0.087     1.461 r  vga/U12/data_buf_reg_0_3_0_5_i_4/O
                         net (fo=1, routed)           0.163     1.624    vga/data_buf_reg_0_3_0_5/DIB1
    SLICE_X18Y46         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.264    -0.715    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X18Y46         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism              0.547    -0.169    
                         clock uncertainty            0.215     0.046    
    SLICE_X18Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.148     0.194    vga/data_buf_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.449ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.311ns (34.472%)  route 0.591ns (65.528%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        0.887     0.649    core/reg_IF_ID/debug_clk
    SLICE_X19Y65         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y65         FDCE (Prop_fdce_C_Q)         0.132     0.781 r  core/reg_IF_ID/PCurrent_ID_reg[27]/Q
                         net (fo=5, routed)           0.231     1.012    core/U1_3/data_buf_reg_0_3_30_31_i_5_0[25]
    SLICE_X19Y63         LUT6 (Prop_lut6_I0_O)        0.035     1.047 r  core/U1_3/data_buf_reg_0_3_24_29_i_47/O
                         net (fo=1, routed)           0.000     1.047    core/U1_3/data_buf_reg_0_3_24_29_i_47_n_0
    SLICE_X19Y63         MUXF7 (Prop_muxf7_I0_O)      0.061     1.108 r  core/U1_3/data_buf_reg_0_3_24_29_i_15/O
                         net (fo=1, routed)           0.110     1.218    vga/U12/data_buf_reg_0_3_24_29_6
    SLICE_X19Y64         LUT6 (Prop_lut6_I5_O)        0.083     1.301 r  vga/U12/data_buf_reg_0_3_24_29_i_3/O
                         net (fo=1, routed)           0.250     1.551    vga/data_buf_reg_0_3_24_29/DIB1
    SLICE_X18Y57         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.172    -0.807    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y57         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism              0.547    -0.261    
                         clock uncertainty            0.215    -0.046    
    SLICE_X18Y57         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.148     0.102    vga/data_buf_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.496ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.312ns (32.230%)  route 0.656ns (67.770%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        0.884     0.646    core/reg_EXE_MEM/debug_clk
    SLICE_X23Y66         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y66         FDCE (Prop_fdce_C_Q)         0.132     0.778 r  core/reg_EXE_MEM/PCurrent_MEM_reg[22]/Q
                         net (fo=3, routed)           0.246     1.024    core/U1_3/PC_MEM[19]
    SLICE_X23Y66         LUT6 (Prop_lut6_I0_O)        0.035     1.059 r  core/U1_3/data_buf_reg_0_3_18_23_i_72/O
                         net (fo=1, routed)           0.000     1.059    core/U1_3/data_buf_reg_0_3_18_23_i_72_n_0
    SLICE_X23Y66         MUXF7 (Prop_muxf7_I1_O)      0.062     1.121 r  core/U1_3/data_buf_reg_0_3_18_23_i_24/O
                         net (fo=1, routed)           0.206     1.328    vga/U12/data_buf_reg_0_3_18_23_8
    SLICE_X23Y64         LUT6 (Prop_lut6_I5_O)        0.083     1.411 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.204     1.614    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X22Y56         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.169    -0.810    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y56         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism              0.547    -0.264    
                         clock uncertainty            0.215    -0.049    
    SLICE_X22Y56         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.167     0.118    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.515ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.337ns (34.912%)  route 0.628ns (65.088%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        0.977     0.739    core/reg_EXE_MEM/debug_clk
    SLICE_X13Y41         FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.132     0.871 r  core/reg_EXE_MEM/Datao_MEM_reg[1]/Q
                         net (fo=85, routed)          0.298     1.170    core/U1_3/Datao_MEM[1]
    SLICE_X19Y42         LUT5 (Prop_lut5_I0_O)        0.035     1.205 r  core/U1_3/data_buf_reg_0_3_0_5_i_104/O
                         net (fo=1, routed)           0.000     1.205    core/U1_3/data_buf_reg_0_3_0_5_i_104_n_0
    SLICE_X19Y42         MUXF7 (Prop_muxf7_I1_O)      0.062     1.267 r  core/U1_3/data_buf_reg_0_3_0_5_i_40/O
                         net (fo=1, routed)           0.000     1.267    core/U1_3/data_buf_reg_0_3_0_5_i_40_n_0
    SLICE_X19Y42         MUXF8 (Prop_muxf8_I1_O)      0.021     1.288 r  core/U1_3/data_buf_reg_0_3_0_5_i_13/O
                         net (fo=1, routed)           0.167     1.455    vga/U12/data_buf_reg_0_3_0_5_1
    SLICE_X18Y44         LUT6 (Prop_lut6_I3_O)        0.087     1.542 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.163     1.705    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X18Y46         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.264    -0.715    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X18Y46         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism              0.547    -0.169    
                         clock uncertainty            0.215     0.046    
    SLICE_X18Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.190    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.526ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.329ns (32.833%)  route 0.673ns (67.167%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        0.881     0.643    core/reg_EXE_MEM/debug_clk
    SLICE_X22Y69         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y69         FDCE (Prop_fdce_C_Q)         0.149     0.792 r  core/reg_EXE_MEM/IR_MEM_reg[18]/Q
                         net (fo=2, routed)           0.227     1.019    core/U1_3/inst_MEM[9]
    SLICE_X21Y68         LUT6 (Prop_lut6_I2_O)        0.035     1.054 r  core/U1_3/data_buf_reg_0_3_18_23_i_40/O
                         net (fo=1, routed)           0.000     1.054    core/U1_3/data_buf_reg_0_3_18_23_i_40_n_0
    SLICE_X21Y68         MUXF7 (Prop_muxf7_I1_O)      0.062     1.116 r  core/U1_3/data_buf_reg_0_3_18_23_i_12/O
                         net (fo=1, routed)           0.242     1.358    vga/U12/data_buf_reg_0_3_18_23_0
    SLICE_X22Y63         LUT6 (Prop_lut6_I5_O)        0.083     1.441 r  vga/U12/data_buf_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.204     1.645    vga/data_buf_reg_0_3_18_23/DIA0
    SLICE_X22Y56         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.169    -0.810    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y56         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism              0.547    -0.264    
                         clock uncertainty            0.215    -0.049    
    SLICE_X22Y56         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168     0.119    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.528ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/IR_ID_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.311ns (33.682%)  route 0.612ns (66.318%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.742ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        0.980     0.742    core/reg_IF_ID/debug_clk
    SLICE_X11Y48         FDCE                                         r  core/reg_IF_ID/IR_ID_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.132     0.874 r  core/reg_IF_ID/IR_ID_reg[7]/Q
                         net (fo=7, routed)           0.358     1.233    core/U1_3/data_buf_reg_0_3_24_29_i_21_0[5]
    SLICE_X7Y50          LUT6 (Prop_lut6_I2_O)        0.035     1.268 r  core/U1_3/data_buf_reg_0_3_6_11_i_31/O
                         net (fo=1, routed)           0.000     1.268    core/U1_3/data_buf_reg_0_3_6_11_i_31_n_0
    SLICE_X7Y50          MUXF7 (Prop_muxf7_I0_O)      0.061     1.329 r  core/U1_3/data_buf_reg_0_3_6_11_i_9/O
                         net (fo=1, routed)           0.144     1.472    vga/U12/data_buf_reg_0_3_6_11_2
    SLICE_X7Y51          LUT6 (Prop_lut6_I5_O)        0.083     1.555 r  vga/U12/data_buf_reg_0_3_6_11_i_1/O
                         net (fo=1, routed)           0.110     1.666    vga/data_buf_reg_0_3_6_11/DIA1
    SLICE_X6Y52          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.212    -0.767    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X6Y52          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism              0.547    -0.221    
                         clock uncertainty            0.215    -0.006    
    SLICE_X6Y52          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.138    vga/data_buf_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.530ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.311ns (31.782%)  route 0.668ns (68.218%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        0.887     0.649    core/reg_IF_ID/debug_clk
    SLICE_X17Y63         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDCE (Prop_fdce_C_Q)         0.132     0.781 r  core/reg_IF_ID/PCurrent_ID_reg[25]/Q
                         net (fo=5, routed)           0.229     1.010    core/U1_3/data_buf_reg_0_3_30_31_i_5_0[23]
    SLICE_X17Y61         LUT6 (Prop_lut6_I0_O)        0.035     1.045 r  core/U1_3/data_buf_reg_0_3_24_29_i_31/O
                         net (fo=1, routed)           0.000     1.045    core/U1_3/data_buf_reg_0_3_24_29_i_31_n_0
    SLICE_X17Y61         MUXF7 (Prop_muxf7_I0_O)      0.061     1.106 r  core/U1_3/data_buf_reg_0_3_24_29_i_9/O
                         net (fo=1, routed)           0.109     1.215    vga/U12/data_buf_reg_0_3_24_29_2
    SLICE_X19Y61         LUT6 (Prop_lut6_I5_O)        0.083     1.298 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.330     1.628    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X18Y57         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.172    -0.807    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y57         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism              0.547    -0.261    
                         clock uncertainty            0.215    -0.046    
    SLICE_X18Y57         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.098    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  1.530    

Slack (MET) :             1.541ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.340ns (33.573%)  route 0.673ns (66.427%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        0.887     0.649    core/reg_EXE_MEM/debug_clk
    SLICE_X18Y64         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y64         FDCE (Prop_fdce_C_Q)         0.149     0.798 r  core/reg_EXE_MEM/PCurrent_MEM_reg[28]/Q
                         net (fo=3, routed)           0.234     1.032    core/U1_3/PC_MEM[25]
    SLICE_X17Y63         LUT6 (Prop_lut6_I0_O)        0.035     1.067 r  core/U1_3/data_buf_reg_0_3_24_29_i_68/O
                         net (fo=1, routed)           0.000     1.067    core/U1_3/data_buf_reg_0_3_24_29_i_68_n_0
    SLICE_X17Y63         MUXF7 (Prop_muxf7_I1_O)      0.073     1.140 r  core/U1_3/data_buf_reg_0_3_24_29_i_24/O
                         net (fo=1, routed)           0.164     1.304    vga/U12/data_buf_reg_0_3_24_29_8
    SLICE_X18Y62         LUT6 (Prop_lut6_I5_O)        0.083     1.387 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.275     1.662    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X18Y57         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.172    -0.807    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y57         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism              0.547    -0.261    
                         clock uncertainty            0.215    -0.046    
    SLICE_X18Y57         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.167     0.121    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.562ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.328ns (32.573%)  route 0.679ns (67.427%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    0.740ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        0.978     0.740    core/reg_IF_ID/debug_clk
    SLICE_X16Y47         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDCE (Prop_fdce_C_Q)         0.149     0.889 r  core/reg_IF_ID/PCurrent_ID_reg[5]/Q
                         net (fo=5, routed)           0.304     1.194    core/U1_3/data_buf_reg_0_3_30_31_i_5_0[5]
    SLICE_X17Y48         LUT6 (Prop_lut6_I0_O)        0.035     1.229 r  core/U1_3/data_buf_reg_0_3_0_5_i_74/O
                         net (fo=1, routed)           0.000     1.229    core/U1_3/data_buf_reg_0_3_0_5_i_74_n_0
    SLICE_X17Y48         MUXF7 (Prop_muxf7_I0_O)      0.061     1.290 r  core/U1_3/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=1, routed)           0.207     1.497    vga/U12/data_buf_reg_0_3_0_5_10
    SLICE_X18Y48         LUT6 (Prop_lut6_I5_O)        0.083     1.580 r  vga/U12/data_buf_reg_0_3_0_5_i_6/O
                         net (fo=1, routed)           0.168     1.747    vga/data_buf_reg_0_3_0_5/DIC1
    SLICE_X18Y46         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.264    -0.715    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X18Y46         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism              0.547    -0.169    
                         clock uncertainty            0.215     0.046    
    SLICE_X18Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.140     0.186    vga/data_buf_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.576ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.329ns (32.124%)  route 0.695ns (67.876%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        0.885     0.647    core/reg_EXE_MEM/debug_clk
    SLICE_X18Y67         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y67         FDCE (Prop_fdce_C_Q)         0.149     0.796 r  core/reg_EXE_MEM/IR_MEM_reg[19]/Q
                         net (fo=2, routed)           0.169     0.965    core/U1_3/inst_MEM[10]
    SLICE_X19Y67         LUT6 (Prop_lut6_I2_O)        0.035     1.000 r  core/U1_3/data_buf_reg_0_3_18_23_i_32/O
                         net (fo=1, routed)           0.000     1.000    core/U1_3/data_buf_reg_0_3_18_23_i_32_n_0
    SLICE_X19Y67         MUXF7 (Prop_muxf7_I1_O)      0.062     1.062 r  core/U1_3/data_buf_reg_0_3_18_23_i_9/O
                         net (fo=1, routed)           0.242     1.304    vga/U12/data_buf_reg_0_3_18_23_2
    SLICE_X23Y67         LUT6 (Prop_lut6_I5_O)        0.083     1.387 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.284     1.671    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X22Y56         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.169    -0.810    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y56         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism              0.547    -0.264    
                         clock uncertainty            0.215    -0.049    
    SLICE_X22Y56         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.095    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  1.576    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        5.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.252ns  (logic 2.518ns (59.218%)  route 1.734ns (40.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 38.957 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.007ns = ( 28.993 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         2.089    28.993    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.426 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.143    32.569    vga/U12/DO[0]
    SLICE_X7Y79          LUT5 (Prop_lut5_I3_O)        0.085    32.654 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.591    33.245    vga/U12/G[3]_i_1_n_0
    SLICE_X7Y79          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.978    38.957    vga/U12/CLK_OUT3
    SLICE_X7Y79          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.223    38.734    
                         clock uncertainty           -0.201    38.532    
    SLICE_X7Y79          FDRE (Setup_fdre_C_D)       -0.154    38.378    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         38.378    
                         arrival time                         -33.245    
  -------------------------------------------------------------------
                         slack                                  5.133    

Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.185ns  (logic 2.503ns (59.808%)  route 1.682ns (40.192%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns = ( 38.954 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.007ns = ( 28.993 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         2.089    28.993    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.426 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.139    32.565    vga/U12/DO[0]
    SLICE_X7Y79          LUT4 (Prop_lut4_I0_O)        0.070    32.635 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.543    33.178    vga/U12/B[1]_i_1_n_0
    SLICE_X6Y78          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.975    38.954    vga/U12/CLK_OUT3
    SLICE_X6Y78          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.223    38.731    
                         clock uncertainty           -0.201    38.529    
    SLICE_X6Y78          FDRE (Setup_fdre_C_D)       -0.013    38.516    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                         -33.178    
  -------------------------------------------------------------------
                         slack                                  5.338    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.185ns  (logic 2.503ns (59.808%)  route 1.682ns (40.192%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns = ( 38.954 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.007ns = ( 28.993 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         2.089    28.993    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.426 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.139    32.565    vga/U12/DO[0]
    SLICE_X7Y79          LUT4 (Prop_lut4_I0_O)        0.070    32.635 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.543    33.178    vga/U12/B[1]_i_1_n_0
    SLICE_X6Y78          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.975    38.954    vga/U12/CLK_OUT3
    SLICE_X6Y78          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.223    38.731    
                         clock uncertainty           -0.201    38.529    
    SLICE_X6Y78          FDRE (Setup_fdre_C_D)       -0.001    38.528    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         38.528    
                         arrival time                         -33.178    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.124ns  (logic 2.503ns (60.687%)  route 1.621ns (39.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns = ( 38.954 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.007ns = ( 28.993 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         2.089    28.993    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.426 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.143    32.569    vga/U12/DO[0]
    SLICE_X7Y79          LUT5 (Prop_lut5_I3_O)        0.070    32.639 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.478    33.117    vga/U12/B[2]_i_1_n_0
    SLICE_X6Y78          FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.975    38.954    vga/U12/CLK_OUT3
    SLICE_X6Y78          FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.223    38.731    
                         clock uncertainty           -0.201    38.529    
    SLICE_X6Y78          FDRE (Setup_fdre_C_D)        0.002    38.531    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                         -33.117    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.897ns  (logic 2.514ns (64.512%)  route 1.383ns (35.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns = ( 38.954 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.007ns = ( 28.993 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         2.089    28.993    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.426 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.139    32.565    vga/U12/DO[0]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.081    32.646 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.243    32.890    vga/U12/R[3]_i_1_n_0
    SLICE_X7Y78          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.975    38.954    vga/U12/CLK_OUT3
    SLICE_X7Y78          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.223    38.731    
                         clock uncertainty           -0.201    38.529    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)       -0.141    38.388    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.388    
                         arrival time                         -32.890    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.893ns  (logic 2.514ns (64.578%)  route 1.379ns (35.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns = ( 38.954 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.007ns = ( 28.993 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         2.089    28.993    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.426 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.139    32.565    vga/U12/DO[0]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.081    32.646 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.239    32.886    vga/U12/R[3]_i_1_n_0
    SLICE_X7Y78          FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.975    38.954    vga/U12/CLK_OUT3
    SLICE_X7Y78          FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.223    38.731    
                         clock uncertainty           -0.201    38.529    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)       -0.141    38.388    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         38.388    
                         arrival time                         -32.886    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.827ns  (logic 2.515ns (65.711%)  route 1.312ns (34.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns = ( 38.954 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.007ns = ( 28.993 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         2.089    28.993    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.426 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.757    32.183    vga/U12/DO[0]
    SLICE_X7Y79          LUT4 (Prop_lut4_I1_O)        0.082    32.265 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.555    32.820    vga/U12/G[1]_i_1_n_0
    SLICE_X7Y78          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.975    38.954    vga/U12/CLK_OUT3
    SLICE_X7Y78          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.223    38.731    
                         clock uncertainty           -0.201    38.529    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)       -0.154    38.375    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.375    
                         arrival time                         -32.820    
  -------------------------------------------------------------------
                         slack                                  5.555    

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.835ns  (logic 2.515ns (65.588%)  route 1.320ns (34.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns = ( 38.954 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.007ns = ( 28.993 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         2.089    28.993    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.426 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.757    32.183    vga/U12/DO[0]
    SLICE_X7Y79          LUT4 (Prop_lut4_I1_O)        0.082    32.265 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.562    32.828    vga/U12/G[1]_i_1_n_0
    SLICE_X7Y78          FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.975    38.954    vga/U12/CLK_OUT3
    SLICE_X7Y78          FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.223    38.731    
                         clock uncertainty           -0.201    38.529    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)       -0.140    38.389    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         38.389    
                         arrival time                         -32.828    
  -------------------------------------------------------------------
                         slack                                  5.562    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.814ns  (logic 2.503ns (65.627%)  route 1.311ns (34.373%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 38.957 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.007ns = ( 28.993 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         2.089    28.993    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.426 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.757    32.183    vga/U12/DO[0]
    SLICE_X7Y79          LUT4 (Prop_lut4_I0_O)        0.070    32.253 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.554    32.807    vga/U12/B[3]_i_1_n_0
    SLICE_X6Y79          FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.978    38.957    vga/U12/CLK_OUT3
    SLICE_X6Y79          FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.223    38.734    
                         clock uncertainty           -0.201    38.532    
    SLICE_X6Y79          FDRE (Setup_fdre_C_D)       -0.001    38.531    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                         -32.807    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.661ns  (logic 2.518ns (68.770%)  route 1.143ns (31.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 38.957 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.007ns = ( 28.993 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         2.089    28.993    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.426 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.143    32.569    vga/U12/DO[0]
    SLICE_X7Y79          LUT5 (Prop_lut5_I3_O)        0.085    32.654 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.000    32.654    vga/U12/G[3]_i_1_n_0
    SLICE_X7Y79          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.978    38.957    vga/U12/CLK_OUT3
    SLICE_X7Y79          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.223    38.734    
                         clock uncertainty           -0.201    38.532    
    SLICE_X7Y79          FDRE (Setup_fdre_C_D)        0.054    38.586    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                         -32.654    
  -------------------------------------------------------------------
                         slack                                  5.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.167ns (17.774%)  route 0.773ns (82.226%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.885    -0.617    vga/CLK_OUT1
    SLICE_X9Y80          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.132    -0.485 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.497     0.012    vga/U12/flag
    SLICE_X7Y79          LUT4 (Prop_lut4_I1_O)        0.035     0.047 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.276     0.323    vga/U12/B[1]_i_1_n_0
    SLICE_X6Y78          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.199    -0.780    vga/U12/CLK_OUT3
    SLICE_X6Y78          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.547    -0.234    
                         clock uncertainty            0.201    -0.032    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.057     0.025    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.167ns (17.774%)  route 0.773ns (82.226%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.885    -0.617    vga/CLK_OUT1
    SLICE_X9Y80          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.132    -0.485 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.497     0.012    vga/U12/flag
    SLICE_X7Y79          LUT4 (Prop_lut4_I1_O)        0.035     0.047 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.276     0.323    vga/U12/B[1]_i_1_n_0
    SLICE_X6Y78          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.199    -0.780    vga/U12/CLK_OUT3
    SLICE_X6Y78          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.234    
                         clock uncertainty            0.201    -0.032    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.051     0.019    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.170ns (15.864%)  route 0.902ns (84.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.885    -0.617    vga/CLK_OUT1
    SLICE_X9Y80          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.132    -0.485 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.902     0.417    vga/U12/flag
    SLICE_X7Y79          LUT5 (Prop_lut5_I0_O)        0.038     0.455 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.000     0.455    vga/U12/G[3]_i_1_n_0
    SLICE_X7Y79          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.200    -0.779    vga/U12/CLK_OUT3
    SLICE_X7Y79          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.547    -0.233    
                         clock uncertainty            0.201    -0.031    
    SLICE_X7Y79          FDRE (Hold_fdre_C_D)         0.108     0.077    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.746ns (72.900%)  route 0.277ns (27.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.925    -0.577    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.746     0.169 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.277     0.447    vga/U12/DO[0]
    SLICE_X7Y79          FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.200    -0.779    vga/U12/CLK_OUT3
    SLICE_X7Y79          FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.233    
                         clock uncertainty            0.201    -0.031    
    SLICE_X7Y79          FDRE (Hold_fdre_C_D)         0.077     0.046    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.746ns (69.678%)  route 0.325ns (30.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.925    -0.577    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.746     0.169 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.325     0.494    vga/U12/DO[0]
    SLICE_X7Y79          FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.200    -0.779    vga/U12/CLK_OUT3
    SLICE_X7Y79          FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.547    -0.233    
                         clock uncertainty            0.201    -0.031    
    SLICE_X7Y79          FDRE (Hold_fdre_C_D)         0.076     0.045    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.167ns (12.752%)  route 1.143ns (87.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.885    -0.617    vga/CLK_OUT1
    SLICE_X9Y80          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.132    -0.485 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.902     0.417    vga/U12/flag
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.035     0.452 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.241     0.693    vga/U12/B[2]_i_1_n_0
    SLICE_X6Y78          FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.199    -0.780    vga/U12/CLK_OUT3
    SLICE_X6Y78          FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.547    -0.234    
                         clock uncertainty            0.201    -0.032    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.062     0.030    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.166ns (12.976%)  route 1.113ns (87.024%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.885    -0.617    vga/CLK_OUT1
    SLICE_X9Y80          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.132    -0.485 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.832     0.347    vga/U12/flag
    SLICE_X7Y79          LUT4 (Prop_lut4_I0_O)        0.034     0.381 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.281     0.662    vga/U12/G[1]_i_1_n_0
    SLICE_X7Y78          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.199    -0.780    vga/U12/CLK_OUT3
    SLICE_X7Y78          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.234    
                         clock uncertainty            0.201    -0.032    
    SLICE_X7Y78          FDRE (Hold_fdre_C_D)         0.023    -0.009    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.167ns (12.511%)  route 1.168ns (87.489%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.885    -0.617    vga/CLK_OUT1
    SLICE_X9Y80          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.132    -0.485 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.832     0.347    vga/U12/flag
    SLICE_X7Y79          LUT4 (Prop_lut4_I2_O)        0.035     0.382 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.336     0.718    vga/U12/B[3]_i_1_n_0
    SLICE_X6Y79          FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.200    -0.779    vga/U12/CLK_OUT3
    SLICE_X6Y79          FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.547    -0.233    
                         clock uncertainty            0.201    -0.031    
    SLICE_X6Y79          FDRE (Hold_fdre_C_D)         0.057     0.026    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.166ns (12.302%)  route 1.183ns (87.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.885    -0.617    vga/CLK_OUT1
    SLICE_X9Y80          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.132    -0.485 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.832     0.347    vga/U12/flag
    SLICE_X7Y79          LUT4 (Prop_lut4_I0_O)        0.034     0.381 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.351     0.732    vga/U12/G[1]_i_1_n_0
    SLICE_X7Y78          FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.199    -0.780    vga/U12/CLK_OUT3
    SLICE_X7Y78          FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.547    -0.234    
                         clock uncertainty            0.201    -0.032    
    SLICE_X7Y78          FDRE (Hold_fdre_C_D)         0.028    -0.004    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.170ns (12.398%)  route 1.201ns (87.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.885    -0.617    vga/CLK_OUT1
    SLICE_X9Y80          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.132    -0.485 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.902     0.417    vga/U12/flag
    SLICE_X7Y79          LUT5 (Prop_lut5_I0_O)        0.038     0.455 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.300     0.754    vga/U12/G[3]_i_1_n_0
    SLICE_X7Y79          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.200    -0.779    vga/U12/CLK_OUT3
    SLICE_X7Y79          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.547    -0.233    
                         clock uncertainty            0.201    -0.031    
    SLICE_X7Y79          FDRE (Hold_fdre_C_D)         0.024    -0.007    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.761    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       15.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.487ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.466ns  (logic 0.419ns (12.088%)  route 3.047ns (87.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 118.964 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.968ns = ( 99.032 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.128    99.032    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.338    99.370 f  rst_all_reg/Q
                         net (fo=1402, routed)        2.162   101.532    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.081   101.613 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.885   102.498    DISPLAY/P2S_SEG/buff
    SLICE_X2Y84          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.985   118.964    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y84          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.223   118.741    
                         clock uncertainty           -0.215   118.526    
    SLICE_X2Y84          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.541   117.985    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.985    
                         arrival time                        -102.498    
  -------------------------------------------------------------------
                         slack                                 15.487    

Slack (MET) :             15.487ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.466ns  (logic 0.419ns (12.088%)  route 3.047ns (87.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 118.964 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.968ns = ( 99.032 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.128    99.032    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.338    99.370 f  rst_all_reg/Q
                         net (fo=1402, routed)        2.162   101.532    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.081   101.613 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.885   102.498    DISPLAY/P2S_SEG/buff
    SLICE_X2Y84          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.985   118.964    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y84          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.223   118.741    
                         clock uncertainty           -0.215   118.526    
    SLICE_X2Y84          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.541   117.985    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.985    
                         arrival time                        -102.498    
  -------------------------------------------------------------------
                         slack                                 15.487    

Slack (MET) :             15.487ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.466ns  (logic 0.419ns (12.088%)  route 3.047ns (87.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 118.964 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.968ns = ( 99.032 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.128    99.032    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.338    99.370 f  rst_all_reg/Q
                         net (fo=1402, routed)        2.162   101.532    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.081   101.613 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.885   102.498    DISPLAY/P2S_SEG/buff
    SLICE_X2Y84          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.985   118.964    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y84          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.223   118.741    
                         clock uncertainty           -0.215   118.526    
    SLICE_X2Y84          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.541   117.985    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.985    
                         arrival time                        -102.498    
  -------------------------------------------------------------------
                         slack                                 15.487    

Slack (MET) :             15.665ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.466ns  (logic 0.419ns (12.088%)  route 3.047ns (87.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 118.964 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.968ns = ( 99.032 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.128    99.032    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.338    99.370 f  rst_all_reg/Q
                         net (fo=1402, routed)        2.162   101.532    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.081   101.613 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.885   102.498    DISPLAY/P2S_SEG/buff
    SLICE_X3Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.985   118.964    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/C
                         clock pessimism             -0.223   118.741    
                         clock uncertainty           -0.215   118.526    
    SLICE_X3Y84          FDRE (Setup_fdre_C_CE)      -0.363   118.163    DISPLAY/P2S_SEG/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        118.163    
                         arrival time                        -102.498    
  -------------------------------------------------------------------
                         slack                                 15.665    

Slack (MET) :             15.665ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.466ns  (logic 0.419ns (12.088%)  route 3.047ns (87.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 118.964 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.968ns = ( 99.032 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.128    99.032    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.338    99.370 f  rst_all_reg/Q
                         net (fo=1402, routed)        2.162   101.532    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.081   101.613 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.885   102.498    DISPLAY/P2S_SEG/buff
    SLICE_X3Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.985   118.964    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r/C
                         clock pessimism             -0.223   118.741    
                         clock uncertainty           -0.215   118.526    
    SLICE_X3Y84          FDRE (Setup_fdre_C_CE)      -0.363   118.163    DISPLAY/P2S_SEG/buff_reg_r
  -------------------------------------------------------------------
                         required time                        118.163    
                         arrival time                        -102.498    
  -------------------------------------------------------------------
                         slack                                 15.665    

Slack (MET) :             15.665ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_0/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.466ns  (logic 0.419ns (12.088%)  route 3.047ns (87.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 118.964 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.968ns = ( 99.032 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.128    99.032    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.338    99.370 f  rst_all_reg/Q
                         net (fo=1402, routed)        2.162   101.532    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.081   101.613 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.885   102.498    DISPLAY/P2S_SEG/buff
    SLICE_X3Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.985   118.964    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/C
                         clock pessimism             -0.223   118.741    
                         clock uncertainty           -0.215   118.526    
    SLICE_X3Y84          FDRE (Setup_fdre_C_CE)      -0.363   118.163    DISPLAY/P2S_SEG/buff_reg_r_0
  -------------------------------------------------------------------
                         required time                        118.163    
                         arrival time                        -102.498    
  -------------------------------------------------------------------
                         slack                                 15.665    

Slack (MET) :             15.665ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_1/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.466ns  (logic 0.419ns (12.088%)  route 3.047ns (87.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 118.964 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.968ns = ( 99.032 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.128    99.032    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.338    99.370 f  rst_all_reg/Q
                         net (fo=1402, routed)        2.162   101.532    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.081   101.613 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.885   102.498    DISPLAY/P2S_SEG/buff
    SLICE_X3Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.985   118.964    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_1/C
                         clock pessimism             -0.223   118.741    
                         clock uncertainty           -0.215   118.526    
    SLICE_X3Y84          FDRE (Setup_fdre_C_CE)      -0.363   118.163    DISPLAY/P2S_SEG/buff_reg_r_1
  -------------------------------------------------------------------
                         required time                        118.163    
                         arrival time                        -102.498    
  -------------------------------------------------------------------
                         slack                                 15.665    

Slack (MET) :             15.665ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_2/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.466ns  (logic 0.419ns (12.088%)  route 3.047ns (87.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 118.964 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.968ns = ( 99.032 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.128    99.032    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.338    99.370 f  rst_all_reg/Q
                         net (fo=1402, routed)        2.162   101.532    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.081   101.613 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.885   102.498    DISPLAY/P2S_SEG/buff
    SLICE_X3Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.985   118.964    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_2/C
                         clock pessimism             -0.223   118.741    
                         clock uncertainty           -0.215   118.526    
    SLICE_X3Y84          FDRE (Setup_fdre_C_CE)      -0.363   118.163    DISPLAY/P2S_SEG/buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        118.163    
                         arrival time                        -102.498    
  -------------------------------------------------------------------
                         slack                                 15.665    

Slack (MET) :             15.665ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_3/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.466ns  (logic 0.419ns (12.088%)  route 3.047ns (87.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 118.964 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.968ns = ( 99.032 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.128    99.032    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.338    99.370 f  rst_all_reg/Q
                         net (fo=1402, routed)        2.162   101.532    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.081   101.613 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.885   102.498    DISPLAY/P2S_SEG/buff
    SLICE_X3Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.985   118.964    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_3/C
                         clock pessimism             -0.223   118.741    
                         clock uncertainty           -0.215   118.526    
    SLICE_X3Y84          FDRE (Setup_fdre_C_CE)      -0.363   118.163    DISPLAY/P2S_SEG/buff_reg_r_3
  -------------------------------------------------------------------
                         required time                        118.163    
                         arrival time                        -102.498    
  -------------------------------------------------------------------
                         slack                                 15.665    

Slack (MET) :             15.698ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.466ns  (logic 0.419ns (12.088%)  route 3.047ns (87.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 118.964 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.968ns = ( 99.032 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.128    99.032    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.338    99.370 f  rst_all_reg/Q
                         net (fo=1402, routed)        2.162   101.532    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.081   101.613 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.885   102.498    DISPLAY/P2S_SEG/buff
    SLICE_X2Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.985   118.964    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
                         clock pessimism             -0.223   118.741    
                         clock uncertainty           -0.215   118.526    
    SLICE_X2Y84          FDRE (Setup_fdre_C_CE)      -0.330   118.196    DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3
  -------------------------------------------------------------------
                         required time                        118.196    
                         arrival time                        -102.498    
  -------------------------------------------------------------------
                         slack                                 15.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.132ns (17.119%)  route 0.639ns (82.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.932    -0.570    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.132    -0.438 r  rst_all_reg/Q
                         net (fo=1402, routed)        0.639     0.201    DISPLAY/rst_all
    SLICE_X1Y89          FDRE                                         r  DISPLAY/clk_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.211    -0.768    DISPLAY/CLK_OUT3
    SLICE_X1Y89          FDRE                                         r  DISPLAY/clk_count_reg[20]/C
                         clock pessimism              0.547    -0.222    
                         clock uncertainty            0.215    -0.007    
    SLICE_X1Y89          FDRE (Hold_fdre_C_R)        -0.020    -0.027    DISPLAY/clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.132ns (17.119%)  route 0.639ns (82.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.932    -0.570    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.132    -0.438 r  rst_all_reg/Q
                         net (fo=1402, routed)        0.639     0.201    DISPLAY/rst_all
    SLICE_X1Y89          FDRE                                         r  DISPLAY/clk_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.211    -0.768    DISPLAY/CLK_OUT3
    SLICE_X1Y89          FDRE                                         r  DISPLAY/clk_count_reg[21]/C
                         clock pessimism              0.547    -0.222    
                         clock uncertainty            0.215    -0.007    
    SLICE_X1Y89          FDRE (Hold_fdre_C_R)        -0.020    -0.027    DISPLAY/clk_count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.132ns (17.033%)  route 0.643ns (82.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.932    -0.570    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.132    -0.438 r  rst_all_reg/Q
                         net (fo=1402, routed)        0.643     0.205    DISPLAY/P2S_LED/rst_all
    SLICE_X0Y91          FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X0Y91          FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.547    -0.221    
                         clock uncertainty            0.215    -0.006    
    SLICE_X0Y91          FDSE (Hold_fdse_C_S)        -0.020    -0.026    DISPLAY/P2S_LED/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.132ns (17.033%)  route 0.643ns (82.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.932    -0.570    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.132    -0.438 r  rst_all_reg/Q
                         net (fo=1402, routed)        0.643     0.205    DISPLAY/P2S_LED/rst_all
    SLICE_X0Y91          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X0Y91          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.547    -0.221    
                         clock uncertainty            0.215    -0.006    
    SLICE_X0Y91          FDRE (Hold_fdre_C_R)        -0.020    -0.026    DISPLAY/P2S_LED/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.132ns (17.033%)  route 0.643ns (82.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.932    -0.570    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.132    -0.438 r  rst_all_reg/Q
                         net (fo=1402, routed)        0.643     0.205    DISPLAY/P2S_LED/rst_all
    SLICE_X0Y91          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X0Y91          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.547    -0.221    
                         clock uncertainty            0.215    -0.006    
    SLICE_X0Y91          FDRE (Hold_fdre_C_R)        -0.020    -0.026    DISPLAY/P2S_LED/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.132ns (17.033%)  route 0.643ns (82.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.932    -0.570    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.132    -0.438 r  rst_all_reg/Q
                         net (fo=1402, routed)        0.643     0.205    DISPLAY/P2S_LED/rst_all
    SLICE_X0Y91          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X0Y91          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.547    -0.221    
                         clock uncertainty            0.215    -0.006    
    SLICE_X0Y91          FDRE (Hold_fdre_C_R)        -0.020    -0.026    DISPLAY/P2S_LED/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.132ns (15.910%)  route 0.698ns (84.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.932    -0.570    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.132    -0.438 r  rst_all_reg/Q
                         net (fo=1402, routed)        0.698     0.260    DISPLAY/rst_all
    SLICE_X1Y88          FDRE                                         r  DISPLAY/clk_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.211    -0.768    DISPLAY/CLK_OUT3
    SLICE_X1Y88          FDRE                                         r  DISPLAY/clk_count_reg[16]/C
                         clock pessimism              0.547    -0.222    
                         clock uncertainty            0.215    -0.007    
    SLICE_X1Y88          FDRE (Hold_fdre_C_R)        -0.020    -0.027    DISPLAY/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.132ns (15.910%)  route 0.698ns (84.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.932    -0.570    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.132    -0.438 r  rst_all_reg/Q
                         net (fo=1402, routed)        0.698     0.260    DISPLAY/rst_all
    SLICE_X1Y88          FDRE                                         r  DISPLAY/clk_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.211    -0.768    DISPLAY/CLK_OUT3
    SLICE_X1Y88          FDRE                                         r  DISPLAY/clk_count_reg[17]/C
                         clock pessimism              0.547    -0.222    
                         clock uncertainty            0.215    -0.007    
    SLICE_X1Y88          FDRE (Hold_fdre_C_R)        -0.020    -0.027    DISPLAY/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.132ns (15.910%)  route 0.698ns (84.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.932    -0.570    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.132    -0.438 r  rst_all_reg/Q
                         net (fo=1402, routed)        0.698     0.260    DISPLAY/rst_all
    SLICE_X1Y88          FDRE                                         r  DISPLAY/clk_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.211    -0.768    DISPLAY/CLK_OUT3
    SLICE_X1Y88          FDRE                                         r  DISPLAY/clk_count_reg[18]/C
                         clock pessimism              0.547    -0.222    
                         clock uncertainty            0.215    -0.007    
    SLICE_X1Y88          FDRE (Hold_fdre_C_R)        -0.020    -0.027    DISPLAY/clk_count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.132ns (15.910%)  route 0.698ns (84.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.932    -0.570    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.132    -0.438 r  rst_all_reg/Q
                         net (fo=1402, routed)        0.698     0.260    DISPLAY/rst_all
    SLICE_X1Y88          FDRE                                         r  DISPLAY/clk_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.211    -0.768    DISPLAY/CLK_OUT3
    SLICE_X1Y88          FDRE                                         r  DISPLAY/clk_count_reg[19]/C
                         clock pessimism              0.547    -0.222    
                         clock uncertainty            0.215    -0.007    
    SLICE_X1Y88          FDRE (Hold_fdre_C_R)        -0.020    -0.027    DISPLAY/clk_count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.287    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       42.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.411ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[6][1]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.725ns  (logic 0.338ns (3.476%)  route 9.387ns (96.524%))
  Logic Levels:           0  
  Clock Path Skew:        2.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.662ns = ( 51.662 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.128    -0.968    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.338    -0.630 f  rst_all_reg/Q
                         net (fo=1402, routed)        9.387     8.757    core/register/rst_all
    SLICE_X17Y47         FDCE                                         f  core/register/register_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.131    51.662    core/register/debug_clk
    SLICE_X17Y47         FDCE                                         r  core/register/register_reg[6][1]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.587    
                         clock uncertainty           -0.095    51.492    
    SLICE_X17Y47         FDCE (Recov_fdce_C_CLR)     -0.324    51.168    core/register/register_reg[6][1]
  -------------------------------------------------------------------
                         required time                         51.168    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                 42.411    

Slack (MET) :             42.411ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[6][4]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.725ns  (logic 0.338ns (3.476%)  route 9.387ns (96.524%))
  Logic Levels:           0  
  Clock Path Skew:        2.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.662ns = ( 51.662 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.128    -0.968    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.338    -0.630 f  rst_all_reg/Q
                         net (fo=1402, routed)        9.387     8.757    core/register/rst_all
    SLICE_X17Y47         FDCE                                         f  core/register/register_reg[6][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.131    51.662    core/register/debug_clk
    SLICE_X17Y47         FDCE                                         r  core/register/register_reg[6][4]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.587    
                         clock uncertainty           -0.095    51.492    
    SLICE_X17Y47         FDCE (Recov_fdce_C_CLR)     -0.324    51.168    core/register/register_reg[6][4]
  -------------------------------------------------------------------
                         required time                         51.168    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                 42.411    

Slack (MET) :             42.704ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][10]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.460ns  (logic 0.338ns (3.573%)  route 9.122ns (96.427%))
  Logic Levels:           0  
  Clock Path Skew:        2.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.663ns = ( 51.663 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.128    -0.968    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.338    -0.630 f  rst_all_reg/Q
                         net (fo=1402, routed)        9.122     8.491    core/register/rst_all
    SLICE_X14Y44         FDCE                                         f  core/register/register_reg[31][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.132    51.663    core/register/debug_clk
    SLICE_X14Y44         FDCE                                         r  core/register/register_reg[31][10]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.588    
                         clock uncertainty           -0.095    51.493    
    SLICE_X14Y44         FDCE (Recov_fdce_C_CLR)     -0.297    51.196    core/register/register_reg[31][10]
  -------------------------------------------------------------------
                         required time                         51.196    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                 42.704    

Slack (MET) :             42.704ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][3]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.460ns  (logic 0.338ns (3.573%)  route 9.122ns (96.427%))
  Logic Levels:           0  
  Clock Path Skew:        2.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.663ns = ( 51.663 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.128    -0.968    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.338    -0.630 f  rst_all_reg/Q
                         net (fo=1402, routed)        9.122     8.491    core/register/rst_all
    SLICE_X14Y44         FDCE                                         f  core/register/register_reg[31][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.132    51.663    core/register/debug_clk
    SLICE_X14Y44         FDCE                                         r  core/register/register_reg[31][3]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.588    
                         clock uncertainty           -0.095    51.493    
    SLICE_X14Y44         FDCE (Recov_fdce_C_CLR)     -0.297    51.196    core/register/register_reg[31][3]
  -------------------------------------------------------------------
                         required time                         51.196    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                 42.704    

Slack (MET) :             42.704ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.460ns  (logic 0.338ns (3.573%)  route 9.122ns (96.427%))
  Logic Levels:           0  
  Clock Path Skew:        2.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.663ns = ( 51.663 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.128    -0.968    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.338    -0.630 f  rst_all_reg/Q
                         net (fo=1402, routed)        9.122     8.491    core/register/rst_all
    SLICE_X14Y44         FDCE                                         f  core/register/register_reg[31][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.132    51.663    core/register/debug_clk
    SLICE_X14Y44         FDCE                                         r  core/register/register_reg[31][8]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.588    
                         clock uncertainty           -0.095    51.493    
    SLICE_X14Y44         FDCE (Recov_fdce_C_CLR)     -0.297    51.196    core/register/register_reg[31][8]
  -------------------------------------------------------------------
                         required time                         51.196    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                 42.704    

Slack (MET) :             44.876ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][9]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.054ns  (logic 0.338ns (4.792%)  route 6.716ns (95.208%))
  Logic Levels:           0  
  Clock Path Skew:        2.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 51.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.128    -0.968    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.338    -0.630 f  rst_all_reg/Q
                         net (fo=1402, routed)        6.716     6.086    core/register/rst_all
    SLICE_X9Y50          FDCE                                         f  core/register/register_reg[31][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        1.926    51.456    core/register/debug_clk
    SLICE_X9Y50          FDCE                                         r  core/register/register_reg[31][9]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.381    
                         clock uncertainty           -0.095    51.286    
    SLICE_X9Y50          FDCE (Recov_fdce_C_CLR)     -0.324    50.962    core/register/register_reg[31][9]
  -------------------------------------------------------------------
                         required time                         50.962    
                         arrival time                          -6.086    
  -------------------------------------------------------------------
                         slack                                 44.876    

Slack (MET) :             44.935ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[24][1]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.201ns  (logic 0.338ns (4.694%)  route 6.863ns (95.306%))
  Logic Levels:           0  
  Clock Path Skew:        2.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.662ns = ( 51.662 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.128    -0.968    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.338    -0.630 f  rst_all_reg/Q
                         net (fo=1402, routed)        6.863     6.233    core/register/rst_all
    SLICE_X15Y42         FDCE                                         f  core/register/register_reg[24][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.131    51.662    core/register/debug_clk
    SLICE_X15Y42         FDCE                                         r  core/register/register_reg[24][1]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.587    
                         clock uncertainty           -0.095    51.492    
    SLICE_X15Y42         FDCE (Recov_fdce_C_CLR)     -0.324    51.168    core/register/register_reg[24][1]
  -------------------------------------------------------------------
                         required time                         51.168    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                 44.935    

Slack (MET) :             44.935ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[24][2]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.201ns  (logic 0.338ns (4.694%)  route 6.863ns (95.306%))
  Logic Levels:           0  
  Clock Path Skew:        2.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.662ns = ( 51.662 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.128    -0.968    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.338    -0.630 f  rst_all_reg/Q
                         net (fo=1402, routed)        6.863     6.233    core/register/rst_all
    SLICE_X15Y42         FDCE                                         f  core/register/register_reg[24][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.131    51.662    core/register/debug_clk
    SLICE_X15Y42         FDCE                                         r  core/register/register_reg[24][2]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.587    
                         clock uncertainty           -0.095    51.492    
    SLICE_X15Y42         FDCE (Recov_fdce_C_CLR)     -0.324    51.168    core/register/register_reg[24][2]
  -------------------------------------------------------------------
                         required time                         51.168    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                 44.935    

Slack (MET) :             44.935ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[24][8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.201ns  (logic 0.338ns (4.694%)  route 6.863ns (95.306%))
  Logic Levels:           0  
  Clock Path Skew:        2.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.662ns = ( 51.662 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.128    -0.968    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.338    -0.630 f  rst_all_reg/Q
                         net (fo=1402, routed)        6.863     6.233    core/register/rst_all
    SLICE_X15Y42         FDCE                                         f  core/register/register_reg[24][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.131    51.662    core/register/debug_clk
    SLICE_X15Y42         FDCE                                         r  core/register/register_reg[24][8]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.587    
                         clock uncertainty           -0.095    51.492    
    SLICE_X15Y42         FDCE (Recov_fdce_C_CLR)     -0.324    51.168    core/register/register_reg[24][8]
  -------------------------------------------------------------------
                         required time                         51.168    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                 44.935    

Slack (MET) :             44.962ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[6][8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.201ns  (logic 0.338ns (4.694%)  route 6.863ns (95.306%))
  Logic Levels:           0  
  Clock Path Skew:        2.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.662ns = ( 51.662 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.128    -0.968    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.338    -0.630 f  rst_all_reg/Q
                         net (fo=1402, routed)        6.863     6.233    core/register/rst_all
    SLICE_X14Y42         FDCE                                         f  core/register/register_reg[6][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        2.131    51.662    core/register/debug_clk
    SLICE_X14Y42         FDCE                                         r  core/register/register_reg[6][8]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.587    
                         clock uncertainty           -0.095    51.492    
    SLICE_X14Y42         FDCE (Recov_fdce_C_CLR)     -0.297    51.195    core/register/register_reg[6][8]
  -------------------------------------------------------------------
                         required time                         51.195    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                 44.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[18]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.132ns (6.873%)  route 1.788ns (93.127%))
  Logic Levels:           0  
  Clock Path Skew:        1.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.932    -0.570    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.132    -0.438 f  rst_all_reg/Q
                         net (fo=1402, routed)        1.788     1.351    core/reg_MEM_WB/rst_all
    SLICE_X8Y65          FDCE                                         f  core/reg_MEM_WB/PCurrent_WB_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        1.168     0.824    core/reg_MEM_WB/debug_clk
    SLICE_X8Y65          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[18]/C
                         clock pessimism              0.477     1.301    
    SLICE_X8Y65          FDCE (Remov_fdce_C_CLR)     -0.065     1.236    core/reg_MEM_WB/PCurrent_WB_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/mem_r_MEM_reg/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.132ns (6.879%)  route 1.787ns (93.121%))
  Logic Levels:           0  
  Clock Path Skew:        1.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.932    -0.570    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.132    -0.438 f  rst_all_reg/Q
                         net (fo=1402, routed)        1.787     1.349    core/reg_EXE_MEM/rst_all
    SLICE_X11Y66         FDCE                                         f  core/reg_EXE_MEM/mem_r_MEM_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        1.167     0.823    core/reg_EXE_MEM/debug_clk
    SLICE_X11Y66         FDCE                                         r  core/reg_EXE_MEM/mem_r_MEM_reg/C
                         clock pessimism              0.477     1.300    
    SLICE_X11Y66         FDCE (Remov_fdce_C_CLR)     -0.085     1.215    core/reg_EXE_MEM/mem_r_MEM_reg
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[12][28]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.132ns (6.634%)  route 1.858ns (93.366%))
  Logic Levels:           0  
  Clock Path Skew:        1.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.932    -0.570    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.132    -0.438 f  rst_all_reg/Q
                         net (fo=1402, routed)        1.858     1.420    core/exp_unit/csr/rst_all
    SLICE_X10Y59         FDCE                                         f  core/exp_unit/csr/CSR_reg[12][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        1.173     0.829    core/exp_unit/csr/debug_clk
    SLICE_X10Y59         FDCE                                         r  core/exp_unit/csr/CSR_reg[12][28]/C
                         clock pessimism              0.477     1.306    
    SLICE_X10Y59         FDCE (Remov_fdce_C_CLR)     -0.065     1.241    core/exp_unit/csr/CSR_reg[12][28]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/epc_reg[18]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.132ns (6.607%)  route 1.866ns (93.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.932    -0.570    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.132    -0.438 f  rst_all_reg/Q
                         net (fo=1402, routed)        1.866     1.428    core/exp_unit/rst_all
    SLICE_X8Y64          FDCE                                         f  core/exp_unit/epc_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        1.169     0.825    core/exp_unit/debug_clk
    SLICE_X8Y64          FDCE                                         r  core/exp_unit/epc_reg[18]/C
                         clock pessimism              0.477     1.302    
    SLICE_X8Y64          FDCE (Remov_fdce_C_CLR)     -0.065     1.237    core/exp_unit/epc_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/isFlushed_reg/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.132ns (6.589%)  route 1.871ns (93.411%))
  Logic Levels:           0  
  Clock Path Skew:        1.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.932    -0.570    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.132    -0.438 f  rst_all_reg/Q
                         net (fo=1402, routed)        1.871     1.433    core/reg_IF_ID/rst_all
    SLICE_X8Y63          FDCE                                         f  core/reg_IF_ID/isFlushed_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        1.169     0.825    core/reg_IF_ID/debug_clk
    SLICE_X8Y63          FDCE                                         r  core/reg_IF_ID/isFlushed_reg/C
                         clock pessimism              0.477     1.302    
    SLICE_X8Y63          FDCE (Remov_fdce_C_CLR)     -0.065     1.237    core/reg_IF_ID/isFlushed_reg
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/IR_EX_reg[21]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.132ns (6.607%)  route 1.866ns (93.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.932    -0.570    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.132    -0.438 f  rst_all_reg/Q
                         net (fo=1402, routed)        1.866     1.428    core/reg_ID_EX/rst_all
    SLICE_X9Y64          FDCE                                         f  core/reg_ID_EX/IR_EX_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        1.169     0.825    core/reg_ID_EX/debug_clk
    SLICE_X9Y64          FDCE                                         r  core/reg_ID_EX/IR_EX_reg[21]/C
                         clock pessimism              0.477     1.302    
    SLICE_X9Y64          FDCE (Remov_fdce_C_CLR)     -0.085     1.217    core/reg_ID_EX/IR_EX_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/IR_EX_reg[22]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.132ns (6.607%)  route 1.866ns (93.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.932    -0.570    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.132    -0.438 f  rst_all_reg/Q
                         net (fo=1402, routed)        1.866     1.428    core/reg_ID_EX/rst_all
    SLICE_X9Y64          FDCE                                         f  core/reg_ID_EX/IR_EX_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        1.169     0.825    core/reg_ID_EX/debug_clk
    SLICE_X9Y64          FDCE                                         r  core/reg_ID_EX/IR_EX_reg[22]/C
                         clock pessimism              0.477     1.302    
    SLICE_X9Y64          FDCE (Remov_fdce_C_CLR)     -0.085     1.217    core/reg_ID_EX/IR_EX_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/epc_reg[25]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.132ns (6.589%)  route 1.871ns (93.411%))
  Logic Levels:           0  
  Clock Path Skew:        1.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.932    -0.570    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.132    -0.438 f  rst_all_reg/Q
                         net (fo=1402, routed)        1.871     1.433    core/exp_unit/rst_all
    SLICE_X9Y63          FDCE                                         f  core/exp_unit/epc_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        1.169     0.825    core/exp_unit/debug_clk
    SLICE_X9Y63          FDCE                                         r  core/exp_unit/epc_reg[25]/C
                         clock pessimism              0.477     1.302    
    SLICE_X9Y63          FDCE (Remov_fdce_C_CLR)     -0.085     1.217    core/exp_unit/epc_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/epc_reg[29]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.132ns (6.589%)  route 1.871ns (93.411%))
  Logic Levels:           0  
  Clock Path Skew:        1.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.932    -0.570    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.132    -0.438 f  rst_all_reg/Q
                         net (fo=1402, routed)        1.871     1.433    core/exp_unit/rst_all
    SLICE_X9Y63          FDCE                                         f  core/exp_unit/epc_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        1.169     0.825    core/exp_unit/debug_clk
    SLICE_X9Y63          FDCE                                         r  core/exp_unit/epc_reg[29]/C
                         clock pessimism              0.477     1.302    
    SLICE_X9Y63          FDCE (Remov_fdce_C_CLR)     -0.085     1.217    core/exp_unit/epc_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[13][28]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.132ns (6.441%)  route 1.917ns (93.559%))
  Logic Levels:           0  
  Clock Path Skew:        1.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.932    -0.570    clk_cpu
    SLICE_X4Y94          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.132    -0.438 f  rst_all_reg/Q
                         net (fo=1402, routed)        1.917     1.479    core/exp_unit/csr/rst_all
    SLICE_X8Y56          FDCE                                         f  core/exp_unit/csr/CSR_reg[13][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2680, routed)        1.174     0.830    core/exp_unit/csr/debug_clk
    SLICE_X8Y56          FDCE                                         r  core/exp_unit/csr/CSR_reg[13][28]/C
                         clock pessimism              0.477     1.307    
    SLICE_X8Y56          FDCE (Remov_fdce_C_CLR)     -0.065     1.242    core/exp_unit/csr/CSR_reg[13][28]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.237    





