Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date              : Mon Sep 28 01:42:41 2015
| Host              : voja-PC running 64-bit Service Pack 1  (build 7601)
| Command           : report_clock_utilization -file top_level_clock_utilization_routed.rpt
| Design            : top_level
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    2 |        32 |         0 |
| BUFH  |    0 |        72 |         0 |
| BUFIO |    0 |        16 |         0 |
| MMCM  |    0 |         4 |         0 |
| PLL   |    0 |         4 |         0 |
| BUFR  |    0 |        16 |         0 |
| BUFMR |    0 |         8 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+--------------------+---------------+--------------+-------+
|       |                    |               |   Num Loads  |       |
+-------+--------------------+---------------+------+-------+-------+
| Index | BUFG Cell          | Net Name      | BELs | Sites | Fixed |
+-------+--------------------+---------------+------+-------+-------+
|     1 | clk_IBUF_BUFG_inst | clk_IBUF_BUFG |   64 |    30 |    no |
|     2 | bclk_BUFG_inst     | bclk_BUFG     |   74 |    68 |    no |
+-------+--------------------+---------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+--------------------------------------------------+------------------------------------------------------+--------------+-------+
|       |                                                  |                                                      |   Num Loads  |       |
+-------+--------------------------------------------------+------------------------------------------------------+------+-------+-------+
| Index | Local Clk Src                                    | Net Name                                             | BELs | Sites | Fixed |
+-------+--------------------------------------------------+------------------------------------------------------+------+-------+-------+
|     1 | rx_control_mod/data_next_count_reg[0]_LDC_i_1    | rx_control_mod/data_next_count_reg[0]_LDC_i_1_n_0    |    2 |     2 |    no |
|     2 | rx_control_mod/data_next_count_reg[1]_LDC_i_1    | rx_control_mod/data_next_count_reg[1]_LDC_i_1_n_0    |    2 |     2 |    no |
|     3 | rx_control_mod/data_next_count_reg[2]_LDC_i_1    | rx_control_mod/data_next_count_reg[2]_LDC_i_1_n_0    |    2 |     2 |    no |
|     4 | rx_control_mod/next_count_reg[0]_LDC_i_1         | rx_control_mod/next_count_reg[0]_LDC_i_1_n_0         |    2 |     2 |    no |
|     5 | rx_control_mod/next_count_reg[1]_LDC_i_1         | rx_control_mod/next_count_reg[1]_LDC_i_1_n_0         |    2 |     2 |    no |
|     6 | rx_control_mod/next_count_reg[2]_LDC_i_1         | rx_control_mod/next_count_reg[2]_LDC_i_1_n_0         |    2 |     2 |    no |
|     7 | rx_control_mod/next_count_reg[3]_LDC_i_1         | rx_control_mod/next_count_reg[3]_LDC_i_1_n_0         |    2 |     2 |    no |
|     8 | rx_control_mod/next_rec_reg[0]_LDC_i_1           | rx_control_mod/next_rec_reg[0]_LDC_i_1_n_0           |    2 |     2 |    no |
|     9 | rx_control_mod/next_rec_reg[1]_LDC_i_1           | rx_control_mod/next_rec_reg[1]_LDC_i_1_n_0           |    2 |     2 |    no |
|    10 | rx_control_mod/next_rec_reg[2]_LDC_i_1           | rx_control_mod/next_rec_reg[2]_LDC_i_1_n_0           |    2 |     2 |    no |
|    11 | rx_control_mod/next_rec_reg[3]_LDC_i_1           | rx_control_mod/next_rec_reg[3]_LDC_i_1_n_0           |    2 |     2 |    no |
|    12 | rx_control_mod/next_rec_reg[4]_LDC_i_1           | rx_control_mod/next_rec_reg[4]_LDC_i_1_n_0           |    2 |     2 |    no |
|    13 | rx_control_mod/next_rec_reg[5]_LDC_i_1           | rx_control_mod/next_rec_reg[5]_LDC_i_1_n_0           |    2 |     2 |    no |
|    14 | rx_control_mod/next_rec_reg[6]_LDC_i_1           | rx_control_mod/next_rec_reg[6]_LDC_i_1_n_0           |    2 |     2 |    no |
|    15 | rx_control_mod/next_rec_reg[7]_LDC_i_1           | rx_control_mod/next_rec_reg[7]_LDC_i_1_n_0           |    2 |     2 |    no |
|    16 | tx_control_mod/data_next_count_reg[0]_LDC_i_1__0 | tx_control_mod/data_next_count_reg[0]_LDC_i_1__0_n_0 |    2 |     2 |    no |
|    17 | tx_control_mod/data_next_count_reg[1]_LDC_i_1__0 | tx_control_mod/data_next_count_reg[1]_LDC_i_1__0_n_0 |    2 |     2 |    no |
|    18 | tx_control_mod/data_next_count_reg[2]_LDC_i_1__0 | tx_control_mod/data_next_count_reg[2]_LDC_i_1__0_n_0 |    2 |     2 |    no |
|    19 | tx_control_mod/next_count_reg[0]_LDC_i_1__0      | tx_control_mod/next_count_reg[0]_LDC_i_1__0_n_0      |    2 |     2 |    no |
|    20 | tx_control_mod/next_count_reg[1]_LDC_i_1__0      | tx_control_mod/next_count_reg[1]_LDC_i_1__0_n_0      |    2 |     2 |    no |
|    21 | tx_control_mod/next_count_reg[2]_LDC_i_1__0      | tx_control_mod/next_count_reg[2]_LDC_i_1__0_n_0      |    2 |     2 |    no |
|    22 | tx_control_mod/next_count_reg[3]_LDC_i_1__0      | tx_control_mod/next_count_reg[3]_LDC_i_1__0_n_0      |    2 |     2 |    no |
|    23 | tx_control_mod/next_state_reg_reg[0]_LDC_i_1     | tx_control_mod/next_state_reg_reg[0]_LDC_i_1_n_0     |    2 |     2 |    no |
|    24 | tx_control_mod/next_state_reg_reg[1]_LDC_i_1     | tx_control_mod/next_state_reg_reg[1]_LDC_i_1_n_0     |    2 |     2 |    no |
|    25 | tx_control_mod/tsr_next_reg[0]_LDC_i_1           | tx_control_mod/tsr_next_reg[0]_LDC_i_1_n_0           |    2 |     2 |    no |
|    26 | tx_control_mod/tsr_next_reg[1]_LDC_i_1           | tx_control_mod/tsr_next_reg[1]_LDC_i_1_n_0           |    2 |     2 |    no |
|    27 | tx_control_mod/tsr_next_reg[2]_LDC_i_1           | tx_control_mod/tsr_next_reg[2]_LDC_i_1_n_0           |    2 |     2 |    no |
|    28 | tx_control_mod/tsr_next_reg[3]_LDC_i_1           | tx_control_mod/tsr_next_reg[3]_LDC_i_1_n_0           |    2 |     2 |    no |
|    29 | tx_control_mod/tsr_next_reg[4]_LDC_i_1           | tx_control_mod/tsr_next_reg[4]_LDC_i_1_n_0           |    2 |     2 |    no |
|    30 | tx_control_mod/tsr_next_reg[5]_LDC_i_1           | tx_control_mod/tsr_next_reg[5]_LDC_i_1_n_0           |    2 |     2 |    no |
|    31 | tx_control_mod/tsr_next_reg[6]_LDC_i_1           | tx_control_mod/tsr_next_reg[6]_LDC_i_1_n_0           |    2 |     2 |    no |
|    32 | tx_control_mod/tsr_next_reg[7]_LDC_i_1           | tx_control_mod/tsr_next_reg[7]_LDC_i_1_n_0           |    2 |     2 |    no |
|    33 | rx_control_mod/next_state_reg_reg[2]_LDC_i_1     | rx_control_mod/next_state_reg_reg[2]_LDC_i_1_n_0     |    4 |     2 |    no |
+-------+--------------------------------------------------+------------------------------------------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  171 | 20000 |    0 |  4000 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 25600 |    0 |  3400 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  3400 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  3400 |    0 |    60 |    0 |    30 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        | BUFHCE_X0Y9 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  64 |     0 |        0 | clk_IBUF_BUFG  |
| BUFG        | BUFHCE_X0Y8 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  74 |     0 |        0 | bclk_BUFG      |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells bclk_BUFG_inst]
set_property LOC BUFGCTRL_X0Y1 [get_cells clk_IBUF_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y28 [get_ports clk]

# Clock net "bclk_BUFG" driven by instance "bclk_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_bclk_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_bclk_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="bclk_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_bclk_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_clk_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_IBUF_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "rx_control_mod/data_next_count_reg[0]_LDC_i_1_n_0" driven by instance "rx_control_mod/data_next_count_reg[0]_LDC_i_1" located at site "SLICE_X5Y13"
#startgroup
create_pblock {CLKAG_rx_control_mod/data_next_count_reg[0]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_rx_control_mod/data_next_count_reg[0]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="rx_control_mod/data_next_count_reg[0]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_rx_control_mod/data_next_count_reg[0]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "rx_control_mod/data_next_count_reg[1]_LDC_i_1_n_0" driven by instance "rx_control_mod/data_next_count_reg[1]_LDC_i_1" located at site "SLICE_X4Y13"
#startgroup
create_pblock {CLKAG_rx_control_mod/data_next_count_reg[1]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_rx_control_mod/data_next_count_reg[1]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="rx_control_mod/data_next_count_reg[1]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_rx_control_mod/data_next_count_reg[1]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "rx_control_mod/data_next_count_reg[2]_LDC_i_1_n_0" driven by instance "rx_control_mod/data_next_count_reg[2]_LDC_i_1" located at site "SLICE_X5Y13"
#startgroup
create_pblock {CLKAG_rx_control_mod/data_next_count_reg[2]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_rx_control_mod/data_next_count_reg[2]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="rx_control_mod/data_next_count_reg[2]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_rx_control_mod/data_next_count_reg[2]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "rx_control_mod/next_count_reg[0]_LDC_i_1_n_0" driven by instance "rx_control_mod/next_count_reg[0]_LDC_i_1" located at site "SLICE_X3Y12"
#startgroup
create_pblock {CLKAG_rx_control_mod/next_count_reg[0]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_rx_control_mod/next_count_reg[0]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="rx_control_mod/next_count_reg[0]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_rx_control_mod/next_count_reg[0]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "rx_control_mod/next_count_reg[1]_LDC_i_1_n_0" driven by instance "rx_control_mod/next_count_reg[1]_LDC_i_1" located at site "SLICE_X1Y11"
#startgroup
create_pblock {CLKAG_rx_control_mod/next_count_reg[1]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_rx_control_mod/next_count_reg[1]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="rx_control_mod/next_count_reg[1]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_rx_control_mod/next_count_reg[1]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "rx_control_mod/next_count_reg[2]_LDC_i_1_n_0" driven by instance "rx_control_mod/next_count_reg[2]_LDC_i_1" located at site "SLICE_X1Y12"
#startgroup
create_pblock {CLKAG_rx_control_mod/next_count_reg[2]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_rx_control_mod/next_count_reg[2]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="rx_control_mod/next_count_reg[2]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_rx_control_mod/next_count_reg[2]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "rx_control_mod/next_count_reg[3]_LDC_i_1_n_0" driven by instance "rx_control_mod/next_count_reg[3]_LDC_i_1" located at site "SLICE_X3Y12"
#startgroup
create_pblock {CLKAG_rx_control_mod/next_count_reg[3]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_rx_control_mod/next_count_reg[3]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="rx_control_mod/next_count_reg[3]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_rx_control_mod/next_count_reg[3]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "rx_control_mod/next_rec_reg[0]_LDC_i_1_n_0" driven by instance "rx_control_mod/next_rec_reg[0]_LDC_i_1" located at site "SLICE_X5Y9"
#startgroup
create_pblock {CLKAG_rx_control_mod/next_rec_reg[0]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_rx_control_mod/next_rec_reg[0]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="rx_control_mod/next_rec_reg[0]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_rx_control_mod/next_rec_reg[0]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "rx_control_mod/next_rec_reg[1]_LDC_i_1_n_0" driven by instance "rx_control_mod/next_rec_reg[1]_LDC_i_1" located at site "SLICE_X3Y9"
#startgroup
create_pblock {CLKAG_rx_control_mod/next_rec_reg[1]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_rx_control_mod/next_rec_reg[1]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="rx_control_mod/next_rec_reg[1]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_rx_control_mod/next_rec_reg[1]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "rx_control_mod/next_rec_reg[2]_LDC_i_1_n_0" driven by instance "rx_control_mod/next_rec_reg[2]_LDC_i_1" located at site "SLICE_X3Y9"
#startgroup
create_pblock {CLKAG_rx_control_mod/next_rec_reg[2]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_rx_control_mod/next_rec_reg[2]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="rx_control_mod/next_rec_reg[2]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_rx_control_mod/next_rec_reg[2]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "rx_control_mod/next_rec_reg[3]_LDC_i_1_n_0" driven by instance "rx_control_mod/next_rec_reg[3]_LDC_i_1" located at site "SLICE_X6Y9"
#startgroup
create_pblock {CLKAG_rx_control_mod/next_rec_reg[3]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_rx_control_mod/next_rec_reg[3]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="rx_control_mod/next_rec_reg[3]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_rx_control_mod/next_rec_reg[3]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "rx_control_mod/next_rec_reg[4]_LDC_i_1_n_0" driven by instance "rx_control_mod/next_rec_reg[4]_LDC_i_1" located at site "SLICE_X4Y10"
#startgroup
create_pblock {CLKAG_rx_control_mod/next_rec_reg[4]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_rx_control_mod/next_rec_reg[4]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="rx_control_mod/next_rec_reg[4]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_rx_control_mod/next_rec_reg[4]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "rx_control_mod/next_rec_reg[5]_LDC_i_1_n_0" driven by instance "rx_control_mod/next_rec_reg[5]_LDC_i_1" located at site "SLICE_X6Y9"
#startgroup
create_pblock {CLKAG_rx_control_mod/next_rec_reg[5]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_rx_control_mod/next_rec_reg[5]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="rx_control_mod/next_rec_reg[5]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_rx_control_mod/next_rec_reg[5]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "rx_control_mod/next_rec_reg[6]_LDC_i_1_n_0" driven by instance "rx_control_mod/next_rec_reg[6]_LDC_i_1" located at site "SLICE_X4Y9"
#startgroup
create_pblock {CLKAG_rx_control_mod/next_rec_reg[6]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_rx_control_mod/next_rec_reg[6]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="rx_control_mod/next_rec_reg[6]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_rx_control_mod/next_rec_reg[6]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "rx_control_mod/next_rec_reg[7]_LDC_i_1_n_0" driven by instance "rx_control_mod/next_rec_reg[7]_LDC_i_1" located at site "SLICE_X5Y11"
#startgroup
create_pblock {CLKAG_rx_control_mod/next_rec_reg[7]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_rx_control_mod/next_rec_reg[7]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="rx_control_mod/next_rec_reg[7]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_rx_control_mod/next_rec_reg[7]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "rx_control_mod/next_state_reg_reg[2]_LDC_i_1_n_0" driven by instance "rx_control_mod/next_state_reg_reg[2]_LDC_i_1" located at site "SLICE_X5Y12"
#startgroup
create_pblock {CLKAG_rx_control_mod/next_state_reg_reg[2]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_rx_control_mod/next_state_reg_reg[2]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="rx_control_mod/next_state_reg_reg[2]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_rx_control_mod/next_state_reg_reg[2]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "tx_control_mod/data_next_count_reg[0]_LDC_i_1__0_n_0" driven by instance "tx_control_mod/data_next_count_reg[0]_LDC_i_1__0" located at site "SLICE_X5Y18"
#startgroup
create_pblock {CLKAG_tx_control_mod/data_next_count_reg[0]_LDC_i_1__0_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_tx_control_mod/data_next_count_reg[0]_LDC_i_1__0_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="tx_control_mod/data_next_count_reg[0]_LDC_i_1__0_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_tx_control_mod/data_next_count_reg[0]_LDC_i_1__0_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "tx_control_mod/data_next_count_reg[1]_LDC_i_1__0_n_0" driven by instance "tx_control_mod/data_next_count_reg[1]_LDC_i_1__0" located at site "SLICE_X7Y15"
#startgroup
create_pblock {CLKAG_tx_control_mod/data_next_count_reg[1]_LDC_i_1__0_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_tx_control_mod/data_next_count_reg[1]_LDC_i_1__0_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="tx_control_mod/data_next_count_reg[1]_LDC_i_1__0_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_tx_control_mod/data_next_count_reg[1]_LDC_i_1__0_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "tx_control_mod/data_next_count_reg[2]_LDC_i_1__0_n_0" driven by instance "tx_control_mod/data_next_count_reg[2]_LDC_i_1__0" located at site "SLICE_X5Y16"
#startgroup
create_pblock {CLKAG_tx_control_mod/data_next_count_reg[2]_LDC_i_1__0_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_tx_control_mod/data_next_count_reg[2]_LDC_i_1__0_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="tx_control_mod/data_next_count_reg[2]_LDC_i_1__0_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_tx_control_mod/data_next_count_reg[2]_LDC_i_1__0_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "tx_control_mod/next_count_reg[0]_LDC_i_1__0_n_0" driven by instance "tx_control_mod/next_count_reg[0]_LDC_i_1__0" located at site "SLICE_X4Y20"
#startgroup
create_pblock {CLKAG_tx_control_mod/next_count_reg[0]_LDC_i_1__0_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_tx_control_mod/next_count_reg[0]_LDC_i_1__0_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="tx_control_mod/next_count_reg[0]_LDC_i_1__0_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_tx_control_mod/next_count_reg[0]_LDC_i_1__0_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "tx_control_mod/next_count_reg[1]_LDC_i_1__0_n_0" driven by instance "tx_control_mod/next_count_reg[1]_LDC_i_1__0" located at site "SLICE_X6Y17"
#startgroup
create_pblock {CLKAG_tx_control_mod/next_count_reg[1]_LDC_i_1__0_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_tx_control_mod/next_count_reg[1]_LDC_i_1__0_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="tx_control_mod/next_count_reg[1]_LDC_i_1__0_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_tx_control_mod/next_count_reg[1]_LDC_i_1__0_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "tx_control_mod/next_count_reg[2]_LDC_i_1__0_n_0" driven by instance "tx_control_mod/next_count_reg[2]_LDC_i_1__0" located at site "SLICE_X6Y19"
#startgroup
create_pblock {CLKAG_tx_control_mod/next_count_reg[2]_LDC_i_1__0_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_tx_control_mod/next_count_reg[2]_LDC_i_1__0_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="tx_control_mod/next_count_reg[2]_LDC_i_1__0_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_tx_control_mod/next_count_reg[2]_LDC_i_1__0_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "tx_control_mod/next_count_reg[3]_LDC_i_1__0_n_0" driven by instance "tx_control_mod/next_count_reg[3]_LDC_i_1__0" located at site "SLICE_X7Y20"
#startgroup
create_pblock {CLKAG_tx_control_mod/next_count_reg[3]_LDC_i_1__0_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_tx_control_mod/next_count_reg[3]_LDC_i_1__0_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="tx_control_mod/next_count_reg[3]_LDC_i_1__0_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_tx_control_mod/next_count_reg[3]_LDC_i_1__0_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "tx_control_mod/next_state_reg_reg[0]_LDC_i_1_n_0" driven by instance "tx_control_mod/next_state_reg_reg[0]_LDC_i_1" located at site "SLICE_X7Y16"
#startgroup
create_pblock {CLKAG_tx_control_mod/next_state_reg_reg[0]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_tx_control_mod/next_state_reg_reg[0]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="tx_control_mod/next_state_reg_reg[0]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_tx_control_mod/next_state_reg_reg[0]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "tx_control_mod/next_state_reg_reg[1]_LDC_i_1_n_0" driven by instance "tx_control_mod/next_state_reg_reg[1]_LDC_i_1" located at site "SLICE_X0Y20"
#startgroup
create_pblock {CLKAG_tx_control_mod/next_state_reg_reg[1]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_tx_control_mod/next_state_reg_reg[1]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="tx_control_mod/next_state_reg_reg[1]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_tx_control_mod/next_state_reg_reg[1]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "tx_control_mod/tsr_next_reg[0]_LDC_i_1_n_0" driven by instance "tx_control_mod/tsr_next_reg[0]_LDC_i_1" located at site "SLICE_X1Y20"
#startgroup
create_pblock {CLKAG_tx_control_mod/tsr_next_reg[0]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_tx_control_mod/tsr_next_reg[0]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="tx_control_mod/tsr_next_reg[0]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_tx_control_mod/tsr_next_reg[0]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "tx_control_mod/tsr_next_reg[1]_LDC_i_1_n_0" driven by instance "tx_control_mod/tsr_next_reg[1]_LDC_i_1" located at site "SLICE_X0Y19"
#startgroup
create_pblock {CLKAG_tx_control_mod/tsr_next_reg[1]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_tx_control_mod/tsr_next_reg[1]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="tx_control_mod/tsr_next_reg[1]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_tx_control_mod/tsr_next_reg[1]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "tx_control_mod/tsr_next_reg[2]_LDC_i_1_n_0" driven by instance "tx_control_mod/tsr_next_reg[2]_LDC_i_1" located at site "SLICE_X2Y18"
#startgroup
create_pblock {CLKAG_tx_control_mod/tsr_next_reg[2]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_tx_control_mod/tsr_next_reg[2]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="tx_control_mod/tsr_next_reg[2]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_tx_control_mod/tsr_next_reg[2]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "tx_control_mod/tsr_next_reg[3]_LDC_i_1_n_0" driven by instance "tx_control_mod/tsr_next_reg[3]_LDC_i_1" located at site "SLICE_X3Y18"
#startgroup
create_pblock {CLKAG_tx_control_mod/tsr_next_reg[3]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_tx_control_mod/tsr_next_reg[3]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="tx_control_mod/tsr_next_reg[3]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_tx_control_mod/tsr_next_reg[3]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "tx_control_mod/tsr_next_reg[4]_LDC_i_1_n_0" driven by instance "tx_control_mod/tsr_next_reg[4]_LDC_i_1" located at site "SLICE_X3Y16"
#startgroup
create_pblock {CLKAG_tx_control_mod/tsr_next_reg[4]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_tx_control_mod/tsr_next_reg[4]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="tx_control_mod/tsr_next_reg[4]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_tx_control_mod/tsr_next_reg[4]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "tx_control_mod/tsr_next_reg[5]_LDC_i_1_n_0" driven by instance "tx_control_mod/tsr_next_reg[5]_LDC_i_1" located at site "SLICE_X1Y16"
#startgroup
create_pblock {CLKAG_tx_control_mod/tsr_next_reg[5]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_tx_control_mod/tsr_next_reg[5]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="tx_control_mod/tsr_next_reg[5]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_tx_control_mod/tsr_next_reg[5]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "tx_control_mod/tsr_next_reg[6]_LDC_i_1_n_0" driven by instance "tx_control_mod/tsr_next_reg[6]_LDC_i_1" located at site "SLICE_X2Y22"
#startgroup
create_pblock {CLKAG_tx_control_mod/tsr_next_reg[6]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_tx_control_mod/tsr_next_reg[6]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="tx_control_mod/tsr_next_reg[6]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_tx_control_mod/tsr_next_reg[6]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "tx_control_mod/tsr_next_reg[7]_LDC_i_1_n_0" driven by instance "tx_control_mod/tsr_next_reg[7]_LDC_i_1" located at site "SLICE_X3Y22"
#startgroup
create_pblock {CLKAG_tx_control_mod/tsr_next_reg[7]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_tx_control_mod/tsr_next_reg[7]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="tx_control_mod/tsr_next_reg[7]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_tx_control_mod/tsr_next_reg[7]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup
