$date
	Fri Jul 08 18:03:03 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module UART_TX_tb $end
$var parameter 32 ! WIDTH $end
$var parameter 32 " CLK_PERIOD $end
$var reg 8 # P_DATA_tb [7:0] $end
$var reg 1 $ DATA_VALID_tb $end
$var reg 1 % PAR_EN_tb $end
$var reg 1 & PAR_TYP_tb $end
$var reg 1 ' CLK_tb $end
$var reg 1 ( RST_tb $end
$var wire 1 ) TX_OUT_tb $end
$var wire 1 * Busy_tb $end
$var integer 32 + i $end
$var reg 11 , out [10:0] $end

$scope module DUT $end
$var parameter 32 - WIDTH $end
$var wire 1 . P_DATA [7] $end
$var wire 1 / P_DATA [6] $end
$var wire 1 0 P_DATA [5] $end
$var wire 1 1 P_DATA [4] $end
$var wire 1 2 P_DATA [3] $end
$var wire 1 3 P_DATA [2] $end
$var wire 1 4 P_DATA [1] $end
$var wire 1 5 P_DATA [0] $end
$var wire 1 6 DATA_VALID $end
$var wire 1 7 PAR_EN $end
$var wire 1 8 PAR_TYP $end
$var wire 1 9 CLK $end
$var wire 1 : RST $end
$var wire 1 ) TX_OUT $end
$var wire 1 * Busy $end
$var wire 1 ; ser_done $end
$var wire 1 < ser_en $end
$var wire 1 = ser_data $end
$var wire 1 > par_bit $end
$var wire 1 ? mux_sel [1] $end
$var wire 1 @ mux_sel [0] $end

$scope module mux $end
$var wire 1 = ser_data $end
$var wire 1 ? mux_sel [1] $end
$var wire 1 @ mux_sel [0] $end
$var wire 1 A start_bit $end
$var wire 1 B stop_bit $end
$var wire 1 > par_bit $end
$var wire 1 9 CLK $end
$var wire 1 : RST $end
$var reg 1 C TX_OUT $end
$upscope $end

$scope module serial $end
$var parameter 32 D WIDTH $end
$var wire 1 . P_DATA [7] $end
$var wire 1 / P_DATA [6] $end
$var wire 1 0 P_DATA [5] $end
$var wire 1 1 P_DATA [4] $end
$var wire 1 2 P_DATA [3] $end
$var wire 1 3 P_DATA [2] $end
$var wire 1 4 P_DATA [1] $end
$var wire 1 5 P_DATA [0] $end
$var wire 1 < ser_en $end
$var wire 1 9 CLK $end
$var wire 1 : RST $end
$var reg 1 E ser_done $end
$var reg 1 F ser_data $end
$var integer 32 G bit_index $end
$upscope $end

$scope module parity $end
$var parameter 32 H WIDTH $end
$var wire 1 . P_DATA [7] $end
$var wire 1 / P_DATA [6] $end
$var wire 1 0 P_DATA [5] $end
$var wire 1 1 P_DATA [4] $end
$var wire 1 2 P_DATA [3] $end
$var wire 1 3 P_DATA [2] $end
$var wire 1 4 P_DATA [1] $end
$var wire 1 5 P_DATA [0] $end
$var wire 1 6 DATA_VALID $end
$var wire 1 8 PAR_TYP $end
$var wire 1 9 CLK $end
$var wire 1 : RST $end
$var reg 1 I par_bit $end
$upscope $end

$scope module fsm $end
$var parameter 4 J s0 $end
$var parameter 4 K s1 $end
$var parameter 4 L s2 $end
$var parameter 4 M s3 $end
$var wire 1 6 DATA_VALID $end
$var wire 1 7 PAR_EN $end
$var wire 1 ; ser_done $end
$var wire 1 9 CLK $end
$var wire 1 : RST $end
$var reg 1 N ser_en $end
$var reg 2 O mux_sel [1:0] $end
$var reg 1 P Busy $end
$var reg 5 Q current_state [4:0] $end
$var reg 5 R next_state [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
0$
0%
0&
0'
x(
bx ,
xC
xE
xF
xI
xN
bx O
xP
bx Q
b1 R
b1000 !
b101 "
b1000 -
b1000 D
b1000 H
b1 J
b10 K
b100 L
b1000 M
bx +
bx G
x)
x*
x;
x<
x=
x>
x@
x?
x:
09
08
07
06
05
04
03
02
01
00
0/
0.
1B
0A
$end
#1500
1(
1:
#2500
1'
19
1C
b1 Q
1)
0N
b1 O
0P
0<
1@
0?
0*
#3500
0(
0:
0F
0E
b0 G
0I
0=
0>
0;
#5000
0'
1(
09
1:
#7500
1'
19
#10000
b11001011 #
1$
1%
0'
15
14
12
1/
1.
16
17
09
b10 R
#12500
1'
19
1I
b10 Q
1>
1N
b0 O
1P
b100 R
1<
0@
1*
#15000
b0 +
0'
09
#17500
1'
19
0C
1F
b1 G
b100 Q
0)
1=
b10 O
1?
#20000
0$
bx0 ,
b1 +
0'
06
09
#22500
1'
19
1C
b10 G
1)
#25000
bx10 ,
b10 +
0'
09
#27500
1'
19
0F
b11 G
0=
#30000
bx110 ,
b11 +
0'
09
#32500
1'
19
0C
1F
b100 G
0)
1=
#35000
bx0110 ,
b100 +
0'
09
#37500
1'
19
1C
0F
b101 G
1)
0=
#40000
bx10110 ,
b101 +
0'
09
#42500
1'
19
0C
b110 G
0)
#45000
bx010110 ,
b110 +
0'
09
#47500
1'
19
1F
b111 G
1=
#50000
bx0010110 ,
b111 +
0'
09
#52500
1'
19
1C
1E
b0 G
1)
1;
0N
b1000 R
0<
#55000
bx10010110 ,
b1000 +
0'
09
#57500
1'
19
b1000 Q
b11 O
b1 R
1@
#60000
bx110010110 ,
b1001 +
0'
09
#62500
1'
19
b1 Q
b1 O
0P
0?
0*
#65000
bx1110010110 ,
b1010 +
0'
09
#67500
1'
19
#70000
b11110010110 ,
b1011 +
0'
09
#72500
1'
19
#75000
b1100 +
0'
09
#77500
1'
19
#80000
0'
09
#82500
1'
19
#85000
0'
09
#87500
1'
19
#90000
0'
09
#92500
1'
19
#95000
0'
09
#97500
1'
19
#100000
1$
1&
0'
18
16
09
b10 R
#102500
1'
19
0I
b10 Q
0>
1N
b0 O
1P
b100 R
1<
0@
1*
#105000
b0 +
0'
09
#107500
1'
19
0C
b1 G
0E
b100 Q
0)
0;
b10 O
1?
#110000
0$
b1 +
0'
06
09
#112500
1'
19
1C
b10 G
1)
#115000
b10 +
0'
09
#117500
1'
19
0F
b11 G
0=
#120000
b11 +
0'
09
#122500
1'
19
0C
1F
b100 G
0)
1=
#125000
b100 +
0'
09
#127500
1'
19
1C
0F
b101 G
1)
0=
#130000
b101 +
0'
09
#132500
1'
19
0C
b110 G
0)
#135000
b110 +
0'
09
#137500
1'
19
1F
b111 G
1=
#140000
b111 +
0'
09
#142500
1'
19
1C
1E
b0 G
1)
1;
0N
b1000 R
0<
#145000
b1000 +
0'
09
#147500
1'
19
b1000 Q
b11 O
b1 R
1@
#150000
b1001 +
0'
09
#152500
1'
19
0C
b1 Q
0)
b1 O
0P
0?
0*
#155000
b10110010110 ,
b1010 +
0'
09
#157500
1'
19
1C
1)
#160000
b1011 +
0'
09
#162500
1'
19
#165000
b1100 +
0'
09
#167500
1'
19
#170000
0'
09
#172500
1'
19
#175000
0'
09
#177500
1'
19
#180000
0'
09
#182500
1'
19
#185000
0'
09
#187500
1'
19
#190000
1$
0%
0&
0'
08
16
07
09
b10 R
#192500
1'
19
1I
b10 Q
1>
1N
b0 O
1P
b100 R
1<
0@
1*
#195000
b0 +
0'
09
#197500
1'
19
0C
b1 G
0E
b100 Q
0)
0;
b10 O
1?
#200000
0$
b1 +
0'
06
09
#202500
1'
19
1C
b10 G
1)
#205000
b10 +
0'
09
#207500
1'
19
0F
b11 G
0=
#210000
b11 +
0'
09
#212500
1'
19
0C
1F
b100 G
0)
1=
#215000
b100 +
0'
09
#217500
1'
19
1C
0F
b101 G
1)
0=
#220000
b101 +
0'
09
#222500
1'
19
0C
b110 G
0)
#225000
b110 +
0'
09
#227500
1'
19
1F
b111 G
1=
#230000
b111 +
0'
09
#232500
1'
19
1C
1E
b0 G
1)
1;
0N
b1 R
0<
#235000
b1000 +
0'
09
#237500
1'
19
b1 Q
b1 O
0P
1@
0?
0*
#240000
b1001 +
0'
09
#242500
1'
19
#245000
b11110010110 ,
b1010 +
0'
09
#247500
1'
19
#250000
b1011 +
0'
09
#252500
1'
19
#255000
b1100 +
0'
09
#257500
1'
19
#260000
0'
09
#262500
1'
19
#265000
0'
09
#267500
1'
19
#270000
0'
09
#272500
1'
19
#275000
0'
09
#277500
1'
19
#280000
0'
09
#282500
1'
19
#285000
0'
09
#287500
1'
19
#290000
0'
09
#292500
1'
19
#295000
0'
09
#297500
1'
19
#300000
0'
09
