Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May 31 12:59:40 2023
| Host         : DESKTOP-NQ6NBH0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    39 |
|    Minimum number of control sets                        |    39 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   197 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    39 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |    25 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              47 |           20 |
| No           | No                    | Yes                    |              82 |           23 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             258 |           86 |
| Yes          | No                    | Yes                    |              32 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------------------+------------------------------+------------------+----------------+--------------+
|       Clock Signal       |       Enable Signal       |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+---------------------------+------------------------------+------------------+----------------+--------------+
|  clk_1s_BUFG             |                           | U19/RESET                    |                1 |              1 |         1.00 |
|  U7/E[0]                 |                           |                              |                1 |              2 |         2.00 |
|  clk_1s_BUFG             |                           |                              |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG           | U5/eqOp                   |                              |                1 |              3 |         3.00 |
|  U8/Hours_reg[4]_i_2_n_0 |                           |                              |                2 |              5 |         2.50 |
|  U8/Tmin_reg[4]_i_2_n_0  |                           |                              |                2 |              5 |         2.50 |
|  U8/Tmax_reg[4]_i_2_n_0  |                           |                              |                2 |              5 |         2.50 |
|  U2/E[0]                 |                           |                              |                2 |              5 |         2.50 |
|  clk_1s_BUFG             | U9/temp[4]_i_1_n_0        |                              |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG           | U8/Hours_reg[1]_2[0]      |                              |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U8/Hours_reg[3]_1[0]      |                              |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U8/E[0]                   |                              |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG           | U8/RESET[0]               |                              |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U8/RESET_0[0]             |                              |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG           | U8/Semnal[16][9]_i_2_0[0] |                              |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U8/Semnal[16][9]_i_2_1[0] |                              |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U8/Hours_reg[0]_0[0]      |                              |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U8/Hours_reg[0]_6[0]      |                              |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG           | U8/Hours_reg[0]_2[0]      |                              |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U8/Hours_reg[0]_4[0]      |                              |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG           | U8/Hours_reg[0]_5[0]      |                              |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U8/Hours_reg[0]_3[0]      |                              |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG           | U8/Hours_reg[1]_1[0]      |                              |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U8/Hours_reg[1]_0[0]      |                              |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U8/Hours_reg[3]_0[0]      |                              |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U8/Semnal[2][9]_i_2_0[0]  |                              |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG           | U8/Semnal[16][9]_i_2_4[0] |                              |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG           | U8/Set_Hour[0]            |                              |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U8/Semnal[16][9]_i_2_3[0] |                              |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG           | U8/Semnal[16][9]_i_2_5[0] |                              |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG           | U8/Semnal[2][9]_i_2_1[0]  |                              |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U8/Semnal[18][9]_i_2_0[0] |                              |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U8/Semnal[16][9]_i_2_2[0] |                              |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U8/Hours_reg[0]_1[0]      |                              |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG           |                           | U19/RESET                    |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG           |                           |                              |               10 |             23 |         2.30 |
|  clk_1s_BUFG             |                           | U2/counter_minute[0]_i_2_n_0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG           |                           | RESET_IBUF                   |                9 |             32 |         3.56 |
|  clk_1s_BUFG             | U2/counter_hour0          | U2/counter_hour[0]_i_3_n_0   |                8 |             32 |         4.00 |
+--------------------------+---------------------------+------------------------------+------------------+----------------+--------------+


