static int\r\nF_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 -> V_4 ;\r\nstruct V_6 * V_7 = V_2 -> V_5 -> V_8 ;\r\nstruct V_9 * V_10 ;\r\nstruct V_11 * V_12 = & V_7 -> V_13 -> V_13 . V_12 ;\r\nstruct V_14 * V_15 ;\r\nT_1 V_16 = V_12 -> V_16 * V_17 ;\r\nT_1 V_18 = V_16 + V_12 -> V_19 - 1 ;\r\nint V_20 , V_21 ;\r\nV_10 = V_2 -> V_8 = F_2 ( sizeof( * V_10 ) , V_22 ) ;\r\nif ( ! V_10 )\r\nreturn - V_23 ;\r\nF_3 ( & V_10 -> V_24 ) ;\r\nV_10 -> V_24 . V_25 = V_26 ;\r\nV_10 -> V_24 . V_27 = V_28 ;\r\nV_10 -> V_24 . V_29 = V_30 ;\r\nV_20 = F_4 (nv_object(chan->cli), chan->handle,\r\nNvSema, 0x003d ,\r\n&(struct nv_dma_class) {\r\n.flags = NV_DMA_TARGET_VRAM |\r\nNV_DMA_ACCESS_RDWR,\r\n.start = start,\r\n.limit = limit,\r\n}, sizeof(struct nv_dma_class),\r\n&object) ;\r\nfor ( V_21 = 0 ; ! V_20 && V_21 < V_4 -> V_31 . V_32 ; V_21 ++ ) {\r\nstruct V_33 * V_13 = F_5 ( V_4 , V_21 ) ;\r\nT_1 V_16 = V_13 -> V_13 . V_12 . V_16 * V_17 ;\r\nT_1 V_18 = V_16 + V_13 -> V_13 . V_12 . V_19 - 1 ;\r\nV_20 = F_4 (nv_object(chan->cli), chan->handle,\r\nNvEvoSema0 + i, 0x003d ,\r\n&(struct nv_dma_class) {\r\n.flags = NV_DMA_TARGET_VRAM |\r\nNV_DMA_ACCESS_RDWR,\r\n.start = start,\r\n.limit = limit,\r\n}, sizeof(struct nv_dma_class),\r\n&object) ;\r\n}\r\nif ( V_20 )\r\nF_6 ( V_2 ) ;\r\nreturn V_20 ;\r\n}\r\nint\r\nF_7 ( struct V_34 * V_5 )\r\n{\r\nstruct V_6 * V_7 ;\r\nint V_20 = 0 ;\r\nV_7 = V_5 -> V_8 = F_2 ( sizeof( * V_7 ) , V_22 ) ;\r\nif ( ! V_7 )\r\nreturn - V_23 ;\r\nV_7 -> V_24 . V_35 = V_36 ;\r\nV_7 -> V_24 . V_37 = V_38 ;\r\nV_7 -> V_24 . V_39 = F_1 ;\r\nV_7 -> V_24 . V_40 = F_6 ;\r\nF_8 ( & V_7 -> V_41 ) ;\r\nV_20 = F_9 ( V_5 -> V_4 , 4096 , 0x1000 , V_42 ,\r\n0 , 0x0000 , NULL , & V_7 -> V_13 ) ;\r\nif ( ! V_20 ) {\r\nV_20 = F_10 ( V_7 -> V_13 , V_42 ) ;\r\nif ( ! V_20 ) {\r\nV_20 = F_11 ( V_7 -> V_13 ) ;\r\nif ( V_20 )\r\nF_12 ( V_7 -> V_13 ) ;\r\n}\r\nif ( V_20 )\r\nF_13 ( NULL , & V_7 -> V_13 ) ;\r\n}\r\nif ( V_20 ) {\r\nV_36 ( V_5 ) ;\r\nreturn V_20 ;\r\n}\r\nF_14 ( V_7 -> V_13 , 0x000 , 0x00000000 ) ;\r\nreturn V_20 ;\r\n}
