
*** Running vivado
    with args -log testbench_PG_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source testbench_PG_0_0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source testbench_PG_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_ip_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top testbench_PG_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9016
WARNING: [Synth 8-2611] redeclaration of ansi port act_greed is not allowed [D:/intelight/intelight/intelight.srcs/sources_1/new/PG.v:23]
CRITICAL WARNING: [Synth 8-976] act_greed has already been declared [D:/intelight/intelight/intelight.srcs/sources_1/new/PG.v:23]
CRITICAL WARNING: [Synth 8-2654] second declaration of act_greed ignored [D:/intelight/intelight/intelight.srcs/sources_1/new/PG.v:23]
INFO: [Synth 8-994] act_greed is declared here [D:/intelight/intelight/intelight.srcs/sources_1/new/PG.v:18]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.012 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'testbench_PG_0_0' [d:/intelight/intelight/intelight.gen/sources_1/bd/testbench/ip/testbench_PG_0_0/synth/testbench_PG_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'PG' [D:/intelight/intelight/intelight.srcs/sources_1/new/PG.v:11]
INFO: [Synth 8-6157] synthesizing module 'max4to1_32bit' [D:/intelight/intelight/intelight.srcs/sources_1/new/max_file.v:3]
INFO: [Synth 8-6157] synthesizing module 'max2to1_32bit' [D:/intelight/intelight/intelight.srcs/sources_1/new/max_file.v:54]
INFO: [Synth 8-6155] done synthesizing module 'max2to1_32bit' (1#1) [D:/intelight/intelight/intelight.srcs/sources_1/new/max_file.v:54]
INFO: [Synth 8-6155] done synthesizing module 'max4to1_32bit' (2#1) [D:/intelight/intelight/intelight.srcs/sources_1/new/max_file.v:3]
ERROR: [Synth 8-439] module 'reg_2bit' not found [D:/intelight/intelight/intelight.srcs/sources_1/new/PG.v:30]
ERROR: [Synth 8-6156] failed synthesizing module 'PG' [D:/intelight/intelight/intelight.srcs/sources_1/new/PG.v:11]
ERROR: [Synth 8-6156] failed synthesizing module 'testbench_PG_0_0' [d:/intelight/intelight/intelight.gen/sources_1/bd/testbench/ip/testbench_PG_0_0/synth/testbench_PG_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1329.012 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 3 Warnings, 2 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Mar 23 19:29:11 2022...
