Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2023.1.1.200.1

Wed Jan 31 23:57:10 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt ec16_on_ice_impl_1.twr ec16_on_ice_impl_1.udb -gui

-----------------------------------------
Design:          icy40
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
        1.6  Error/Warning Messages
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 50 [get_nets clk]
create_clock -name {lsclk} -period 100000 [get_nets SW_DISP_CLK_c]
set_clock_groups -group [get_clocks clk] -group [get_clocks lsclk] -asynchronous

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 98.9489%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 8 Start Points         |           Type           
-------------------------------------------------------------------
icy40_fart/c_fart_transmitter/c_tx_fsm/FTDI_RXD_c_I_0/Q                           
                                        |          No required time
sw_disp/DISP_STB_c_I_0_2/Q              |          No required time
led_port/dout_2__I_0/PADDO              |          No required time
led_port/dout_1__I_0/PADDO              |          No required time
led_port/dout_0__I_0/PADDO              |          No required time
led_port/dout_4__I_0/PADDO              |          No required time
led_port/dout_3__I_0/PADDO              |          No required time
sw_disp/sreg12_11__I_0/PADDO            |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         8
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 9 End Points          |           Type           
-------------------------------------------------------------------
{reset_generator/clk_I_0/SR   reset_generator/res_0__keep_I_0/SR}                           
                                        |           No arrival time
{reset_generator/res_2__keep_I_0/SR   reset_generator/res_1__keep_I_0/SR}                           
                                        |           No arrival time
icy40_fart/c_fart_receiver/FTDI_TXD_c_I_0/D                           
                                        |           No arrival time
icy40_fart/c_fart_receiver/c_rx_fsm/FTDI_TXD_c_I_0_2/D                           
                                        |           No arrival time
up/intctl/c_intcoord/gen03[3].gen3.intflag/BTN_c_3_I_0/D                           
                                        |           No arrival time
up/intctl/c_intcoord/gen03[2].gen12.intflag/BTN_c_2_I_0/D                           
                                        |           No arrival time
up/intctl/c_intcoord/gen03[1].gen12.intflag/BTN_c_1_I_0/D                           
                                        |           No arrival time
up/intctl/c_intcoord/gen03[0].gen0.intflag/BTN_c_0_I_0/D                           
                                        |           No arrival time
sw_disp/SW_DATA_c_I_0/PADDI             |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         9
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
FTDI_TXD                                |                     input
SW_DATA                                 |                     input
BTN[0]                                  |                     input
BTN[1]                                  |                     input
BTN[2]                                  |                     input
BTN[3]                                  |                     input
BTN[4]                                  |                     input
CLK_IN                                  |                     input
FTDI_RXD                                |                    output
SW_STB_N                                |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None


1.6  Error/Warning Messages
============================
WARNING "70009502" - The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.
WARNING "70009502" - The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 50 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          50.000 ns |         20.000 MHz 
                                        | Actual (all paths) |          49.973 ns |         20.011 MHz 
up/intmemory/intmem_ai_0__I_0/RCLK (MPW)                                                                
                                        |   (50% duty cycle) |           1.336 ns |        748.503 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From lsclk                             |                         ---- |                   False path 
------------------------------------------------------------------------------------------------------

2.1.2 Clock "lsclk"
=======================
create_clock -name {lsclk} -period 100000 [get_nets SW_DISP_CLK_c]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock lsclk               |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From lsclk                             |             Target |      100000.000 ns |          0.010 MHz 
                                        | Actual (all paths) |       99820.000 ns |          0.010 MHz 
ls_clk/lclk/CLKLF (MPW)                 |   (50% duty cycle) |       99820.000 ns |          0.010 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock lsclk               |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                   False path 
------------------------------------------------------------------------------------------------------

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
up/pc/pco_15__I_0/D                      |    0.027 ns 
up/pc/pco_15__I_4/D                      |    0.859 ns 
up/pc/pco_15__I_5/D                      |    1.136 ns 
up/pc/pco_15__I_6/D                      |    1.413 ns 
up/pc/pco_15__I_7/D                      |    1.690 ns 
up/pc/pco_15__I_8/D                      |    1.967 ns 
up/pc/pco_15__I_9/D                      |    2.244 ns 
up/pc/pco_15__I_10/D                     |    2.521 ns 
up/pc/pco_15__I_11/D                     |    2.798 ns 
up/pc/pco_15__I_12/D                     |    3.630 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : spram/spram1/DATAOUT8  (SRAM_SRAM_R26C1B)
Path End         : up/pc/pco_15__I_0/D  (SLICE_R24C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 25
Delay Ratio      : 78.6% (route), 21.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 50.000 ns 
Path Slack       : 0.027 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32    CLOCK LATENCY              0.000                  0.000  140     
spram/CK                                                    NET DELAY                  5.499                  5.499  140     
spram/spram1/CLOCK                                                                     0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
spram/spram1/CLOCK->spram/spram1/DATAOUT8
                                          SRAM_SRAM_R26C1B  CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  1       
spram/spr_dout[8]                                           NET DELAY                  4.600                 11.916  1       
glue/i9551_3_lut/A->glue/i9551_3_lut/Z    SLICE_R21C9C      D1_TO_F1_DELAY             0.449                 12.365  1       
glue/din_8__N_28                                            NET DELAY                  2.168                 14.533  1       
glue/din_8__I_0_2/C->glue/din_8__I_0_2/Z  SLICE_R21C9A      D1_TO_F1_DELAY             0.449                 14.982  5       
glue/din[8]                                                 NET DELAY                  3.278                 18.260  5       
up/din_8__I_0_4_lut/D->up/din_8__I_0_4_lut/Z
                                          SLICE_R15C9A      D0_TO_F0_DELAY             0.449                 18.709  57      
up/alu/opc15_8[0]                                           NET DELAY                  4.217                 22.926  57      
up/i329_2_lut/B->up/i329_2_lut/Z          SLICE_R23C15A     D0_TO_F0_DELAY             0.449                 23.375  18      
up/alu/n974                                                 NET DELAY                  4.388                 27.763  18      
up/sc/i1_4_lut/C->up/sc/i1_4_lut/Z        SLICE_R16C9C      D1_TO_F1_DELAY             0.449                 28.212  2       
up/sc/branch_N_680                                          NET DELAY                  2.168                 30.380  2       
up/sc/i1_4_lut_adj_96/B->up/sc/i1_4_lut_adj_96/Z
                                          SLICE_R17C9C      D1_TO_F1_DELAY             0.449                 30.829  3       
up/intctl/n5101                                             NET DELAY                  2.168                 32.997  3       
up/intctl/i1_2_lut_4_lut/D->up/intctl/i1_2_lut_4_lut/Z
                                          SLICE_R16C10A     D0_TO_F0_DELAY             0.476                 33.473  2       
up/intctl/itaken_N_689                                      NET DELAY                  0.304                 33.777  2       
up/intctl/itaken_I_55/C->up/intctl/itaken_I_55/Z
                                          SLICE_R16C10A     C1_TO_F1_DELAY             0.449                 34.226  12      
up/intctl/c_intcoord/gen03[0].gen0.intflag/itaken
                                                            NET DELAY                  3.278                 37.504  12      
up/pc/i1_4_lut_adj_95/B->up/pc/i1_4_lut_adj_95/Z
                                          SLICE_R18C8B      D0_TO_F0_DELAY             0.449                 37.953  27      
up/pc/pci_8__N_196                                          NET DELAY                  3.357                 41.310  27      
up/pc/i6801_2_lut/A->up/pc/i6801_2_lut/Z  SLICE_R22C6B      D0_TO_F0_DELAY             0.449                 41.759  7       
up/pc/n7839                                                 NET DELAY                  3.278                 45.037  7       
up/pc/i6805_4_lut/A->up/pc/i6805_4_lut/Z  SLICE_R19C7C      D0_TO_F0_DELAY             0.449                 45.486  1       
up/pc/n7847                                                 NET DELAY                  4.137                 49.623  1       
up/pc/pc_493_add_4_5/B0->up/pc/pc_493_add_4_5/CO0
                                          SLICE_R24C4C      B0_TO_COUT0_DELAY          0.357                 49.980  2       
up/pc/n12303                                                NET DELAY                  0.000                 49.980  2       
up/pc/pc_493_add_4_5/CI1->up/pc/pc_493_add_4_5/CO1
                                          SLICE_R24C4C      CIN1_TO_COUT1_DELAY        0.277                 50.257  2       
up/pc/n7642                                                 NET DELAY                  0.000                 50.257  2       
up/pc/pc_493_add_4_7/CI0->up/pc/pc_493_add_4_7/CO0
                                          SLICE_R24C4D      CIN0_TO_COUT0_DELAY        0.277                 50.534  2       
up/pc/n12306                                                NET DELAY                  0.000                 50.534  2       
up/pc/pc_493_add_4_7/CI1->up/pc/pc_493_add_4_7/CO1
                                          SLICE_R24C4D      CIN1_TO_COUT1_DELAY        0.277                 50.811  2       
up/pc/n7644                                                 NET DELAY                  0.555                 51.366  2       
up/pc/pc_493_add_4_9/CI0->up/pc/pc_493_add_4_9/CO0
                                          SLICE_R24C5A      CIN0_TO_COUT0_DELAY        0.277                 51.643  2       
up/pc/n12309                                                NET DELAY                  0.000                 51.643  2       
up/pc/pc_493_add_4_9/CI1->up/pc/pc_493_add_4_9/CO1
                                          SLICE_R24C5A      CIN1_TO_COUT1_DELAY        0.277                 51.920  2       
up/pc/n7646                                                 NET DELAY                  0.000                 51.920  2       
up/pc/pc_493_add_4_11/CI0->up/pc/pc_493_add_4_11/CO0
                                          SLICE_R24C5B      CIN0_TO_COUT0_DELAY        0.277                 52.197  2       
up/pc/n12312                                                NET DELAY                  0.000                 52.197  2       
up/pc/pc_493_add_4_11/CI1->up/pc/pc_493_add_4_11/CO1
                                          SLICE_R24C5B      CIN1_TO_COUT1_DELAY        0.277                 52.474  2       
up/pc/n7648                                                 NET DELAY                  0.000                 52.474  2       
up/pc/pc_493_add_4_13/CI0->up/pc/pc_493_add_4_13/CO0
                                          SLICE_R24C5C      CIN0_TO_COUT0_DELAY        0.277                 52.751  2       
up/pc/n12315                                                NET DELAY                  0.000                 52.751  2       
up/pc/pc_493_add_4_13/CI1->up/pc/pc_493_add_4_13/CO1
                                          SLICE_R24C5C      CIN1_TO_COUT1_DELAY        0.277                 53.028  2       
up/pc/n7650                                                 NET DELAY                  0.000                 53.028  2       
up/pc/pc_493_add_4_15/CI0->up/pc/pc_493_add_4_15/CO0
                                          SLICE_R24C5D      CIN0_TO_COUT0_DELAY        0.277                 53.305  2       
up/pc/n12318                                                NET DELAY                  0.000                 53.305  2       
up/pc/pc_493_add_4_15/CI1->up/pc/pc_493_add_4_15/CO1
                                          SLICE_R24C5D      CIN1_TO_COUT1_DELAY        0.277                 53.582  2       
up/pc/n7652                                                 NET DELAY                  1.216                 54.798  2       
up/pc/pc_493_add_4_17/D0->up/pc/pc_493_add_4_17/S0
                                          SLICE_R24C6A      D0_TO_F0_DELAY             0.476                 55.274  1       
up/pc/pco_15__N_197[15]                                     NET DELAY                  0.000                 55.274  1       
up/pc/pco_15__I_0/D                                                                    0.000                 55.274  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
                                                            CONSTRAINT                 0.000                 50.000  1       
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32    CLOCK LATENCY              0.000                 50.000  140     
spram/CK                                                    NET DELAY                  5.499                 55.499  140     
up/pc/pco_15__I_0/CK                                                                   0.000                 55.499  1       
                                                            Uncertainty             -(0.000)                 55.499  
                                                            Setup time              -(0.198)                 55.301  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                55.301  
Arrival Time                                                                                              -(55.274)  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          0.027  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spram/spram1/DATAOUT8  (SRAM_SRAM_R26C1B)
Path End         : up/pc/pco_15__I_4/D  (SLICE_R24C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 24
Delay Ratio      : 78.8% (route), 21.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 50.000 ns 
Path Slack       : 0.859 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32    CLOCK LATENCY              0.000                  0.000  140     
spram/CK                                                    NET DELAY                  5.499                  5.499  140     
spram/spram1/CLOCK                                                                     0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
spram/spram1/CLOCK->spram/spram1/DATAOUT8
                                          SRAM_SRAM_R26C1B  CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  1       
spram/spr_dout[8]                                           NET DELAY                  4.600                 11.916  1       
glue/i9551_3_lut/A->glue/i9551_3_lut/Z    SLICE_R21C9C      D1_TO_F1_DELAY             0.449                 12.365  1       
glue/din_8__N_28                                            NET DELAY                  2.168                 14.533  1       
glue/din_8__I_0_2/C->glue/din_8__I_0_2/Z  SLICE_R21C9A      D1_TO_F1_DELAY             0.449                 14.982  5       
glue/din[8]                                                 NET DELAY                  3.278                 18.260  5       
up/din_8__I_0_4_lut/D->up/din_8__I_0_4_lut/Z
                                          SLICE_R15C9A      D0_TO_F0_DELAY             0.449                 18.709  57      
up/alu/opc15_8[0]                                           NET DELAY                  4.217                 22.926  57      
up/i329_2_lut/B->up/i329_2_lut/Z          SLICE_R23C15A     D0_TO_F0_DELAY             0.449                 23.375  18      
up/alu/n974                                                 NET DELAY                  4.388                 27.763  18      
up/sc/i1_4_lut/C->up/sc/i1_4_lut/Z        SLICE_R16C9C      D1_TO_F1_DELAY             0.449                 28.212  2       
up/sc/branch_N_680                                          NET DELAY                  2.168                 30.380  2       
up/sc/i1_4_lut_adj_96/B->up/sc/i1_4_lut_adj_96/Z
                                          SLICE_R17C9C      D1_TO_F1_DELAY             0.449                 30.829  3       
up/intctl/n5101                                             NET DELAY                  2.168                 32.997  3       
up/intctl/i1_2_lut_4_lut/D->up/intctl/i1_2_lut_4_lut/Z
                                          SLICE_R16C10A     D0_TO_F0_DELAY             0.476                 33.473  2       
up/intctl/itaken_N_689                                      NET DELAY                  0.304                 33.777  2       
up/intctl/itaken_I_55/C->up/intctl/itaken_I_55/Z
                                          SLICE_R16C10A     C1_TO_F1_DELAY             0.449                 34.226  12      
up/intctl/c_intcoord/gen03[0].gen0.intflag/itaken
                                                            NET DELAY                  3.278                 37.504  12      
up/pc/i1_4_lut_adj_95/B->up/pc/i1_4_lut_adj_95/Z
                                          SLICE_R18C8B      D0_TO_F0_DELAY             0.449                 37.953  27      
up/pc/pci_8__N_196                                          NET DELAY                  3.357                 41.310  27      
up/pc/i6801_2_lut/A->up/pc/i6801_2_lut/Z  SLICE_R22C6B      D0_TO_F0_DELAY             0.449                 41.759  7       
up/pc/n7839                                                 NET DELAY                  3.278                 45.037  7       
up/pc/i6805_4_lut/A->up/pc/i6805_4_lut/Z  SLICE_R19C7C      D0_TO_F0_DELAY             0.449                 45.486  1       
up/pc/n7847                                                 NET DELAY                  4.137                 49.623  1       
up/pc/pc_493_add_4_5/B0->up/pc/pc_493_add_4_5/CO0
                                          SLICE_R24C4C      B0_TO_COUT0_DELAY          0.357                 49.980  2       
up/pc/n12303                                                NET DELAY                  0.000                 49.980  2       
up/pc/pc_493_add_4_5/CI1->up/pc/pc_493_add_4_5/CO1
                                          SLICE_R24C4C      CIN1_TO_COUT1_DELAY        0.277                 50.257  2       
up/pc/n7642                                                 NET DELAY                  0.000                 50.257  2       
up/pc/pc_493_add_4_7/CI0->up/pc/pc_493_add_4_7/CO0
                                          SLICE_R24C4D      CIN0_TO_COUT0_DELAY        0.277                 50.534  2       
up/pc/n12306                                                NET DELAY                  0.000                 50.534  2       
up/pc/pc_493_add_4_7/CI1->up/pc/pc_493_add_4_7/CO1
                                          SLICE_R24C4D      CIN1_TO_COUT1_DELAY        0.277                 50.811  2       
up/pc/n7644                                                 NET DELAY                  0.555                 51.366  2       
up/pc/pc_493_add_4_9/CI0->up/pc/pc_493_add_4_9/CO0
                                          SLICE_R24C5A      CIN0_TO_COUT0_DELAY        0.277                 51.643  2       
up/pc/n12309                                                NET DELAY                  0.000                 51.643  2       
up/pc/pc_493_add_4_9/CI1->up/pc/pc_493_add_4_9/CO1
                                          SLICE_R24C5A      CIN1_TO_COUT1_DELAY        0.277                 51.920  2       
up/pc/n7646                                                 NET DELAY                  0.000                 51.920  2       
up/pc/pc_493_add_4_11/CI0->up/pc/pc_493_add_4_11/CO0
                                          SLICE_R24C5B      CIN0_TO_COUT0_DELAY        0.277                 52.197  2       
up/pc/n12312                                                NET DELAY                  0.000                 52.197  2       
up/pc/pc_493_add_4_11/CI1->up/pc/pc_493_add_4_11/CO1
                                          SLICE_R24C5B      CIN1_TO_COUT1_DELAY        0.277                 52.474  2       
up/pc/n7648                                                 NET DELAY                  0.000                 52.474  2       
up/pc/pc_493_add_4_13/CI0->up/pc/pc_493_add_4_13/CO0
                                          SLICE_R24C5C      CIN0_TO_COUT0_DELAY        0.277                 52.751  2       
up/pc/n12315                                                NET DELAY                  0.000                 52.751  2       
up/pc/pc_493_add_4_13/CI1->up/pc/pc_493_add_4_13/CO1
                                          SLICE_R24C5C      CIN1_TO_COUT1_DELAY        0.277                 53.028  2       
up/pc/n7650                                                 NET DELAY                  0.000                 53.028  2       
up/pc/pc_493_add_4_15/CI0->up/pc/pc_493_add_4_15/CO0
                                          SLICE_R24C5D      CIN0_TO_COUT0_DELAY        0.277                 53.305  2       
up/pc/n12318                                                NET DELAY                  0.661                 53.966  2       
up/pc/pc_493_add_4_15/D1->up/pc/pc_493_add_4_15/S1
                                          SLICE_R24C5D      D1_TO_F1_DELAY             0.476                 54.442  1       
up/pc/pco_15__N_197[14]                                     NET DELAY                  0.000                 54.442  1       
up/pc/pco_15__I_4/D                                                                    0.000                 54.442  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
                                                            CONSTRAINT                 0.000                 50.000  1       
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32    CLOCK LATENCY              0.000                 50.000  140     
spram/CK                                                    NET DELAY                  5.499                 55.499  140     
{up/pc/pco_15__I_5/CK   up/pc/pco_15__I_4/CK}
                                                                                       0.000                 55.499  1       
                                                            Uncertainty             -(0.000)                 55.499  
                                                            Setup time              -(0.198)                 55.301  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                55.301  
Arrival Time                                                                                              -(54.442)  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          0.859  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spram/spram1/DATAOUT8  (SRAM_SRAM_R26C1B)
Path End         : up/pc/pco_15__I_5/D  (SLICE_R24C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 23
Delay Ratio      : 79.2% (route), 20.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 50.000 ns 
Path Slack       : 1.136 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32    CLOCK LATENCY              0.000                  0.000  140     
spram/CK                                                    NET DELAY                  5.499                  5.499  140     
spram/spram1/CLOCK                                                                     0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
spram/spram1/CLOCK->spram/spram1/DATAOUT8
                                          SRAM_SRAM_R26C1B  CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  1       
spram/spr_dout[8]                                           NET DELAY                  4.600                 11.916  1       
glue/i9551_3_lut/A->glue/i9551_3_lut/Z    SLICE_R21C9C      D1_TO_F1_DELAY             0.449                 12.365  1       
glue/din_8__N_28                                            NET DELAY                  2.168                 14.533  1       
glue/din_8__I_0_2/C->glue/din_8__I_0_2/Z  SLICE_R21C9A      D1_TO_F1_DELAY             0.449                 14.982  5       
glue/din[8]                                                 NET DELAY                  3.278                 18.260  5       
up/din_8__I_0_4_lut/D->up/din_8__I_0_4_lut/Z
                                          SLICE_R15C9A      D0_TO_F0_DELAY             0.449                 18.709  57      
up/alu/opc15_8[0]                                           NET DELAY                  4.217                 22.926  57      
up/i329_2_lut/B->up/i329_2_lut/Z          SLICE_R23C15A     D0_TO_F0_DELAY             0.449                 23.375  18      
up/alu/n974                                                 NET DELAY                  4.388                 27.763  18      
up/sc/i1_4_lut/C->up/sc/i1_4_lut/Z        SLICE_R16C9C      D1_TO_F1_DELAY             0.449                 28.212  2       
up/sc/branch_N_680                                          NET DELAY                  2.168                 30.380  2       
up/sc/i1_4_lut_adj_96/B->up/sc/i1_4_lut_adj_96/Z
                                          SLICE_R17C9C      D1_TO_F1_DELAY             0.449                 30.829  3       
up/intctl/n5101                                             NET DELAY                  2.168                 32.997  3       
up/intctl/i1_2_lut_4_lut/D->up/intctl/i1_2_lut_4_lut/Z
                                          SLICE_R16C10A     D0_TO_F0_DELAY             0.476                 33.473  2       
up/intctl/itaken_N_689                                      NET DELAY                  0.304                 33.777  2       
up/intctl/itaken_I_55/C->up/intctl/itaken_I_55/Z
                                          SLICE_R16C10A     C1_TO_F1_DELAY             0.449                 34.226  12      
up/intctl/c_intcoord/gen03[0].gen0.intflag/itaken
                                                            NET DELAY                  3.278                 37.504  12      
up/pc/i1_4_lut_adj_95/B->up/pc/i1_4_lut_adj_95/Z
                                          SLICE_R18C8B      D0_TO_F0_DELAY             0.449                 37.953  27      
up/pc/pci_8__N_196                                          NET DELAY                  3.357                 41.310  27      
up/pc/i6801_2_lut/A->up/pc/i6801_2_lut/Z  SLICE_R22C6B      D0_TO_F0_DELAY             0.449                 41.759  7       
up/pc/n7839                                                 NET DELAY                  3.278                 45.037  7       
up/pc/i6805_4_lut/A->up/pc/i6805_4_lut/Z  SLICE_R19C7C      D0_TO_F0_DELAY             0.449                 45.486  1       
up/pc/n7847                                                 NET DELAY                  4.137                 49.623  1       
up/pc/pc_493_add_4_5/B0->up/pc/pc_493_add_4_5/CO0
                                          SLICE_R24C4C      B0_TO_COUT0_DELAY          0.357                 49.980  2       
up/pc/n12303                                                NET DELAY                  0.000                 49.980  2       
up/pc/pc_493_add_4_5/CI1->up/pc/pc_493_add_4_5/CO1
                                          SLICE_R24C4C      CIN1_TO_COUT1_DELAY        0.277                 50.257  2       
up/pc/n7642                                                 NET DELAY                  0.000                 50.257  2       
up/pc/pc_493_add_4_7/CI0->up/pc/pc_493_add_4_7/CO0
                                          SLICE_R24C4D      CIN0_TO_COUT0_DELAY        0.277                 50.534  2       
up/pc/n12306                                                NET DELAY                  0.000                 50.534  2       
up/pc/pc_493_add_4_7/CI1->up/pc/pc_493_add_4_7/CO1
                                          SLICE_R24C4D      CIN1_TO_COUT1_DELAY        0.277                 50.811  2       
up/pc/n7644                                                 NET DELAY                  0.555                 51.366  2       
up/pc/pc_493_add_4_9/CI0->up/pc/pc_493_add_4_9/CO0
                                          SLICE_R24C5A      CIN0_TO_COUT0_DELAY        0.277                 51.643  2       
up/pc/n12309                                                NET DELAY                  0.000                 51.643  2       
up/pc/pc_493_add_4_9/CI1->up/pc/pc_493_add_4_9/CO1
                                          SLICE_R24C5A      CIN1_TO_COUT1_DELAY        0.277                 51.920  2       
up/pc/n7646                                                 NET DELAY                  0.000                 51.920  2       
up/pc/pc_493_add_4_11/CI0->up/pc/pc_493_add_4_11/CO0
                                          SLICE_R24C5B      CIN0_TO_COUT0_DELAY        0.277                 52.197  2       
up/pc/n12312                                                NET DELAY                  0.000                 52.197  2       
up/pc/pc_493_add_4_11/CI1->up/pc/pc_493_add_4_11/CO1
                                          SLICE_R24C5B      CIN1_TO_COUT1_DELAY        0.277                 52.474  2       
up/pc/n7648                                                 NET DELAY                  0.000                 52.474  2       
up/pc/pc_493_add_4_13/CI0->up/pc/pc_493_add_4_13/CO0
                                          SLICE_R24C5C      CIN0_TO_COUT0_DELAY        0.277                 52.751  2       
up/pc/n12315                                                NET DELAY                  0.000                 52.751  2       
up/pc/pc_493_add_4_13/CI1->up/pc/pc_493_add_4_13/CO1
                                          SLICE_R24C5C      CIN1_TO_COUT1_DELAY        0.277                 53.028  2       
up/pc/n7650                                                 NET DELAY                  0.661                 53.689  2       
up/pc/pc_493_add_4_15/D0->up/pc/pc_493_add_4_15/S0
                                          SLICE_R24C5D      D0_TO_F0_DELAY             0.476                 54.165  1       
up/pc/pco_15__N_197[13]                                     NET DELAY                  0.000                 54.165  1       
up/pc/pco_15__I_5/D                                                                    0.000                 54.165  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
                                                            CONSTRAINT                 0.000                 50.000  1       
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32    CLOCK LATENCY              0.000                 50.000  140     
spram/CK                                                    NET DELAY                  5.499                 55.499  140     
{up/pc/pco_15__I_5/CK   up/pc/pco_15__I_4/CK}
                                                                                       0.000                 55.499  1       
                                                            Uncertainty             -(0.000)                 55.499  
                                                            Setup time              -(0.198)                 55.301  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                55.301  
Arrival Time                                                                                              -(54.165)  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          1.136  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spram/spram1/DATAOUT8  (SRAM_SRAM_R26C1B)
Path End         : up/pc/pco_15__I_6/D  (SLICE_R24C5C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 22
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 50.000 ns 
Path Slack       : 1.413 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32    CLOCK LATENCY              0.000                  0.000  140     
spram/CK                                                    NET DELAY                  5.499                  5.499  140     
spram/spram1/CLOCK                                                                     0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
spram/spram1/CLOCK->spram/spram1/DATAOUT8
                                          SRAM_SRAM_R26C1B  CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  1       
spram/spr_dout[8]                                           NET DELAY                  4.600                 11.916  1       
glue/i9551_3_lut/A->glue/i9551_3_lut/Z    SLICE_R21C9C      D1_TO_F1_DELAY             0.449                 12.365  1       
glue/din_8__N_28                                            NET DELAY                  2.168                 14.533  1       
glue/din_8__I_0_2/C->glue/din_8__I_0_2/Z  SLICE_R21C9A      D1_TO_F1_DELAY             0.449                 14.982  5       
glue/din[8]                                                 NET DELAY                  3.278                 18.260  5       
up/din_8__I_0_4_lut/D->up/din_8__I_0_4_lut/Z
                                          SLICE_R15C9A      D0_TO_F0_DELAY             0.449                 18.709  57      
up/alu/opc15_8[0]                                           NET DELAY                  4.217                 22.926  57      
up/i329_2_lut/B->up/i329_2_lut/Z          SLICE_R23C15A     D0_TO_F0_DELAY             0.449                 23.375  18      
up/alu/n974                                                 NET DELAY                  4.388                 27.763  18      
up/sc/i1_4_lut/C->up/sc/i1_4_lut/Z        SLICE_R16C9C      D1_TO_F1_DELAY             0.449                 28.212  2       
up/sc/branch_N_680                                          NET DELAY                  2.168                 30.380  2       
up/sc/i1_4_lut_adj_96/B->up/sc/i1_4_lut_adj_96/Z
                                          SLICE_R17C9C      D1_TO_F1_DELAY             0.449                 30.829  3       
up/intctl/n5101                                             NET DELAY                  2.168                 32.997  3       
up/intctl/i1_2_lut_4_lut/D->up/intctl/i1_2_lut_4_lut/Z
                                          SLICE_R16C10A     D0_TO_F0_DELAY             0.476                 33.473  2       
up/intctl/itaken_N_689                                      NET DELAY                  0.304                 33.777  2       
up/intctl/itaken_I_55/C->up/intctl/itaken_I_55/Z
                                          SLICE_R16C10A     C1_TO_F1_DELAY             0.449                 34.226  12      
up/intctl/c_intcoord/gen03[0].gen0.intflag/itaken
                                                            NET DELAY                  3.278                 37.504  12      
up/pc/i1_4_lut_adj_95/B->up/pc/i1_4_lut_adj_95/Z
                                          SLICE_R18C8B      D0_TO_F0_DELAY             0.449                 37.953  27      
up/pc/pci_8__N_196                                          NET DELAY                  3.357                 41.310  27      
up/pc/i6801_2_lut/A->up/pc/i6801_2_lut/Z  SLICE_R22C6B      D0_TO_F0_DELAY             0.449                 41.759  7       
up/pc/n7839                                                 NET DELAY                  3.278                 45.037  7       
up/pc/i6805_4_lut/A->up/pc/i6805_4_lut/Z  SLICE_R19C7C      D0_TO_F0_DELAY             0.449                 45.486  1       
up/pc/n7847                                                 NET DELAY                  4.137                 49.623  1       
up/pc/pc_493_add_4_5/B0->up/pc/pc_493_add_4_5/CO0
                                          SLICE_R24C4C      B0_TO_COUT0_DELAY          0.357                 49.980  2       
up/pc/n12303                                                NET DELAY                  0.000                 49.980  2       
up/pc/pc_493_add_4_5/CI1->up/pc/pc_493_add_4_5/CO1
                                          SLICE_R24C4C      CIN1_TO_COUT1_DELAY        0.277                 50.257  2       
up/pc/n7642                                                 NET DELAY                  0.000                 50.257  2       
up/pc/pc_493_add_4_7/CI0->up/pc/pc_493_add_4_7/CO0
                                          SLICE_R24C4D      CIN0_TO_COUT0_DELAY        0.277                 50.534  2       
up/pc/n12306                                                NET DELAY                  0.000                 50.534  2       
up/pc/pc_493_add_4_7/CI1->up/pc/pc_493_add_4_7/CO1
                                          SLICE_R24C4D      CIN1_TO_COUT1_DELAY        0.277                 50.811  2       
up/pc/n7644                                                 NET DELAY                  0.555                 51.366  2       
up/pc/pc_493_add_4_9/CI0->up/pc/pc_493_add_4_9/CO0
                                          SLICE_R24C5A      CIN0_TO_COUT0_DELAY        0.277                 51.643  2       
up/pc/n12309                                                NET DELAY                  0.000                 51.643  2       
up/pc/pc_493_add_4_9/CI1->up/pc/pc_493_add_4_9/CO1
                                          SLICE_R24C5A      CIN1_TO_COUT1_DELAY        0.277                 51.920  2       
up/pc/n7646                                                 NET DELAY                  0.000                 51.920  2       
up/pc/pc_493_add_4_11/CI0->up/pc/pc_493_add_4_11/CO0
                                          SLICE_R24C5B      CIN0_TO_COUT0_DELAY        0.277                 52.197  2       
up/pc/n12312                                                NET DELAY                  0.000                 52.197  2       
up/pc/pc_493_add_4_11/CI1->up/pc/pc_493_add_4_11/CO1
                                          SLICE_R24C5B      CIN1_TO_COUT1_DELAY        0.277                 52.474  2       
up/pc/n7648                                                 NET DELAY                  0.000                 52.474  2       
up/pc/pc_493_add_4_13/CI0->up/pc/pc_493_add_4_13/CO0
                                          SLICE_R24C5C      CIN0_TO_COUT0_DELAY        0.277                 52.751  2       
up/pc/n12315                                                NET DELAY                  0.661                 53.412  2       
up/pc/pc_493_add_4_13/D1->up/pc/pc_493_add_4_13/S1
                                          SLICE_R24C5C      D1_TO_F1_DELAY             0.476                 53.888  1       
up/pc/pco_15__N_197[12]                                     NET DELAY                  0.000                 53.888  1       
up/pc/pco_15__I_6/D                                                                    0.000                 53.888  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
                                                            CONSTRAINT                 0.000                 50.000  1       
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32    CLOCK LATENCY              0.000                 50.000  140     
spram/CK                                                    NET DELAY                  5.499                 55.499  140     
{up/pc/pco_15__I_7/CK   up/pc/pco_15__I_6/CK}
                                                                                       0.000                 55.499  1       
                                                            Uncertainty             -(0.000)                 55.499  
                                                            Setup time              -(0.198)                 55.301  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                55.301  
Arrival Time                                                                                              -(53.888)  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          1.413  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spram/spram1/DATAOUT8  (SRAM_SRAM_R26C1B)
Path End         : up/pc/pco_15__I_7/D  (SLICE_R24C5C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 21
Delay Ratio      : 80.1% (route), 19.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 50.000 ns 
Path Slack       : 1.690 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32    CLOCK LATENCY              0.000                  0.000  140     
spram/CK                                                    NET DELAY                  5.499                  5.499  140     
spram/spram1/CLOCK                                                                     0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
spram/spram1/CLOCK->spram/spram1/DATAOUT8
                                          SRAM_SRAM_R26C1B  CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  1       
spram/spr_dout[8]                                           NET DELAY                  4.600                 11.916  1       
glue/i9551_3_lut/A->glue/i9551_3_lut/Z    SLICE_R21C9C      D1_TO_F1_DELAY             0.449                 12.365  1       
glue/din_8__N_28                                            NET DELAY                  2.168                 14.533  1       
glue/din_8__I_0_2/C->glue/din_8__I_0_2/Z  SLICE_R21C9A      D1_TO_F1_DELAY             0.449                 14.982  5       
glue/din[8]                                                 NET DELAY                  3.278                 18.260  5       
up/din_8__I_0_4_lut/D->up/din_8__I_0_4_lut/Z
                                          SLICE_R15C9A      D0_TO_F0_DELAY             0.449                 18.709  57      
up/alu/opc15_8[0]                                           NET DELAY                  4.217                 22.926  57      
up/i329_2_lut/B->up/i329_2_lut/Z          SLICE_R23C15A     D0_TO_F0_DELAY             0.449                 23.375  18      
up/alu/n974                                                 NET DELAY                  4.388                 27.763  18      
up/sc/i1_4_lut/C->up/sc/i1_4_lut/Z        SLICE_R16C9C      D1_TO_F1_DELAY             0.449                 28.212  2       
up/sc/branch_N_680                                          NET DELAY                  2.168                 30.380  2       
up/sc/i1_4_lut_adj_96/B->up/sc/i1_4_lut_adj_96/Z
                                          SLICE_R17C9C      D1_TO_F1_DELAY             0.449                 30.829  3       
up/intctl/n5101                                             NET DELAY                  2.168                 32.997  3       
up/intctl/i1_2_lut_4_lut/D->up/intctl/i1_2_lut_4_lut/Z
                                          SLICE_R16C10A     D0_TO_F0_DELAY             0.476                 33.473  2       
up/intctl/itaken_N_689                                      NET DELAY                  0.304                 33.777  2       
up/intctl/itaken_I_55/C->up/intctl/itaken_I_55/Z
                                          SLICE_R16C10A     C1_TO_F1_DELAY             0.449                 34.226  12      
up/intctl/c_intcoord/gen03[0].gen0.intflag/itaken
                                                            NET DELAY                  3.278                 37.504  12      
up/pc/i1_4_lut_adj_95/B->up/pc/i1_4_lut_adj_95/Z
                                          SLICE_R18C8B      D0_TO_F0_DELAY             0.449                 37.953  27      
up/pc/pci_8__N_196                                          NET DELAY                  3.357                 41.310  27      
up/pc/i6801_2_lut/A->up/pc/i6801_2_lut/Z  SLICE_R22C6B      D0_TO_F0_DELAY             0.449                 41.759  7       
up/pc/n7839                                                 NET DELAY                  3.278                 45.037  7       
up/pc/i6805_4_lut/A->up/pc/i6805_4_lut/Z  SLICE_R19C7C      D0_TO_F0_DELAY             0.449                 45.486  1       
up/pc/n7847                                                 NET DELAY                  4.137                 49.623  1       
up/pc/pc_493_add_4_5/B0->up/pc/pc_493_add_4_5/CO0
                                          SLICE_R24C4C      B0_TO_COUT0_DELAY          0.357                 49.980  2       
up/pc/n12303                                                NET DELAY                  0.000                 49.980  2       
up/pc/pc_493_add_4_5/CI1->up/pc/pc_493_add_4_5/CO1
                                          SLICE_R24C4C      CIN1_TO_COUT1_DELAY        0.277                 50.257  2       
up/pc/n7642                                                 NET DELAY                  0.000                 50.257  2       
up/pc/pc_493_add_4_7/CI0->up/pc/pc_493_add_4_7/CO0
                                          SLICE_R24C4D      CIN0_TO_COUT0_DELAY        0.277                 50.534  2       
up/pc/n12306                                                NET DELAY                  0.000                 50.534  2       
up/pc/pc_493_add_4_7/CI1->up/pc/pc_493_add_4_7/CO1
                                          SLICE_R24C4D      CIN1_TO_COUT1_DELAY        0.277                 50.811  2       
up/pc/n7644                                                 NET DELAY                  0.555                 51.366  2       
up/pc/pc_493_add_4_9/CI0->up/pc/pc_493_add_4_9/CO0
                                          SLICE_R24C5A      CIN0_TO_COUT0_DELAY        0.277                 51.643  2       
up/pc/n12309                                                NET DELAY                  0.000                 51.643  2       
up/pc/pc_493_add_4_9/CI1->up/pc/pc_493_add_4_9/CO1
                                          SLICE_R24C5A      CIN1_TO_COUT1_DELAY        0.277                 51.920  2       
up/pc/n7646                                                 NET DELAY                  0.000                 51.920  2       
up/pc/pc_493_add_4_11/CI0->up/pc/pc_493_add_4_11/CO0
                                          SLICE_R24C5B      CIN0_TO_COUT0_DELAY        0.277                 52.197  2       
up/pc/n12312                                                NET DELAY                  0.000                 52.197  2       
up/pc/pc_493_add_4_11/CI1->up/pc/pc_493_add_4_11/CO1
                                          SLICE_R24C5B      CIN1_TO_COUT1_DELAY        0.277                 52.474  2       
up/pc/n7648                                                 NET DELAY                  0.661                 53.135  2       
up/pc/pc_493_add_4_13/D0->up/pc/pc_493_add_4_13/S0
                                          SLICE_R24C5C      D0_TO_F0_DELAY             0.476                 53.611  1       
up/pc/pco_15__N_197[11]                                     NET DELAY                  0.000                 53.611  1       
up/pc/pco_15__I_7/D                                                                    0.000                 53.611  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
                                                            CONSTRAINT                 0.000                 50.000  1       
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32    CLOCK LATENCY              0.000                 50.000  140     
spram/CK                                                    NET DELAY                  5.499                 55.499  140     
{up/pc/pco_15__I_7/CK   up/pc/pco_15__I_6/CK}
                                                                                       0.000                 55.499  1       
                                                            Uncertainty             -(0.000)                 55.499  
                                                            Setup time              -(0.198)                 55.301  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                55.301  
Arrival Time                                                                                              -(53.611)  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          1.690  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spram/spram1/DATAOUT8  (SRAM_SRAM_R26C1B)
Path End         : up/pc/pco_15__I_8/D  (SLICE_R24C5B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 20
Delay Ratio      : 80.6% (route), 19.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 50.000 ns 
Path Slack       : 1.967 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32    CLOCK LATENCY              0.000                  0.000  140     
spram/CK                                                    NET DELAY                  5.499                  5.499  140     
spram/spram1/CLOCK                                                                     0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
spram/spram1/CLOCK->spram/spram1/DATAOUT8
                                          SRAM_SRAM_R26C1B  CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  1       
spram/spr_dout[8]                                           NET DELAY                  4.600                 11.916  1       
glue/i9551_3_lut/A->glue/i9551_3_lut/Z    SLICE_R21C9C      D1_TO_F1_DELAY             0.449                 12.365  1       
glue/din_8__N_28                                            NET DELAY                  2.168                 14.533  1       
glue/din_8__I_0_2/C->glue/din_8__I_0_2/Z  SLICE_R21C9A      D1_TO_F1_DELAY             0.449                 14.982  5       
glue/din[8]                                                 NET DELAY                  3.278                 18.260  5       
up/din_8__I_0_4_lut/D->up/din_8__I_0_4_lut/Z
                                          SLICE_R15C9A      D0_TO_F0_DELAY             0.449                 18.709  57      
up/alu/opc15_8[0]                                           NET DELAY                  4.217                 22.926  57      
up/i329_2_lut/B->up/i329_2_lut/Z          SLICE_R23C15A     D0_TO_F0_DELAY             0.449                 23.375  18      
up/alu/n974                                                 NET DELAY                  4.388                 27.763  18      
up/sc/i1_4_lut/C->up/sc/i1_4_lut/Z        SLICE_R16C9C      D1_TO_F1_DELAY             0.449                 28.212  2       
up/sc/branch_N_680                                          NET DELAY                  2.168                 30.380  2       
up/sc/i1_4_lut_adj_96/B->up/sc/i1_4_lut_adj_96/Z
                                          SLICE_R17C9C      D1_TO_F1_DELAY             0.449                 30.829  3       
up/intctl/n5101                                             NET DELAY                  2.168                 32.997  3       
up/intctl/i1_2_lut_4_lut/D->up/intctl/i1_2_lut_4_lut/Z
                                          SLICE_R16C10A     D0_TO_F0_DELAY             0.476                 33.473  2       
up/intctl/itaken_N_689                                      NET DELAY                  0.304                 33.777  2       
up/intctl/itaken_I_55/C->up/intctl/itaken_I_55/Z
                                          SLICE_R16C10A     C1_TO_F1_DELAY             0.449                 34.226  12      
up/intctl/c_intcoord/gen03[0].gen0.intflag/itaken
                                                            NET DELAY                  3.278                 37.504  12      
up/pc/i1_4_lut_adj_95/B->up/pc/i1_4_lut_adj_95/Z
                                          SLICE_R18C8B      D0_TO_F0_DELAY             0.449                 37.953  27      
up/pc/pci_8__N_196                                          NET DELAY                  3.357                 41.310  27      
up/pc/i6801_2_lut/A->up/pc/i6801_2_lut/Z  SLICE_R22C6B      D0_TO_F0_DELAY             0.449                 41.759  7       
up/pc/n7839                                                 NET DELAY                  3.278                 45.037  7       
up/pc/i6805_4_lut/A->up/pc/i6805_4_lut/Z  SLICE_R19C7C      D0_TO_F0_DELAY             0.449                 45.486  1       
up/pc/n7847                                                 NET DELAY                  4.137                 49.623  1       
up/pc/pc_493_add_4_5/B0->up/pc/pc_493_add_4_5/CO0
                                          SLICE_R24C4C      B0_TO_COUT0_DELAY          0.357                 49.980  2       
up/pc/n12303                                                NET DELAY                  0.000                 49.980  2       
up/pc/pc_493_add_4_5/CI1->up/pc/pc_493_add_4_5/CO1
                                          SLICE_R24C4C      CIN1_TO_COUT1_DELAY        0.277                 50.257  2       
up/pc/n7642                                                 NET DELAY                  0.000                 50.257  2       
up/pc/pc_493_add_4_7/CI0->up/pc/pc_493_add_4_7/CO0
                                          SLICE_R24C4D      CIN0_TO_COUT0_DELAY        0.277                 50.534  2       
up/pc/n12306                                                NET DELAY                  0.000                 50.534  2       
up/pc/pc_493_add_4_7/CI1->up/pc/pc_493_add_4_7/CO1
                                          SLICE_R24C4D      CIN1_TO_COUT1_DELAY        0.277                 50.811  2       
up/pc/n7644                                                 NET DELAY                  0.555                 51.366  2       
up/pc/pc_493_add_4_9/CI0->up/pc/pc_493_add_4_9/CO0
                                          SLICE_R24C5A      CIN0_TO_COUT0_DELAY        0.277                 51.643  2       
up/pc/n12309                                                NET DELAY                  0.000                 51.643  2       
up/pc/pc_493_add_4_9/CI1->up/pc/pc_493_add_4_9/CO1
                                          SLICE_R24C5A      CIN1_TO_COUT1_DELAY        0.277                 51.920  2       
up/pc/n7646                                                 NET DELAY                  0.000                 51.920  2       
up/pc/pc_493_add_4_11/CI0->up/pc/pc_493_add_4_11/CO0
                                          SLICE_R24C5B      CIN0_TO_COUT0_DELAY        0.277                 52.197  2       
up/pc/n12312                                                NET DELAY                  0.661                 52.858  2       
up/pc/pc_493_add_4_11/D1->up/pc/pc_493_add_4_11/S1
                                          SLICE_R24C5B      D1_TO_F1_DELAY             0.476                 53.334  1       
up/pc/pco_15__N_197[10]                                     NET DELAY                  0.000                 53.334  1       
up/pc/pco_15__I_8/D                                                                    0.000                 53.334  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
                                                            CONSTRAINT                 0.000                 50.000  1       
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32    CLOCK LATENCY              0.000                 50.000  140     
spram/CK                                                    NET DELAY                  5.499                 55.499  140     
{up/pc/pco_15__I_9/CK   up/pc/pco_15__I_8/CK}
                                                                                       0.000                 55.499  1       
                                                            Uncertainty             -(0.000)                 55.499  
                                                            Setup time              -(0.198)                 55.301  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                55.301  
Arrival Time                                                                                              -(53.334)  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          1.967  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spram/spram1/DATAOUT8  (SRAM_SRAM_R26C1B)
Path End         : up/pc/pco_15__I_9/D  (SLICE_R24C5B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 19
Delay Ratio      : 81.1% (route), 18.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 50.000 ns 
Path Slack       : 2.244 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32    CLOCK LATENCY              0.000                  0.000  140     
spram/CK                                                    NET DELAY                  5.499                  5.499  140     
spram/spram1/CLOCK                                                                     0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
spram/spram1/CLOCK->spram/spram1/DATAOUT8
                                          SRAM_SRAM_R26C1B  CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  1       
spram/spr_dout[8]                                           NET DELAY                  4.600                 11.916  1       
glue/i9551_3_lut/A->glue/i9551_3_lut/Z    SLICE_R21C9C      D1_TO_F1_DELAY             0.449                 12.365  1       
glue/din_8__N_28                                            NET DELAY                  2.168                 14.533  1       
glue/din_8__I_0_2/C->glue/din_8__I_0_2/Z  SLICE_R21C9A      D1_TO_F1_DELAY             0.449                 14.982  5       
glue/din[8]                                                 NET DELAY                  3.278                 18.260  5       
up/din_8__I_0_4_lut/D->up/din_8__I_0_4_lut/Z
                                          SLICE_R15C9A      D0_TO_F0_DELAY             0.449                 18.709  57      
up/alu/opc15_8[0]                                           NET DELAY                  4.217                 22.926  57      
up/i329_2_lut/B->up/i329_2_lut/Z          SLICE_R23C15A     D0_TO_F0_DELAY             0.449                 23.375  18      
up/alu/n974                                                 NET DELAY                  4.388                 27.763  18      
up/sc/i1_4_lut/C->up/sc/i1_4_lut/Z        SLICE_R16C9C      D1_TO_F1_DELAY             0.449                 28.212  2       
up/sc/branch_N_680                                          NET DELAY                  2.168                 30.380  2       
up/sc/i1_4_lut_adj_96/B->up/sc/i1_4_lut_adj_96/Z
                                          SLICE_R17C9C      D1_TO_F1_DELAY             0.449                 30.829  3       
up/intctl/n5101                                             NET DELAY                  2.168                 32.997  3       
up/intctl/i1_2_lut_4_lut/D->up/intctl/i1_2_lut_4_lut/Z
                                          SLICE_R16C10A     D0_TO_F0_DELAY             0.476                 33.473  2       
up/intctl/itaken_N_689                                      NET DELAY                  0.304                 33.777  2       
up/intctl/itaken_I_55/C->up/intctl/itaken_I_55/Z
                                          SLICE_R16C10A     C1_TO_F1_DELAY             0.449                 34.226  12      
up/intctl/c_intcoord/gen03[0].gen0.intflag/itaken
                                                            NET DELAY                  3.278                 37.504  12      
up/pc/i1_4_lut_adj_95/B->up/pc/i1_4_lut_adj_95/Z
                                          SLICE_R18C8B      D0_TO_F0_DELAY             0.449                 37.953  27      
up/pc/pci_8__N_196                                          NET DELAY                  3.357                 41.310  27      
up/pc/i6801_2_lut/A->up/pc/i6801_2_lut/Z  SLICE_R22C6B      D0_TO_F0_DELAY             0.449                 41.759  7       
up/pc/n7839                                                 NET DELAY                  3.278                 45.037  7       
up/pc/i6805_4_lut/A->up/pc/i6805_4_lut/Z  SLICE_R19C7C      D0_TO_F0_DELAY             0.449                 45.486  1       
up/pc/n7847                                                 NET DELAY                  4.137                 49.623  1       
up/pc/pc_493_add_4_5/B0->up/pc/pc_493_add_4_5/CO0
                                          SLICE_R24C4C      B0_TO_COUT0_DELAY          0.357                 49.980  2       
up/pc/n12303                                                NET DELAY                  0.000                 49.980  2       
up/pc/pc_493_add_4_5/CI1->up/pc/pc_493_add_4_5/CO1
                                          SLICE_R24C4C      CIN1_TO_COUT1_DELAY        0.277                 50.257  2       
up/pc/n7642                                                 NET DELAY                  0.000                 50.257  2       
up/pc/pc_493_add_4_7/CI0->up/pc/pc_493_add_4_7/CO0
                                          SLICE_R24C4D      CIN0_TO_COUT0_DELAY        0.277                 50.534  2       
up/pc/n12306                                                NET DELAY                  0.000                 50.534  2       
up/pc/pc_493_add_4_7/CI1->up/pc/pc_493_add_4_7/CO1
                                          SLICE_R24C4D      CIN1_TO_COUT1_DELAY        0.277                 50.811  2       
up/pc/n7644                                                 NET DELAY                  0.555                 51.366  2       
up/pc/pc_493_add_4_9/CI0->up/pc/pc_493_add_4_9/CO0
                                          SLICE_R24C5A      CIN0_TO_COUT0_DELAY        0.277                 51.643  2       
up/pc/n12309                                                NET DELAY                  0.000                 51.643  2       
up/pc/pc_493_add_4_9/CI1->up/pc/pc_493_add_4_9/CO1
                                          SLICE_R24C5A      CIN1_TO_COUT1_DELAY        0.277                 51.920  2       
up/pc/n7646                                                 NET DELAY                  0.661                 52.581  2       
up/pc/pc_493_add_4_11/D0->up/pc/pc_493_add_4_11/S0
                                          SLICE_R24C5B      D0_TO_F0_DELAY             0.476                 53.057  1       
up/pc/pco_15__N_197[9]                                      NET DELAY                  0.000                 53.057  1       
up/pc/pco_15__I_9/D                                                                    0.000                 53.057  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
                                                            CONSTRAINT                 0.000                 50.000  1       
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32    CLOCK LATENCY              0.000                 50.000  140     
spram/CK                                                    NET DELAY                  5.499                 55.499  140     
{up/pc/pco_15__I_9/CK   up/pc/pco_15__I_8/CK}
                                                                                       0.000                 55.499  1       
                                                            Uncertainty             -(0.000)                 55.499  
                                                            Setup time              -(0.198)                 55.301  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                55.301  
Arrival Time                                                                                              -(53.057)  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          2.244  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spram/spram1/DATAOUT8  (SRAM_SRAM_R26C1B)
Path End         : up/pc/pco_15__I_10/D  (SLICE_R24C5A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 18
Delay Ratio      : 81.5% (route), 18.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 50.000 ns 
Path Slack       : 2.521 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32    CLOCK LATENCY              0.000                  0.000  140     
spram/CK                                                    NET DELAY                  5.499                  5.499  140     
spram/spram1/CLOCK                                                                     0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
spram/spram1/CLOCK->spram/spram1/DATAOUT8
                                          SRAM_SRAM_R26C1B  CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  1       
spram/spr_dout[8]                                           NET DELAY                  4.600                 11.916  1       
glue/i9551_3_lut/A->glue/i9551_3_lut/Z    SLICE_R21C9C      D1_TO_F1_DELAY             0.449                 12.365  1       
glue/din_8__N_28                                            NET DELAY                  2.168                 14.533  1       
glue/din_8__I_0_2/C->glue/din_8__I_0_2/Z  SLICE_R21C9A      D1_TO_F1_DELAY             0.449                 14.982  5       
glue/din[8]                                                 NET DELAY                  3.278                 18.260  5       
up/din_8__I_0_4_lut/D->up/din_8__I_0_4_lut/Z
                                          SLICE_R15C9A      D0_TO_F0_DELAY             0.449                 18.709  57      
up/alu/opc15_8[0]                                           NET DELAY                  4.217                 22.926  57      
up/i329_2_lut/B->up/i329_2_lut/Z          SLICE_R23C15A     D0_TO_F0_DELAY             0.449                 23.375  18      
up/alu/n974                                                 NET DELAY                  4.388                 27.763  18      
up/sc/i1_4_lut/C->up/sc/i1_4_lut/Z        SLICE_R16C9C      D1_TO_F1_DELAY             0.449                 28.212  2       
up/sc/branch_N_680                                          NET DELAY                  2.168                 30.380  2       
up/sc/i1_4_lut_adj_96/B->up/sc/i1_4_lut_adj_96/Z
                                          SLICE_R17C9C      D1_TO_F1_DELAY             0.449                 30.829  3       
up/intctl/n5101                                             NET DELAY                  2.168                 32.997  3       
up/intctl/i1_2_lut_4_lut/D->up/intctl/i1_2_lut_4_lut/Z
                                          SLICE_R16C10A     D0_TO_F0_DELAY             0.476                 33.473  2       
up/intctl/itaken_N_689                                      NET DELAY                  0.304                 33.777  2       
up/intctl/itaken_I_55/C->up/intctl/itaken_I_55/Z
                                          SLICE_R16C10A     C1_TO_F1_DELAY             0.449                 34.226  12      
up/intctl/c_intcoord/gen03[0].gen0.intflag/itaken
                                                            NET DELAY                  3.278                 37.504  12      
up/pc/i1_4_lut_adj_95/B->up/pc/i1_4_lut_adj_95/Z
                                          SLICE_R18C8B      D0_TO_F0_DELAY             0.449                 37.953  27      
up/pc/pci_8__N_196                                          NET DELAY                  3.357                 41.310  27      
up/pc/i6801_2_lut/A->up/pc/i6801_2_lut/Z  SLICE_R22C6B      D0_TO_F0_DELAY             0.449                 41.759  7       
up/pc/n7839                                                 NET DELAY                  3.278                 45.037  7       
up/pc/i6805_4_lut/A->up/pc/i6805_4_lut/Z  SLICE_R19C7C      D0_TO_F0_DELAY             0.449                 45.486  1       
up/pc/n7847                                                 NET DELAY                  4.137                 49.623  1       
up/pc/pc_493_add_4_5/B0->up/pc/pc_493_add_4_5/CO0
                                          SLICE_R24C4C      B0_TO_COUT0_DELAY          0.357                 49.980  2       
up/pc/n12303                                                NET DELAY                  0.000                 49.980  2       
up/pc/pc_493_add_4_5/CI1->up/pc/pc_493_add_4_5/CO1
                                          SLICE_R24C4C      CIN1_TO_COUT1_DELAY        0.277                 50.257  2       
up/pc/n7642                                                 NET DELAY                  0.000                 50.257  2       
up/pc/pc_493_add_4_7/CI0->up/pc/pc_493_add_4_7/CO0
                                          SLICE_R24C4D      CIN0_TO_COUT0_DELAY        0.277                 50.534  2       
up/pc/n12306                                                NET DELAY                  0.000                 50.534  2       
up/pc/pc_493_add_4_7/CI1->up/pc/pc_493_add_4_7/CO1
                                          SLICE_R24C4D      CIN1_TO_COUT1_DELAY        0.277                 50.811  2       
up/pc/n7644                                                 NET DELAY                  0.555                 51.366  2       
up/pc/pc_493_add_4_9/CI0->up/pc/pc_493_add_4_9/CO0
                                          SLICE_R24C5A      CIN0_TO_COUT0_DELAY        0.277                 51.643  2       
up/pc/n12309                                                NET DELAY                  0.661                 52.304  2       
up/pc/pc_493_add_4_9/D1->up/pc/pc_493_add_4_9/S1
                                          SLICE_R24C5A      D1_TO_F1_DELAY             0.476                 52.780  1       
up/pc/pco_15__N_197[8]                                      NET DELAY                  0.000                 52.780  1       
up/pc/pco_15__I_10/D                                                                   0.000                 52.780  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
                                                            CONSTRAINT                 0.000                 50.000  1       
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32    CLOCK LATENCY              0.000                 50.000  140     
spram/CK                                                    NET DELAY                  5.499                 55.499  140     
{up/pc/pco_15__I_11/CK   up/pc/pco_15__I_10/CK}
                                                                                       0.000                 55.499  1       
                                                            Uncertainty             -(0.000)                 55.499  
                                                            Setup time              -(0.198)                 55.301  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                55.301  
Arrival Time                                                                                              -(52.780)  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          2.521  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spram/spram1/DATAOUT8  (SRAM_SRAM_R26C1B)
Path End         : up/pc/pco_15__I_11/D  (SLICE_R24C5A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 17
Delay Ratio      : 82.0% (route), 18.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 50.000 ns 
Path Slack       : 2.798 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32    CLOCK LATENCY              0.000                  0.000  140     
spram/CK                                                    NET DELAY                  5.499                  5.499  140     
spram/spram1/CLOCK                                                                     0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
spram/spram1/CLOCK->spram/spram1/DATAOUT8
                                          SRAM_SRAM_R26C1B  CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  1       
spram/spr_dout[8]                                           NET DELAY                  4.600                 11.916  1       
glue/i9551_3_lut/A->glue/i9551_3_lut/Z    SLICE_R21C9C      D1_TO_F1_DELAY             0.449                 12.365  1       
glue/din_8__N_28                                            NET DELAY                  2.168                 14.533  1       
glue/din_8__I_0_2/C->glue/din_8__I_0_2/Z  SLICE_R21C9A      D1_TO_F1_DELAY             0.449                 14.982  5       
glue/din[8]                                                 NET DELAY                  3.278                 18.260  5       
up/din_8__I_0_4_lut/D->up/din_8__I_0_4_lut/Z
                                          SLICE_R15C9A      D0_TO_F0_DELAY             0.449                 18.709  57      
up/alu/opc15_8[0]                                           NET DELAY                  4.217                 22.926  57      
up/i329_2_lut/B->up/i329_2_lut/Z          SLICE_R23C15A     D0_TO_F0_DELAY             0.449                 23.375  18      
up/alu/n974                                                 NET DELAY                  4.388                 27.763  18      
up/sc/i1_4_lut/C->up/sc/i1_4_lut/Z        SLICE_R16C9C      D1_TO_F1_DELAY             0.449                 28.212  2       
up/sc/branch_N_680                                          NET DELAY                  2.168                 30.380  2       
up/sc/i1_4_lut_adj_96/B->up/sc/i1_4_lut_adj_96/Z
                                          SLICE_R17C9C      D1_TO_F1_DELAY             0.449                 30.829  3       
up/intctl/n5101                                             NET DELAY                  2.168                 32.997  3       
up/intctl/i1_2_lut_4_lut/D->up/intctl/i1_2_lut_4_lut/Z
                                          SLICE_R16C10A     D0_TO_F0_DELAY             0.476                 33.473  2       
up/intctl/itaken_N_689                                      NET DELAY                  0.304                 33.777  2       
up/intctl/itaken_I_55/C->up/intctl/itaken_I_55/Z
                                          SLICE_R16C10A     C1_TO_F1_DELAY             0.449                 34.226  12      
up/intctl/c_intcoord/gen03[0].gen0.intflag/itaken
                                                            NET DELAY                  3.278                 37.504  12      
up/pc/i1_4_lut_adj_95/B->up/pc/i1_4_lut_adj_95/Z
                                          SLICE_R18C8B      D0_TO_F0_DELAY             0.449                 37.953  27      
up/pc/pci_8__N_196                                          NET DELAY                  3.357                 41.310  27      
up/pc/i6801_2_lut/A->up/pc/i6801_2_lut/Z  SLICE_R22C6B      D0_TO_F0_DELAY             0.449                 41.759  7       
up/pc/n7839                                                 NET DELAY                  3.278                 45.037  7       
up/pc/i6805_4_lut/A->up/pc/i6805_4_lut/Z  SLICE_R19C7C      D0_TO_F0_DELAY             0.449                 45.486  1       
up/pc/n7847                                                 NET DELAY                  4.137                 49.623  1       
up/pc/pc_493_add_4_5/B0->up/pc/pc_493_add_4_5/CO0
                                          SLICE_R24C4C      B0_TO_COUT0_DELAY          0.357                 49.980  2       
up/pc/n12303                                                NET DELAY                  0.000                 49.980  2       
up/pc/pc_493_add_4_5/CI1->up/pc/pc_493_add_4_5/CO1
                                          SLICE_R24C4C      CIN1_TO_COUT1_DELAY        0.277                 50.257  2       
up/pc/n7642                                                 NET DELAY                  0.000                 50.257  2       
up/pc/pc_493_add_4_7/CI0->up/pc/pc_493_add_4_7/CO0
                                          SLICE_R24C4D      CIN0_TO_COUT0_DELAY        0.277                 50.534  2       
up/pc/n12306                                                NET DELAY                  0.000                 50.534  2       
up/pc/pc_493_add_4_7/CI1->up/pc/pc_493_add_4_7/CO1
                                          SLICE_R24C4D      CIN1_TO_COUT1_DELAY        0.277                 50.811  2       
up/pc/n7644                                                 NET DELAY                  1.216                 52.027  2       
up/pc/pc_493_add_4_9/D0->up/pc/pc_493_add_4_9/S0
                                          SLICE_R24C5A      D0_TO_F0_DELAY             0.476                 52.503  1       
up/pc/pco_15__N_197[7]                                      NET DELAY                  0.000                 52.503  1       
up/pc/pco_15__I_11/D                                                                   0.000                 52.503  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
                                                            CONSTRAINT                 0.000                 50.000  1       
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32    CLOCK LATENCY              0.000                 50.000  140     
spram/CK                                                    NET DELAY                  5.499                 55.499  140     
{up/pc/pco_15__I_11/CK   up/pc/pco_15__I_10/CK}
                                                                                       0.000                 55.499  1       
                                                            Uncertainty             -(0.000)                 55.499  
                                                            Setup time              -(0.198)                 55.301  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                55.301  
Arrival Time                                                                                              -(52.503)  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          2.798  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spram/spram1/DATAOUT8  (SRAM_SRAM_R26C1B)
Path End         : up/pc/pco_15__I_12/D  (SLICE_R24C4D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 16
Delay Ratio      : 82.3% (route), 17.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 50.000 ns 
Path Slack       : 3.630 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32    CLOCK LATENCY              0.000                  0.000  140     
spram/CK                                                    NET DELAY                  5.499                  5.499  140     
spram/spram1/CLOCK                                                                     0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
spram/spram1/CLOCK->spram/spram1/DATAOUT8
                                          SRAM_SRAM_R26C1B  CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  1       
spram/spr_dout[8]                                           NET DELAY                  4.600                 11.916  1       
glue/i9551_3_lut/A->glue/i9551_3_lut/Z    SLICE_R21C9C      D1_TO_F1_DELAY             0.449                 12.365  1       
glue/din_8__N_28                                            NET DELAY                  2.168                 14.533  1       
glue/din_8__I_0_2/C->glue/din_8__I_0_2/Z  SLICE_R21C9A      D1_TO_F1_DELAY             0.449                 14.982  5       
glue/din[8]                                                 NET DELAY                  3.278                 18.260  5       
up/din_8__I_0_4_lut/D->up/din_8__I_0_4_lut/Z
                                          SLICE_R15C9A      D0_TO_F0_DELAY             0.449                 18.709  57      
up/alu/opc15_8[0]                                           NET DELAY                  4.217                 22.926  57      
up/i329_2_lut/B->up/i329_2_lut/Z          SLICE_R23C15A     D0_TO_F0_DELAY             0.449                 23.375  18      
up/alu/n974                                                 NET DELAY                  4.388                 27.763  18      
up/sc/i1_4_lut/C->up/sc/i1_4_lut/Z        SLICE_R16C9C      D1_TO_F1_DELAY             0.449                 28.212  2       
up/sc/branch_N_680                                          NET DELAY                  2.168                 30.380  2       
up/sc/i1_4_lut_adj_96/B->up/sc/i1_4_lut_adj_96/Z
                                          SLICE_R17C9C      D1_TO_F1_DELAY             0.449                 30.829  3       
up/intctl/n5101                                             NET DELAY                  2.168                 32.997  3       
up/intctl/i1_2_lut_4_lut/D->up/intctl/i1_2_lut_4_lut/Z
                                          SLICE_R16C10A     D0_TO_F0_DELAY             0.476                 33.473  2       
up/intctl/itaken_N_689                                      NET DELAY                  0.304                 33.777  2       
up/intctl/itaken_I_55/C->up/intctl/itaken_I_55/Z
                                          SLICE_R16C10A     C1_TO_F1_DELAY             0.449                 34.226  12      
up/intctl/c_intcoord/gen03[0].gen0.intflag/itaken
                                                            NET DELAY                  3.278                 37.504  12      
up/pc/i1_4_lut_adj_95/B->up/pc/i1_4_lut_adj_95/Z
                                          SLICE_R18C8B      D0_TO_F0_DELAY             0.449                 37.953  27      
up/pc/pci_8__N_196                                          NET DELAY                  3.357                 41.310  27      
up/pc/i6801_2_lut/A->up/pc/i6801_2_lut/Z  SLICE_R22C6B      D0_TO_F0_DELAY             0.449                 41.759  7       
up/pc/n7839                                                 NET DELAY                  3.278                 45.037  7       
up/pc/i6805_4_lut/A->up/pc/i6805_4_lut/Z  SLICE_R19C7C      D0_TO_F0_DELAY             0.449                 45.486  1       
up/pc/n7847                                                 NET DELAY                  4.137                 49.623  1       
up/pc/pc_493_add_4_5/B0->up/pc/pc_493_add_4_5/CO0
                                          SLICE_R24C4C      B0_TO_COUT0_DELAY          0.357                 49.980  2       
up/pc/n12303                                                NET DELAY                  0.000                 49.980  2       
up/pc/pc_493_add_4_5/CI1->up/pc/pc_493_add_4_5/CO1
                                          SLICE_R24C4C      CIN1_TO_COUT1_DELAY        0.277                 50.257  2       
up/pc/n7642                                                 NET DELAY                  0.000                 50.257  2       
up/pc/pc_493_add_4_7/CI0->up/pc/pc_493_add_4_7/CO0
                                          SLICE_R24C4D      CIN0_TO_COUT0_DELAY        0.277                 50.534  2       
up/pc/n12306                                                NET DELAY                  0.661                 51.195  2       
up/pc/pc_493_add_4_7/D1->up/pc/pc_493_add_4_7/S1
                                          SLICE_R24C4D      D1_TO_F1_DELAY             0.476                 51.671  1       
up/pc/pco_15__N_197[6]                                      NET DELAY                  0.000                 51.671  1       
up/pc/pco_15__I_12/D                                                                   0.000                 51.671  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
                                                            CONSTRAINT                 0.000                 50.000  1       
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32    CLOCK LATENCY              0.000                 50.000  140     
spram/CK                                                    NET DELAY                  5.499                 55.499  140     
{up/pc/pco_15__I_13/CK   up/pc/pco_15__I_12/CK}
                                                                                       0.000                 55.499  1       
                                                            Uncertainty             -(0.000)                 55.499  
                                                            Setup time              -(0.198)                 55.301  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                55.301  
Arrival Time                                                                                              -(51.671)  
----------------------------------------  ----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          3.630  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[2].ffsl/data_1__7__I_0/D              
                                         |    1.743 ns 
icy40_fart/c_fart_transmitter/pesynff1_I_0/D              
                                         |    1.743 ns 
icy40_fart/c_fart_transmitter/nesynff1_I_0/D              
                                         |    1.743 ns 
icy40_fart/s_dout_rx_2__I_0/D            |    1.743 ns 
icy40_fart/s_dout_rx_3__I_0/D            |    1.743 ns 
icy40_fart/s_dout_rx_4__I_0/D            |    1.743 ns 
icy40_fart/s_dout_rx_5__I_0/D            |    1.743 ns 
reset_generator/res_2__keep_I_0/D        |    1.743 ns 
reset_generator/res_1__keep_I_0/D        |    1.743 ns 
reset_generator/res_0__keep_I_0/D        |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[1].ffsl/dout_7__I_0/Q  (SLICE_R19C17A)
Path End         : icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[2].ffsl/data_1__7__I_0/D  (SLICE_R18C17B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32  CLOCK LATENCY    0.000                  0.000  140     
spram/CK                                                  NET DELAY        3.084                  3.084  140     
{icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[1].ffsl/dout_7__I_0/CK   icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[1].ffsl/dout_6__I_0/CK}
                                                                           0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[1].ffsl/dout_7__I_0/CK->icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[1].ffsl/dout_7__I_0/Q
                                          SLICE_R19C17A   CLK_TO_Q0_DELAY  0.779                  3.863  1       
icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[1].ffsl/data[1][7]
                                                          NET DELAY        0.712                  4.575  1       
icy40_fart.c_fart_transmitter.c_tx_rfifo.SLICE_54/D1->icy40_fart.c_fart_transmitter.c_tx_rfifo.SLICE_54/F1
                                          SLICE_R18C17B   D1_TO_F1_DELAY   0.252                  4.827  1       
icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][7].sig_021.FeedThruLUT
                                                          NET DELAY        0.000                  4.827  1       
icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[2].ffsl/data_1__7__I_0/D
                                                                           0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
                                                          CONSTRAINT       0.000                  0.000  1       
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32  CLOCK LATENCY    0.000                  0.000  140     
spram/CK                                                  NET DELAY        3.084                  3.084  140     
{icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[2].ffsl/data_1__6__I_0/CK   icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[2].ffsl/data_1__7__I_0/CK}
                                                                           0.000                  3.084  1       
                                                          Uncertainty      0.000                  3.084  
                                                          Hold time        0.000                  3.084  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                    -3.084  
Arrival Time                                                                                      4.827  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                              1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : icy40_fart/c_fart_transmitter/tx_dout_rdy_I_0/Q  (SLICE_R16C17C)
Path End         : icy40_fart/c_fart_transmitter/pesynff1_I_0/D  (SLICE_R16C17C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32  CLOCK LATENCY    0.000                  0.000  140     
spram/CK                                                  NET DELAY        3.084                  3.084  140     
{icy40_fart/c_fart_transmitter/tx_dout_rdy_I_0/CK   icy40_fart/c_fart_transmitter/pesynff1_I_0/CK}
                                                                           0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
icy40_fart/c_fart_transmitter/tx_dout_rdy_I_0/CK->icy40_fart/c_fart_transmitter/tx_dout_rdy_I_0/Q
                                          SLICE_R16C17C   CLK_TO_Q0_DELAY  0.779                  3.863  1       
icy40_fart/c_fart_transmitter/pesynff1                    NET DELAY        0.712                  4.575  1       
icy40_fart.c_fart_transmitter.tx_dout_rdy.SLICE_53/D1->icy40_fart.c_fart_transmitter.tx_dout_rdy.SLICE_53/F1
                                          SLICE_R16C17C   D1_TO_F1_DELAY   0.252                  4.827  1       
icy40_fart.c_fart_transmitter.pesynff1.sig_030.FeedThruLUT
                                                          NET DELAY        0.000                  4.827  1       
icy40_fart/c_fart_transmitter/pesynff1_I_0/D
                                                                           0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
                                                          CONSTRAINT       0.000                  0.000  1       
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32  CLOCK LATENCY    0.000                  0.000  140     
spram/CK                                                  NET DELAY        3.084                  3.084  140     
{icy40_fart/c_fart_transmitter/tx_dout_rdy_I_0/CK   icy40_fart/c_fart_transmitter/pesynff1_I_0/CK}
                                                                           0.000                  3.084  1       
                                                          Uncertainty      0.000                  3.084  
                                                          Hold time        0.000                  3.084  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                    -3.084  
Arrival Time                                                                                      4.827  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                              1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : icy40_fart/c_fart_transmitter/tx_active_I_0/Q  (SLICE_R16C16A)
Path End         : icy40_fart/c_fart_transmitter/nesynff1_I_0/D  (SLICE_R16C16A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32  CLOCK LATENCY    0.000                  0.000  140     
spram/CK                                                  NET DELAY        3.084                  3.084  140     
{icy40_fart/c_fart_transmitter/tx_active_I_0/CK   icy40_fart/c_fart_transmitter/nesynff1_I_0/CK}
                                                                           0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
icy40_fart/c_fart_transmitter/tx_active_I_0/CK->icy40_fart/c_fart_transmitter/tx_active_I_0/Q
                                          SLICE_R16C16A   CLK_TO_Q0_DELAY  0.779                  3.863  1       
icy40_fart/c_fart_transmitter/nesynff1                    NET DELAY        0.712                  4.575  1       
SLICE_50/D1->SLICE_50/F1                  SLICE_R16C16A   D1_TO_F1_DELAY   0.252                  4.827  1       
icy40_fart.c_fart_transmitter.nesynff1.sig_011.FeedThruLUT
                                                          NET DELAY        0.000                  4.827  1       
icy40_fart/c_fart_transmitter/nesynff1_I_0/D
                                                                           0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
                                                          CONSTRAINT       0.000                  0.000  1       
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32  CLOCK LATENCY    0.000                  0.000  140     
spram/CK                                                  NET DELAY        3.084                  3.084  140     
{icy40_fart/c_fart_transmitter/tx_active_I_0/CK   icy40_fart/c_fart_transmitter/nesynff1_I_0/CK}
                                                                           0.000                  3.084  1       
                                                          Uncertainty      0.000                  3.084  
                                                          Hold time        0.000                  3.084  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                    -3.084  
Arrival Time                                                                                      4.827  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                              1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/data_1__2__I_0/Q  (SLICE_R18C4D)
Path End         : icy40_fart/s_dout_rx_2__I_0/D  (SLICE_R18C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32  CLOCK LATENCY    0.000                  0.000  140     
spram/CK                                                  NET DELAY        3.084                  3.084  140     
{icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/data_1__3__I_0/CK   icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/data_1__2__I_0/CK}
                                                                           0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/data_1__2__I_0/CK->icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/data_1__2__I_0/Q
                                          SLICE_R18C4D    CLK_TO_Q1_DELAY  0.779                  3.863  1       
icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/s_dout_rx[2]
                                                          NET DELAY        0.712                  4.575  1       
icy40_fart.SLICE_44/D0->icy40_fart.SLICE_44/F0
                                          SLICE_R18C3A    D0_TO_F0_DELAY   0.252                  4.827  1       
icy40_fart.s_dout_rx[2].sig_004.FeedThruLUT
                                                          NET DELAY        0.000                  4.827  1       
icy40_fart/s_dout_rx_2__I_0/D                                              0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
                                                          CONSTRAINT       0.000                  0.000  1       
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32  CLOCK LATENCY    0.000                  0.000  140     
spram/CK                                                  NET DELAY        3.084                  3.084  140     
{icy40_fart/s_dout_rx_2__I_0/CK   icy40_fart/s_dout_rx_3__I_0/CK}
                                                                           0.000                  3.084  1       
                                                          Uncertainty      0.000                  3.084  
                                                          Hold time        0.000                  3.084  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                    -3.084  
Arrival Time                                                                                      4.827  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                              1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/data_1__3__I_0/Q  (SLICE_R18C4D)
Path End         : icy40_fart/s_dout_rx_3__I_0/D  (SLICE_R18C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32  CLOCK LATENCY    0.000                  0.000  140     
spram/CK                                                  NET DELAY        3.084                  3.084  140     
{icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/data_1__3__I_0/CK   icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/data_1__2__I_0/CK}
                                                                           0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/data_1__3__I_0/CK->icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/data_1__3__I_0/Q
                                          SLICE_R18C4D    CLK_TO_Q0_DELAY  0.779                  3.863  1       
icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/s_dout_rx[3]
                                                          NET DELAY        0.712                  4.575  1       
icy40_fart.SLICE_44/D1->icy40_fart.SLICE_44/F1
                                          SLICE_R18C3A    D1_TO_F1_DELAY   0.252                  4.827  1       
icy40_fart.s_dout_rx[3].sig_005.FeedThruLUT
                                                          NET DELAY        0.000                  4.827  1       
icy40_fart/s_dout_rx_3__I_0/D                                              0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
                                                          CONSTRAINT       0.000                  0.000  1       
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32  CLOCK LATENCY    0.000                  0.000  140     
spram/CK                                                  NET DELAY        3.084                  3.084  140     
{icy40_fart/s_dout_rx_2__I_0/CK   icy40_fart/s_dout_rx_3__I_0/CK}
                                                                           0.000                  3.084  1       
                                                          Uncertainty      0.000                  3.084  
                                                          Hold time        0.000                  3.084  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                    -3.084  
Arrival Time                                                                                      4.827  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                              1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/data_1__4__I_0/Q  (SLICE_R19C4D)
Path End         : icy40_fart/s_dout_rx_4__I_0/D  (SLICE_R19C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32  CLOCK LATENCY    0.000                  0.000  140     
spram/CK                                                  NET DELAY        3.084                  3.084  140     
{icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/data_1__5__I_0/CK   icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/data_1__4__I_0/CK}
                                                                           0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/data_1__4__I_0/CK->icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/data_1__4__I_0/Q
                                          SLICE_R19C4D    CLK_TO_Q1_DELAY  0.779                  3.863  1       
icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/s_dout_rx[4]
                                                          NET DELAY        0.712                  4.575  1       
icy40_fart.SLICE_43/D0->icy40_fart.SLICE_43/F0
                                          SLICE_R19C3A    D0_TO_F0_DELAY   0.252                  4.827  1       
icy40_fart.s_dout_rx[4].sig_003.FeedThruLUT
                                                          NET DELAY        0.000                  4.827  1       
icy40_fart/s_dout_rx_4__I_0/D                                              0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
                                                          CONSTRAINT       0.000                  0.000  1       
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32  CLOCK LATENCY    0.000                  0.000  140     
spram/CK                                                  NET DELAY        3.084                  3.084  140     
{icy40_fart/s_dout_rx_4__I_0/CK   icy40_fart/s_dout_rx_5__I_0/CK}
                                                                           0.000                  3.084  1       
                                                          Uncertainty      0.000                  3.084  
                                                          Hold time        0.000                  3.084  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                    -3.084  
Arrival Time                                                                                      4.827  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                              1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/data_1__5__I_0/Q  (SLICE_R19C4D)
Path End         : icy40_fart/s_dout_rx_5__I_0/D  (SLICE_R19C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32  CLOCK LATENCY    0.000                  0.000  140     
spram/CK                                                  NET DELAY        3.084                  3.084  140     
{icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/data_1__5__I_0/CK   icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/data_1__4__I_0/CK}
                                                                           0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/data_1__5__I_0/CK->icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/data_1__5__I_0/Q
                                          SLICE_R19C4D    CLK_TO_Q0_DELAY  0.779                  3.863  1       
icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/s_dout_rx[5]
                                                          NET DELAY        0.712                  4.575  1       
icy40_fart.SLICE_43/D1->icy40_fart.SLICE_43/F1
                                          SLICE_R19C3A    D1_TO_F1_DELAY   0.252                  4.827  1       
icy40_fart.s_dout_rx[5].sig_006.FeedThruLUT
                                                          NET DELAY        0.000                  4.827  1       
icy40_fart/s_dout_rx_5__I_0/D                                              0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
                                                          CONSTRAINT       0.000                  0.000  1       
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32  CLOCK LATENCY    0.000                  0.000  140     
spram/CK                                                  NET DELAY        3.084                  3.084  140     
{icy40_fart/s_dout_rx_4__I_0/CK   icy40_fart/s_dout_rx_5__I_0/CK}
                                                                           0.000                  3.084  1       
                                                          Uncertainty      0.000                  3.084  
                                                          Hold time        0.000                  3.084  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                    -3.084  
Arrival Time                                                                                      4.827  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                              1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_generator/res_1__keep_I_0/Q  (SLICE_R12C5B)
Path End         : reset_generator/res_2__keep_I_0/D  (SLICE_R12C5B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32  CLOCK LATENCY    0.000                  0.000  140     
spram/CK                                                  NET DELAY        3.084                  3.084  140     
{reset_generator/res_2__keep_I_0/CK   reset_generator/res_1__keep_I_0/CK}
                                                                           0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
reset_generator/res_1__keep_I_0/CK->reset_generator/res_1__keep_I_0/Q
                                          SLICE_R12C5B    CLK_TO_Q1_DELAY  0.779                  3.863  1       
reset_generator/res[2]                                    NET DELAY        0.712                  4.575  1       
reset_generator.SLICE_39/D0->reset_generator.SLICE_39/F0
                                          SLICE_R12C5B    D0_TO_F0_DELAY   0.252                  4.827  1       
reset_generator.res[2].sig_000.FeedThruLUT
                                                          NET DELAY        0.000                  4.827  1       
reset_generator/res_2__keep_I_0/D                                          0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
                                                          CONSTRAINT       0.000                  0.000  1       
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32  CLOCK LATENCY    0.000                  0.000  140     
spram/CK                                                  NET DELAY        3.084                  3.084  140     
{reset_generator/res_2__keep_I_0/CK   reset_generator/res_1__keep_I_0/CK}
                                                                           0.000                  3.084  1       
                                                          Uncertainty      0.000                  3.084  
                                                          Hold time        0.000                  3.084  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                    -3.084  
Arrival Time                                                                                      4.827  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                              1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_generator/res_0__keep_I_0/Q  (SLICE_R12C5C)
Path End         : reset_generator/res_1__keep_I_0/D  (SLICE_R12C5B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32  CLOCK LATENCY    0.000                  0.000  140     
spram/CK                                                  NET DELAY        3.084                  3.084  140     
{reset_generator/clk_I_0/CK   reset_generator/res_0__keep_I_0/CK}
                                                                           0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
reset_generator/res_0__keep_I_0/CK->reset_generator/res_0__keep_I_0/Q
                                          SLICE_R12C5C    CLK_TO_Q1_DELAY  0.779                  3.863  1       
reset_generator/res[1]                                    NET DELAY        0.712                  4.575  1       
reset_generator.SLICE_39/D1->reset_generator.SLICE_39/F1
                                          SLICE_R12C5B    D1_TO_F1_DELAY   0.252                  4.827  1       
reset_generator.res[1].sig_001.FeedThruLUT
                                                          NET DELAY        0.000                  4.827  1       
reset_generator/res_1__keep_I_0/D                                          0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
                                                          CONSTRAINT       0.000                  0.000  1       
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32  CLOCK LATENCY    0.000                  0.000  140     
spram/CK                                                  NET DELAY        3.084                  3.084  140     
{reset_generator/res_2__keep_I_0/CK   reset_generator/res_1__keep_I_0/CK}
                                                                           0.000                  3.084  1       
                                                          Uncertainty      0.000                  3.084  
                                                          Hold time        0.000                  3.084  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                    -3.084  
Arrival Time                                                                                      4.827  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                              1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_generator/clk_I_0/Q  (SLICE_R12C5C)
Path End         : reset_generator/res_0__keep_I_0/D  (SLICE_R12C5C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32  CLOCK LATENCY    0.000                  0.000  140     
spram/CK                                                  NET DELAY        3.084                  3.084  140     
{reset_generator/clk_I_0/CK   reset_generator/res_0__keep_I_0/CK}
                                                                           0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
reset_generator/clk_I_0/CK->reset_generator/clk_I_0/Q
                                          SLICE_R12C5C    CLK_TO_Q0_DELAY  0.779                  3.863  1       
reset_generator/res[0]                                    NET DELAY        0.712                  4.575  1       
SLICE_38/D1->SLICE_38/F1                  SLICE_R12C5C    D1_TO_F1_DELAY   0.252                  4.827  1       
reset_generator.res[0].sig_002.FeedThruLUT
                                                          NET DELAY        0.000                  4.827  1       
reset_generator/res_0__keep_I_0/D                                          0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
                                                          CONSTRAINT       0.000                  0.000  1       
pll20.lscc_pll_inst.u_PLL_B/OUTGLOBAL     PLL_PLL_R13C32  CLOCK LATENCY    0.000                  0.000  140     
spram/CK                                                  NET DELAY        3.084                  3.084  140     
{reset_generator/clk_I_0/CK   reset_generator/res_0__keep_I_0/CK}
                                                                           0.000                  3.084  1       
                                                          Uncertainty      0.000                  3.084  
                                                          Hold time        0.000                  3.084  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                    -3.084  
Arrival Time                                                                                      4.827  
----------------------------------------  --------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                              1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



