

================================================================
== Vivado HLS Report for 'Pool'
================================================================
* Date:           Thu Aug 20 20:15:30 2020

* Version:        2016.4 (Build 1722992 on Wed Mar 08 18:30:27 MST 2017)
* Project:        pool_core
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.82|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   20|    ?|   21|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+------------------+----------------------+-----------+-----------+-----------+----------+
        |                         |         Latency        |       Iteration      |  Initiation Interval  |    Trip   |          |
        |        Loop Name        | min |        max       |        Latency       |  achieved |   target  |   Count   | Pipelined|
        +-------------------------+-----+------------------+----------------------+-----------+-----------+-----------+----------+
        |- Loop 1                 |    0|                 ?| 2 ~ 4752116027679272 |          -|          -| 0 ~ 65535 |    no    |
        | + Loop 1.1              |    0|  4752116027679270|    2 ~ 72512642522   |          -|          -| 0 ~ 65535 |    no    |
        |  ++ Loop 1.1.1          |    0|       72512642520|     13 ~ 1106472     |          -|          -| 0 ~ 65535 |    no    |
        |   +++ Loop 1.1.1.1      |    0|           1106445|       4 ~ 4339       |          -|          -|  0 ~ 255  |    no    |
        |    ++++ Loop 1.1.1.1.1  |    0|              4335|        2 ~ 17        |          -|          -|  0 ~ 255  |    no    |
        +-------------------------+-----+------------------+----------------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      1|       0|    560|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      6|    2354|   3361|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    478|
|Register         |        -|      -|    1121|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|     11|    3475|   4399|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      5|       3|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Pool_AXILiteS_s_axi_U    |Pool_AXILiteS_s_axi   |        0|      0|  214|  300|
    |Pool_fadd_32ns_32bkb_U0  |Pool_fadd_32ns_32bkb  |        0|      2|  205|  390|
    |Pool_fcmp_32ns_32eOg_U3  |Pool_fcmp_32ns_32eOg  |        0|      0|   66|  239|
    |Pool_fdiv_32ns_32cud_U1  |Pool_fdiv_32ns_32cud  |        0|      0|  761|  994|
    |Pool_gmem_m_axi_U        |Pool_gmem_m_axi       |        2|      0|  512|  580|
    |Pool_mul_32s_16nshbi_U7  |Pool_mul_32s_16nshbi  |        0|      2|    0|    0|
    |Pool_mul_32s_16s_g8j_U6  |Pool_mul_32s_16s_g8j  |        0|      2|    0|    0|
    |Pool_sitofp_32ns_dEe_U2  |Pool_sitofp_32ns_dEe  |        0|      0|  340|  554|
    |Pool_udiv_16ns_8nfYi_U4  |Pool_udiv_16ns_8nfYi  |        0|      0|  128|  152|
    |Pool_udiv_16ns_8nfYi_U5  |Pool_udiv_16ns_8nfYi  |        0|      0|  128|  152|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        2|      6| 2354| 3361|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |Pool_mac_muladd_1jbC_U9   |Pool_mac_muladd_1jbC  | i0 * i1 + i2 |
    |Pool_mac_muladd_1jbC_U10  |Pool_mac_muladd_1jbC  | i0 * i1 + i2 |
    |Pool_mac_muladd_1jbC_U11  |Pool_mac_muladd_1jbC  | i0 * i1 + i2 |
    |Pool_mul_mul_16nsibs_U8   |Pool_mul_mul_16nsibs  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |r_V_6_fu_384_p2                 |     *    |      1|  0|   0|           8|           8|
    |c_fu_449_p2                     |     +    |      0|  0|  16|          16|           1|
    |feature_in2_sum5_fu_562_p2      |     +    |      0|  0|  32|          32|          32|
    |feature_in2_sum6_fu_763_p2      |     +    |      0|  0|  32|          32|          32|
    |feature_in2_sum_fu_555_p2       |     +    |      0|  0|  32|          32|          32|
    |feature_out4_sum_fu_787_p2      |     +    |      0|  0|  16|          32|          32|
    |grp_fu_778_p0                   |     +    |      0|  0|  32|          32|          32|
    |h_V_fu_511_p2                   |     +    |      0|  0|  16|          16|          16|
    |i_fu_470_p2                     |     +    |      0|  0|  16|          16|           1|
    |ii_fu_501_p2                    |     +    |      0|  0|   8|           8|           1|
    |j_fu_490_p2                     |     +    |      0|  0|  16|          16|           1|
    |jj_fu_536_p2                    |     +    |      0|  0|   8|           8|           1|
    |next_mul1_fu_455_p2             |     +    |      0|  0|  32|          32|          32|
    |next_mul9_fu_460_p2             |     +    |      0|  0|  16|          16|          16|
    |next_mul_fu_476_p2              |     +    |      0|  0|  16|          16|          16|
    |tmp_12_fu_526_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp_13_fu_783_p2                |     +    |      0|  0|  16|          32|          32|
    |w_V_fu_546_p2                   |     +    |      0|  0|  16|          16|          16|
    |tmp_24_fu_741_p2                |    and   |      0|  0|   1|           1|           1|
    |tmp_26_fu_747_p2                |    and   |      0|  0|   1|           1|           1|
    |tmp_33_fu_650_p2                |    and   |      0|  0|   1|           1|           1|
    |tmp_35_fu_656_p2                |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_465_p2             |   icmp   |      0|  0|   6|          16|          16|
    |exitcond2_fu_496_p2             |   icmp   |      0|  0|   3|           8|           8|
    |exitcond3_fu_531_p2             |   icmp   |      0|  0|   3|           8|           8|
    |exitcond4_fu_444_p2             |   icmp   |      0|  0|   6|          16|          16|
    |exitcond_fu_485_p2              |   icmp   |      0|  0|   6|          16|          16|
    |notlhs1_fu_705_p2               |   icmp   |      0|  0|   3|           8|           2|
    |notlhs2_fu_723_p2               |   icmp   |      0|  0|   3|           8|           2|
    |notlhs9_fu_632_p2               |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_614_p2                |   icmp   |      0|  0|   3|           8|           2|
    |notrhs1_fu_711_p2               |   icmp   |      0|  0|   8|          23|           1|
    |notrhs2_fu_729_p2               |   icmp   |      0|  0|   8|          23|           1|
    |notrhs3_fu_638_p2               |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_620_p2                |   icmp   |      0|  0|   8|          23|           1|
    |tmp_2_fu_405_p2                 |   icmp   |      0|  0|   1|           2|           1|
    |tmp_9_fu_413_p2                 |   icmp   |      0|  0|   1|           2|           1|
    |ap_block_state29_io             |    or    |      0|  0|   1|           1|           1|
    |ap_block_state36                |    or    |      0|  0|   1|           1|           1|
    |tmp_21_fu_717_p2                |    or    |      0|  0|   1|           1|           1|
    |tmp_23_fu_735_p2                |    or    |      0|  0|   1|           1|           1|
    |tmp_31_fu_626_p2                |    or    |      0|  0|   1|           1|           1|
    |tmp_32_fu_644_p2                |    or    |      0|  0|   1|           1|           1|
    |tmp_6_fu_426_p2                 |    or    |      0|  0|   1|           1|           1|
    |feature_in_load_1_su_fu_752_p3  |  select  |      0|  0|  32|           1|          32|
    |p_sum_fu_432_p3                 |  select  |      0|  0|  32|           1|          32|
    |sum_3_feature_in_loa_fu_661_p3  |  select  |      0|  0|  32|           1|          32|
    |sum_fu_418_p3                   |  select  |      0|  0|  31|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      1|  0| 560|         599|         519|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  182|         80|    1|         80|
    |ap_sig_ioackin_gmem_ARREADY  |    1|          2|    1|          2|
    |ap_sig_ioackin_gmem_AWREADY  |    1|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY   |    1|          2|    1|          2|
    |gmem_ARADDR                  |   32|          4|   32|        128|
    |gmem_blk_n_AR                |    1|          2|    1|          2|
    |gmem_blk_n_AW                |    1|          2|    1|          2|
    |gmem_blk_n_B                 |    1|          2|    1|          2|
    |gmem_blk_n_R                 |    1|          2|    1|          2|
    |gmem_blk_n_W                 |    1|          2|    1|          2|
    |i_op_assign_1_reg_225        |   16|          2|   16|         32|
    |i_op_assign_2_reg_258        |    8|          2|    8|         16|
    |i_op_assign_3_reg_281        |    8|          2|    8|         16|
    |i_op_assign_reg_248          |   32|          2|   32|         64|
    |i_op_assign_s_reg_190        |   16|          2|   16|         32|
    |op_assign_8_reg_179          |   16|          2|   16|         32|
    |phi_mul1_reg_213             |   32|          2|   32|         64|
    |phi_mul8_reg_201             |   16|          2|   16|         32|
    |phi_mul_reg_236              |   16|          2|   16|         32|
    |sum_3_be_reg_292             |   32|          4|   32|        128|
    |sum_3_reg_269                |   32|          2|   32|         64|
    |sum_5_reg_308                |   32|          2|   32|         64|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  478|        126|  297|        800|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |CHin_V_read_reg_852           |  16|   0|   16|          0|
    |Kx_V_read_reg_836             |   8|   0|    8|          0|
    |Ky_V_read_reg_831             |   8|   0|    8|          0|
    |Win_V_read_reg_841            |  16|   0|   16|          0|
    |ap_CS_fsm                     |  79|   0|   79|          0|
    |ap_reg_ioackin_gmem_ARREADY   |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_AWREADY   |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY    |   1|   0|    1|          0|
    |c_reg_955                     |  16|   0|   16|          0|
    |feature_in1_reg_863           |  30|   0|   30|          0|
    |feature_in2_sum5_reg_1036     |  32|   0|   32|          0|
    |feature_in2_sum6_reg_1073     |  32|   0|   32|          0|
    |feature_in2_sum_reg_1031      |  32|   0|   32|          0|
    |feature_out3_reg_858          |  30|   0|   30|          0|
    |feature_out4_sum_reg_1104     |  32|   0|   32|          0|
    |i_op_assign_15_cast5_reg_983  |  16|   0|   32|         16|
    |i_op_assign_17_cast7_reg_946  |  16|   0|   32|         16|
    |i_op_assign_1_reg_225         |  16|   0|   16|          0|
    |i_op_assign_2_reg_258         |   8|   0|    8|          0|
    |i_op_assign_3_reg_281         |   8|   0|    8|          0|
    |i_op_assign_reg_248           |  32|   0|   32|          0|
    |i_op_assign_s_reg_190         |  16|   0|   16|          0|
    |i_reg_973                     |  16|   0|   16|          0|
    |ii_reg_999                    |   8|   0|    8|          0|
    |j_reg_991                     |  16|   0|   16|          0|
    |jj_reg_1019                   |   8|   0|    8|          0|
    |lhs_V_reg_868                 |   8|   0|   16|          8|
    |mode_V_read_reg_825           |   2|   0|    2|          0|
    |next_mul1_reg_960             |  32|   0|   32|          0|
    |next_mul9_reg_965             |  16|   0|   16|          0|
    |next_mul_reg_978              |  16|   0|   16|          0|
    |op_assign_8_reg_179           |  16|   0|   16|          0|
    |p_sum_reg_936                 |  18|   0|   32|         14|
    |phi_mul1_reg_213              |  32|   0|   32|          0|
    |phi_mul8_reg_201              |  16|   0|   16|          0|
    |phi_mul_reg_236               |  16|   0|   16|          0|
    |r_V_5_reg_904                 |  16|   0|   16|          0|
    |r_V_6_reg_882                 |  16|   0|   16|          0|
    |reg_338                       |  32|   0|   32|          0|
    |rhs_V_1_reg_919               |  16|   0|   32|         16|
    |rhs_V_reg_875                 |   8|   0|   16|          8|
    |sum_2_reg_1084                |  32|   0|   32|          0|
    |sum_3_be_reg_292              |  32|   0|   32|          0|
    |sum_3_reg_269                 |  32|   0|   32|          0|
    |sum_5_reg_308                 |  32|   0|   32|          0|
    |tmp1_reg_1099                 |  32|   0|   32|          0|
    |tmp2_reg_941                  |  32|   0|   32|          0|
    |tmp_12_reg_1009               |  32|   0|   32|          0|
    |tmp_25_reg_1058               |   1|   0|    1|          0|
    |tmp_2_reg_927                 |   1|   0|    1|          0|
    |tmp_34_reg_1053               |   1|   0|    1|          0|
    |tmp_3_reg_909                 |  16|   0|   32|         16|
    |tmp_4_reg_931                 |  32|   0|   32|          0|
    |tmp_5_reg_914                 |  16|   0|   16|          0|
    |tmp_7_reg_892                 |  30|   0|   32|          2|
    |tmp_8_reg_897                 |  30|   0|   32|          2|
    |w_V_reg_1024                  |  16|   0|   16|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |1121|   0| 1219|         98|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |     Pool     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |     Pool     | return value |
|interrupt               | out |    1| ap_ctrl_hs |     Pool     | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA        | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA        |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

