INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.gen/sources_1/ip/hecatia_dist_mem/sim/hecatia_dist_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hecatia_dist_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodesPractice/learning/DL/FPGA-project-STG/STG/Code/hecatia.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hecatia
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodesPractice/learning/DL/FPGA-project-STG/STG/testbench/hecatia_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hecatia_tb
