
app/out/app.elf:     file format elf32-littlearm
app/out/app.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a000b41

Program Header:
0x70000001 off    0x00015ce0 vaddr 0x1a005ce0 paddr 0x1a005ce0 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x000000b4 memsz 0x00003e74 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00005ce8 memsz 0x00005ce8 flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a005ce8 align 2**16
         filesz 0x00000294 memsz 0x00000294 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005cdc  1a000000  1a000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000294  10000000  1a005ce8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  00020294  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  00020294  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  00020294  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  00020294  2**2
                  CONTENTS
  6 .bss          00003bdc  10000298  10000298  00000298  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  00020294  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  00020294  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  00020294  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  00020294  2**2
                  CONTENTS
 11 .init_array   00000004  1a005cdc  1a005cdc  00015cdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a005ce0  1a005ce0  00015ce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  00020294  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  00020294  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  00020294  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  00020294  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  00020294  2**2
                  CONTENTS
 18 .noinit       00000000  10003e74  10003e74  00020294  2**2
                  CONTENTS
 19 .debug_info   0002c4fb  00000000  00000000  00020294  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 000058ef  00000000  00000000  0004c78f  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    0000af45  00000000  00000000  0005207e  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_aranges 00000fc0  00000000  00000000  0005cfc3  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_ranges 000010f8  00000000  00000000  0005df83  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_macro  00010161  00000000  00000000  0005f07b  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_line   00013728  00000000  00000000  0006f1dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_str    0002f6f1  00000000  00000000  00082904  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .comment      0000007f  00000000  00000000  000b1ff5  2**0
                  CONTENTS, READONLY
 28 .ARM.attributes 00000037  00000000  00000000  000b2074  2**0
                  CONTENTS, READONLY
 29 .debug_frame  0000300c  00000000  00000000  000b20ac  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000298 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a005cdc l    d  .init_array	00000000 .init_array
1a005ce0 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10003e74 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 sapi_uart.c
1a003ad0 l     F .text	000000a4 uartProcessIRQ
10003db0 l     O .bss	00000004 rxIsrCallbackUART0
10003db4 l     O .bss	00000004 rxIsrCallbackUART2
10003db8 l     O .bss	00000004 rxIsrCallbackUART3
10003dbc l     O .bss	00000004 txIsrCallbackUART0
10003dc0 l     O .bss	00000004 txIsrCallbackUART2
10003dc4 l     O .bss	00000004 txIsrCallbackUART3
1a0059a8 l     O .text	00000048 lpcUarts
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 driver.c
00000000 l    df *ABS*	00000000 service.c
00000000 l    df *ABS*	00000000 operations.c
00000000 l    df *ABS*	00000000 kernek.c
100002a0 l     O .bss	0000006e HexFrame
10000310 l     O .bss	00000004 InterruptCounter
10000314 l     O .bss	00000010 Report
10000328 l     O .bss	00000037 Task1Buffer.13995
10000364 l     O .bss	00000037 Task2Buffer.14001
100003a0 l     O .bss	00000037 data_2Server.13985
100003d8 l     O .bss	00000037 data_FromServer.13986
10000410 l     O .bss	000001bc message
10000000 l     O .data	00000037 AsciFrame
00000000 l    df *ABS*	00000000 system.c
100005cc l     O .bss	00000004 heap_end.5778
00000000 l    df *ABS*	00000000 heap_2.c
1a000c94 l     F .text	0000002c prvHeapInit
100005d0 l     O .bss	00002800 ucHeap
10002dd0 l     O .bss	00000008 xEnd
10002dd8 l     O .bss	00000004 xHeapHasBeenInitialised.11449
10002ddc l     O .bss	00000008 xStart
10000038 l     O .data	00000004 xFreeBytesRemaining
00000000 l    df *ABS*	00000000 queue.c
1a000dc4 l     F .text	00000012 prvGetDisinheritPriorityAfterTimeout
1a000dd6 l     F .text	0000001e prvIsQueueFull
1a000df4 l     F .text	0000001a prvIsQueueEmpty
1a000e0e l     F .text	00000076 prvCopyDataToQueue
1a000e84 l     F .text	00000024 prvCopyDataFromQueue
1a000ea8 l     F .text	0000006e prvUnlockQueue
1a000f9c l     F .text	00000022 prvInitialiseNewQueue
1a001218 l     F .text	00000018 prvInitialiseMutex
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 static_provider.c
10002de4 l     O .bss	00000168 uxIdleTaskStack.10728
10002f4c l     O .bss	00000b40 uxTimerTaskStack.10735
10003a8c l     O .bss	00000060 xIdleTaskTCB.10727
10003aec l     O .bss	00000060 xTimerTaskTCB.10734
00000000 l    df *ABS*	00000000 hooks.c
00000000 l    df *ABS*	00000000 tasks.c
1a001748 l     F .text	00000014 prvTaskCheckFreeStackSpace
1a00175c l     F .text	0000002c prvResetNextTaskUnblockTime
1a001788 l     F .text	00000092 prvInitialiseNewTask
1a00181c l     F .text	00000068 prvInitialiseTaskLists
1a001884 l     F .text	000000ac prvAddNewTaskToReadyList
1a001930 l     F .text	00000038 prvDeleteTCB
1a001968 l     F .text	0000004c prvCheckTasksWaitingTermination
1a0019b4 l     F .text	00000028 prvIdleTask
1a0019dc l     F .text	00000098 prvAddCurrentTaskToDelayedList
10003b50 l     O .bss	00000004 pxDelayedTaskList
10003b54 l     O .bss	00000004 pxOverflowDelayedTaskList
10003b58 l     O .bss	0000008c pxReadyTasksLists
10003be4 l     O .bss	00000004 uxCurrentNumberOfTasks
10003be8 l     O .bss	00000004 uxDeletedTasksWaitingCleanUp
10003bec l     O .bss	00000004 uxPendedTicks
10003bf0 l     O .bss	00000004 uxSchedulerSuspended
10003bf4 l     O .bss	00000004 uxTaskNumber
10003bf8 l     O .bss	00000004 uxTopReadyPriority
10003bfc l     O .bss	00000014 xDelayedTaskList1
10003c10 l     O .bss	00000014 xDelayedTaskList2
10003c24 l     O .bss	00000004 xNextTaskUnblockTime
10003c28 l     O .bss	00000004 xNumOfOverflows
10003c2c l     O .bss	00000014 xPendingReadyList
10003c40 l     O .bss	00000004 xSchedulerRunning
10003c44 l     O .bss	00000014 xSuspendedTaskList
10003c58 l     O .bss	00000014 xTasksWaitingTermination
10003c6c l     O .bss	00000004 xTickCount
10003c70 l     O .bss	00000004 xYieldPending
00000000 l    df *ABS*	00000000 timers.c
1a0024fc l     F .text	00000020 prvGetNextExpireTime
1a00251c l     F .text	00000048 prvInsertTimerInActiveList
1a002564 l     F .text	00000070 prvCheckForValidListAndQueue
1a0025d4 l     F .text	00000040 prvInitialiseNewTimer
1a0029a4 l     F .text	00000016 prvTimerTask
1a002730 l     F .text	00000078 prvSwitchTimerLists
1a0027a8 l     F .text	0000002c prvSampleTimeNow
1a0027d4 l     F .text	00000060 prvProcessExpiredTimer
1a002834 l     F .text	00000074 prvProcessTimerOrBlockTask
1a0028a8 l     F .text	000000fc prvProcessReceivedCommands
10003c74 l     O .bss	00000004 pxCurrentTimerList
10003c78 l     O .bss	00000004 pxOverflowTimerList
10003c7c l     O .bss	000000a0 ucStaticTimerQueueStorage.11828
10003d1c l     O .bss	00000014 xActiveTimerList1
10003d30 l     O .bss	00000014 xActiveTimerList2
10003d44 l     O .bss	00000004 xLastTime.11777
10003d48 l     O .bss	00000050 xStaticTimerQueue.11827
10003d98 l     O .bss	00000004 xTimerQueue
10003d9c l     O .bss	00000004 xTimerTaskHandle
00000000 l    df *ABS*	00000000 port.c
1a0029bc l     F .text	00000040 prvTaskExitError
1a0029fc l     F .text	00000022 prvPortStartFirstTask
1a002a24 l     F .text	0000000e vPortEnableVFP
1a002a90 l       .text	00000000 pxCurrentTCBConst2
1a002b70 l       .text	00000000 pxCurrentTCBConst
10003da0 l     O .bss	00000001 ucMaxSysCallPriority
10003da4 l     O .bss	00000004 ulMaxPRIGROUPValue
1000003c l     O .data	00000004 uxCriticalNesting
00000000 l    df *ABS*	00000000 board.c
1a002d44 l     F .text	00000044 Board_LED_Init
1a002d88 l     F .text	00000040 Board_TEC_Init
1a002dc8 l     F .text	00000040 Board_GPIO_Init
1a002e08 l     F .text	00000030 Board_ADC_Init
1a002e38 l     F .text	00000038 Board_SPI_Init
1a002e70 l     F .text	00000024 Board_I2C_Init
1a005828 l     O .text	00000008 GpioButtons
1a005830 l     O .text	0000000c GpioLeds
1a00583c l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 board_sysinit.c
1a005854 l     O .text	00000004 InitClkStates
1a005858 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a002fe0 l     F .text	0000002c Chip_UART_GetIndex
1a0058cc l     O .text	00000008 UART_BClock
1a0058d4 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a003188 l     F .text	00000014 Chip_ADC_GetClockIndex
1a00319c l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a003250 l     F .text	000000a4 pll_calc_divs
1a0032f4 l     F .text	0000010c pll_get_frac
1a003400 l     F .text	0000004c Chip_Clock_FindBaseClock
1a003674 l     F .text	00000022 Chip_Clock_GetDivRate
10003da8 l     O .bss	00000008 audio_usb_pll_freq
1a0058e8 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a005954 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a00394c l     F .text	00000014 Chip_SSP_GetClockIndex
1a003960 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000040 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000078 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_tick.c
10003dc8 l     O .bss	00000004 callBackFuncParams
10003dd0 l     O .bss	00000008 tickCounter
10003dd8 l     O .bss	00000004 tickHookFunction
10003ddc l     O .bss	00000030 tickerObject.11826
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a003e20 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_usb_device.c
10003e0c l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_ultrasonic_hcsr04.c
1a0040f8 l     F .text	00000010 clearInterrupt
1a004108 l     F .text	0000005c serveInterrupt
1000007c l     O .data	00000048 ultrasonicSensors
1a005b34 l     O .text	00000003 ultrasonicSensorsIrqMap
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 atoi.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 strcat.c
00000000 l    df *ABS*	00000000 strcpy.c
00000000 l    df *ABS*	00000000 strlwr.c
00000000 l    df *ABS*	00000000 strtol.c
1a004582 l     F .text	000000f6 _strtol_l.isra.0
00000000 l    df *ABS*	00000000 strupr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
1a0049b0 l     F .text	00000048 std
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 locale.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mbtowc_r.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
1a004da4 l     F .text	0000002e __sfputc_r
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 impure.c
100000c8 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 ctype_.c
00000000 l    df *ABS*	00000000 
1a005ce0 l       .init_array	00000000 __init_array_end
1a005cdc l       .bss_RAM5	00000000 __preinit_array_end
1a005cdc l       .init_array	00000000 __init_array_start
1a005cdc l       .bss_RAM5	00000000 __preinit_array_start
1a003498 g     F .text	0000001c Chip_Clock_GetDividerSource
1a000be0 g     F .text	00000012 _isatty_r
1a00454a g     F .text	00000010 strcpy
1a0001ba  w    F .text	00000002 TIMER2_IRQHandler
1a003ca8 g     F .text	00000014 uartRxRead
1a000bf2 g     F .text	0000000a _lseek_r
1a000184  w    F .text	00000002 DebugMon_Handler
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a000db8 g     F .text	0000000c xPortGetFreeHeapSize
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
10003e18 g     O .bss	00000004 QeueMinusculizador
1a000114 g       .text	00000000 __section_table_start
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a002ad8 g     F .text	0000002c vPortExitCritical
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a0044fc g     F .text	00000030 printf
1a002f26 g     F .text	00000008 __stdio_init
1a00538e g     F .text	00000024 __sseek
1a004a30 g     F .text	00000060 __sinit
1a002220 g     F .text	00000078 vTaskGetInfo
1a0046d0 g     F .text	000000a4 __swbuf_r
1a00017a  w    F .text	00000002 HardFault_Handler
1a001630 g     F .text	00000052 vQueueWaitForMessageRestricted
1a004a04 g     F .text	0000002c __sfmoreglue
1a000000 g       *ABS*	00000000 __vectors_start__
1a003242 g     F .text	0000000c Chip_ADC_SetResolution
1a005482 g     F .text	00000002 __malloc_unlock
1a000440 g     F .text	00000014 LwrCase
1a00455a g     F .text	00000028 strlwr
1a002b74 g     F .text	0000002c SysTick_Handler
1a003060 g     F .text	00000040 Chip_UART_SetBaud
1a000b3c  w    F .text	00000002 initialise_monitor_handles
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a002ecc g     F .text	0000001c Board_UARTGetChar
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a002b10 g     F .text	00000064 PendSV_Handler
1a004b4c g     F .text	0000001c __locale_ctype_ptr
1a001246 g     F .text	000000cc xQueueGenericSendFromISR
1a000178  w    F .text	00000002 NMI_Handler
1a005ce8 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
10003b4c g     O .bss	00000004 pxCurrentTCB
1a000bd6 g     F .text	0000000a _fstat_r
53ff6d4e g       *ABS*	00000000 __valid_user_code_checksum
1a005ce8 g       .ARM.exidx	00000000 _etext
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a000778 g     F .text	00000120 driver
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1a00217c g     F .text	00000018 vTaskInternalSetTimeOutState
1a0001ba  w    F .text	00000002 TIMER3_IRQHandler
1a003716 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001bc g     F .text	0000000a UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a002bd8 g     F .text	00000110 xPortStartScheduler
1a0044d4 g     F .text	00000016 memcpy
1a002088 g     F .text	00000030 vTaskPlaceOnEventList
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
10003e1c g     O .bss	00000004 QeueMayusculizador
1a0049f8 g     F .text	0000000c _cleanup_r
1a002ba0  w    F .text	00000038 vPortSetupTimerInterrupt
1a004184 g     F .text	00000000 .hidden __aeabi_uldivmod
10003e74 g       .noinit	00000000 _noinit
10003e20 g     O .bss	00000004 DataProcessed_handle
1a000d74 g     F .text	00000044 vPortFree
1a003d66 g     F .text	00000018 uartWriteString
10003e6c g     O .bss	00000004 SystemCoreClock
1a00300c g     F .text	00000054 Chip_UART_Init
1a00146c g     F .text	0000019c xQueueSemaphoreTake
1a003da0 g     F .text	00000034 tickerCallback
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a002ce8 g     F .text	0000005c vPortValidateInterruptPriority
1a000180  w    F .text	00000002 UsageFault_Handler
1a003794 g     F .text	0000004c Chip_Clock_GetRate
1a00169e g     F .text	00000018 vListInsertEnd
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a002f68 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a0041b4 g     F .text	000002cc .hidden __udivmoddi4
1a000c74 g     F .text	00000020 _sbrk_r
1a005824 g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a000bfc g     F .text	0000004e _read_r
1a001698 g     F .text	00000006 vListInitialiseItem
1a00416e g     F .text	0000000a GPIO1_IRQHandler
1a001314 g     F .text	00000158 xQueueReceive
10003e2c g     O .bss	00000040 xQueueRegistry
1a00172c g     F .text	00000018 vApplicationGetTimerTaskMemory
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a005ce0 g       .ARM.exidx	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a005b98 g     O .text	00000004 _global_impure_ptr
1a00448c g     F .text	00000048 __libc_init_array
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a000cc0 g     F .text	000000b4 pvPortMalloc
1a002ee8 g     F .text	0000002c Board_Init
1a000bca  w    F .text	00000002 _init
1a001682 g     F .text	00000016 vListInitialise
1a000114 g       .text	00000000 __data_section_table
10003e24 g     O .bss	00000004 MsgHandle
1a004678 g     F .text	0000002c strtol
1a000300 g     F .text	0000000e GetData
1a000310 g     F .text	000000d4 ASCI
1a001c70 g     F .text	0000000c xTaskGetTickCount
1a00109c g     F .text	0000017c xQueueGenericSend
1a0001ba  w    F .text	00000002 RTC_IRQHandler
10003e74 g       .bss	00000000 _ebss
1a0001ba  w    F .text	00000002 TIMER0_IRQHandler
1a000b40 g     F .text	00000088 Reset_Handler
1a003dd4 g     F .text	0000004c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a003a44 g     F .text	00000038 Chip_I2C_SetClockRate
1a002370 g     F .text	000000b0 xTaskPriorityDisinherit
1a000474 g     F .text	00000304 server
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a00344c g     F .text	0000004c Chip_Clock_EnableCrystal
1a00042c g     F .text	00000014 UperCase
10008000 g       *ABS*	00000000 __top_RamLoc32
1a0020f0 g     F .text	0000008c xTaskRemoveFromEventList
1a001746 g     F .text	00000002 vApplicationMallocFailedHook
10000360 g     O .bss	00000004 Task1Handle
1a00018a g     F .text	0000001e data_init
1000029c g     O .bss	00000004 DrivHandle
1a00452c g     F .text	0000001e strcat
1a0001ba  w    F .text	00000002 TIMER1_IRQHandler
1a005b38 g     O .text	00000020 __sf_fake_stderr
1a003a20 g     F .text	00000024 Chip_I2C_Init
1a003d80 g     F .text	00000014 UART2_IRQHandler
1a0003e4 g     F .text	00000048 EndTask
1a003608 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a0059fc g     O .text	00000136 gpioPinsInit
1a003b74 g     F .text	00000090 uartInterrupt
1a003d4c g     F .text	0000001a uartWriteByte
1a0024e0 g     F .text	0000001c pvTaskIncrementMutexHeldCount
1a003978 g     F .text	00000012 Chip_SSP_SetClockRate
10003e28 g     O .bss	00000004 MsgHandle_2
1a004dd2 g     F .text	00000024 __sfputs_r
1a004178 g     F .text	0000000a GPIO2_IRQHandler
1a0053e0 g     F .text	00000000 memchr
1a000898 g     F .text	000000c4 task1
1a002194 g     F .text	00000080 xTaskCheckForTimeOut
1a004c54 g     F .text	0000009c _free_r
1a0036f0 g     F .text	00000026 Chip_Clock_GetBaseClock
1a0022b8 g     F .text	000000b8 xTaskPriorityInherit
10000298 g       .bss	00000000 _bss
1a003210 g     F .text	00000032 Chip_ADC_SetSampleRate
1a00095c g     F .text	000000c4 task2
1a001c60 g     F .text	00000010 vTaskSuspendAll
1a001b4c g     F .text	00000080 eTaskGetState
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a00398a g     F .text	0000003e Chip_SSP_SetBitRate
1a0016ea g     F .text	00000028 uxListRemove
1a003948 g     F .text	00000002 Chip_GPIO_Init
1a005850 g     O .text	00000004 OscRateIn
1a003cd0 g     F .text	0000007c uartInit
1a001a74 g     F .text	00000072 xTaskCreateStatic
10003e74 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a001ed4 g     F .text	000000c8 vTaskSwitchContext
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
1a000fbe g     F .text	00000090 xQueueGenericCreateStatic
1a0020b8 g     F .text	00000038 vTaskPlaceOnEventListRestricted
1a000178 g       .text	00000000 __bss_section_table_end
1a000bcc g     F .text	0000000a _close_r
1a003e54 g     F .text	00000194 gpioInit
1a001714 g     F .text	00000018 vApplicationGetIdleTaskMemory
1a0026c4 g     F .text	0000006c xTimerGenericCommand
1a004774 g     F .text	000000dc __swsetup_r
1a001744 g     F .text	00000002 vApplicationStackOverflowHook
1a004480  w    F .text	00000002 .hidden __aeabi_ldiv0
1a001f9c g     F .text	000000ec vTaskSuspend
1a004a90 g     F .text	00000078 __sfp
1a005334 g     F .text	00000022 __sread
1a003fe8 g     F .text	0000001c USB0_IRQHandler
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a005480 g     F .text	00000002 __malloc_lock
1a002eb8 g     F .text	00000014 Board_UARTPutChar
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a00495c g     F .text	00000054 _fflush_r
1a005b58 g     O .text	00000020 __sf_fake_stdin
1a0034b4 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a0044ea g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a000a20 g     F .text	0000011c main
1a0001ba  w    F .text	00000002 WDT_IRQHandler
1a0016b6 g     F .text	00000034 vListInsert
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a002a70 g     F .text	00000024 SVC_Handler
1a0053b2 g     F .text	00000008 __sclose
1a002614 g     F .text	00000064 xTimerCreateTimerTask
1a004cf0 g     F .text	000000b4 _malloc_r
1a0053ba g     F .text	0000001a __ascii_wctomb
1a003c90 g     F .text	00000018 uartTxReady
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a003724 g     F .text	0000003c Chip_Clock_EnableOpts
1a002f1e g     F .text	00000008 __stdio_getchar
1a00104e g     F .text	0000004e xQueueGenericCreate
1a0034d0 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a003588 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a003a7c g     F .text	00000038 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a000bc8  w    F .text	00000002 _fini
1a0044fc g     F .text	00000030 iprintf
1a001d94 g     F .text	000000f4 xTaskResumeAll
1a001bcc g     F .text	00000094 vTaskStartScheduler
1a0031d0 g     F .text	00000040 Chip_ADC_Init
10003e70 g     O .bss	00000004 g_pUsbApi
1a002f30 g     F .text	00000038 Board_SetupMuxing
1a0030a0 g     F .text	000000e8 Chip_UART_SetBaudFDR
1a000c4a g     F .text	00000028 _write_r
1a000454 g     F .text	00000020 Port_Interrupt
1a0001ba  w    F .text	00000002 ETH_IRQHandler
1a005024 g     F .text	000000ea _printf_common
100000c4 g     O .data	00000004 _impure_ptr
1a004850 g     F .text	0000010c __sflush_r
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a003cbc g     F .text	00000014 uartTxWrite
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
1a004c30 g     F .text	00000024 __ascii_mbtowc
10000000 g       .data	00000000 _data
1000039c g     O .bss	00000004 Task2Handle
1a002214 g     F .text	0000000c vTaskMissedYield
10003e74 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a0039c8 g     F .text	00000038 Chip_SSP_Init
1a001608 g     F .text	00000028 vQueueAddToRegistry
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a001c7c g     F .text	00000118 xTaskIncrementTick
1a004b68 g     F .text	00000048 __swhatbuf_r
1a0001ba  w    F .text	00000002 DAC_IRQHandler
1a002e94 g     F .text	00000024 Board_Debug_Init
10000324 g     O .bss	00000004 ServHandle
1a002f14 g     F .text	0000000a __stdio_putchar
1a000f18 g     F .text	00000084 xQueueGenericReset
10000294 g       .data	00000000 _edata
1a003a00 g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
1a001ae6 g     F .text	00000066 xTaskCreate
1a0037f4 g     F .text	00000154 Chip_SetupCoreClock
1a005356 g     F .text	00000038 __swrite
1a004164 g     F .text	0000000a GPIO0_IRQHandler
1a004df8 g     F .text	0000022c _vfiprintf_r
1a000000 g     O .text	00000040 g_pfnVectors
1a004b08 g     F .text	0000003c _fwalk_reent
1a0037e0 g     F .text	00000014 SystemCoreClockUpdate
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a001e88 g     F .text	0000004c vTaskDelay
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a005b78 g     O .text	00000020 __sf_fake_stdout
1a004484 g     F .text	00000008 atoi
1a002298 g     F .text	00000020 xTaskGetSchedulerState
1a005bd9 g     O .text	00000101 _ctype_
1a002420 g     F .text	000000c0 vTaskPriorityDisinheritAfterTimeout
1a004480  w    F .text	00000002 .hidden __aeabi_idiv0
1a0046a4 g     F .text	0000002a strupr
1a003c04 g     F .text	0000008c uartCallbackSet
1a00017e  w    F .text	00000002 BusFault_Handler
1a004bb0 g     F .text	00000080 __smakebuf_r
1a002a38 g     F .text	0000002c pxPortInitialiseStack
1a005110 g     F .text	00000224 _printf_i
1a004b44 g     F .text	00000006 __locale_ctype_ptr_l
1a003760 g     F .text	00000034 Chip_Clock_Enable
1a003d94 g     F .text	0000000a UART3_IRQHandler
10003e14 g     O .bss	00000004 __malloc_sbrk_start
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a002678 g     F .text	0000004c xTimerCreateStatic
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a004004 g     F .text	000000f4 boardInit
1a002a94 g     F .text	00000044 vPortEnterCritical
10003e10 g     O .bss	00000004 __malloc_free_list
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a004df8 g     F .text	0000022c _vfprintf_r
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
10000298 g     O .bss	00000004 DataProcessed_key
1a001230 g     F .text	00000016 xQueueCreateMutex
10000128 g     O .data	0000016c __global_locale
1a003698 g     F .text	00000058 Chip_Clock_SetBaseClock
1a003ab4 g     F .text	0000001c cyclesCounterInit
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
1a002fd4 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 41 0b 00 1a 79 01 00 1a 7b 01 00 1a     ....A...y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a 4e 6d ff 53     }...........Nm.S
	...
1a00002c:	71 2a 00 1a 85 01 00 1a 00 00 00 00 11 2b 00 1a     q*...........+..
1a00003c:	75 2b 00 1a                                         u+..

1a000040 <g_pfnVendorVectors>:
1a000040:	bb 01 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     ................
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	e9 3f 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     .?..............
1a000070:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bd 01 00 1a bb 01 00 1a 81 3d 00 1a 95 3d 00 1a     .........=...=..
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	65 41 00 1a 6f 41 00 1a 79 41 00 1a bb 01 00 1a     eA..oA..yA......
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a005ce8 	.word	0x1a005ce8
1a000118:	10000000 	.word	0x10000000
1a00011c:	00000294 	.word	0x00000294
1a000120:	1a005ce8 	.word	0x1a005ce8
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a005ce8 	.word	0x1a005ce8
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a005ce8 	.word	0x1a005ce8
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a005ce8 	.word	0x1a005ce8
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000298 	.word	0x10000298
1a000154:	00003bdc 	.word	0x00003bdc
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
        __asm__ volatile("wfi");
    }
}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
1a000182:	e7fe      	b.n	1a000182 <UsageFault_Handler+0x2>

1a000184 <DebugMon_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
1a000186:	e7fe      	b.n	1a000186 <DebugMon_Handler+0x2>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
1a000188:	e7fe      	b.n	1a000188 <DebugMon_Handler+0x4>

1a00018a <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000192:	6804      	ldr	r4, [r0, #0]
1a000194:	600c      	str	r4, [r1, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a000196:	3304      	adds	r3, #4
        *pulDest++ = *pulSrc++;
1a000198:	3004      	adds	r0, #4
1a00019a:	3104      	adds	r1, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	e003      	b.n	1a0001b4 <bss_init+0xc>
        *pulDest++ = 0;
1a0001ac:	2200      	movs	r2, #0
1a0001ae:	6002      	str	r2, [r0, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b0:	3304      	adds	r3, #4
        *pulDest++ = 0;
1a0001b2:	3004      	adds	r0, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	428b      	cmp	r3, r1
1a0001b6:	d3f9      	bcc.n	1a0001ac <bss_init+0x4>
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
    CAN0_IRQHandler,          // 67
    QEI_IRQHandler,           // 68
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>

1a0001bc <UART0_IRQHandler>:
__attribute__ ((section(".after_vectors")))

// UART0 (GPIO1 y GPIO2 or RS485/Profibus)
// 0x28 0x000000A0 - Handler for ISR UART0 (IRQ 24)
void UART0_IRQHandler(void)
{
1a0001bc:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_GPIO );
1a0001be:	2000      	movs	r0, #0
1a0001c0:	f003 fc86 	bl	1a003ad0 <uartProcessIRQ>
}
1a0001c4:	bd08      	pop	{r3, pc}
1a0001c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fe:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000202:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000206:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000212:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000216:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000222:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000226:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000232:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000236:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000242:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000246:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000252:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000256:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000262:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000266:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000272:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000276:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000282:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000286:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000292:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000296:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002aa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ae:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ba:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002be:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002fa:	Address 0x000000001a0002fa is out of bounds.


1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <GetData>:

/*==================[external functions definition]==========================*/


//This function copies the data portion of the the message buffer to data  and casts data type to read-only on MsgBuffer inside this block only
int GetData(char *data, const char* buffer,uint8_t size ){
1a000300:	b508      	push	{r3, lr}

	memcpy(data,buffer+1,size-2);
1a000302:	3a02      	subs	r2, #2
1a000304:	3101      	adds	r1, #1
1a000306:	f004 f8e5 	bl	1a0044d4 <memcpy>
	return 1;
}
1a00030a:	2001      	movs	r0, #1
1a00030c:	bd08      	pop	{r3, pc}
1a00030e:	Address 0x000000001a00030e is out of bounds.


1a000310 <ASCI>:
int ASCI(char *frame, uint8_t  size, char *buf){
1a000310:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000312:	b0ad      	sub	sp, #180	; 0xb4
1a000314:	4606      	mov	r6, r0
1a000316:	460f      	mov	r7, r1
1a000318:	4614      	mov	r4, r2

char buffer[111]="xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx";			//This buffer stores the data received in Hex representation
1a00031a:	4d31      	ldr	r5, [pc, #196]	; (1a0003e0 <ASCI+0xd0>)
1a00031c:	224d      	movs	r2, #77	; 0x4d
1a00031e:	4629      	mov	r1, r5
1a000320:	a810      	add	r0, sp, #64	; 0x40
1a000322:	f004 f8d7 	bl	1a0044d4 <memcpy>
1a000326:	2222      	movs	r2, #34	; 0x22
1a000328:	2100      	movs	r1, #0
1a00032a:	f10d 008d 	add.w	r0, sp, #141	; 0x8d
1a00032e:	f004 f8dc 	bl	1a0044ea <memset>
int newval, j=0;
char msg[60]="xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx";								//This is where the final ASCCI readable letters are stored
1a000332:	f10d 0c04 	add.w	ip, sp, #4
1a000336:	3570      	adds	r5, #112	; 0x70
1a000338:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00033a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
1a00033e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000340:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
1a000344:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000346:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
1a00034a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
1a00034e:	e88c 0007 	stmia.w	ip, {r0, r1, r2}

    for (int i = 0; i < size; i+=2)
1a000352:	2300      	movs	r3, #0
1a000354:	e013      	b.n	1a00037e <ASCI+0x6e>

            switch(frame[i+1])																				//if RecvData[i+1] is a letter convert it to integer, otherwise use it.
        {
            case 'A':
            {
                secondvalue = 10;
1a000356:	220a      	movs	r2, #10
1a000358:	e00a      	b.n	1a000370 <ASCI+0x60>
            {
                secondvalue = 11;
            }break;
            case 'C':
            {
                secondvalue = 12;
1a00035a:	220c      	movs	r2, #12
            }break;
1a00035c:	e008      	b.n	1a000370 <ASCI+0x60>
            case 'D':
            {
                secondvalue = 13;
1a00035e:	220d      	movs	r2, #13
            }break;
1a000360:	e006      	b.n	1a000370 <ASCI+0x60>

            case 'E':
            {
                secondvalue = 14;
1a000362:	220e      	movs	r2, #14
            }break;
1a000364:	e004      	b.n	1a000370 <ASCI+0x60>
            case 'F':
            {
                secondvalue = 15;
1a000366:	220f      	movs	r2, #15
            }break;
1a000368:	e002      	b.n	1a000370 <ASCI+0x60>
            default:
                secondvalue = frame[i+1] - '0';
1a00036a:	3a30      	subs	r2, #48	; 0x30
            break;
1a00036c:	e000      	b.n	1a000370 <ASCI+0x60>
                secondvalue = 11;
1a00036e:	220b      	movs	r2, #11
        }

        newval =  16 * firstvalue + secondvalue;						 									//convert the two values into decimal form
1a000370:	eb02 1201 	add.w	r2, r2, r1, lsl #4
        buffer[i]=(char)newval;																				// cast type newval into character, save in ptrBuffer :buffer[0]='G' only for the first element
1a000374:	a92c      	add	r1, sp, #176	; 0xb0
1a000376:	4419      	add	r1, r3
1a000378:	f801 2c70 	strb.w	r2, [r1, #-112]
    for (int i = 0; i < size; i+=2)
1a00037c:	3302      	adds	r3, #2
1a00037e:	429f      	cmp	r7, r3
1a000380:	dd18      	ble.n	1a0003b4 <ASCI+0xa4>
        int firstvalue = frame[i] - '0';
1a000382:	5cf2      	ldrb	r2, [r6, r3]
1a000384:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
            switch(frame[i+1])																				//if RecvData[i+1] is a letter convert it to integer, otherwise use it.
1a000388:	18f2      	adds	r2, r6, r3
1a00038a:	7852      	ldrb	r2, [r2, #1]
1a00038c:	f1a2 0041 	sub.w	r0, r2, #65	; 0x41
1a000390:	2805      	cmp	r0, #5
1a000392:	d8ea      	bhi.n	1a00036a <ASCI+0x5a>
1a000394:	a501      	add	r5, pc, #4	; (adr r5, 1a00039c <ASCI+0x8c>)
1a000396:	f855 f020 	ldr.w	pc, [r5, r0, lsl #2]
1a00039a:	bf00      	nop
1a00039c:	1a000357 	.word	0x1a000357
1a0003a0:	1a00036f 	.word	0x1a00036f
1a0003a4:	1a00035b 	.word	0x1a00035b
1a0003a8:	1a00035f 	.word	0x1a00035f
1a0003ac:	1a000363 	.word	0x1a000363
1a0003b0:	1a000367 	.word	0x1a000367

    }
	for(int j=0;j<=sizeof(msg);j++){																		//Assign new value for every element in msg array from the converted buffer
1a0003b4:	2300      	movs	r3, #0
1a0003b6:	e009      	b.n	1a0003cc <ASCI+0xbc>
		msg[j]=buffer[j*2];
1a0003b8:	aa2c      	add	r2, sp, #176	; 0xb0
1a0003ba:	eb02 0243 	add.w	r2, r2, r3, lsl #1
1a0003be:	f812 1c70 	ldrb.w	r1, [r2, #-112]
1a0003c2:	aa2c      	add	r2, sp, #176	; 0xb0
1a0003c4:	441a      	add	r2, r3
1a0003c6:	f802 1cac 	strb.w	r1, [r2, #-172]
	for(int j=0;j<=sizeof(msg);j++){																		//Assign new value for every element in msg array from the converted buffer
1a0003ca:	3301      	adds	r3, #1
1a0003cc:	2b3c      	cmp	r3, #60	; 0x3c
1a0003ce:	d9f3      	bls.n	1a0003b8 <ASCI+0xa8>
	 }
	strcpy(buf,msg);																						//Copy the converted result into the buffer
1a0003d0:	a901      	add	r1, sp, #4
1a0003d2:	4620      	mov	r0, r4
1a0003d4:	f004 f8b9 	bl	1a00454a <strcpy>
    return 0;
}
1a0003d8:	2000      	movs	r0, #0
1a0003da:	b02d      	add	sp, #180	; 0xb4
1a0003dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a0003de:	bf00      	nop
1a0003e0:	1a005484 	.word	0x1a005484

1a0003e4 <EndTask>:

	op[0]=buffer[1];

	return 1;
}
int EndTask(TaskHandle_t *handle,const uint8_t i){										// This function suspends the task, it takes the task handle and the task number, the number to decide the message
1a0003e4:	b538      	push	{r3, r4, r5, lr}
1a0003e6:	4605      	mov	r5, r0
1a0003e8:	460c      	mov	r4, r1



      vTaskDelay(500);
1a0003ea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
1a0003ee:	f001 fd4b 	bl	1a001e88 <vTaskDelay>
      switch (i)																		//Verify the task number
1a0003f2:	2c01      	cmp	r4, #1
1a0003f4:	d006      	beq.n	1a000404 <EndTask+0x20>
1a0003f6:	2c02      	cmp	r4, #2
1a0003f8:	d00d      	beq.n	1a000416 <EndTask+0x32>
    	  break;
      case 2:
    	  uartWriteString(UART_USB,"Task 2 suspended, no Queue created.  \n");
    	  break;
      default:
    	  uartWriteString(UART_USB,"No such task.  \n");
1a0003fa:	4909      	ldr	r1, [pc, #36]	; (1a000420 <EndTask+0x3c>)
1a0003fc:	2003      	movs	r0, #3
1a0003fe:	f003 fcb2 	bl	1a003d66 <uartWriteString>
1a000402:	e003      	b.n	1a00040c <EndTask+0x28>
    	  uartWriteString(UART_USB,"Task 1 suspended, no Queue created.  \n");
1a000404:	4907      	ldr	r1, [pc, #28]	; (1a000424 <EndTask+0x40>)
1a000406:	2003      	movs	r0, #3
1a000408:	f003 fcad 	bl	1a003d66 <uartWriteString>
      }
      vTaskSuspend(*handle);
1a00040c:	6828      	ldr	r0, [r5, #0]
1a00040e:	f001 fdc5 	bl	1a001f9c <vTaskSuspend>
	  return 1;
}
1a000412:	2001      	movs	r0, #1
1a000414:	bd38      	pop	{r3, r4, r5, pc}
    	  uartWriteString(UART_USB,"Task 2 suspended, no Queue created.  \n");
1a000416:	4904      	ldr	r1, [pc, #16]	; (1a000428 <EndTask+0x44>)
1a000418:	2003      	movs	r0, #3
1a00041a:	f003 fca4 	bl	1a003d66 <uartWriteString>
    	  break;
1a00041e:	e7f5      	b.n	1a00040c <EndTask+0x28>
1a000420:	1a005584 	.word	0x1a005584
1a000424:	1a005534 	.word	0x1a005534
1a000428:	1a00555c 	.word	0x1a00555c

1a00042c <UperCase>:
/*==================[internal functions definition]==========================*/

/*==================[external functions definition]==========================*/


int UperCase(char *data){
1a00042c:	b510      	push	{r4, lr}
1a00042e:	4604      	mov	r4, r0

	strcpy(data,strupr(data));
1a000430:	f004 f938 	bl	1a0046a4 <strupr>
1a000434:	4601      	mov	r1, r0
1a000436:	4620      	mov	r0, r4
1a000438:	f004 f887 	bl	1a00454a <strcpy>
	return 1;
}
1a00043c:	2001      	movs	r0, #1
1a00043e:	bd10      	pop	{r4, pc}

1a000440 <LwrCase>:
int LwrCase(char *data){
1a000440:	b510      	push	{r4, lr}
1a000442:	4604      	mov	r4, r0

	strcpy(data,strlwr(data));   			 								// convert to lower case
1a000444:	f004 f889 	bl	1a00455a <strlwr>
1a000448:	4601      	mov	r1, r0
1a00044a:	4620      	mov	r0, r4
1a00044c:	f004 f87d 	bl	1a00454a <strcpy>
	return 1;
}
1a000450:	2001      	movs	r0, #1
1a000452:	bd10      	pop	{r4, pc}

1a000454 <Port_Interrupt>:

/*==================[Declaration of internal functions ]====================*/



void Port_Interrupt(void){
1a000454:	b508      	push	{r3, lr}

	   char c = uartRxRead( UART_USB );
1a000456:	2003      	movs	r0, #3
1a000458:	f003 fc26 	bl	1a003ca8 <uartRxRead>
	   HexFrame[InterruptCounter]=c;
1a00045c:	4a03      	ldr	r2, [pc, #12]	; (1a00046c <Port_Interrupt+0x18>)
1a00045e:	6813      	ldr	r3, [r2, #0]
1a000460:	4903      	ldr	r1, [pc, #12]	; (1a000470 <Port_Interrupt+0x1c>)
1a000462:	54c8      	strb	r0, [r1, r3]
	   InterruptCounter++;
1a000464:	3301      	adds	r3, #1
1a000466:	6013      	str	r3, [r2, #0]
}
1a000468:	bd08      	pop	{r3, pc}
1a00046a:	bf00      	nop
1a00046c:	10000310 	.word	0x10000310
1a000470:	100002a0 	.word	0x100002a0

1a000474 <server>:


void server(void){																	// The server assigns the messages to the correct task based on the operation byte, it also creates queues for each task
1a000474:	b570      	push	{r4, r5, r6, lr}
1a000476:	b09a      	sub	sp, #104	; 0x68

	volatile TaskStatus_t xTaskDetails;												// This variable stores the information about the stack available
	vTaskGetInfo(ServHandle,&xTaskDetails,pdTRUE,eInvalid);							// This function stores in the variable declared above the information about the stack, it also requires the task handle as a parameter
1a000478:	4ba8      	ldr	r3, [pc, #672]	; (1a00071c <server+0x2a8>)
1a00047a:	6818      	ldr	r0, [r3, #0]
1a00047c:	2305      	movs	r3, #5
1a00047e:	2201      	movs	r2, #1
1a000480:	a911      	add	r1, sp, #68	; 0x44
1a000482:	f001 fecd 	bl	1a002220 <vTaskGetInfo>
	Report.ServerStartStack=(const)xTaskDetails.usStackHighWaterMark;				// The current stack size available is stored in the ServerStartStack of  Report structure and cast type it to read only
1a000486:	f8bd 3064 	ldrh.w	r3, [sp, #100]	; 0x64
1a00048a:	b2db      	uxtb	r3, r3
1a00048c:	4ca4      	ldr	r4, [pc, #656]	; (1a000720 <server+0x2ac>)
1a00048e:	7023      	strb	r3, [r4, #0]
	Report.ServerStartHeap=(const)xPortGetFreeHeapSize();							// Get the current available heap size and assign to the ServerStartHeap member of the Report structure and cast type it to read only
1a000490:	f000 fc92 	bl	1a000db8 <xPortGetFreeHeapSize>
1a000494:	b2c0      	uxtb	r0, r0
1a000496:	7120      	strb	r0, [r4, #4]
	char MsgFromDriver[sizeof(AsciFrame)]="\0";										// Declaring variable that will store the data from the driver, this variable of size AssciFrame define above
1a000498:	4ba2      	ldr	r3, [pc, #648]	; (1a000724 <server+0x2b0>)
1a00049a:	881c      	ldrh	r4, [r3, #0]
1a00049c:	f8ad 400c 	strh.w	r4, [sp, #12]
1a0004a0:	2235      	movs	r2, #53	; 0x35
1a0004a2:	2100      	movs	r1, #0
1a0004a4:	f10d 000e 	add.w	r0, sp, #14
1a0004a8:	f004 f81f 	bl	1a0044ea <memset>
	char *MsgToDriver=(char *)pvPortMalloc(sizeof(AsciFrame));						// Declaring variable that will store the data to be sent to the driver, this variable of size AssciFrame define above
1a0004ac:	2037      	movs	r0, #55	; 0x37
1a0004ae:	f000 fc07 	bl	1a000cc0 <pvPortMalloc>
1a0004b2:	4605      	mov	r5, r0
	char *f=MsgFromDriver;															// This pointer holds the first operation byte in order to determine the proper operation
	char flag[2]="\0";																// This string is used to put together the message and the operation before sending back to the Driver
1a0004b4:	f8ad 4008 	strh.w	r4, [sp, #8]
	char SizeData[3]="\0";															// This string is used to store the size bytes of the data
1a0004b8:	f8ad 4004 	strh.w	r4, [sp, #4]
1a0004bc:	2300      	movs	r3, #0
1a0004be:	f88d 3006 	strb.w	r3, [sp, #6]
1a0004c2:	e0f8      	b.n	1a0006b6 <server+0x242>
    while(1){

    	if(!(xQueueReceive(MsgHandle,MsgFromDriver,1000))){                     	// Check if any message was received and store it in MsgFromDriver buffer, important QueueReceive clears buffer  when called again
    		uartWriteString(UART_USB,"Server <-Driver: No received\n");				// Error capture if message was not received
    	}else{
    		SizeData[0]=MsgFromDriver[1];											// Storing the information about the message size  which correspond to byte 1 and 2
1a0004c4:	f89d 300d 	ldrb.w	r3, [sp, #13]
1a0004c8:	f88d 3004 	strb.w	r3, [sp, #4]
    		SizeData[1]=MsgFromDriver[2];
1a0004cc:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0004d0:	f88d 3005 	strb.w	r3, [sp, #5]
    		flag[0]=MsgFromDriver[0];												// Copy the the operation byte to flag variable
1a0004d4:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0004d8:	f88d 3008 	strb.w	r3, [sp, #8]
    		message.size= atoi(SizeData);											// Convert the Size string to integer and assign it to the size entry of the message structure
1a0004dc:	a801      	add	r0, sp, #4
1a0004de:	f003 ffd1 	bl	1a004484 <atoi>
1a0004e2:	b2c0      	uxtb	r0, r0
1a0004e4:	4e90      	ldr	r6, [pc, #576]	; (1a000728 <server+0x2b4>)
1a0004e6:	7070      	strb	r0, [r6, #1]
    		message.operation=	atoi(*f);											// Convert the flag to integer and assign to the operation entry of the message structure
1a0004e8:	f89d 000c 	ldrb.w	r0, [sp, #12]
1a0004ec:	f003 ffca 	bl	1a004484 <atoi>
1a0004f0:	b2c0      	uxtb	r0, r0
1a0004f2:	4634      	mov	r4, r6
1a0004f4:	f804 0b04 	strb.w	r0, [r4], #4
    		strcpy(message.data,MsgFromDriver+3);									// Copy the data portion only to the data entry of the message structure
1a0004f8:	f10d 010f 	add.w	r1, sp, #15
1a0004fc:	4620      	mov	r0, r4
1a0004fe:	f004 f824 	bl	1a00454a <strcpy>
    		printf("Server-> Report: Msg size %d\n",message.size);					// Server is reporting the data size
1a000502:	7871      	ldrb	r1, [r6, #1]
1a000504:	4889      	ldr	r0, [pc, #548]	; (1a00072c <server+0x2b8>)
1a000506:	f003 fff9 	bl	1a0044fc <iprintf>
    		printf("Server <-Driver:Received message is:\n %s\n",message.data);		// Server is reporting the data received
1a00050a:	4621      	mov	r1, r4
1a00050c:	4888      	ldr	r0, [pc, #544]	; (1a000730 <server+0x2bc>)
1a00050e:	f003 fff5 	bl	1a0044fc <iprintf>
    		vTaskDelay(500);
1a000512:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
1a000516:	f001 fcb7 	bl	1a001e88 <vTaskDelay>
1a00051a:	e0da      	b.n	1a0006d2 <server+0x25e>
    	}

        switch(*f)
1a00051c:	2932      	cmp	r1, #50	; 0x32
1a00051e:	f000 80a3 	beq.w	1a000668 <server+0x1f4>
1a000522:	2933      	cmp	r1, #51	; 0x33
1a000524:	f040 80b7 	bne.w	1a000696 <server+0x222>
        		InterruptCounter=0;
				uartInterrupt(UART_USB, true);									//Enable USB interrupt

        	    break;
        	case '3':
            			printf("Server-> Report: Flag  %c\n",*f);																														//Report the operation flag
1a000528:	4882      	ldr	r0, [pc, #520]	; (1a000734 <server+0x2c0>)
1a00052a:	f003 ffe7 	bl	1a0044fc <iprintf>
                		printf("Server -> Report: Total available Heap size is %d\n",Report.DriverEndHeap +Report.ServerEndHeap+Report.Task1EndHeap+Report.Task2EndHeap);				//Report the total Heap size
1a00052e:	4b7c      	ldr	r3, [pc, #496]	; (1a000720 <server+0x2ac>)
1a000530:	7b5a      	ldrb	r2, [r3, #13]
1a000532:	7b19      	ldrb	r1, [r3, #12]
1a000534:	4411      	add	r1, r2
1a000536:	7b9a      	ldrb	r2, [r3, #14]
1a000538:	440a      	add	r2, r1
1a00053a:	7bd9      	ldrb	r1, [r3, #15]
1a00053c:	4411      	add	r1, r2
1a00053e:	487e      	ldr	r0, [pc, #504]	; (1a000738 <server+0x2c4>)
1a000540:	f003 ffdc 	bl	1a0044fc <iprintf>
                		*f='\0';
1a000544:	2300      	movs	r3, #0
1a000546:	f88d 300c 	strb.w	r3, [sp, #12]
                		InterruptCounter=0;
1a00054a:	4a7c      	ldr	r2, [pc, #496]	; (1a00073c <server+0x2c8>)
1a00054c:	6013      	str	r3, [r2, #0]
        				uartInterrupt(UART_USB, true);						    //Enable USB interrupt
1a00054e:	2101      	movs	r1, #1
1a000550:	2003      	movs	r0, #3
1a000552:	f003 fb0f 	bl	1a003b74 <uartInterrupt>
                	    break;
1a000556:	e09e      	b.n	1a000696 <server+0x222>
		        	vTaskDelay(1000);
1a000558:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
1a00055c:	f001 fc94 	bl	1a001e88 <vTaskDelay>
		        	if(!(xQueueReceive(DataProcessed_handle,message.dataProcessed,1000))){		//Receive processed data from task2 and save it in the message.DataProcessed entry
1a000560:	4b77      	ldr	r3, [pc, #476]	; (1a000740 <server+0x2cc>)
1a000562:	6818      	ldr	r0, [r3, #0]
1a000564:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a000568:	4976      	ldr	r1, [pc, #472]	; (1a000744 <server+0x2d0>)
1a00056a:	f000 fed3 	bl	1a001314 <xQueueReceive>
1a00056e:	b920      	cbnz	r0, 1a00057a <server+0x106>
		        		uartWriteString(UART_USB,"Server <- Task2: No received\n");				// Error report of nothing  received
1a000570:	4975      	ldr	r1, [pc, #468]	; (1a000748 <server+0x2d4>)
1a000572:	2003      	movs	r0, #3
1a000574:	f003 fbf7 	bl	1a003d66 <uartWriteString>
1a000578:	e08d      	b.n	1a000696 <server+0x222>
		        		strcat(MsgToDriver,flag);												//Add the flag to the beginning  of the buffer MsgToDrive
1a00057a:	a902      	add	r1, sp, #8
1a00057c:	4628      	mov	r0, r5
1a00057e:	f003 ffd5 	bl	1a00452c <strcat>
		        		strcpy(MsgToDriver+1,SizeData);											// Add the data size
1a000582:	a901      	add	r1, sp, #4
1a000584:	1c68      	adds	r0, r5, #1
1a000586:	f003 ffe0 	bl	1a00454a <strcpy>
		        		strcpy(MsgToDriver+3,message.dataProcessed);							//Finally add the message after processing to the same buffer
1a00058a:	496e      	ldr	r1, [pc, #440]	; (1a000744 <server+0x2d0>)
1a00058c:	1ce8      	adds	r0, r5, #3
1a00058e:	f003 ffdc 	bl	1a00454a <strcpy>
		        		if(!(xQueueSend(MsgHandle_2,(const)MsgToDriver,1000))){					//Send the data to Driver
1a000592:	4b6e      	ldr	r3, [pc, #440]	; (1a00074c <server+0x2d8>)
1a000594:	6818      	ldr	r0, [r3, #0]
1a000596:	2300      	movs	r3, #0
1a000598:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a00059c:	4629      	mov	r1, r5
1a00059e:	f000 fd7d 	bl	1a00109c <xQueueGenericSend>
1a0005a2:	b920      	cbnz	r0, 1a0005ae <server+0x13a>
		        			uartWriteString(UART_USB,"Server -> Driver: No sent\n");			//Error handle if not sent
1a0005a4:	496a      	ldr	r1, [pc, #424]	; (1a000750 <server+0x2dc>)
1a0005a6:	2003      	movs	r0, #3
1a0005a8:	f003 fbdd 	bl	1a003d66 <uartWriteString>
1a0005ac:	e073      	b.n	1a000696 <server+0x222>
				        		printf("Server -> Driver: Sent msg:\n%s\n",MsgToDriver);		//If sent successfully, report  the message that was sent
1a0005ae:	4629      	mov	r1, r5
1a0005b0:	4868      	ldr	r0, [pc, #416]	; (1a000754 <server+0x2e0>)
1a0005b2:	f003 ffa3 	bl	1a0044fc <iprintf>
								InterruptCounter=0;												//Reset the interrupt counter to start from zero the buffer
1a0005b6:	4b61      	ldr	r3, [pc, #388]	; (1a00073c <server+0x2c8>)
1a0005b8:	2200      	movs	r2, #0
1a0005ba:	601a      	str	r2, [r3, #0]
						        vPortFree(MsgToDriver);											//Clear hte heap using heap_2
1a0005bc:	4628      	mov	r0, r5
1a0005be:	f000 fbd9 	bl	1a000d74 <vPortFree>
								vTaskDelay(2000);
1a0005c2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
1a0005c6:	f001 fc5f 	bl	1a001e88 <vTaskDelay>
1a0005ca:	e064      	b.n	1a000696 <server+0x222>
    			printf("Server-> Report: Flag  %c\n",*f);										// Print the operation flag
1a0005cc:	4859      	ldr	r0, [pc, #356]	; (1a000734 <server+0x2c0>)
1a0005ce:	f003 ff95 	bl	1a0044fc <iprintf>
				vTaskDelay(500);
1a0005d2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
1a0005d6:	f001 fc57 	bl	1a001e88 <vTaskDelay>
        		if(!(xQueueSend(QeueMinusculizador,message.data,50))){							//Send data to QeueMinusculizador for task2 to read it
1a0005da:	4b5f      	ldr	r3, [pc, #380]	; (1a000758 <server+0x2e4>)
1a0005dc:	6818      	ldr	r0, [r3, #0]
1a0005de:	2300      	movs	r3, #0
1a0005e0:	2232      	movs	r2, #50	; 0x32
1a0005e2:	495e      	ldr	r1, [pc, #376]	; (1a00075c <server+0x2e8>)
1a0005e4:	f000 fd5a 	bl	1a00109c <xQueueGenericSend>
1a0005e8:	b920      	cbnz	r0, 1a0005f4 <server+0x180>
        			uartWriteString(UART_USB,"Server-> Task2: No sent\n");						//Error report if not sent
1a0005ea:	495d      	ldr	r1, [pc, #372]	; (1a000760 <server+0x2ec>)
1a0005ec:	2003      	movs	r0, #3
1a0005ee:	f003 fbba 	bl	1a003d66 <uartWriteString>
1a0005f2:	e050      	b.n	1a000696 <server+0x222>
		        	vTaskDelay(1000);
1a0005f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
1a0005f8:	f001 fc46 	bl	1a001e88 <vTaskDelay>
		        	if(!(xQueueReceive(DataProcessed_handle,message.dataProcessed,1000))){		//Receive processed data from task2 and save it in the message.DataProcessed entry
1a0005fc:	4b50      	ldr	r3, [pc, #320]	; (1a000740 <server+0x2cc>)
1a0005fe:	6818      	ldr	r0, [r3, #0]
1a000600:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a000604:	494f      	ldr	r1, [pc, #316]	; (1a000744 <server+0x2d0>)
1a000606:	f000 fe85 	bl	1a001314 <xQueueReceive>
1a00060a:	b920      	cbnz	r0, 1a000616 <server+0x1a2>
		        		uartWriteString(UART_USB,"Server <- Task2: No received\n");				// Error report of nothing  received
1a00060c:	494e      	ldr	r1, [pc, #312]	; (1a000748 <server+0x2d4>)
1a00060e:	2003      	movs	r0, #3
1a000610:	f003 fba9 	bl	1a003d66 <uartWriteString>
1a000614:	e03f      	b.n	1a000696 <server+0x222>
		        		strcat(MsgToDriver,flag);												//Add the flag to the beginning  of the buffer MsgToDrive
1a000616:	a902      	add	r1, sp, #8
1a000618:	4628      	mov	r0, r5
1a00061a:	f003 ff87 	bl	1a00452c <strcat>
		        		strcpy(MsgToDriver+1,SizeData);											// Add the data size
1a00061e:	a901      	add	r1, sp, #4
1a000620:	1c68      	adds	r0, r5, #1
1a000622:	f003 ff92 	bl	1a00454a <strcpy>
		        		strcpy(MsgToDriver+3,message.dataProcessed);							//Finally add the message after processing to the same buffer
1a000626:	4947      	ldr	r1, [pc, #284]	; (1a000744 <server+0x2d0>)
1a000628:	1ce8      	adds	r0, r5, #3
1a00062a:	f003 ff8e 	bl	1a00454a <strcpy>
		        		if(!(xQueueSend(MsgHandle_2,(const)MsgToDriver,1000))){					//Send the data to Driver
1a00062e:	4b47      	ldr	r3, [pc, #284]	; (1a00074c <server+0x2d8>)
1a000630:	6818      	ldr	r0, [r3, #0]
1a000632:	2300      	movs	r3, #0
1a000634:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a000638:	4629      	mov	r1, r5
1a00063a:	f000 fd2f 	bl	1a00109c <xQueueGenericSend>
1a00063e:	b920      	cbnz	r0, 1a00064a <server+0x1d6>
		        			uartWriteString(UART_USB,"Server -> Driver: No sent\n");			//Error handle if not sent
1a000640:	4943      	ldr	r1, [pc, #268]	; (1a000750 <server+0x2dc>)
1a000642:	2003      	movs	r0, #3
1a000644:	f003 fb8f 	bl	1a003d66 <uartWriteString>
1a000648:	e025      	b.n	1a000696 <server+0x222>
				        		printf("Server -> Driver: Sent msg:\n%s\n",MsgToDriver);		//If sent successfully, report  the message that was sent
1a00064a:	4629      	mov	r1, r5
1a00064c:	4841      	ldr	r0, [pc, #260]	; (1a000754 <server+0x2e0>)
1a00064e:	f003 ff55 	bl	1a0044fc <iprintf>
				        		InterruptCounter=0;												//Reset the interrupt counter to be able to start the buffer from 0
1a000652:	4b3a      	ldr	r3, [pc, #232]	; (1a00073c <server+0x2c8>)
1a000654:	2200      	movs	r2, #0
1a000656:	601a      	str	r2, [r3, #0]
						        vPortFree(MsgToDriver);											//Clear  the heap
1a000658:	4628      	mov	r0, r5
1a00065a:	f000 fb8b 	bl	1a000d74 <vPortFree>
				        		vTaskDelay(2000);
1a00065e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
1a000662:	f001 fc11 	bl	1a001e88 <vTaskDelay>
1a000666:	e016      	b.n	1a000696 <server+0x222>
    			printf("Server-> Report: Flag  %c\n",*f);
1a000668:	4832      	ldr	r0, [pc, #200]	; (1a000734 <server+0x2c0>)
1a00066a:	f003 ff47 	bl	1a0044fc <iprintf>
        		printf("Server -> Report: Total available stack size is %d\n",Report.DriverEndStack +Report.ServerEndStack+Report.Task1EndStack+Report.Task2EndStack);					// Report the total available stack
1a00066e:	4b2c      	ldr	r3, [pc, #176]	; (1a000720 <server+0x2ac>)
1a000670:	7a5a      	ldrb	r2, [r3, #9]
1a000672:	7a19      	ldrb	r1, [r3, #8]
1a000674:	4411      	add	r1, r2
1a000676:	7a9a      	ldrb	r2, [r3, #10]
1a000678:	440a      	add	r2, r1
1a00067a:	7ad9      	ldrb	r1, [r3, #11]
1a00067c:	4411      	add	r1, r2
1a00067e:	4839      	ldr	r0, [pc, #228]	; (1a000764 <server+0x2f0>)
1a000680:	f003 ff3c 	bl	1a0044fc <iprintf>
        		*f='\0';
1a000684:	2300      	movs	r3, #0
1a000686:	f88d 300c 	strb.w	r3, [sp, #12]
        		InterruptCounter=0;
1a00068a:	4a2c      	ldr	r2, [pc, #176]	; (1a00073c <server+0x2c8>)
1a00068c:	6013      	str	r3, [r2, #0]
				uartInterrupt(UART_USB, true);									//Enable USB interrupt
1a00068e:	2101      	movs	r1, #1
1a000690:	2003      	movs	r0, #3
1a000692:	f003 fa6f 	bl	1a003b74 <uartInterrupt>
        		break;

        	default:
        		break;
        }
    	vTaskGetInfo(ServHandle,&xTaskDetails,pdTRUE,eInvalid);					// Get available information about the stack
1a000696:	4b21      	ldr	r3, [pc, #132]	; (1a00071c <server+0x2a8>)
1a000698:	6818      	ldr	r0, [r3, #0]
1a00069a:	2305      	movs	r3, #5
1a00069c:	2201      	movs	r2, #1
1a00069e:	a911      	add	r1, sp, #68	; 0x44
1a0006a0:	f001 fdbe 	bl	1a002220 <vTaskGetInfo>
    	Report.ServerEndStack=(const)xTaskDetails.usStackHighWaterMark;			//Set  entry for Server start stack of Report state machine and cast type it to read only
1a0006a4:	f8bd 3064 	ldrh.w	r3, [sp, #100]	; 0x64
1a0006a8:	b2db      	uxtb	r3, r3
1a0006aa:	4c1d      	ldr	r4, [pc, #116]	; (1a000720 <server+0x2ac>)
1a0006ac:	7223      	strb	r3, [r4, #8]
    	Report.ServerEndHeap=(const)xPortGetFreeHeapSize();						//Set entry for Server start heap of Report state machine and cast type it to read only
1a0006ae:	f000 fb83 	bl	1a000db8 <xPortGetFreeHeapSize>
1a0006b2:	b2c0      	uxtb	r0, r0
1a0006b4:	7320      	strb	r0, [r4, #12]
    	if(!(xQueueReceive(MsgHandle,MsgFromDriver,1000))){                     	// Check if any message was received and store it in MsgFromDriver buffer, important QueueReceive clears buffer  when called again
1a0006b6:	4b2c      	ldr	r3, [pc, #176]	; (1a000768 <server+0x2f4>)
1a0006b8:	6818      	ldr	r0, [r3, #0]
1a0006ba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a0006be:	a903      	add	r1, sp, #12
1a0006c0:	f000 fe28 	bl	1a001314 <xQueueReceive>
1a0006c4:	2800      	cmp	r0, #0
1a0006c6:	f47f aefd 	bne.w	1a0004c4 <server+0x50>
    		uartWriteString(UART_USB,"Server <-Driver: No received\n");				// Error capture if message was not received
1a0006ca:	4928      	ldr	r1, [pc, #160]	; (1a00076c <server+0x2f8>)
1a0006cc:	2003      	movs	r0, #3
1a0006ce:	f003 fb4a 	bl	1a003d66 <uartWriteString>
        switch(*f)
1a0006d2:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a0006d6:	2931      	cmp	r1, #49	; 0x31
1a0006d8:	f43f af78 	beq.w	1a0005cc <server+0x158>
1a0006dc:	f63f af1e 	bhi.w	1a00051c <server+0xa8>
1a0006e0:	b1b9      	cbz	r1, 1a000712 <server+0x29e>
1a0006e2:	2930      	cmp	r1, #48	; 0x30
1a0006e4:	d1d7      	bne.n	1a000696 <server+0x222>
    			printf("Server-> Report: Flag  %c\n",*f);										// Print the operation flag
1a0006e6:	4813      	ldr	r0, [pc, #76]	; (1a000734 <server+0x2c0>)
1a0006e8:	f003 ff08 	bl	1a0044fc <iprintf>
				vTaskDelay(500);
1a0006ec:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
1a0006f0:	f001 fbca 	bl	1a001e88 <vTaskDelay>
        		if(!(xQueueSend(QeueMayusculizador,message.data,50))){							//Send data to QeueMinusculizador for task2 to read it
1a0006f4:	4b1e      	ldr	r3, [pc, #120]	; (1a000770 <server+0x2fc>)
1a0006f6:	6818      	ldr	r0, [r3, #0]
1a0006f8:	2300      	movs	r3, #0
1a0006fa:	2232      	movs	r2, #50	; 0x32
1a0006fc:	4917      	ldr	r1, [pc, #92]	; (1a00075c <server+0x2e8>)
1a0006fe:	f000 fccd 	bl	1a00109c <xQueueGenericSend>
1a000702:	2800      	cmp	r0, #0
1a000704:	f47f af28 	bne.w	1a000558 <server+0xe4>
        			uartWriteString(UART_USB,"Server-> Task2: No sent\n");						//Error report if not sent
1a000708:	4915      	ldr	r1, [pc, #84]	; (1a000760 <server+0x2ec>)
1a00070a:	2003      	movs	r0, #3
1a00070c:	f003 fb2b 	bl	1a003d66 <uartWriteString>
1a000710:	e7c1      	b.n	1a000696 <server+0x222>
        		uartWriteString(UART_USB,"Server -> Report: No Flag \n");		//Error handle if operation flag is not available
1a000712:	4918      	ldr	r1, [pc, #96]	; (1a000774 <server+0x300>)
1a000714:	2003      	movs	r0, #3
1a000716:	f003 fb26 	bl	1a003d66 <uartWriteString>
        		break;
1a00071a:	e7bc      	b.n	1a000696 <server+0x222>
1a00071c:	10000324 	.word	0x10000324
1a000720:	10000314 	.word	0x10000314
1a000724:	1a005598 	.word	0x1a005598
1a000728:	10000410 	.word	0x10000410
1a00072c:	1a0056a8 	.word	0x1a0056a8
1a000730:	1a0056c8 	.word	0x1a0056c8
1a000734:	1a0056f4 	.word	0x1a0056f4
1a000738:	1a0057bc 	.word	0x1a0057bc
1a00073c:	10000310 	.word	0x10000310
1a000740:	10003e20 	.word	0x10003e20
1a000744:	100004f0 	.word	0x100004f0
1a000748:	1a00572c 	.word	0x1a00572c
1a00074c:	10003e28 	.word	0x10003e28
1a000750:	1a00574c 	.word	0x1a00574c
1a000754:	1a005768 	.word	0x1a005768
1a000758:	10003e18 	.word	0x10003e18
1a00075c:	10000414 	.word	0x10000414
1a000760:	1a005710 	.word	0x1a005710
1a000764:	1a005788 	.word	0x1a005788
1a000768:	10003e24 	.word	0x10003e24
1a00076c:	1a005688 	.word	0x1a005688
1a000770:	10003e1c 	.word	0x10003e1c
1a000774:	1a0057f0 	.word	0x1a0057f0

1a000778 <driver>:
    }

}

void driver(void){
1a000778:	b510      	push	{r4, lr}
1a00077a:	b08a      	sub	sp, #40	; 0x28
																				/* Inspect our own high water mark on entering the Server. */
	volatile TaskStatus_t xTaskDetails;											//This variable stores the information about the stack and if of type volatile since  it changes and should not optimized
	vTaskGetInfo(ServHandle,&xTaskDetails,pdTRUE,eInvalid);						//Get current stack size and save it in the variable declared above
1a00077c:	4b39      	ldr	r3, [pc, #228]	; (1a000864 <driver+0xec>)
1a00077e:	6818      	ldr	r0, [r3, #0]
1a000780:	2305      	movs	r3, #5
1a000782:	2201      	movs	r2, #1
1a000784:	a901      	add	r1, sp, #4
1a000786:	f001 fd4b 	bl	1a002220 <vTaskGetInfo>
	Report.DriverStartStack=(const)xTaskDetails.usStackHighWaterMark;           // Set  DriverStartStack value of Report machine state and cast type it to read only
1a00078a:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
1a00078e:	b2db      	uxtb	r3, r3
1a000790:	4c35      	ldr	r4, [pc, #212]	; (1a000868 <driver+0xf0>)
1a000792:	7063      	strb	r3, [r4, #1]
	Report.DriverStartHeap=(const)xPortGetFreeHeapSize();						//Set DriverStartHeap value of Report machine state
1a000794:	f000 fb10 	bl	1a000db8 <xPortGetFreeHeapSize>
1a000798:	b2c0      	uxtb	r0, r0
1a00079a:	7160      	strb	r0, [r4, #5]
1a00079c:	e02e      	b.n	1a0007fc <driver+0x84>

			if( sizeof(HexFrame)>=109){
				uartInterrupt(UART_USB, false);												//Enable USB interrupt
				ASCI(HexFrame,sizeof(HexFrame),AsciFrame);
				if(!((AsciFrame[0]==SOF) && (AsciFrame[sizeof(AsciFrame)-1]==EnOF))){		// Verify if either start of frame or end of frame is not valid
					uartInterrupt(UART_USB, true);											//Enable USB interrupt
1a00079e:	2101      	movs	r1, #1
1a0007a0:	2003      	movs	r0, #3
1a0007a2:	f003 f9e7 	bl	1a003b74 <uartInterrupt>
					uartWriteString(UART_USB,"Driver-> Report: Invalid Frame \n");			// Error handle if any of the two is not valid
1a0007a6:	4931      	ldr	r1, [pc, #196]	; (1a00086c <driver+0xf4>)
1a0007a8:	2003      	movs	r0, #3
1a0007aa:	f003 fadc 	bl	1a003d66 <uartWriteString>
						if(!GetData(data_2Server,AsciFrame,sizeof(AsciFrame))){				//GetData function removes the start and ending keys from the frame before sending to Server
							uartWriteString(UART_USB,"Driver <- GetData: Failed\N");		// Error handle if GetData function did not work
						}
					}
				}
			if(!(xQueueSend(MsgHandle,data_2Server,1000))){						//Sending data to Server via MsgHandle queue
1a0007ae:	4b30      	ldr	r3, [pc, #192]	; (1a000870 <driver+0xf8>)
1a0007b0:	6818      	ldr	r0, [r3, #0]
1a0007b2:	2300      	movs	r3, #0
1a0007b4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a0007b8:	492e      	ldr	r1, [pc, #184]	; (1a000874 <driver+0xfc>)
1a0007ba:	f000 fc6f 	bl	1a00109c <xQueueGenericSend>
1a0007be:	2800      	cmp	r0, #0
1a0007c0:	d13d      	bne.n	1a00083e <driver+0xc6>
				uartWriteString(UART_USB,"Driver-> Server: No sent\n");			// Error handle if message was not sent
1a0007c2:	492d      	ldr	r1, [pc, #180]	; (1a000878 <driver+0x100>)
1a0007c4:	2003      	movs	r0, #3
1a0007c6:	f003 face 	bl	1a003d66 <uartWriteString>
			}else{
				vTaskDelay(3000);
			}
			if(!(xQueueReceive(MsgHandle_2,data_FromServer,1000))){				//Check if any message is received from the Server from MsgHandle_2 queue
1a0007ca:	4b2c      	ldr	r3, [pc, #176]	; (1a00087c <driver+0x104>)
1a0007cc:	6818      	ldr	r0, [r3, #0]
1a0007ce:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a0007d2:	492b      	ldr	r1, [pc, #172]	; (1a000880 <driver+0x108>)
1a0007d4:	f000 fd9e 	bl	1a001314 <xQueueReceive>
1a0007d8:	2800      	cmp	r0, #0
1a0007da:	d135      	bne.n	1a000848 <driver+0xd0>
				uartWriteString(UART_USB,"Driver <- Server: Received\n");		//Report received if successful
				uartInterrupt(UART_USB, true);									//Enable USB interrupt
				vTaskDelay(500);

				}
			vTaskGetInfo(ServHandle,&xTaskDetails,pdTRUE,eInvalid);				//Get current stack size information
1a0007dc:	4b21      	ldr	r3, [pc, #132]	; (1a000864 <driver+0xec>)
1a0007de:	6818      	ldr	r0, [r3, #0]
1a0007e0:	2305      	movs	r3, #5
1a0007e2:	2201      	movs	r2, #1
1a0007e4:	a901      	add	r1, sp, #4
1a0007e6:	f001 fd1b 	bl	1a002220 <vTaskGetInfo>
		    Report.DriverEndStack=(const)xTaskDetails.usStackHighWaterMark;		//Set Driver entry for end stack size  of Report state machine and cast type it to read only
1a0007ea:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
1a0007ee:	b2db      	uxtb	r3, r3
1a0007f0:	4c1d      	ldr	r4, [pc, #116]	; (1a000868 <driver+0xf0>)
1a0007f2:	7263      	strb	r3, [r4, #9]
		    Report.DriverEndHeap=(const)xPortGetFreeHeapSize();					// Get current heap size  and set  Driver entry for end heap size of Report state machine
1a0007f4:	f000 fae0 	bl	1a000db8 <xPortGetFreeHeapSize>
1a0007f8:	b2c0      	uxtb	r0, r0
1a0007fa:	7360      	strb	r0, [r4, #13]
				uartInterrupt(UART_USB, false);												//Enable USB interrupt
1a0007fc:	2100      	movs	r1, #0
1a0007fe:	2003      	movs	r0, #3
1a000800:	f003 f9b8 	bl	1a003b74 <uartInterrupt>
				ASCI(HexFrame,sizeof(HexFrame),AsciFrame);
1a000804:	4c1f      	ldr	r4, [pc, #124]	; (1a000884 <driver+0x10c>)
1a000806:	4622      	mov	r2, r4
1a000808:	216e      	movs	r1, #110	; 0x6e
1a00080a:	481f      	ldr	r0, [pc, #124]	; (1a000888 <driver+0x110>)
1a00080c:	f7ff fd80 	bl	1a000310 <ASCI>
				if(!((AsciFrame[0]==SOF) && (AsciFrame[sizeof(AsciFrame)-1]==EnOF))){		// Verify if either start of frame or end of frame is not valid
1a000810:	7823      	ldrb	r3, [r4, #0]
1a000812:	2b7b      	cmp	r3, #123	; 0x7b
1a000814:	d1c3      	bne.n	1a00079e <driver+0x26>
1a000816:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
1a00081a:	2b7d      	cmp	r3, #125	; 0x7d
1a00081c:	d1bf      	bne.n	1a00079e <driver+0x26>
						uartWriteString(UART_USB,"Driver-> Report: Valid Frame \n");		//Report valid if all good
1a00081e:	491b      	ldr	r1, [pc, #108]	; (1a00088c <driver+0x114>)
1a000820:	2003      	movs	r0, #3
1a000822:	f003 faa0 	bl	1a003d66 <uartWriteString>
						if(!GetData(data_2Server,AsciFrame,sizeof(AsciFrame))){				//GetData function removes the start and ending keys from the frame before sending to Server
1a000826:	2237      	movs	r2, #55	; 0x37
1a000828:	4916      	ldr	r1, [pc, #88]	; (1a000884 <driver+0x10c>)
1a00082a:	4812      	ldr	r0, [pc, #72]	; (1a000874 <driver+0xfc>)
1a00082c:	f7ff fd68 	bl	1a000300 <GetData>
1a000830:	2800      	cmp	r0, #0
1a000832:	d1bc      	bne.n	1a0007ae <driver+0x36>
							uartWriteString(UART_USB,"Driver <- GetData: Failed\N");		// Error handle if GetData function did not work
1a000834:	4916      	ldr	r1, [pc, #88]	; (1a000890 <driver+0x118>)
1a000836:	2003      	movs	r0, #3
1a000838:	f003 fa95 	bl	1a003d66 <uartWriteString>
1a00083c:	e7b7      	b.n	1a0007ae <driver+0x36>
				vTaskDelay(3000);
1a00083e:	f640 30b8 	movw	r0, #3000	; 0xbb8
1a000842:	f001 fb21 	bl	1a001e88 <vTaskDelay>
1a000846:	e7c0      	b.n	1a0007ca <driver+0x52>
				uartWriteString(UART_USB,"Driver <- Server: Received\n");		//Report received if successful
1a000848:	4912      	ldr	r1, [pc, #72]	; (1a000894 <driver+0x11c>)
1a00084a:	2003      	movs	r0, #3
1a00084c:	f003 fa8b 	bl	1a003d66 <uartWriteString>
				uartInterrupt(UART_USB, true);									//Enable USB interrupt
1a000850:	2101      	movs	r1, #1
1a000852:	2003      	movs	r0, #3
1a000854:	f003 f98e 	bl	1a003b74 <uartInterrupt>
				vTaskDelay(500);
1a000858:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
1a00085c:	f001 fb14 	bl	1a001e88 <vTaskDelay>
1a000860:	e7bc      	b.n	1a0007dc <driver+0x64>
1a000862:	bf00      	nop
1a000864:	10000324 	.word	0x10000324
1a000868:	10000314 	.word	0x10000314
1a00086c:	1a0055d0 	.word	0x1a0055d0
1a000870:	10003e24 	.word	0x10003e24
1a000874:	100003a0 	.word	0x100003a0
1a000878:	1a005630 	.word	0x1a005630
1a00087c:	10003e28 	.word	0x10003e28
1a000880:	100003d8 	.word	0x100003d8
1a000884:	10000000 	.word	0x10000000
1a000888:	100002a0 	.word	0x100002a0
1a00088c:	1a0055f4 	.word	0x1a0055f4
1a000890:	1a005614 	.word	0x1a005614
1a000894:	1a00564c 	.word	0x1a00564c

1a000898 <task1>:
	}
}

																				//This task converts the message letters to upper case
void task1(void){
1a000898:	b500      	push	{lr}
1a00089a:	b08b      	sub	sp, #44	; 0x2c
	
																				/* Inspect our own high water mark on entering the Server. */
		volatile TaskStatus_t xTaskDetails;										//Variable to store current stack information
		vTaskGetInfo(ServHandle,&xTaskDetails,pdTRUE,eInvalid);					// Get current stack size and store the variable declared above
1a00089c:	4b28      	ldr	r3, [pc, #160]	; (1a000940 <task1+0xa8>)
1a00089e:	6818      	ldr	r0, [r3, #0]
1a0008a0:	2305      	movs	r3, #5
1a0008a2:	2201      	movs	r2, #1
1a0008a4:	a901      	add	r1, sp, #4
1a0008a6:	f001 fcbb 	bl	1a002220 <vTaskGetInfo>
		Report.Task1StartStack=(const)xTaskDetails.usStackHighWaterMark;		//Set task1 entry for staring stack size of  Report state machine and cast type to read only
1a0008aa:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
1a0008ae:	b2db      	uxtb	r3, r3
1a0008b0:	4c24      	ldr	r4, [pc, #144]	; (1a000944 <task1+0xac>)
1a0008b2:	70a3      	strb	r3, [r4, #2]
		Report.Task1StartHeap=(const)xPortGetFreeHeapSize();					//Set task1 entry  for starting heap size of Report state machine and cast type to read only
1a0008b4:	f000 fa80 	bl	1a000db8 <xPortGetFreeHeapSize>
1a0008b8:	b2c0      	uxtb	r0, r0
1a0008ba:	71a0      	strb	r0, [r4, #6]
1a0008bc:	e017      	b.n	1a0008ee <task1+0x56>
							xSemaphoreGive(DataProcessed_key);							  	  //Release key after  sending message processed to Server
						}
					}

			}else{
				EndTask(&Task1Handle,1);												  //End task if no handle was never created
1a0008be:	2101      	movs	r1, #1
1a0008c0:	4821      	ldr	r0, [pc, #132]	; (1a000948 <task1+0xb0>)
1a0008c2:	f7ff fd8f 	bl	1a0003e4 <EndTask>
			}
			vTaskGetInfo(ServHandle,&xTaskDetails,pdTRUE,eInvalid);						  //Get current task stack size
1a0008c6:	4b1e      	ldr	r3, [pc, #120]	; (1a000940 <task1+0xa8>)
1a0008c8:	6818      	ldr	r0, [r3, #0]
1a0008ca:	2305      	movs	r3, #5
1a0008cc:	2201      	movs	r2, #1
1a0008ce:	a901      	add	r1, sp, #4
1a0008d0:	f001 fca6 	bl	1a002220 <vTaskGetInfo>
			Report.Task1EndStack=(const)xTaskDetails.usStackHighWaterMark;				  //Set Task1  entry for end stack size of Report state machine and cast type it to  read only
1a0008d4:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
1a0008d8:	b2db      	uxtb	r3, r3
1a0008da:	4c1a      	ldr	r4, [pc, #104]	; (1a000944 <task1+0xac>)
1a0008dc:	72a3      	strb	r3, [r4, #10]
			Report.Task1EndHeap=(const)xPortGetFreeHeapSize();							  //Set Task1  entry for end heap size of Report state machine and cast type it to  read only
1a0008de:	f000 fa6b 	bl	1a000db8 <xPortGetFreeHeapSize>
1a0008e2:	b2c0      	uxtb	r0, r0
1a0008e4:	73a0      	strb	r0, [r4, #14]
			vTaskDelay(3000);
1a0008e6:	f640 30b8 	movw	r0, #3000	; 0xbb8
1a0008ea:	f001 facd 	bl	1a001e88 <vTaskDelay>
			if(QeueMayusculizador !=0){													 	 //Verify if QeueMayusculizador was created
1a0008ee:	4b17      	ldr	r3, [pc, #92]	; (1a00094c <task1+0xb4>)
1a0008f0:	681b      	ldr	r3, [r3, #0]
1a0008f2:	2b00      	cmp	r3, #0
1a0008f4:	d0e3      	beq.n	1a0008be <task1+0x26>
				if(!(xQueueReceive(QeueMayusculizador,Task1Buffer,1000))){				 	 // Check if anything was received from the queue
1a0008f6:	4b15      	ldr	r3, [pc, #84]	; (1a00094c <task1+0xb4>)
1a0008f8:	6818      	ldr	r0, [r3, #0]
1a0008fa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a0008fe:	4914      	ldr	r1, [pc, #80]	; (1a000950 <task1+0xb8>)
1a000900:	f000 fd08 	bl	1a001314 <xQueueReceive>
1a000904:	2800      	cmp	r0, #0
1a000906:	d0de      	beq.n	1a0008c6 <task1+0x2e>
					if(!UperCase(Task1Buffer)){											 	 //Send message to UpperCase function to set letters to capital
1a000908:	4811      	ldr	r0, [pc, #68]	; (1a000950 <task1+0xb8>)
1a00090a:	f7ff fd8f 	bl	1a00042c <UperCase>
1a00090e:	2800      	cmp	r0, #0
1a000910:	d0d9      	beq.n	1a0008c6 <task1+0x2e>
						if(xSemaphoreTake(DataProcessed_key,1000)){						 	 //Check if key is available to send processed data to Server
1a000912:	4b10      	ldr	r3, [pc, #64]	; (1a000954 <task1+0xbc>)
1a000914:	6818      	ldr	r0, [r3, #0]
1a000916:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
1a00091a:	f000 fda7 	bl	1a00146c <xQueueSemaphoreTake>
1a00091e:	2800      	cmp	r0, #0
1a000920:	d1d1      	bne.n	1a0008c6 <task1+0x2e>
							if(!(xQueueSend(DataProcessed_handle,Task1Buffer,50))){		  	  //Send processed data if all good
1a000922:	4b0d      	ldr	r3, [pc, #52]	; (1a000958 <task1+0xc0>)
1a000924:	6818      	ldr	r0, [r3, #0]
1a000926:	2300      	movs	r3, #0
1a000928:	2232      	movs	r2, #50	; 0x32
1a00092a:	4909      	ldr	r1, [pc, #36]	; (1a000950 <task1+0xb8>)
1a00092c:	f000 fbb6 	bl	1a00109c <xQueueGenericSend>
							xSemaphoreGive(DataProcessed_key);							  	  //Release key after  sending message processed to Server
1a000930:	4b08      	ldr	r3, [pc, #32]	; (1a000954 <task1+0xbc>)
1a000932:	6818      	ldr	r0, [r3, #0]
1a000934:	2300      	movs	r3, #0
1a000936:	461a      	mov	r2, r3
1a000938:	4619      	mov	r1, r3
1a00093a:	f000 fbaf 	bl	1a00109c <xQueueGenericSend>
1a00093e:	e7c2      	b.n	1a0008c6 <task1+0x2e>
1a000940:	10000324 	.word	0x10000324
1a000944:	10000314 	.word	0x10000314
1a000948:	10000360 	.word	0x10000360
1a00094c:	10003e1c 	.word	0x10003e1c
1a000950:	10000328 	.word	0x10000328
1a000954:	10000298 	.word	0x10000298
1a000958:	10003e20 	.word	0x10003e20

1a00095c <task2>:
		}
}
																						  //This function converts the message to lower case
void task2(void){
1a00095c:	b500      	push	{lr}
1a00095e:	b08b      	sub	sp, #44	; 0x2c
																						  /* Inspect our own high water mark on entering the Server. */
	volatile TaskStatus_t xTaskDetails;													  //Variable to store current stack information
	vTaskGetInfo(ServHandle,&xTaskDetails,pdTRUE,eInvalid);								  //Get current stack size and store the variable declared above;																																//Set task1 entry  for starting heap size of Report state machine and cast type to read only
1a000960:	4b28      	ldr	r3, [pc, #160]	; (1a000a04 <task2+0xa8>)
1a000962:	6818      	ldr	r0, [r3, #0]
1a000964:	2305      	movs	r3, #5
1a000966:	2201      	movs	r2, #1
1a000968:	a901      	add	r1, sp, #4
1a00096a:	f001 fc59 	bl	1a002220 <vTaskGetInfo>
	Report.Task2StartStack=(const)xTaskDetails.usStackHighWaterMark;					  //Set task2 entry for staring stack size of  Report state machine and cast type to read only
1a00096e:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
1a000972:	b2db      	uxtb	r3, r3
1a000974:	4c24      	ldr	r4, [pc, #144]	; (1a000a08 <task2+0xac>)
1a000976:	70e3      	strb	r3, [r4, #3]
	Report.Task2StartHeap=(const)xPortGetFreeHeapSize();								  //Set task2 entry for staring heap size of  Report state machine and cast type to read only
1a000978:	f000 fa1e 	bl	1a000db8 <xPortGetFreeHeapSize>
1a00097c:	b2c0      	uxtb	r0, r0
1a00097e:	71e0      	strb	r0, [r4, #7]
1a000980:	e017      	b.n	1a0009b2 <task2+0x56>
						xSemaphoreGive(DataProcessed_key);								 //Release semaphore  key
					}
				}

		}else{
			EndTask(&Task2Handle,2);													 //End task if handler was never created
1a000982:	2102      	movs	r1, #2
1a000984:	4821      	ldr	r0, [pc, #132]	; (1a000a0c <task2+0xb0>)
1a000986:	f7ff fd2d 	bl	1a0003e4 <EndTask>
		}
		vTaskGetInfo(ServHandle,&xTaskDetails,pdTRUE,eInvalid);							 //Get current task stack size
1a00098a:	4b1e      	ldr	r3, [pc, #120]	; (1a000a04 <task2+0xa8>)
1a00098c:	6818      	ldr	r0, [r3, #0]
1a00098e:	2305      	movs	r3, #5
1a000990:	2201      	movs	r2, #1
1a000992:	a901      	add	r1, sp, #4
1a000994:	f001 fc44 	bl	1a002220 <vTaskGetInfo>
		Report.Task2EndStack=(const)xTaskDetails.usStackHighWaterMark;					 //Set task2 entry for End stack size of  Report state machine and cast type to read only
1a000998:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
1a00099c:	b2db      	uxtb	r3, r3
1a00099e:	4c1a      	ldr	r4, [pc, #104]	; (1a000a08 <task2+0xac>)
1a0009a0:	72e3      	strb	r3, [r4, #11]
		Report.Task2EndHeap=(const)xPortGetFreeHeapSize();							     //Set task2 entry for End stack size of  Report state machine and cast type to read only
1a0009a2:	f000 fa09 	bl	1a000db8 <xPortGetFreeHeapSize>
1a0009a6:	b2c0      	uxtb	r0, r0
1a0009a8:	73e0      	strb	r0, [r4, #15]
		vTaskDelay(3000);
1a0009aa:	f640 30b8 	movw	r0, #3000	; 0xbb8
1a0009ae:	f001 fa6b 	bl	1a001e88 <vTaskDelay>
		if(QeueMinusculizador !=0){														 //Verify if QeueMinusculizador was created
1a0009b2:	4b17      	ldr	r3, [pc, #92]	; (1a000a10 <task2+0xb4>)
1a0009b4:	681b      	ldr	r3, [r3, #0]
1a0009b6:	2b00      	cmp	r3, #0
1a0009b8:	d0e3      	beq.n	1a000982 <task2+0x26>
			if(!(xQueueReceive(QeueMinusculizador,Task2Buffer,2000))){					 // Check if anything was received from the queue
1a0009ba:	4b15      	ldr	r3, [pc, #84]	; (1a000a10 <task2+0xb4>)
1a0009bc:	6818      	ldr	r0, [r3, #0]
1a0009be:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
1a0009c2:	4914      	ldr	r1, [pc, #80]	; (1a000a14 <task2+0xb8>)
1a0009c4:	f000 fca6 	bl	1a001314 <xQueueReceive>
1a0009c8:	2800      	cmp	r0, #0
1a0009ca:	d0de      	beq.n	1a00098a <task2+0x2e>
				if(!LwrCase(Task2Buffer)){  											 //convert message letters to lower case and check if if it was successful
1a0009cc:	4811      	ldr	r0, [pc, #68]	; (1a000a14 <task2+0xb8>)
1a0009ce:	f7ff fd37 	bl	1a000440 <LwrCase>
1a0009d2:	2800      	cmp	r0, #0
1a0009d4:	d0d9      	beq.n	1a00098a <task2+0x2e>
					if(xSemaphoreTake(DataProcessed_key,1000)){							 //Check if key is available to access queue
1a0009d6:	4b10      	ldr	r3, [pc, #64]	; (1a000a18 <task2+0xbc>)
1a0009d8:	6818      	ldr	r0, [r3, #0]
1a0009da:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
1a0009de:	f000 fd45 	bl	1a00146c <xQueueSemaphoreTake>
1a0009e2:	2800      	cmp	r0, #0
1a0009e4:	d1d1      	bne.n	1a00098a <task2+0x2e>
						if(!(xQueueSend(DataProcessed_handle,Task2Buffer,50))){			 //Check if message was sent
1a0009e6:	4b0d      	ldr	r3, [pc, #52]	; (1a000a1c <task2+0xc0>)
1a0009e8:	6818      	ldr	r0, [r3, #0]
1a0009ea:	2300      	movs	r3, #0
1a0009ec:	2232      	movs	r2, #50	; 0x32
1a0009ee:	4909      	ldr	r1, [pc, #36]	; (1a000a14 <task2+0xb8>)
1a0009f0:	f000 fb54 	bl	1a00109c <xQueueGenericSend>
						xSemaphoreGive(DataProcessed_key);								 //Release semaphore  key
1a0009f4:	4b08      	ldr	r3, [pc, #32]	; (1a000a18 <task2+0xbc>)
1a0009f6:	6818      	ldr	r0, [r3, #0]
1a0009f8:	2300      	movs	r3, #0
1a0009fa:	461a      	mov	r2, r3
1a0009fc:	4619      	mov	r1, r3
1a0009fe:	f000 fb4d 	bl	1a00109c <xQueueGenericSend>
1a000a02:	e7c2      	b.n	1a00098a <task2+0x2e>
1a000a04:	10000324 	.word	0x10000324
1a000a08:	10000314 	.word	0x10000314
1a000a0c:	1000039c 	.word	0x1000039c
1a000a10:	10003e18 	.word	0x10003e18
1a000a14:	10000364 	.word	0x10000364
1a000a18:	10000298 	.word	0x10000298
1a000a1c:	10003e20 	.word	0x10003e20

1a000a20 <main>:
/*==================[External function declaration ]====================*/

/*==================[Principal function ]======================================*/
																					      // Principal function that runs after reseting or starting up
int main(void)
{
1a000a20:	b530      	push	{r4, r5, lr}
1a000a22:	b083      	sub	sp, #12

   boardConfig();																		  //Configure the board
1a000a24:	f003 faee 	bl	1a004004 <boardInit>
   uartConfig(UART_USB,9600);          													  //This function sets the baud rate and turns on uart interruption
1a000a28:	f44f 5116 	mov.w	r1, #9600	; 0x2580
1a000a2c:	2003      	movs	r0, #3
1a000a2e:	f003 f94f 	bl	1a003cd0 <uartInit>
   QeueMayusculizador =xQueueCreate(1, sizeof(AsciFrame));								  //Create a queue and assign to QeueMayusculizador handler
1a000a32:	2200      	movs	r2, #0
1a000a34:	2137      	movs	r1, #55	; 0x37
1a000a36:	2001      	movs	r0, #1
1a000a38:	f000 fb09 	bl	1a00104e <xQueueGenericCreate>
1a000a3c:	4b2d      	ldr	r3, [pc, #180]	; (1a000af4 <main+0xd4>)
1a000a3e:	6018      	str	r0, [r3, #0]
   QeueMinusculizador =xQueueCreate(1, sizeof(AsciFrame));								  //Create a queue and assign to QeueMinusculizador handler
1a000a40:	2200      	movs	r2, #0
1a000a42:	2137      	movs	r1, #55	; 0x37
1a000a44:	2001      	movs	r0, #1
1a000a46:	f000 fb02 	bl	1a00104e <xQueueGenericCreate>
1a000a4a:	4b2b      	ldr	r3, [pc, #172]	; (1a000af8 <main+0xd8>)
1a000a4c:	6018      	str	r0, [r3, #0]
   MsgHandle =xQueueCreate(1, sizeof(AsciFrame));										  // Create a queue and assign to MsgHandle to it
1a000a4e:	2200      	movs	r2, #0
1a000a50:	2137      	movs	r1, #55	; 0x37
1a000a52:	2001      	movs	r0, #1
1a000a54:	f000 fafb 	bl	1a00104e <xQueueGenericCreate>
1a000a58:	4b28      	ldr	r3, [pc, #160]	; (1a000afc <main+0xdc>)
1a000a5a:	6018      	str	r0, [r3, #0]
   MsgHandle_2=xQueueCreate(1, sizeof(AsciFrame));
1a000a5c:	2200      	movs	r2, #0
1a000a5e:	2137      	movs	r1, #55	; 0x37
1a000a60:	2001      	movs	r0, #1
1a000a62:	f000 faf4 	bl	1a00104e <xQueueGenericCreate>
1a000a66:	4b26      	ldr	r3, [pc, #152]	; (1a000b00 <main+0xe0>)
1a000a68:	6018      	str	r0, [r3, #0]
   DataProcessed_handle =xQueueCreate(1, sizeof(AsciFrame));							  // Create a queue and assign DataProcessed_handle to it
1a000a6a:	2200      	movs	r2, #0
1a000a6c:	2137      	movs	r1, #55	; 0x37
1a000a6e:	2001      	movs	r0, #1
1a000a70:	f000 faed 	bl	1a00104e <xQueueGenericCreate>
1a000a74:	4b23      	ldr	r3, [pc, #140]	; (1a000b04 <main+0xe4>)
1a000a76:	6018      	str	r0, [r3, #0]
   DataProcessed_key=xSemaphoreCreateMutex();											  // Create a mutex and assign  DataProcessed_key to it
1a000a78:	2001      	movs	r0, #1
1a000a7a:	f000 fbd9 	bl	1a001230 <xQueueCreateMutex>
1a000a7e:	4b22      	ldr	r3, [pc, #136]	; (1a000b08 <main+0xe8>)
1a000a80:	6018      	str	r0, [r3, #0]
   uartInterrupt(UART_USB, true);														  //Enable USB interrupt
1a000a82:	2101      	movs	r1, #1
1a000a84:	2003      	movs	r0, #3
1a000a86:	f003 f875 	bl	1a003b74 <uartInterrupt>
   uartCallbackSet(UART_USB, UART_RECEIVE, Port_Interrupt, NULL);                         //Specify the task and when interrupt happens and the interrupt type
1a000a8a:	2300      	movs	r3, #0
1a000a8c:	4a1f      	ldr	r2, [pc, #124]	; (1a000b0c <main+0xec>)
1a000a8e:	4619      	mov	r1, r3
1a000a90:	2003      	movs	r0, #3
1a000a92:	f003 f8b7 	bl	1a003c04 <uartCallbackSet>
#ifdef DRIVER_1
   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	  // Create Driver task
   xTaskCreate(
1a000a96:	4b1e      	ldr	r3, [pc, #120]	; (1a000b10 <main+0xf0>)
1a000a98:	681b      	ldr	r3, [r3, #0]
1a000a9a:	9301      	str	r3, [sp, #4]
1a000a9c:	2302      	movs	r3, #2
1a000a9e:	9300      	str	r3, [sp, #0]
1a000aa0:	2300      	movs	r3, #0
1a000aa2:	22b4      	movs	r2, #180	; 0xb4
1a000aa4:	491b      	ldr	r1, [pc, #108]	; (1a000b14 <main+0xf4>)
1a000aa6:	481c      	ldr	r0, [pc, #112]	; (1a000b18 <main+0xf8>)
1a000aa8:	f001 f81d 	bl	1a001ae6 <xTaskCreate>
#endif DRIVER_1


#ifdef SERVER_1
   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	 // Create the Server task
   xTaskCreate(
1a000aac:	2400      	movs	r4, #0
1a000aae:	9401      	str	r4, [sp, #4]
1a000ab0:	2501      	movs	r5, #1
1a000ab2:	9500      	str	r5, [sp, #0]
1a000ab4:	4623      	mov	r3, r4
1a000ab6:	22b4      	movs	r2, #180	; 0xb4
1a000ab8:	4918      	ldr	r1, [pc, #96]	; (1a000b1c <main+0xfc>)
1a000aba:	4819      	ldr	r0, [pc, #100]	; (1a000b20 <main+0x100>)
1a000abc:	f001 f813 	bl	1a001ae6 <xTaskCreate>

#endif SERVER_1

#ifdef TASK1_1
   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	 // Create Task1
   xTaskCreate(
1a000ac0:	4b18      	ldr	r3, [pc, #96]	; (1a000b24 <main+0x104>)
1a000ac2:	681b      	ldr	r3, [r3, #0]
1a000ac4:	9301      	str	r3, [sp, #4]
1a000ac6:	9500      	str	r5, [sp, #0]
1a000ac8:	4623      	mov	r3, r4
1a000aca:	22b4      	movs	r2, #180	; 0xb4
1a000acc:	4916      	ldr	r1, [pc, #88]	; (1a000b28 <main+0x108>)
1a000ace:	4817      	ldr	r0, [pc, #92]	; (1a000b2c <main+0x10c>)
1a000ad0:	f001 f809 	bl	1a001ae6 <xTaskCreate>
   );
#endif

#ifdef TASK2_1
   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	   	  // Create Task2
   xTaskCreate(
1a000ad4:	4b16      	ldr	r3, [pc, #88]	; (1a000b30 <main+0x110>)
1a000ad6:	681b      	ldr	r3, [r3, #0]
1a000ad8:	9301      	str	r3, [sp, #4]
1a000ada:	9500      	str	r5, [sp, #0]
1a000adc:	4623      	mov	r3, r4
1a000ade:	22b4      	movs	r2, #180	; 0xb4
1a000ae0:	4914      	ldr	r1, [pc, #80]	; (1a000b34 <main+0x114>)
1a000ae2:	4815      	ldr	r0, [pc, #84]	; (1a000b38 <main+0x118>)
1a000ae4:	f000 ffff 	bl	1a001ae6 <xTaskCreate>
      Task2Handle                  														 // Pointer to the task handler
   );
 #endif


   vTaskStartScheduler();
1a000ae8:	f001 f870 	bl	1a001bcc <vTaskStartScheduler>

}
1a000aec:	4620      	mov	r0, r4
1a000aee:	b003      	add	sp, #12
1a000af0:	bd30      	pop	{r4, r5, pc}
1a000af2:	bf00      	nop
1a000af4:	10003e1c 	.word	0x10003e1c
1a000af8:	10003e18 	.word	0x10003e18
1a000afc:	10003e24 	.word	0x10003e24
1a000b00:	10003e28 	.word	0x10003e28
1a000b04:	10003e20 	.word	0x10003e20
1a000b08:	10000298 	.word	0x10000298
1a000b0c:	1a000455 	.word	0x1a000455
1a000b10:	1000029c 	.word	0x1000029c
1a000b14:	1a005668 	.word	0x1a005668
1a000b18:	1a000779 	.word	0x1a000779
1a000b1c:	1a005670 	.word	0x1a005670
1a000b20:	1a000475 	.word	0x1a000475
1a000b24:	10000360 	.word	0x10000360
1a000b28:	1a005678 	.word	0x1a005678
1a000b2c:	1a000899 	.word	0x1a000899
1a000b30:	1000039c 	.word	0x1000039c
1a000b34:	1a005680 	.word	0x1a005680
1a000b38:	1a00095d 	.word	0x1a00095d

1a000b3c <initialise_monitor_handles>:
}
1a000b3c:	4770      	bx	lr
1a000b3e:	Address 0x000000001a000b3e is out of bounds.


1a000b40 <Reset_Handler>:
void Reset_Handler(void) {
1a000b40:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a000b42:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a000b44:	4b19      	ldr	r3, [pc, #100]	; (1a000bac <Reset_Handler+0x6c>)
1a000b46:	4a1a      	ldr	r2, [pc, #104]	; (1a000bb0 <Reset_Handler+0x70>)
1a000b48:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a000b4a:	3304      	adds	r3, #4
1a000b4c:	4a19      	ldr	r2, [pc, #100]	; (1a000bb4 <Reset_Handler+0x74>)
1a000b4e:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000b50:	2300      	movs	r3, #0
1a000b52:	e005      	b.n	1a000b60 <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a000b54:	4a18      	ldr	r2, [pc, #96]	; (1a000bb8 <Reset_Handler+0x78>)
1a000b56:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a000b5a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000b5e:	3301      	adds	r3, #1
1a000b60:	2b07      	cmp	r3, #7
1a000b62:	d9f7      	bls.n	1a000b54 <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a000b64:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a000b66:	4b15      	ldr	r3, [pc, #84]	; (1a000bbc <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a000b68:	e007      	b.n	1a000b7a <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a000b6a:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a000b6e:	689a      	ldr	r2, [r3, #8]
1a000b70:	6859      	ldr	r1, [r3, #4]
1a000b72:	6818      	ldr	r0, [r3, #0]
1a000b74:	f7ff fb09 	bl	1a00018a <data_init>
        SectionLen = *SectionTableAddr++;
1a000b78:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a000b7a:	4a11      	ldr	r2, [pc, #68]	; (1a000bc0 <Reset_Handler+0x80>)
1a000b7c:	4293      	cmp	r3, r2
1a000b7e:	d3f4      	bcc.n	1a000b6a <Reset_Handler+0x2a>
1a000b80:	e006      	b.n	1a000b90 <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a000b82:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a000b84:	6859      	ldr	r1, [r3, #4]
1a000b86:	f854 0b08 	ldr.w	r0, [r4], #8
1a000b8a:	f7ff fb0d 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
1a000b8e:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a000b90:	4a0c      	ldr	r2, [pc, #48]	; (1a000bc4 <Reset_Handler+0x84>)
1a000b92:	4293      	cmp	r3, r2
1a000b94:	d3f5      	bcc.n	1a000b82 <Reset_Handler+0x42>
    SystemInit();
1a000b96:	f002 ff71 	bl	1a003a7c <SystemInit>
    __libc_init_array();
1a000b9a:	f003 fc77 	bl	1a00448c <__libc_init_array>
    initialise_monitor_handles();
1a000b9e:	f7ff ffcd 	bl	1a000b3c <initialise_monitor_handles>
    main();
1a000ba2:	f7ff ff3d 	bl	1a000a20 <main>
        __asm__ volatile("wfi");
1a000ba6:	bf30      	wfi
1a000ba8:	e7fd      	b.n	1a000ba6 <Reset_Handler+0x66>
1a000baa:	bf00      	nop
1a000bac:	40053100 	.word	0x40053100
1a000bb0:	10df1000 	.word	0x10df1000
1a000bb4:	01dff7ff 	.word	0x01dff7ff
1a000bb8:	e000e280 	.word	0xe000e280
1a000bbc:	1a000114 	.word	0x1a000114
1a000bc0:	1a000150 	.word	0x1a000150
1a000bc4:	1a000178 	.word	0x1a000178

1a000bc8 <_fini>:
void _fini(void) {}
1a000bc8:	4770      	bx	lr

1a000bca <_init>:
void _init(void) {}
1a000bca:	4770      	bx	lr

1a000bcc <_close_r>:
   (void) __params__;
}

int _close_r(struct _reent *r, int fd) {
   UNUSED(fd);
   SET_ERR(EBADF);
1a000bcc:	2309      	movs	r3, #9
1a000bce:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000bd0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000bd4:	4770      	bx	lr

1a000bd6 <_fstat_r>:
}

int _fstat_r(struct _reent *r, int fd, struct stat *st) {
   UNUSED(fd);
   UNUSED(st);
   SET_ERR(ENOSYS);
1a000bd6:	2358      	movs	r3, #88	; 0x58
1a000bd8:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000bda:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000bde:	4770      	bx	lr

1a000be0 <_isatty_r>:
   UNUSED(r);
   return 1;
}

int _isatty_r(struct _reent *r, int fd) {
   switch (fd) {
1a000be0:	2902      	cmp	r1, #2
1a000be2:	d801      	bhi.n	1a000be8 <_isatty_r+0x8>
   case 0:
   case 1:
   case 2:
       return 1;
1a000be4:	2001      	movs	r0, #1
   default:
       SET_ERR(EBADF);
       return -1;
   }
}
1a000be6:	4770      	bx	lr
       SET_ERR(EBADF);
1a000be8:	2309      	movs	r3, #9
1a000bea:	6003      	str	r3, [r0, #0]
       return -1;
1a000bec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000bf0:	4770      	bx	lr

1a000bf2 <_lseek_r>:

_off_t _lseek_r(struct _reent *r, int fd, _off_t off, int w) {
   UNUSED(fd);
   UNUSED(off);
   UNUSED(w);
   SET_ERR(ENOSYS);
1a000bf2:	2358      	movs	r3, #88	; 0x58
1a000bf4:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000bf6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000bfa:	4770      	bx	lr

1a000bfc <_read_r>:
   }
}
*/
_ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
  size_t i = 0;
  switch (fd) {
1a000bfc:	2902      	cmp	r1, #2
1a000bfe:	d81f      	bhi.n	1a000c40 <_read_r+0x44>
_ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
1a000c00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000c04:	461d      	mov	r5, r3
1a000c06:	4617      	mov	r7, r2
1a000c08:	4606      	mov	r6, r0
  size_t i = 0;
1a000c0a:	2400      	movs	r4, #0
  case 0:
  case 1:
  case 2:
      while( i < n ){
1a000c0c:	42ac      	cmp	r4, r5
1a000c0e:	d211      	bcs.n	1a000c34 <_read_r+0x38>
         int c = __stdio_getchar();
1a000c10:	f002 f985 	bl	1a002f1e <__stdio_getchar>
         if( c != -1 ){
1a000c14:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a000c18:	d0f8      	beq.n	1a000c0c <_read_r+0x10>
            ((char*) b)[i++] = (char) c;
1a000c1a:	f104 0801 	add.w	r8, r4, #1
1a000c1e:	5538      	strb	r0, [r7, r4]
            if( c == '\r' || c == '\n' ){
1a000c20:	280d      	cmp	r0, #13
1a000c22:	d003      	beq.n	1a000c2c <_read_r+0x30>
1a000c24:	280a      	cmp	r0, #10
1a000c26:	d001      	beq.n	1a000c2c <_read_r+0x30>
            ((char*) b)[i++] = (char) c;
1a000c28:	4644      	mov	r4, r8
1a000c2a:	e7ef      	b.n	1a000c0c <_read_r+0x10>
               // read anotherone to prevent \r\n
               (void) __stdio_getchar();
1a000c2c:	f002 f977 	bl	1a002f1e <__stdio_getchar>
               return i;
1a000c30:	4640      	mov	r0, r8
1a000c32:	e003      	b.n	1a000c3c <_read_r+0x40>
            }
         }
      }
      SET_ERR(ENODEV);
1a000c34:	2313      	movs	r3, #19
1a000c36:	6033      	str	r3, [r6, #0]
      return -1;
1a000c38:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  default:
      SET_ERR(ENODEV);
      return -1;
  }
}
1a000c3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_ERR(ENODEV);
1a000c40:	2313      	movs	r3, #19
1a000c42:	6003      	str	r3, [r0, #0]
      return -1;
1a000c44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a000c48:	4770      	bx	lr

1a000c4a <_write_r>:
   return -1;
}

_ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
   size_t i;
   switch (fd) {
1a000c4a:	2902      	cmp	r1, #2
1a000c4c:	d80c      	bhi.n	1a000c68 <_write_r+0x1e>
_ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
1a000c4e:	b570      	push	{r4, r5, r6, lr}
1a000c50:	461d      	mov	r5, r3
1a000c52:	4616      	mov	r6, r2
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
1a000c54:	2400      	movs	r4, #0
1a000c56:	e003      	b.n	1a000c60 <_write_r+0x16>
           __stdio_putchar(((char*) b)[i]);
1a000c58:	5d30      	ldrb	r0, [r6, r4]
1a000c5a:	f002 f95b 	bl	1a002f14 <__stdio_putchar>
       for (i = 0; i < n; i++)
1a000c5e:	3401      	adds	r4, #1
1a000c60:	42ac      	cmp	r4, r5
1a000c62:	d3f9      	bcc.n	1a000c58 <_write_r+0xe>
       return n;
1a000c64:	4628      	mov	r0, r5
   default:
       SET_ERR(ENODEV);
       return -1;
   }
}
1a000c66:	bd70      	pop	{r4, r5, r6, pc}
       SET_ERR(ENODEV);
1a000c68:	2313      	movs	r3, #19
1a000c6a:	6003      	str	r3, [r0, #0]
       return -1;
1a000c6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a000c70:	4770      	bx	lr
1a000c72:	Address 0x000000001a000c72 is out of bounds.


1a000c74 <_sbrk_r>:

void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a000c74:	4b05      	ldr	r3, [pc, #20]	; (1a000c8c <_sbrk_r+0x18>)
1a000c76:	681b      	ldr	r3, [r3, #0]
1a000c78:	b123      	cbz	r3, 1a000c84 <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a000c7a:	4b04      	ldr	r3, [pc, #16]	; (1a000c8c <_sbrk_r+0x18>)
1a000c7c:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a000c7e:	4401      	add	r1, r0
1a000c80:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a000c82:	4770      	bx	lr
       heap_end = &_pvHeapStart;
1a000c84:	4b01      	ldr	r3, [pc, #4]	; (1a000c8c <_sbrk_r+0x18>)
1a000c86:	4a02      	ldr	r2, [pc, #8]	; (1a000c90 <_sbrk_r+0x1c>)
1a000c88:	601a      	str	r2, [r3, #0]
1a000c8a:	e7f6      	b.n	1a000c7a <_sbrk_r+0x6>
1a000c8c:	100005cc 	.word	0x100005cc
1a000c90:	10003e74 	.word	0x10003e74

1a000c94 <prvHeapInit>:
{
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;

	/* Ensure the heap starts on a correctly aligned boundary. */
	pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
1a000c94:	4b07      	ldr	r3, [pc, #28]	; (1a000cb4 <prvHeapInit+0x20>)
1a000c96:	f023 0307 	bic.w	r3, r3, #7

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
1a000c9a:	4a07      	ldr	r2, [pc, #28]	; (1a000cb8 <prvHeapInit+0x24>)
1a000c9c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
1a000c9e:	2000      	movs	r0, #0
1a000ca0:	6050      	str	r0, [r2, #4]

	/* xEnd is used to mark the end of the list of free blocks. */
	xEnd.xBlockSize = configADJUSTED_HEAP_SIZE;
1a000ca2:	4a06      	ldr	r2, [pc, #24]	; (1a000cbc <prvHeapInit+0x28>)
1a000ca4:	f242 71f8 	movw	r1, #10232	; 0x27f8
1a000ca8:	6051      	str	r1, [r2, #4]
	xEnd.pxNextFreeBlock = NULL;
1a000caa:	6010      	str	r0, [r2, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = configADJUSTED_HEAP_SIZE;
1a000cac:	6059      	str	r1, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = &xEnd;
1a000cae:	601a      	str	r2, [r3, #0]
}
1a000cb0:	4770      	bx	lr
1a000cb2:	bf00      	nop
1a000cb4:	100005d8 	.word	0x100005d8
1a000cb8:	10002ddc 	.word	0x10002ddc
1a000cbc:	10002dd0 	.word	0x10002dd0

1a000cc0 <pvPortMalloc>:
{
1a000cc0:	b570      	push	{r4, r5, r6, lr}
1a000cc2:	4604      	mov	r4, r0
	vTaskSuspendAll();
1a000cc4:	f000 ffcc 	bl	1a001c60 <vTaskSuspendAll>
		if( xHeapHasBeenInitialised == pdFALSE )
1a000cc8:	4b26      	ldr	r3, [pc, #152]	; (1a000d64 <pvPortMalloc+0xa4>)
1a000cca:	681b      	ldr	r3, [r3, #0]
1a000ccc:	b17b      	cbz	r3, 1a000cee <pvPortMalloc+0x2e>
		if( xWantedSize > 0 )
1a000cce:	b134      	cbz	r4, 1a000cde <pvPortMalloc+0x1e>
			xWantedSize += heapSTRUCT_SIZE;
1a000cd0:	3408      	adds	r4, #8
			if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0 )
1a000cd2:	f014 0f07 	tst.w	r4, #7
1a000cd6:	d002      	beq.n	1a000cde <pvPortMalloc+0x1e>
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
1a000cd8:	f024 0407 	bic.w	r4, r4, #7
1a000cdc:	3408      	adds	r4, #8
		if( ( xWantedSize > 0 ) && ( xWantedSize < configADJUSTED_HEAP_SIZE ) )
1a000cde:	1e62      	subs	r2, r4, #1
1a000ce0:	f242 73f6 	movw	r3, #10230	; 0x27f6
1a000ce4:	429a      	cmp	r2, r3
1a000ce6:	d808      	bhi.n	1a000cfa <pvPortMalloc+0x3a>
			pxBlock = xStart.pxNextFreeBlock;
1a000ce8:	491f      	ldr	r1, [pc, #124]	; (1a000d68 <pvPortMalloc+0xa8>)
1a000cea:	680b      	ldr	r3, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a000cec:	e00e      	b.n	1a000d0c <pvPortMalloc+0x4c>
			prvHeapInit();
1a000cee:	f7ff ffd1 	bl	1a000c94 <prvHeapInit>
			xHeapHasBeenInitialised = pdTRUE;
1a000cf2:	4b1c      	ldr	r3, [pc, #112]	; (1a000d64 <pvPortMalloc+0xa4>)
1a000cf4:	2201      	movs	r2, #1
1a000cf6:	601a      	str	r2, [r3, #0]
1a000cf8:	e7e9      	b.n	1a000cce <pvPortMalloc+0xe>
	( void ) xTaskResumeAll();
1a000cfa:	f001 f84b 	bl	1a001d94 <xTaskResumeAll>
void *pvReturn = NULL;
1a000cfe:	2500      	movs	r5, #0
			vApplicationMallocFailedHook();
1a000d00:	f000 fd21 	bl	1a001746 <vApplicationMallocFailedHook>
}
1a000d04:	4628      	mov	r0, r5
1a000d06:	bd70      	pop	{r4, r5, r6, pc}
				pxPreviousBlock = pxBlock;
1a000d08:	4619      	mov	r1, r3
				pxBlock = pxBlock->pxNextFreeBlock;
1a000d0a:	4613      	mov	r3, r2
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a000d0c:	685a      	ldr	r2, [r3, #4]
1a000d0e:	42a2      	cmp	r2, r4
1a000d10:	d202      	bcs.n	1a000d18 <pvPortMalloc+0x58>
1a000d12:	681a      	ldr	r2, [r3, #0]
1a000d14:	2a00      	cmp	r2, #0
1a000d16:	d1f7      	bne.n	1a000d08 <pvPortMalloc+0x48>
			if( pxBlock != &xEnd )
1a000d18:	4a14      	ldr	r2, [pc, #80]	; (1a000d6c <pvPortMalloc+0xac>)
1a000d1a:	4293      	cmp	r3, r2
1a000d1c:	d00d      	beq.n	1a000d3a <pvPortMalloc+0x7a>
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
1a000d1e:	680d      	ldr	r5, [r1, #0]
1a000d20:	3508      	adds	r5, #8
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
1a000d22:	681a      	ldr	r2, [r3, #0]
1a000d24:	600a      	str	r2, [r1, #0]
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
1a000d26:	685a      	ldr	r2, [r3, #4]
1a000d28:	1b12      	subs	r2, r2, r4
1a000d2a:	2a10      	cmp	r2, #16
1a000d2c:	d910      	bls.n	1a000d50 <pvPortMalloc+0x90>
					pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
1a000d2e:	191e      	adds	r6, r3, r4
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
1a000d30:	6072      	str	r2, [r6, #4]
					pxBlock->xBlockSize = xWantedSize;
1a000d32:	605c      	str	r4, [r3, #4]
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
1a000d34:	6874      	ldr	r4, [r6, #4]
1a000d36:	490c      	ldr	r1, [pc, #48]	; (1a000d68 <pvPortMalloc+0xa8>)
1a000d38:	e004      	b.n	1a000d44 <pvPortMalloc+0x84>
	( void ) xTaskResumeAll();
1a000d3a:	f001 f82b 	bl	1a001d94 <xTaskResumeAll>
void *pvReturn = NULL;
1a000d3e:	2500      	movs	r5, #0
1a000d40:	e7de      	b.n	1a000d00 <pvPortMalloc+0x40>
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
1a000d42:	4611      	mov	r1, r2
1a000d44:	680a      	ldr	r2, [r1, #0]
1a000d46:	6850      	ldr	r0, [r2, #4]
1a000d48:	42a0      	cmp	r0, r4
1a000d4a:	d3fa      	bcc.n	1a000d42 <pvPortMalloc+0x82>
1a000d4c:	6032      	str	r2, [r6, #0]
1a000d4e:	600e      	str	r6, [r1, #0]
				xFreeBytesRemaining -= pxBlock->xBlockSize;
1a000d50:	6859      	ldr	r1, [r3, #4]
1a000d52:	4a07      	ldr	r2, [pc, #28]	; (1a000d70 <pvPortMalloc+0xb0>)
1a000d54:	6813      	ldr	r3, [r2, #0]
1a000d56:	1a5b      	subs	r3, r3, r1
1a000d58:	6013      	str	r3, [r2, #0]
	( void ) xTaskResumeAll();
1a000d5a:	f001 f81b 	bl	1a001d94 <xTaskResumeAll>
		if( pvReturn == NULL )
1a000d5e:	2d00      	cmp	r5, #0
1a000d60:	d1d0      	bne.n	1a000d04 <pvPortMalloc+0x44>
1a000d62:	e7cd      	b.n	1a000d00 <pvPortMalloc+0x40>
1a000d64:	10002dd8 	.word	0x10002dd8
1a000d68:	10002ddc 	.word	0x10002ddc
1a000d6c:	10002dd0 	.word	0x10002dd0
1a000d70:	10000038 	.word	0x10000038

1a000d74 <vPortFree>:
	if( pv != NULL )
1a000d74:	b1d0      	cbz	r0, 1a000dac <vPortFree+0x38>
{
1a000d76:	b538      	push	{r3, r4, r5, lr}
1a000d78:	4604      	mov	r4, r0
		puc -= heapSTRUCT_SIZE;
1a000d7a:	f1a0 0508 	sub.w	r5, r0, #8
		vTaskSuspendAll();
1a000d7e:	f000 ff6f 	bl	1a001c60 <vTaskSuspendAll>
			prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
1a000d82:	f854 0c04 	ldr.w	r0, [r4, #-4]
1a000d86:	4a0a      	ldr	r2, [pc, #40]	; (1a000db0 <vPortFree+0x3c>)
1a000d88:	e000      	b.n	1a000d8c <vPortFree+0x18>
1a000d8a:	461a      	mov	r2, r3
1a000d8c:	6813      	ldr	r3, [r2, #0]
1a000d8e:	6859      	ldr	r1, [r3, #4]
1a000d90:	4281      	cmp	r1, r0
1a000d92:	d3fa      	bcc.n	1a000d8a <vPortFree+0x16>
1a000d94:	f844 3c08 	str.w	r3, [r4, #-8]
1a000d98:	6015      	str	r5, [r2, #0]
			xFreeBytesRemaining += pxLink->xBlockSize;
1a000d9a:	f854 1c04 	ldr.w	r1, [r4, #-4]
1a000d9e:	4a05      	ldr	r2, [pc, #20]	; (1a000db4 <vPortFree+0x40>)
1a000da0:	6813      	ldr	r3, [r2, #0]
1a000da2:	440b      	add	r3, r1
1a000da4:	6013      	str	r3, [r2, #0]
		( void ) xTaskResumeAll();
1a000da6:	f000 fff5 	bl	1a001d94 <xTaskResumeAll>
}
1a000daa:	bd38      	pop	{r3, r4, r5, pc}
1a000dac:	4770      	bx	lr
1a000dae:	bf00      	nop
1a000db0:	10002ddc 	.word	0x10002ddc
1a000db4:	10000038 	.word	0x10000038

1a000db8 <xPortGetFreeHeapSize>:
}
1a000db8:	4b01      	ldr	r3, [pc, #4]	; (1a000dc0 <xPortGetFreeHeapSize+0x8>)
1a000dba:	6818      	ldr	r0, [r3, #0]
1a000dbc:	4770      	bx	lr
1a000dbe:	bf00      	nop
1a000dc0:	10000038 	.word	0x10000038

1a000dc4 <prvGetDisinheritPriorityAfterTimeout>:
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
1a000dc4:	6a43      	ldr	r3, [r0, #36]	; 0x24
1a000dc6:	b123      	cbz	r3, 1a000dd2 <prvGetDisinheritPriorityAfterTimeout+0xe>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
1a000dc8:	6b03      	ldr	r3, [r0, #48]	; 0x30
1a000dca:	6818      	ldr	r0, [r3, #0]
1a000dcc:	f1c0 0007 	rsb	r0, r0, #7
1a000dd0:	4770      	bx	lr
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
1a000dd2:	2000      	movs	r0, #0
		}

		return uxHighestPriorityOfWaitingTasks;
	}
1a000dd4:	4770      	bx	lr

1a000dd6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
1a000dd6:	b510      	push	{r4, lr}
1a000dd8:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
1a000dda:	f001 fe5b 	bl	1a002a94 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
1a000dde:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a000de0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000de2:	429a      	cmp	r2, r3
1a000de4:	d004      	beq.n	1a000df0 <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
1a000de6:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
1a000de8:	f001 fe76 	bl	1a002ad8 <vPortExitCritical>

	return xReturn;
}
1a000dec:	4620      	mov	r0, r4
1a000dee:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
1a000df0:	2401      	movs	r4, #1
1a000df2:	e7f9      	b.n	1a000de8 <prvIsQueueFull+0x12>

1a000df4 <prvIsQueueEmpty>:
{
1a000df4:	b510      	push	{r4, lr}
1a000df6:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a000df8:	f001 fe4c 	bl	1a002a94 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
1a000dfc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a000dfe:	b123      	cbz	r3, 1a000e0a <prvIsQueueEmpty+0x16>
			xReturn = pdFALSE;
1a000e00:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a000e02:	f001 fe69 	bl	1a002ad8 <vPortExitCritical>
}
1a000e06:	4620      	mov	r0, r4
1a000e08:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
1a000e0a:	2401      	movs	r4, #1
1a000e0c:	e7f9      	b.n	1a000e02 <prvIsQueueEmpty+0xe>

1a000e0e <prvCopyDataToQueue>:
{
1a000e0e:	b570      	push	{r4, r5, r6, lr}
1a000e10:	4604      	mov	r4, r0
1a000e12:	4616      	mov	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a000e14:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
1a000e16:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a000e18:	b95a      	cbnz	r2, 1a000e32 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a000e1a:	6803      	ldr	r3, [r0, #0]
1a000e1c:	b11b      	cbz	r3, 1a000e26 <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
1a000e1e:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
1a000e20:	3501      	adds	r5, #1
1a000e22:	63a5      	str	r5, [r4, #56]	; 0x38
}
1a000e24:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
1a000e26:	6840      	ldr	r0, [r0, #4]
1a000e28:	f001 faa2 	bl	1a002370 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
1a000e2c:	2300      	movs	r3, #0
1a000e2e:	6063      	str	r3, [r4, #4]
1a000e30:	e7f6      	b.n	1a000e20 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
1a000e32:	b96e      	cbnz	r6, 1a000e50 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
1a000e34:	6880      	ldr	r0, [r0, #8]
1a000e36:	f003 fb4d 	bl	1a0044d4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
1a000e3a:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a000e3c:	68a3      	ldr	r3, [r4, #8]
1a000e3e:	4413      	add	r3, r2
1a000e40:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a000e42:	6862      	ldr	r2, [r4, #4]
1a000e44:	4293      	cmp	r3, r2
1a000e46:	d319      	bcc.n	1a000e7c <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
1a000e48:	6823      	ldr	r3, [r4, #0]
1a000e4a:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
1a000e4c:	2000      	movs	r0, #0
1a000e4e:	e7e7      	b.n	1a000e20 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a000e50:	68c0      	ldr	r0, [r0, #12]
1a000e52:	f003 fb3f 	bl	1a0044d4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
1a000e56:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a000e58:	4252      	negs	r2, r2
1a000e5a:	68e3      	ldr	r3, [r4, #12]
1a000e5c:	4413      	add	r3, r2
1a000e5e:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a000e60:	6821      	ldr	r1, [r4, #0]
1a000e62:	428b      	cmp	r3, r1
1a000e64:	d202      	bcs.n	1a000e6c <prvCopyDataToQueue+0x5e>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
1a000e66:	6863      	ldr	r3, [r4, #4]
1a000e68:	441a      	add	r2, r3
1a000e6a:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
1a000e6c:	2e02      	cmp	r6, #2
1a000e6e:	d001      	beq.n	1a000e74 <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
1a000e70:	2000      	movs	r0, #0
1a000e72:	e7d5      	b.n	1a000e20 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a000e74:	b125      	cbz	r5, 1a000e80 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
1a000e76:	3d01      	subs	r5, #1
BaseType_t xReturn = pdFALSE;
1a000e78:	2000      	movs	r0, #0
1a000e7a:	e7d1      	b.n	1a000e20 <prvCopyDataToQueue+0x12>
1a000e7c:	2000      	movs	r0, #0
1a000e7e:	e7cf      	b.n	1a000e20 <prvCopyDataToQueue+0x12>
1a000e80:	2000      	movs	r0, #0
1a000e82:	e7cd      	b.n	1a000e20 <prvCopyDataToQueue+0x12>

1a000e84 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
1a000e84:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a000e86:	b172      	cbz	r2, 1a000ea6 <prvCopyDataFromQueue+0x22>
{
1a000e88:	b510      	push	{r4, lr}
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
1a000e8a:	68c3      	ldr	r3, [r0, #12]
1a000e8c:	4413      	add	r3, r2
1a000e8e:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
1a000e90:	6844      	ldr	r4, [r0, #4]
1a000e92:	42a3      	cmp	r3, r4
1a000e94:	d301      	bcc.n	1a000e9a <prvCopyDataFromQueue+0x16>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
1a000e96:	6803      	ldr	r3, [r0, #0]
1a000e98:	60c3      	str	r3, [r0, #12]
1a000e9a:	460c      	mov	r4, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
1a000e9c:	68c1      	ldr	r1, [r0, #12]
1a000e9e:	4620      	mov	r0, r4
1a000ea0:	f003 fb18 	bl	1a0044d4 <memcpy>
}
1a000ea4:	bd10      	pop	{r4, pc}
1a000ea6:	4770      	bx	lr

1a000ea8 <prvUnlockQueue>:
{
1a000ea8:	b538      	push	{r3, r4, r5, lr}
1a000eaa:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
1a000eac:	f001 fdf2 	bl	1a002a94 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
1a000eb0:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
1a000eb4:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a000eb6:	e003      	b.n	1a000ec0 <prvUnlockQueue+0x18>
						vTaskMissedYield();
1a000eb8:	f001 f9ac 	bl	1a002214 <vTaskMissedYield>
			--cTxLock;
1a000ebc:	3c01      	subs	r4, #1
1a000ebe:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a000ec0:	2c00      	cmp	r4, #0
1a000ec2:	dd08      	ble.n	1a000ed6 <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a000ec4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
1a000ec6:	b133      	cbz	r3, 1a000ed6 <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a000ec8:	f105 0024 	add.w	r0, r5, #36	; 0x24
1a000ecc:	f001 f910 	bl	1a0020f0 <xTaskRemoveFromEventList>
1a000ed0:	2800      	cmp	r0, #0
1a000ed2:	d0f3      	beq.n	1a000ebc <prvUnlockQueue+0x14>
1a000ed4:	e7f0      	b.n	1a000eb8 <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
1a000ed6:	23ff      	movs	r3, #255	; 0xff
1a000ed8:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
1a000edc:	f001 fdfc 	bl	1a002ad8 <vPortExitCritical>
	taskENTER_CRITICAL();
1a000ee0:	f001 fdd8 	bl	1a002a94 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
1a000ee4:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
1a000ee8:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a000eea:	e003      	b.n	1a000ef4 <prvUnlockQueue+0x4c>
					vTaskMissedYield();
1a000eec:	f001 f992 	bl	1a002214 <vTaskMissedYield>
				--cRxLock;
1a000ef0:	3c01      	subs	r4, #1
1a000ef2:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a000ef4:	2c00      	cmp	r4, #0
1a000ef6:	dd08      	ble.n	1a000f0a <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000ef8:	692b      	ldr	r3, [r5, #16]
1a000efa:	b133      	cbz	r3, 1a000f0a <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000efc:	f105 0010 	add.w	r0, r5, #16
1a000f00:	f001 f8f6 	bl	1a0020f0 <xTaskRemoveFromEventList>
1a000f04:	2800      	cmp	r0, #0
1a000f06:	d0f3      	beq.n	1a000ef0 <prvUnlockQueue+0x48>
1a000f08:	e7f0      	b.n	1a000eec <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
1a000f0a:	23ff      	movs	r3, #255	; 0xff
1a000f0c:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
1a000f10:	f001 fde2 	bl	1a002ad8 <vPortExitCritical>
}
1a000f14:	bd38      	pop	{r3, r4, r5, pc}
1a000f16:	Address 0x000000001a000f16 is out of bounds.


1a000f18 <xQueueGenericReset>:
{
1a000f18:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
1a000f1a:	b940      	cbnz	r0, 1a000f2e <xQueueGenericReset+0x16>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a000f1c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000f20:	f383 8811 	msr	BASEPRI, r3
1a000f24:	f3bf 8f6f 	isb	sy
1a000f28:	f3bf 8f4f 	dsb	sy
1a000f2c:	e7fe      	b.n	1a000f2c <xQueueGenericReset+0x14>
1a000f2e:	4604      	mov	r4, r0
1a000f30:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
1a000f32:	f001 fdaf 	bl	1a002a94 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
1a000f36:	6821      	ldr	r1, [r4, #0]
1a000f38:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a000f3a:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a000f3c:	fb03 1002 	mla	r0, r3, r2, r1
1a000f40:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
1a000f42:	2000      	movs	r0, #0
1a000f44:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
1a000f46:	60a1      	str	r1, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
1a000f48:	3a01      	subs	r2, #1
1a000f4a:	fb02 1303 	mla	r3, r2, r3, r1
1a000f4e:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
1a000f50:	23ff      	movs	r3, #255	; 0xff
1a000f52:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
1a000f56:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
1a000f5a:	b9a5      	cbnz	r5, 1a000f86 <xQueueGenericReset+0x6e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000f5c:	6923      	ldr	r3, [r4, #16]
1a000f5e:	b91b      	cbnz	r3, 1a000f68 <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
1a000f60:	f001 fdba 	bl	1a002ad8 <vPortExitCritical>
}
1a000f64:	2001      	movs	r0, #1
1a000f66:	bd38      	pop	{r3, r4, r5, pc}
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000f68:	f104 0010 	add.w	r0, r4, #16
1a000f6c:	f001 f8c0 	bl	1a0020f0 <xTaskRemoveFromEventList>
1a000f70:	2800      	cmp	r0, #0
1a000f72:	d0f5      	beq.n	1a000f60 <xQueueGenericReset+0x48>
					queueYIELD_IF_USING_PREEMPTION();
1a000f74:	4b08      	ldr	r3, [pc, #32]	; (1a000f98 <xQueueGenericReset+0x80>)
1a000f76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000f7a:	601a      	str	r2, [r3, #0]
1a000f7c:	f3bf 8f4f 	dsb	sy
1a000f80:	f3bf 8f6f 	isb	sy
1a000f84:	e7ec      	b.n	1a000f60 <xQueueGenericReset+0x48>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
1a000f86:	f104 0010 	add.w	r0, r4, #16
1a000f8a:	f000 fb7a 	bl	1a001682 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
1a000f8e:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000f92:	f000 fb76 	bl	1a001682 <vListInitialise>
1a000f96:	e7e3      	b.n	1a000f60 <xQueueGenericReset+0x48>
1a000f98:	e000ed04 	.word	0xe000ed04

1a000f9c <prvInitialiseNewQueue>:
{
1a000f9c:	b538      	push	{r3, r4, r5, lr}
1a000f9e:	461d      	mov	r5, r3
1a000fa0:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
1a000fa2:	460b      	mov	r3, r1
1a000fa4:	b149      	cbz	r1, 1a000fba <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
1a000fa6:	6022      	str	r2, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
1a000fa8:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
1a000faa:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
1a000fac:	2101      	movs	r1, #1
1a000fae:	4620      	mov	r0, r4
1a000fb0:	f7ff ffb2 	bl	1a000f18 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
1a000fb4:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
}
1a000fb8:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
1a000fba:	6024      	str	r4, [r4, #0]
1a000fbc:	e7f4      	b.n	1a000fa8 <prvInitialiseNewQueue+0xc>

1a000fbe <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a000fbe:	b940      	cbnz	r0, 1a000fd2 <xQueueGenericCreateStatic+0x14>
1a000fc0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000fc4:	f383 8811 	msr	BASEPRI, r3
1a000fc8:	f3bf 8f6f 	isb	sy
1a000fcc:	f3bf 8f4f 	dsb	sy
1a000fd0:	e7fe      	b.n	1a000fd0 <xQueueGenericCreateStatic+0x12>
	{
1a000fd2:	b510      	push	{r4, lr}
1a000fd4:	b084      	sub	sp, #16
1a000fd6:	4604      	mov	r4, r0
		configASSERT( pxStaticQueue != NULL );
1a000fd8:	b153      	cbz	r3, 1a000ff0 <xQueueGenericCreateStatic+0x32>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
1a000fda:	b192      	cbz	r2, 1a001002 <xQueueGenericCreateStatic+0x44>
1a000fdc:	b989      	cbnz	r1, 1a001002 <xQueueGenericCreateStatic+0x44>
1a000fde:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000fe2:	f383 8811 	msr	BASEPRI, r3
1a000fe6:	f3bf 8f6f 	isb	sy
1a000fea:	f3bf 8f4f 	dsb	sy
1a000fee:	e7fe      	b.n	1a000fee <xQueueGenericCreateStatic+0x30>
1a000ff0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000ff4:	f383 8811 	msr	BASEPRI, r3
1a000ff8:	f3bf 8f6f 	isb	sy
1a000ffc:	f3bf 8f4f 	dsb	sy
1a001000:	e7fe      	b.n	1a001000 <xQueueGenericCreateStatic+0x42>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
1a001002:	b94a      	cbnz	r2, 1a001018 <xQueueGenericCreateStatic+0x5a>
1a001004:	b141      	cbz	r1, 1a001018 <xQueueGenericCreateStatic+0x5a>
1a001006:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00100a:	f383 8811 	msr	BASEPRI, r3
1a00100e:	f3bf 8f6f 	isb	sy
1a001012:	f3bf 8f4f 	dsb	sy
1a001016:	e7fe      	b.n	1a001016 <xQueueGenericCreateStatic+0x58>
			volatile size_t xSize = sizeof( StaticQueue_t );
1a001018:	2050      	movs	r0, #80	; 0x50
1a00101a:	9003      	str	r0, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
1a00101c:	9803      	ldr	r0, [sp, #12]
1a00101e:	2850      	cmp	r0, #80	; 0x50
1a001020:	d008      	beq.n	1a001034 <xQueueGenericCreateStatic+0x76>
1a001022:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001026:	f383 8811 	msr	BASEPRI, r3
1a00102a:	f3bf 8f6f 	isb	sy
1a00102e:	f3bf 8f4f 	dsb	sy
1a001032:	e7fe      	b.n	1a001032 <xQueueGenericCreateStatic+0x74>
1a001034:	4620      	mov	r0, r4
1a001036:	461c      	mov	r4, r3
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
1a001038:	2301      	movs	r3, #1
1a00103a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a00103e:	9400      	str	r4, [sp, #0]
1a001040:	f89d 3018 	ldrb.w	r3, [sp, #24]
1a001044:	f7ff ffaa 	bl	1a000f9c <prvInitialiseNewQueue>
	}
1a001048:	4620      	mov	r0, r4
1a00104a:	b004      	add	sp, #16
1a00104c:	bd10      	pop	{r4, pc}

1a00104e <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a00104e:	b940      	cbnz	r0, 1a001062 <xQueueGenericCreate+0x14>
1a001050:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001054:	f383 8811 	msr	BASEPRI, r3
1a001058:	f3bf 8f6f 	isb	sy
1a00105c:	f3bf 8f4f 	dsb	sy
1a001060:	e7fe      	b.n	1a001060 <xQueueGenericCreate+0x12>
	{
1a001062:	b5f0      	push	{r4, r5, r6, r7, lr}
1a001064:	b083      	sub	sp, #12
1a001066:	4606      	mov	r6, r0
		if( uxItemSize == ( UBaseType_t ) 0 )
1a001068:	b111      	cbz	r1, 1a001070 <xQueueGenericCreate+0x22>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a00106a:	fb01 f000 	mul.w	r0, r1, r0
1a00106e:	e000      	b.n	1a001072 <xQueueGenericCreate+0x24>
			xQueueSizeInBytes = ( size_t ) 0;
1a001070:	2000      	movs	r0, #0
1a001072:	4617      	mov	r7, r2
1a001074:	460c      	mov	r4, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
1a001076:	3050      	adds	r0, #80	; 0x50
1a001078:	f7ff fe22 	bl	1a000cc0 <pvPortMalloc>
		if( pxNewQueue != NULL )
1a00107c:	4605      	mov	r5, r0
1a00107e:	b150      	cbz	r0, 1a001096 <xQueueGenericCreate+0x48>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
1a001080:	2300      	movs	r3, #0
1a001082:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a001086:	9000      	str	r0, [sp, #0]
1a001088:	463b      	mov	r3, r7
1a00108a:	f100 0250 	add.w	r2, r0, #80	; 0x50
1a00108e:	4621      	mov	r1, r4
1a001090:	4630      	mov	r0, r6
1a001092:	f7ff ff83 	bl	1a000f9c <prvInitialiseNewQueue>
	}
1a001096:	4628      	mov	r0, r5
1a001098:	b003      	add	sp, #12
1a00109a:	bdf0      	pop	{r4, r5, r6, r7, pc}

1a00109c <xQueueGenericSend>:
{
1a00109c:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00109e:	b085      	sub	sp, #20
1a0010a0:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
1a0010a2:	b160      	cbz	r0, 1a0010be <xQueueGenericSend+0x22>
1a0010a4:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a0010a6:	b999      	cbnz	r1, 1a0010d0 <xQueueGenericSend+0x34>
1a0010a8:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a0010aa:	b18a      	cbz	r2, 1a0010d0 <xQueueGenericSend+0x34>
1a0010ac:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0010b0:	f383 8811 	msr	BASEPRI, r3
1a0010b4:	f3bf 8f6f 	isb	sy
1a0010b8:	f3bf 8f4f 	dsb	sy
1a0010bc:	e7fe      	b.n	1a0010bc <xQueueGenericSend+0x20>
1a0010be:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0010c2:	f383 8811 	msr	BASEPRI, r3
1a0010c6:	f3bf 8f6f 	isb	sy
1a0010ca:	f3bf 8f4f 	dsb	sy
1a0010ce:	e7fe      	b.n	1a0010ce <xQueueGenericSend+0x32>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a0010d0:	2b02      	cmp	r3, #2
1a0010d2:	d10b      	bne.n	1a0010ec <xQueueGenericSend+0x50>
1a0010d4:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a0010d6:	2a01      	cmp	r2, #1
1a0010d8:	d008      	beq.n	1a0010ec <xQueueGenericSend+0x50>
1a0010da:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0010de:	f383 8811 	msr	BASEPRI, r3
1a0010e2:	f3bf 8f6f 	isb	sy
1a0010e6:	f3bf 8f4f 	dsb	sy
1a0010ea:	e7fe      	b.n	1a0010ea <xQueueGenericSend+0x4e>
1a0010ec:	461e      	mov	r6, r3
1a0010ee:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a0010f0:	f001 f8d2 	bl	1a002298 <xTaskGetSchedulerState>
1a0010f4:	b950      	cbnz	r0, 1a00110c <xQueueGenericSend+0x70>
1a0010f6:	9b01      	ldr	r3, [sp, #4]
1a0010f8:	b153      	cbz	r3, 1a001110 <xQueueGenericSend+0x74>
1a0010fa:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0010fe:	f383 8811 	msr	BASEPRI, r3
1a001102:	f3bf 8f6f 	isb	sy
1a001106:	f3bf 8f4f 	dsb	sy
1a00110a:	e7fe      	b.n	1a00110a <xQueueGenericSend+0x6e>
1a00110c:	2500      	movs	r5, #0
1a00110e:	e03a      	b.n	1a001186 <xQueueGenericSend+0xea>
1a001110:	2500      	movs	r5, #0
1a001112:	e038      	b.n	1a001186 <xQueueGenericSend+0xea>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a001114:	4632      	mov	r2, r6
1a001116:	4639      	mov	r1, r7
1a001118:	4620      	mov	r0, r4
1a00111a:	f7ff fe78 	bl	1a000e0e <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a00111e:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a001120:	b94b      	cbnz	r3, 1a001136 <xQueueGenericSend+0x9a>
					else if( xYieldRequired != pdFALSE )
1a001122:	b1a8      	cbz	r0, 1a001150 <xQueueGenericSend+0xb4>
						queueYIELD_IF_USING_PREEMPTION();
1a001124:	4b3b      	ldr	r3, [pc, #236]	; (1a001214 <xQueueGenericSend+0x178>)
1a001126:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00112a:	601a      	str	r2, [r3, #0]
1a00112c:	f3bf 8f4f 	dsb	sy
1a001130:	f3bf 8f6f 	isb	sy
1a001134:	e00c      	b.n	1a001150 <xQueueGenericSend+0xb4>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a001136:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a00113a:	f000 ffd9 	bl	1a0020f0 <xTaskRemoveFromEventList>
1a00113e:	b138      	cbz	r0, 1a001150 <xQueueGenericSend+0xb4>
							queueYIELD_IF_USING_PREEMPTION();
1a001140:	4b34      	ldr	r3, [pc, #208]	; (1a001214 <xQueueGenericSend+0x178>)
1a001142:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001146:	601a      	str	r2, [r3, #0]
1a001148:	f3bf 8f4f 	dsb	sy
1a00114c:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
1a001150:	f001 fcc2 	bl	1a002ad8 <vPortExitCritical>
				return pdPASS;
1a001154:	2001      	movs	r0, #1
}
1a001156:	b005      	add	sp, #20
1a001158:	bdf0      	pop	{r4, r5, r6, r7, pc}
					taskEXIT_CRITICAL();
1a00115a:	f001 fcbd 	bl	1a002ad8 <vPortExitCritical>
					return errQUEUE_FULL;
1a00115e:	2000      	movs	r0, #0
1a001160:	e7f9      	b.n	1a001156 <xQueueGenericSend+0xba>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a001162:	a802      	add	r0, sp, #8
1a001164:	f001 f80a 	bl	1a00217c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a001168:	2501      	movs	r5, #1
1a00116a:	e019      	b.n	1a0011a0 <xQueueGenericSend+0x104>
		prvLockQueue( pxQueue );
1a00116c:	2300      	movs	r3, #0
1a00116e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a001172:	e021      	b.n	1a0011b8 <xQueueGenericSend+0x11c>
1a001174:	2300      	movs	r3, #0
1a001176:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a00117a:	e023      	b.n	1a0011c4 <xQueueGenericSend+0x128>
				prvUnlockQueue( pxQueue );
1a00117c:	4620      	mov	r0, r4
1a00117e:	f7ff fe93 	bl	1a000ea8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a001182:	f000 fe07 	bl	1a001d94 <xTaskResumeAll>
		taskENTER_CRITICAL();
1a001186:	f001 fc85 	bl	1a002a94 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a00118a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a00118c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a00118e:	429a      	cmp	r2, r3
1a001190:	d3c0      	bcc.n	1a001114 <xQueueGenericSend+0x78>
1a001192:	2e02      	cmp	r6, #2
1a001194:	d0be      	beq.n	1a001114 <xQueueGenericSend+0x78>
				if( xTicksToWait == ( TickType_t ) 0 )
1a001196:	9b01      	ldr	r3, [sp, #4]
1a001198:	2b00      	cmp	r3, #0
1a00119a:	d0de      	beq.n	1a00115a <xQueueGenericSend+0xbe>
				else if( xEntryTimeSet == pdFALSE )
1a00119c:	2d00      	cmp	r5, #0
1a00119e:	d0e0      	beq.n	1a001162 <xQueueGenericSend+0xc6>
		taskEXIT_CRITICAL();
1a0011a0:	f001 fc9a 	bl	1a002ad8 <vPortExitCritical>
		vTaskSuspendAll();
1a0011a4:	f000 fd5c 	bl	1a001c60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a0011a8:	f001 fc74 	bl	1a002a94 <vPortEnterCritical>
1a0011ac:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a0011b0:	b25b      	sxtb	r3, r3
1a0011b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a0011b6:	d0d9      	beq.n	1a00116c <xQueueGenericSend+0xd0>
1a0011b8:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a0011bc:	b25b      	sxtb	r3, r3
1a0011be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a0011c2:	d0d7      	beq.n	1a001174 <xQueueGenericSend+0xd8>
1a0011c4:	f001 fc88 	bl	1a002ad8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a0011c8:	a901      	add	r1, sp, #4
1a0011ca:	a802      	add	r0, sp, #8
1a0011cc:	f000 ffe2 	bl	1a002194 <xTaskCheckForTimeOut>
1a0011d0:	b9c8      	cbnz	r0, 1a001206 <xQueueGenericSend+0x16a>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
1a0011d2:	4620      	mov	r0, r4
1a0011d4:	f7ff fdff 	bl	1a000dd6 <prvIsQueueFull>
1a0011d8:	2800      	cmp	r0, #0
1a0011da:	d0cf      	beq.n	1a00117c <xQueueGenericSend+0xe0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
1a0011dc:	9901      	ldr	r1, [sp, #4]
1a0011de:	f104 0010 	add.w	r0, r4, #16
1a0011e2:	f000 ff51 	bl	1a002088 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a0011e6:	4620      	mov	r0, r4
1a0011e8:	f7ff fe5e 	bl	1a000ea8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a0011ec:	f000 fdd2 	bl	1a001d94 <xTaskResumeAll>
1a0011f0:	2800      	cmp	r0, #0
1a0011f2:	d1c8      	bne.n	1a001186 <xQueueGenericSend+0xea>
					portYIELD_WITHIN_API();
1a0011f4:	4b07      	ldr	r3, [pc, #28]	; (1a001214 <xQueueGenericSend+0x178>)
1a0011f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0011fa:	601a      	str	r2, [r3, #0]
1a0011fc:	f3bf 8f4f 	dsb	sy
1a001200:	f3bf 8f6f 	isb	sy
1a001204:	e7bf      	b.n	1a001186 <xQueueGenericSend+0xea>
			prvUnlockQueue( pxQueue );
1a001206:	4620      	mov	r0, r4
1a001208:	f7ff fe4e 	bl	1a000ea8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a00120c:	f000 fdc2 	bl	1a001d94 <xTaskResumeAll>
			return errQUEUE_FULL;
1a001210:	2000      	movs	r0, #0
1a001212:	e7a0      	b.n	1a001156 <xQueueGenericSend+0xba>
1a001214:	e000ed04 	.word	0xe000ed04

1a001218 <prvInitialiseMutex>:
		if( pxNewQueue != NULL )
1a001218:	b148      	cbz	r0, 1a00122e <prvInitialiseMutex+0x16>
	{
1a00121a:	b508      	push	{r3, lr}
			pxNewQueue->pxMutexHolder = NULL;
1a00121c:	2100      	movs	r1, #0
1a00121e:	6041      	str	r1, [r0, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
1a001220:	6001      	str	r1, [r0, #0]
			pxNewQueue->u.uxRecursiveCallCount = 0;
1a001222:	60c1      	str	r1, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
1a001224:	460b      	mov	r3, r1
1a001226:	460a      	mov	r2, r1
1a001228:	f7ff ff38 	bl	1a00109c <xQueueGenericSend>
	}
1a00122c:	bd08      	pop	{r3, pc}
1a00122e:	4770      	bx	lr

1a001230 <xQueueCreateMutex>:
	{
1a001230:	b510      	push	{r4, lr}
		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
1a001232:	4602      	mov	r2, r0
1a001234:	2100      	movs	r1, #0
1a001236:	2001      	movs	r0, #1
1a001238:	f7ff ff09 	bl	1a00104e <xQueueGenericCreate>
1a00123c:	4604      	mov	r4, r0
		prvInitialiseMutex( pxNewQueue );
1a00123e:	f7ff ffeb 	bl	1a001218 <prvInitialiseMutex>
	}
1a001242:	4620      	mov	r0, r4
1a001244:	bd10      	pop	{r4, pc}

1a001246 <xQueueGenericSendFromISR>:
{
1a001246:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
1a00124a:	b160      	cbz	r0, 1a001266 <xQueueGenericSendFromISR+0x20>
1a00124c:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a00124e:	b999      	cbnz	r1, 1a001278 <xQueueGenericSendFromISR+0x32>
1a001250:	6c00      	ldr	r0, [r0, #64]	; 0x40
1a001252:	b188      	cbz	r0, 1a001278 <xQueueGenericSendFromISR+0x32>
1a001254:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001258:	f383 8811 	msr	BASEPRI, r3
1a00125c:	f3bf 8f6f 	isb	sy
1a001260:	f3bf 8f4f 	dsb	sy
1a001264:	e7fe      	b.n	1a001264 <xQueueGenericSendFromISR+0x1e>
1a001266:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00126a:	f383 8811 	msr	BASEPRI, r3
1a00126e:	f3bf 8f6f 	isb	sy
1a001272:	f3bf 8f4f 	dsb	sy
1a001276:	e7fe      	b.n	1a001276 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a001278:	2b02      	cmp	r3, #2
1a00127a:	d10b      	bne.n	1a001294 <xQueueGenericSendFromISR+0x4e>
1a00127c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
1a00127e:	2801      	cmp	r0, #1
1a001280:	d008      	beq.n	1a001294 <xQueueGenericSendFromISR+0x4e>
1a001282:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001286:	f383 8811 	msr	BASEPRI, r3
1a00128a:	f3bf 8f6f 	isb	sy
1a00128e:	f3bf 8f4f 	dsb	sy
1a001292:	e7fe      	b.n	1a001292 <xQueueGenericSendFromISR+0x4c>
1a001294:	461f      	mov	r7, r3
1a001296:	4690      	mov	r8, r2
1a001298:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a00129a:	f001 fd25 	bl	1a002ce8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
1a00129e:	f3ef 8611 	mrs	r6, BASEPRI
1a0012a2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0012a6:	f383 8811 	msr	BASEPRI, r3
1a0012aa:	f3bf 8f6f 	isb	sy
1a0012ae:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a0012b2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a0012b4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a0012b6:	429a      	cmp	r2, r3
1a0012b8:	d303      	bcc.n	1a0012c2 <xQueueGenericSendFromISR+0x7c>
1a0012ba:	2f02      	cmp	r7, #2
1a0012bc:	d001      	beq.n	1a0012c2 <xQueueGenericSendFromISR+0x7c>
			xReturn = errQUEUE_FULL;
1a0012be:	2000      	movs	r0, #0
1a0012c0:	e00f      	b.n	1a0012e2 <xQueueGenericSendFromISR+0x9c>
			const int8_t cTxLock = pxQueue->cTxLock;
1a0012c2:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
1a0012c6:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a0012c8:	463a      	mov	r2, r7
1a0012ca:	4649      	mov	r1, r9
1a0012cc:	4620      	mov	r0, r4
1a0012ce:	f7ff fd9e 	bl	1a000e0e <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
1a0012d2:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
1a0012d6:	d008      	beq.n	1a0012ea <xQueueGenericSendFromISR+0xa4>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
1a0012d8:	1c6b      	adds	r3, r5, #1
1a0012da:	b25b      	sxtb	r3, r3
1a0012dc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
1a0012e0:	2001      	movs	r0, #1
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a0012e2:	f386 8811 	msr	BASEPRI, r6
}
1a0012e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a0012ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a0012ec:	b15b      	cbz	r3, 1a001306 <xQueueGenericSendFromISR+0xc0>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a0012ee:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a0012f2:	f000 fefd 	bl	1a0020f0 <xTaskRemoveFromEventList>
1a0012f6:	b140      	cbz	r0, 1a00130a <xQueueGenericSendFromISR+0xc4>
							if( pxHigherPriorityTaskWoken != NULL )
1a0012f8:	f1b8 0f00 	cmp.w	r8, #0
1a0012fc:	d007      	beq.n	1a00130e <xQueueGenericSendFromISR+0xc8>
								*pxHigherPriorityTaskWoken = pdTRUE;
1a0012fe:	2001      	movs	r0, #1
1a001300:	f8c8 0000 	str.w	r0, [r8]
1a001304:	e7ed      	b.n	1a0012e2 <xQueueGenericSendFromISR+0x9c>
			xReturn = pdPASS;
1a001306:	2001      	movs	r0, #1
1a001308:	e7eb      	b.n	1a0012e2 <xQueueGenericSendFromISR+0x9c>
1a00130a:	2001      	movs	r0, #1
1a00130c:	e7e9      	b.n	1a0012e2 <xQueueGenericSendFromISR+0x9c>
1a00130e:	2001      	movs	r0, #1
1a001310:	e7e7      	b.n	1a0012e2 <xQueueGenericSendFromISR+0x9c>
1a001312:	Address 0x000000001a001312 is out of bounds.


1a001314 <xQueueReceive>:
{
1a001314:	b5f0      	push	{r4, r5, r6, r7, lr}
1a001316:	b085      	sub	sp, #20
1a001318:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
1a00131a:	b160      	cbz	r0, 1a001336 <xQueueReceive+0x22>
1a00131c:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a00131e:	b999      	cbnz	r1, 1a001348 <xQueueReceive+0x34>
1a001320:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a001322:	b18b      	cbz	r3, 1a001348 <xQueueReceive+0x34>
	__asm volatile
1a001324:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001328:	f383 8811 	msr	BASEPRI, r3
1a00132c:	f3bf 8f6f 	isb	sy
1a001330:	f3bf 8f4f 	dsb	sy
1a001334:	e7fe      	b.n	1a001334 <xQueueReceive+0x20>
1a001336:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00133a:	f383 8811 	msr	BASEPRI, r3
1a00133e:	f3bf 8f6f 	isb	sy
1a001342:	f3bf 8f4f 	dsb	sy
1a001346:	e7fe      	b.n	1a001346 <xQueueReceive+0x32>
1a001348:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a00134a:	f000 ffa5 	bl	1a002298 <xTaskGetSchedulerState>
1a00134e:	b950      	cbnz	r0, 1a001366 <xQueueReceive+0x52>
1a001350:	9b01      	ldr	r3, [sp, #4]
1a001352:	b153      	cbz	r3, 1a00136a <xQueueReceive+0x56>
1a001354:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001358:	f383 8811 	msr	BASEPRI, r3
1a00135c:	f3bf 8f6f 	isb	sy
1a001360:	f3bf 8f4f 	dsb	sy
1a001364:	e7fe      	b.n	1a001364 <xQueueReceive+0x50>
1a001366:	2600      	movs	r6, #0
1a001368:	e03e      	b.n	1a0013e8 <xQueueReceive+0xd4>
1a00136a:	2600      	movs	r6, #0
1a00136c:	e03c      	b.n	1a0013e8 <xQueueReceive+0xd4>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
1a00136e:	4639      	mov	r1, r7
1a001370:	4620      	mov	r0, r4
1a001372:	f7ff fd87 	bl	1a000e84 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
1a001376:	3d01      	subs	r5, #1
1a001378:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a00137a:	6923      	ldr	r3, [r4, #16]
1a00137c:	b923      	cbnz	r3, 1a001388 <xQueueReceive+0x74>
				taskEXIT_CRITICAL();
1a00137e:	f001 fbab 	bl	1a002ad8 <vPortExitCritical>
				return pdPASS;
1a001382:	2001      	movs	r0, #1
}
1a001384:	b005      	add	sp, #20
1a001386:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a001388:	f104 0010 	add.w	r0, r4, #16
1a00138c:	f000 feb0 	bl	1a0020f0 <xTaskRemoveFromEventList>
1a001390:	2800      	cmp	r0, #0
1a001392:	d0f4      	beq.n	1a00137e <xQueueReceive+0x6a>
						queueYIELD_IF_USING_PREEMPTION();
1a001394:	4b34      	ldr	r3, [pc, #208]	; (1a001468 <xQueueReceive+0x154>)
1a001396:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00139a:	601a      	str	r2, [r3, #0]
1a00139c:	f3bf 8f4f 	dsb	sy
1a0013a0:	f3bf 8f6f 	isb	sy
1a0013a4:	e7eb      	b.n	1a00137e <xQueueReceive+0x6a>
					taskEXIT_CRITICAL();
1a0013a6:	f001 fb97 	bl	1a002ad8 <vPortExitCritical>
					return errQUEUE_EMPTY;
1a0013aa:	2000      	movs	r0, #0
1a0013ac:	e7ea      	b.n	1a001384 <xQueueReceive+0x70>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a0013ae:	a802      	add	r0, sp, #8
1a0013b0:	f000 fee4 	bl	1a00217c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a0013b4:	2601      	movs	r6, #1
1a0013b6:	e021      	b.n	1a0013fc <xQueueReceive+0xe8>
		prvLockQueue( pxQueue );
1a0013b8:	2300      	movs	r3, #0
1a0013ba:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a0013be:	e029      	b.n	1a001414 <xQueueReceive+0x100>
1a0013c0:	2300      	movs	r3, #0
1a0013c2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a0013c6:	e02b      	b.n	1a001420 <xQueueReceive+0x10c>
				prvUnlockQueue( pxQueue );
1a0013c8:	4620      	mov	r0, r4
1a0013ca:	f7ff fd6d 	bl	1a000ea8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a0013ce:	f000 fce1 	bl	1a001d94 <xTaskResumeAll>
1a0013d2:	e009      	b.n	1a0013e8 <xQueueReceive+0xd4>
			prvUnlockQueue( pxQueue );
1a0013d4:	4620      	mov	r0, r4
1a0013d6:	f7ff fd67 	bl	1a000ea8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a0013da:	f000 fcdb 	bl	1a001d94 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a0013de:	4620      	mov	r0, r4
1a0013e0:	f7ff fd08 	bl	1a000df4 <prvIsQueueEmpty>
1a0013e4:	2800      	cmp	r0, #0
1a0013e6:	d13d      	bne.n	1a001464 <xQueueReceive+0x150>
		taskENTER_CRITICAL();
1a0013e8:	f001 fb54 	bl	1a002a94 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a0013ec:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a0013ee:	2d00      	cmp	r5, #0
1a0013f0:	d1bd      	bne.n	1a00136e <xQueueReceive+0x5a>
				if( xTicksToWait == ( TickType_t ) 0 )
1a0013f2:	9b01      	ldr	r3, [sp, #4]
1a0013f4:	2b00      	cmp	r3, #0
1a0013f6:	d0d6      	beq.n	1a0013a6 <xQueueReceive+0x92>
				else if( xEntryTimeSet == pdFALSE )
1a0013f8:	2e00      	cmp	r6, #0
1a0013fa:	d0d8      	beq.n	1a0013ae <xQueueReceive+0x9a>
		taskEXIT_CRITICAL();
1a0013fc:	f001 fb6c 	bl	1a002ad8 <vPortExitCritical>
		vTaskSuspendAll();
1a001400:	f000 fc2e 	bl	1a001c60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a001404:	f001 fb46 	bl	1a002a94 <vPortEnterCritical>
1a001408:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a00140c:	b25b      	sxtb	r3, r3
1a00140e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a001412:	d0d1      	beq.n	1a0013b8 <xQueueReceive+0xa4>
1a001414:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a001418:	b25b      	sxtb	r3, r3
1a00141a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a00141e:	d0cf      	beq.n	1a0013c0 <xQueueReceive+0xac>
1a001420:	f001 fb5a 	bl	1a002ad8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a001424:	a901      	add	r1, sp, #4
1a001426:	a802      	add	r0, sp, #8
1a001428:	f000 feb4 	bl	1a002194 <xTaskCheckForTimeOut>
1a00142c:	2800      	cmp	r0, #0
1a00142e:	d1d1      	bne.n	1a0013d4 <xQueueReceive+0xc0>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a001430:	4620      	mov	r0, r4
1a001432:	f7ff fcdf 	bl	1a000df4 <prvIsQueueEmpty>
1a001436:	2800      	cmp	r0, #0
1a001438:	d0c6      	beq.n	1a0013c8 <xQueueReceive+0xb4>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
1a00143a:	9901      	ldr	r1, [sp, #4]
1a00143c:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a001440:	f000 fe22 	bl	1a002088 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a001444:	4620      	mov	r0, r4
1a001446:	f7ff fd2f 	bl	1a000ea8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a00144a:	f000 fca3 	bl	1a001d94 <xTaskResumeAll>
1a00144e:	2800      	cmp	r0, #0
1a001450:	d1ca      	bne.n	1a0013e8 <xQueueReceive+0xd4>
					portYIELD_WITHIN_API();
1a001452:	4b05      	ldr	r3, [pc, #20]	; (1a001468 <xQueueReceive+0x154>)
1a001454:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001458:	601a      	str	r2, [r3, #0]
1a00145a:	f3bf 8f4f 	dsb	sy
1a00145e:	f3bf 8f6f 	isb	sy
1a001462:	e7c1      	b.n	1a0013e8 <xQueueReceive+0xd4>
				return errQUEUE_EMPTY;
1a001464:	2000      	movs	r0, #0
1a001466:	e78d      	b.n	1a001384 <xQueueReceive+0x70>
1a001468:	e000ed04 	.word	0xe000ed04

1a00146c <xQueueSemaphoreTake>:
{
1a00146c:	b570      	push	{r4, r5, r6, lr}
1a00146e:	b084      	sub	sp, #16
1a001470:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
1a001472:	b940      	cbnz	r0, 1a001486 <xQueueSemaphoreTake+0x1a>
1a001474:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001478:	f383 8811 	msr	BASEPRI, r3
1a00147c:	f3bf 8f6f 	isb	sy
1a001480:	f3bf 8f4f 	dsb	sy
1a001484:	e7fe      	b.n	1a001484 <xQueueSemaphoreTake+0x18>
1a001486:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
1a001488:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a00148a:	b143      	cbz	r3, 1a00149e <xQueueSemaphoreTake+0x32>
1a00148c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001490:	f383 8811 	msr	BASEPRI, r3
1a001494:	f3bf 8f6f 	isb	sy
1a001498:	f3bf 8f4f 	dsb	sy
1a00149c:	e7fe      	b.n	1a00149c <xQueueSemaphoreTake+0x30>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a00149e:	f000 fefb 	bl	1a002298 <xTaskGetSchedulerState>
1a0014a2:	b950      	cbnz	r0, 1a0014ba <xQueueSemaphoreTake+0x4e>
1a0014a4:	9b01      	ldr	r3, [sp, #4]
1a0014a6:	b15b      	cbz	r3, 1a0014c0 <xQueueSemaphoreTake+0x54>
1a0014a8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0014ac:	f383 8811 	msr	BASEPRI, r3
1a0014b0:	f3bf 8f6f 	isb	sy
1a0014b4:	f3bf 8f4f 	dsb	sy
1a0014b8:	e7fe      	b.n	1a0014b8 <xQueueSemaphoreTake+0x4c>
1a0014ba:	2500      	movs	r5, #0
1a0014bc:	462e      	mov	r6, r5
1a0014be:	e051      	b.n	1a001564 <xQueueSemaphoreTake+0xf8>
1a0014c0:	2500      	movs	r5, #0
1a0014c2:	462e      	mov	r6, r5
1a0014c4:	e04e      	b.n	1a001564 <xQueueSemaphoreTake+0xf8>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
1a0014c6:	3b01      	subs	r3, #1
1a0014c8:	63a3      	str	r3, [r4, #56]	; 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a0014ca:	6823      	ldr	r3, [r4, #0]
1a0014cc:	b913      	cbnz	r3, 1a0014d4 <xQueueSemaphoreTake+0x68>
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
1a0014ce:	f001 f807 	bl	1a0024e0 <pvTaskIncrementMutexHeldCount>
1a0014d2:	6060      	str	r0, [r4, #4]
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a0014d4:	6923      	ldr	r3, [r4, #16]
1a0014d6:	b163      	cbz	r3, 1a0014f2 <xQueueSemaphoreTake+0x86>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a0014d8:	f104 0010 	add.w	r0, r4, #16
1a0014dc:	f000 fe08 	bl	1a0020f0 <xTaskRemoveFromEventList>
1a0014e0:	b138      	cbz	r0, 1a0014f2 <xQueueSemaphoreTake+0x86>
						queueYIELD_IF_USING_PREEMPTION();
1a0014e2:	4b48      	ldr	r3, [pc, #288]	; (1a001604 <xQueueSemaphoreTake+0x198>)
1a0014e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0014e8:	601a      	str	r2, [r3, #0]
1a0014ea:	f3bf 8f4f 	dsb	sy
1a0014ee:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
1a0014f2:	f001 faf1 	bl	1a002ad8 <vPortExitCritical>
				return pdPASS;
1a0014f6:	2501      	movs	r5, #1
}
1a0014f8:	4628      	mov	r0, r5
1a0014fa:	b004      	add	sp, #16
1a0014fc:	bd70      	pop	{r4, r5, r6, pc}
						configASSERT( xInheritanceOccurred == pdFALSE );
1a0014fe:	b145      	cbz	r5, 1a001512 <xQueueSemaphoreTake+0xa6>
1a001500:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001504:	f383 8811 	msr	BASEPRI, r3
1a001508:	f3bf 8f6f 	isb	sy
1a00150c:	f3bf 8f4f 	dsb	sy
1a001510:	e7fe      	b.n	1a001510 <xQueueSemaphoreTake+0xa4>
					taskEXIT_CRITICAL();
1a001512:	f001 fae1 	bl	1a002ad8 <vPortExitCritical>
					return errQUEUE_EMPTY;
1a001516:	e7ef      	b.n	1a0014f8 <xQueueSemaphoreTake+0x8c>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a001518:	a802      	add	r0, sp, #8
1a00151a:	f000 fe2f 	bl	1a00217c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a00151e:	2601      	movs	r6, #1
1a001520:	e02a      	b.n	1a001578 <xQueueSemaphoreTake+0x10c>
		prvLockQueue( pxQueue );
1a001522:	2300      	movs	r3, #0
1a001524:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a001528:	e032      	b.n	1a001590 <xQueueSemaphoreTake+0x124>
1a00152a:	2300      	movs	r3, #0
1a00152c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a001530:	e034      	b.n	1a00159c <xQueueSemaphoreTake+0x130>
						taskENTER_CRITICAL();
1a001532:	f001 faaf 	bl	1a002a94 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
1a001536:	6860      	ldr	r0, [r4, #4]
1a001538:	f000 febe 	bl	1a0022b8 <xTaskPriorityInherit>
1a00153c:	4605      	mov	r5, r0
						taskEXIT_CRITICAL();
1a00153e:	f001 facb 	bl	1a002ad8 <vPortExitCritical>
1a001542:	e03b      	b.n	1a0015bc <xQueueSemaphoreTake+0x150>
				prvUnlockQueue( pxQueue );
1a001544:	4620      	mov	r0, r4
1a001546:	f7ff fcaf 	bl	1a000ea8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a00154a:	f000 fc23 	bl	1a001d94 <xTaskResumeAll>
1a00154e:	e009      	b.n	1a001564 <xQueueSemaphoreTake+0xf8>
			prvUnlockQueue( pxQueue );
1a001550:	4620      	mov	r0, r4
1a001552:	f7ff fca9 	bl	1a000ea8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a001556:	f000 fc1d 	bl	1a001d94 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a00155a:	4620      	mov	r0, r4
1a00155c:	f7ff fc4a 	bl	1a000df4 <prvIsQueueEmpty>
1a001560:	2800      	cmp	r0, #0
1a001562:	d140      	bne.n	1a0015e6 <xQueueSemaphoreTake+0x17a>
		taskENTER_CRITICAL();
1a001564:	f001 fa96 	bl	1a002a94 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
1a001568:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
1a00156a:	2b00      	cmp	r3, #0
1a00156c:	d1ab      	bne.n	1a0014c6 <xQueueSemaphoreTake+0x5a>
				if( xTicksToWait == ( TickType_t ) 0 )
1a00156e:	9b01      	ldr	r3, [sp, #4]
1a001570:	2b00      	cmp	r3, #0
1a001572:	d0c4      	beq.n	1a0014fe <xQueueSemaphoreTake+0x92>
				else if( xEntryTimeSet == pdFALSE )
1a001574:	2e00      	cmp	r6, #0
1a001576:	d0cf      	beq.n	1a001518 <xQueueSemaphoreTake+0xac>
		taskEXIT_CRITICAL();
1a001578:	f001 faae 	bl	1a002ad8 <vPortExitCritical>
		vTaskSuspendAll();
1a00157c:	f000 fb70 	bl	1a001c60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a001580:	f001 fa88 	bl	1a002a94 <vPortEnterCritical>
1a001584:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a001588:	b25b      	sxtb	r3, r3
1a00158a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a00158e:	d0c8      	beq.n	1a001522 <xQueueSemaphoreTake+0xb6>
1a001590:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a001594:	b25b      	sxtb	r3, r3
1a001596:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a00159a:	d0c6      	beq.n	1a00152a <xQueueSemaphoreTake+0xbe>
1a00159c:	f001 fa9c 	bl	1a002ad8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a0015a0:	a901      	add	r1, sp, #4
1a0015a2:	a802      	add	r0, sp, #8
1a0015a4:	f000 fdf6 	bl	1a002194 <xTaskCheckForTimeOut>
1a0015a8:	2800      	cmp	r0, #0
1a0015aa:	d1d1      	bne.n	1a001550 <xQueueSemaphoreTake+0xe4>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a0015ac:	4620      	mov	r0, r4
1a0015ae:	f7ff fc21 	bl	1a000df4 <prvIsQueueEmpty>
1a0015b2:	2800      	cmp	r0, #0
1a0015b4:	d0c6      	beq.n	1a001544 <xQueueSemaphoreTake+0xd8>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a0015b6:	6823      	ldr	r3, [r4, #0]
1a0015b8:	2b00      	cmp	r3, #0
1a0015ba:	d0ba      	beq.n	1a001532 <xQueueSemaphoreTake+0xc6>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
1a0015bc:	9901      	ldr	r1, [sp, #4]
1a0015be:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a0015c2:	f000 fd61 	bl	1a002088 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a0015c6:	4620      	mov	r0, r4
1a0015c8:	f7ff fc6e 	bl	1a000ea8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a0015cc:	f000 fbe2 	bl	1a001d94 <xTaskResumeAll>
1a0015d0:	2800      	cmp	r0, #0
1a0015d2:	d1c7      	bne.n	1a001564 <xQueueSemaphoreTake+0xf8>
					portYIELD_WITHIN_API();
1a0015d4:	4b0b      	ldr	r3, [pc, #44]	; (1a001604 <xQueueSemaphoreTake+0x198>)
1a0015d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0015da:	601a      	str	r2, [r3, #0]
1a0015dc:	f3bf 8f4f 	dsb	sy
1a0015e0:	f3bf 8f6f 	isb	sy
1a0015e4:	e7be      	b.n	1a001564 <xQueueSemaphoreTake+0xf8>
					if( xInheritanceOccurred != pdFALSE )
1a0015e6:	2d00      	cmp	r5, #0
1a0015e8:	d086      	beq.n	1a0014f8 <xQueueSemaphoreTake+0x8c>
						taskENTER_CRITICAL();
1a0015ea:	f001 fa53 	bl	1a002a94 <vPortEnterCritical>
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
1a0015ee:	4620      	mov	r0, r4
1a0015f0:	f7ff fbe8 	bl	1a000dc4 <prvGetDisinheritPriorityAfterTimeout>
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
1a0015f4:	4601      	mov	r1, r0
1a0015f6:	6860      	ldr	r0, [r4, #4]
1a0015f8:	f000 ff12 	bl	1a002420 <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
1a0015fc:	f001 fa6c 	bl	1a002ad8 <vPortExitCritical>
				return errQUEUE_EMPTY;
1a001600:	2500      	movs	r5, #0
1a001602:	e779      	b.n	1a0014f8 <xQueueSemaphoreTake+0x8c>
1a001604:	e000ed04 	.word	0xe000ed04

1a001608 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a001608:	2300      	movs	r3, #0
1a00160a:	2b07      	cmp	r3, #7
1a00160c:	d80c      	bhi.n	1a001628 <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
1a00160e:	4a07      	ldr	r2, [pc, #28]	; (1a00162c <vQueueAddToRegistry+0x24>)
1a001610:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
1a001614:	b10a      	cbz	r2, 1a00161a <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a001616:	3301      	adds	r3, #1
1a001618:	e7f7      	b.n	1a00160a <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
1a00161a:	4a04      	ldr	r2, [pc, #16]	; (1a00162c <vQueueAddToRegistry+0x24>)
1a00161c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
1a001620:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
1a001624:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
1a001626:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
1a001628:	4770      	bx	lr
1a00162a:	bf00      	nop
1a00162c:	10003e2c 	.word	0x10003e2c

1a001630 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
1a001630:	b570      	push	{r4, r5, r6, lr}
1a001632:	4604      	mov	r4, r0
1a001634:	460d      	mov	r5, r1
1a001636:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
1a001638:	f001 fa2c 	bl	1a002a94 <vPortEnterCritical>
1a00163c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a001640:	b25b      	sxtb	r3, r3
1a001642:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a001646:	d00d      	beq.n	1a001664 <vQueueWaitForMessageRestricted+0x34>
1a001648:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a00164c:	b25b      	sxtb	r3, r3
1a00164e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a001652:	d00b      	beq.n	1a00166c <vQueueWaitForMessageRestricted+0x3c>
1a001654:	f001 fa40 	bl	1a002ad8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
1a001658:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a00165a:	b15b      	cbz	r3, 1a001674 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
1a00165c:	4620      	mov	r0, r4
1a00165e:	f7ff fc23 	bl	1a000ea8 <prvUnlockQueue>
	}
1a001662:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
1a001664:	2300      	movs	r3, #0
1a001666:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a00166a:	e7ed      	b.n	1a001648 <vQueueWaitForMessageRestricted+0x18>
1a00166c:	2300      	movs	r3, #0
1a00166e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a001672:	e7ef      	b.n	1a001654 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
1a001674:	4632      	mov	r2, r6
1a001676:	4629      	mov	r1, r5
1a001678:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a00167c:	f000 fd1c 	bl	1a0020b8 <vTaskPlaceOnEventListRestricted>
1a001680:	e7ec      	b.n	1a00165c <vQueueWaitForMessageRestricted+0x2c>

1a001682 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001682:	f100 0308 	add.w	r3, r0, #8
1a001686:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
1a001688:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a00168c:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a00168e:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001690:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
1a001692:	2300      	movs	r3, #0
1a001694:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
1a001696:	4770      	bx	lr

1a001698 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
1a001698:	2300      	movs	r3, #0
1a00169a:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
1a00169c:	4770      	bx	lr

1a00169e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
1a00169e:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
1a0016a0:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
1a0016a2:	689a      	ldr	r2, [r3, #8]
1a0016a4:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
1a0016a6:	689a      	ldr	r2, [r3, #8]
1a0016a8:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
1a0016aa:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a0016ac:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a0016ae:	6803      	ldr	r3, [r0, #0]
1a0016b0:	3301      	adds	r3, #1
1a0016b2:	6003      	str	r3, [r0, #0]
}
1a0016b4:	4770      	bx	lr

1a0016b6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
1a0016b6:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
1a0016b8:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
1a0016ba:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
1a0016be:	d002      	beq.n	1a0016c6 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a0016c0:	f100 0208 	add.w	r2, r0, #8
1a0016c4:	e002      	b.n	1a0016cc <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
1a0016c6:	6902      	ldr	r2, [r0, #16]
1a0016c8:	e004      	b.n	1a0016d4 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a0016ca:	461a      	mov	r2, r3
1a0016cc:	6853      	ldr	r3, [r2, #4]
1a0016ce:	681c      	ldr	r4, [r3, #0]
1a0016d0:	42ac      	cmp	r4, r5
1a0016d2:	d9fa      	bls.n	1a0016ca <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
1a0016d4:	6853      	ldr	r3, [r2, #4]
1a0016d6:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
1a0016d8:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
1a0016da:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
1a0016dc:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a0016de:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a0016e0:	6803      	ldr	r3, [r0, #0]
1a0016e2:	3301      	adds	r3, #1
1a0016e4:	6003      	str	r3, [r0, #0]
}
1a0016e6:	bc30      	pop	{r4, r5}
1a0016e8:	4770      	bx	lr

1a0016ea <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
1a0016ea:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
1a0016ec:	6842      	ldr	r2, [r0, #4]
1a0016ee:	6881      	ldr	r1, [r0, #8]
1a0016f0:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
1a0016f2:	6882      	ldr	r2, [r0, #8]
1a0016f4:	6841      	ldr	r1, [r0, #4]
1a0016f6:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
1a0016f8:	685a      	ldr	r2, [r3, #4]
1a0016fa:	4282      	cmp	r2, r0
1a0016fc:	d006      	beq.n	1a00170c <uxListRemove+0x22>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
1a0016fe:	2200      	movs	r2, #0
1a001700:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
1a001702:	681a      	ldr	r2, [r3, #0]
1a001704:	3a01      	subs	r2, #1
1a001706:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
1a001708:	6818      	ldr	r0, [r3, #0]
}
1a00170a:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
1a00170c:	6882      	ldr	r2, [r0, #8]
1a00170e:	605a      	str	r2, [r3, #4]
1a001710:	e7f5      	b.n	1a0016fe <uxListRemove+0x14>
1a001712:	Address 0x000000001a001712 is out of bounds.


1a001714 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCB;
static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

    /* Pass out a pointer to the StaticTask_t structure in which the Idle task's
    state will be stored. */
    *ppxIdleTaskTCBBuffer = &xIdleTaskTCB;
1a001714:	4b03      	ldr	r3, [pc, #12]	; (1a001724 <vApplicationGetIdleTaskMemory+0x10>)
1a001716:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Idle task's stack. */
    *ppxIdleTaskStackBuffer = uxIdleTaskStack;
1a001718:	4b03      	ldr	r3, [pc, #12]	; (1a001728 <vApplicationGetIdleTaskMemory+0x14>)
1a00171a:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxIdleTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configMINIMAL_STACK_SIZE is specified in words, not bytes. */
    *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
1a00171c:	235a      	movs	r3, #90	; 0x5a
1a00171e:	6013      	str	r3, [r2, #0]
}
1a001720:	4770      	bx	lr
1a001722:	bf00      	nop
1a001724:	10003a8c 	.word	0x10003a8c
1a001728:	10002de4 	.word	0x10002de4

1a00172c <vApplicationGetTimerTaskMemory>:
static StaticTask_t xTimerTaskTCB;
static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

    /* Pass out a pointer to the StaticTask_t structure in which the Timer
    task's state will be stored. */
    *ppxTimerTaskTCBBuffer = &xTimerTaskTCB;
1a00172c:	4b03      	ldr	r3, [pc, #12]	; (1a00173c <vApplicationGetTimerTaskMemory+0x10>)
1a00172e:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Timer task's stack. */
    *ppxTimerTaskStackBuffer = uxTimerTaskStack;
1a001730:	4b03      	ldr	r3, [pc, #12]	; (1a001740 <vApplicationGetTimerTaskMemory+0x14>)
1a001732:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxTimerTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configTIMER_TASK_STACK_DEPTH is specified in words, not bytes. */
    *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
1a001734:	f44f 7334 	mov.w	r3, #720	; 0x2d0
1a001738:	6013      	str	r3, [r2, #0]
1a00173a:	4770      	bx	lr
1a00173c:	10003aec 	.word	0x10003aec
1a001740:	10002f4c 	.word	0x10002f4c

1a001744 <vApplicationStackOverflowHook>:
#include <FreeRTOS.h>
#include <task.h>

void vApplicationStackOverflowHook(TaskHandle_t xTask,
                                   signed char *pcTaskName)
{
1a001744:	e7fe      	b.n	1a001744 <vApplicationStackOverflowHook>

1a001746 <vApplicationMallocFailedHook>:
    while(1)
        ;
}

void vApplicationMallocFailedHook( void )
{
1a001746:	e7fe      	b.n	1a001746 <vApplicationMallocFailedHook>

1a001748 <prvTaskCheckFreeStackSpace>:

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;
1a001748:	2300      	movs	r3, #0

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
1a00174a:	e001      	b.n	1a001750 <prvTaskCheckFreeStackSpace+0x8>
		{
			pucStackByte -= portSTACK_GROWTH;
1a00174c:	3001      	adds	r0, #1
			ulCount++;
1a00174e:	3301      	adds	r3, #1
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
1a001750:	7802      	ldrb	r2, [r0, #0]
1a001752:	2aa5      	cmp	r2, #165	; 0xa5
1a001754:	d0fa      	beq.n	1a00174c <prvTaskCheckFreeStackSpace+0x4>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */

		return ( uint16_t ) ulCount;
	}
1a001756:	f3c3 008f 	ubfx	r0, r3, #2, #16
1a00175a:	4770      	bx	lr

1a00175c <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a00175c:	4b08      	ldr	r3, [pc, #32]	; (1a001780 <prvResetNextTaskUnblockTime+0x24>)
1a00175e:	681b      	ldr	r3, [r3, #0]
1a001760:	681b      	ldr	r3, [r3, #0]
1a001762:	b13b      	cbz	r3, 1a001774 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a001764:	4b06      	ldr	r3, [pc, #24]	; (1a001780 <prvResetNextTaskUnblockTime+0x24>)
1a001766:	681b      	ldr	r3, [r3, #0]
1a001768:	68db      	ldr	r3, [r3, #12]
1a00176a:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
1a00176c:	685a      	ldr	r2, [r3, #4]
1a00176e:	4b05      	ldr	r3, [pc, #20]	; (1a001784 <prvResetNextTaskUnblockTime+0x28>)
1a001770:	601a      	str	r2, [r3, #0]
	}
}
1a001772:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
1a001774:	4b03      	ldr	r3, [pc, #12]	; (1a001784 <prvResetNextTaskUnblockTime+0x28>)
1a001776:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a00177a:	601a      	str	r2, [r3, #0]
1a00177c:	4770      	bx	lr
1a00177e:	bf00      	nop
1a001780:	10003b50 	.word	0x10003b50
1a001784:	10003c24 	.word	0x10003c24

1a001788 <prvInitialiseNewTask>:
{
1a001788:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a00178c:	4681      	mov	r9, r0
1a00178e:	460d      	mov	r5, r1
1a001790:	4617      	mov	r7, r2
1a001792:	469a      	mov	sl, r3
1a001794:	9e08      	ldr	r6, [sp, #32]
1a001796:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
1a00179a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
1a00179c:	0092      	lsls	r2, r2, #2
1a00179e:	21a5      	movs	r1, #165	; 0xa5
1a0017a0:	6b20      	ldr	r0, [r4, #48]	; 0x30
1a0017a2:	f002 fea2 	bl	1a0044ea <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
1a0017a6:	6b23      	ldr	r3, [r4, #48]	; 0x30
1a0017a8:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
1a0017ac:	3a01      	subs	r2, #1
1a0017ae:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
1a0017b2:	f027 0707 	bic.w	r7, r7, #7
			pxNewTCB->pxEndOfStack = pxTopOfStack;
1a0017b6:	6467      	str	r7, [r4, #68]	; 0x44
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a0017b8:	2300      	movs	r3, #0
1a0017ba:	2b0f      	cmp	r3, #15
1a0017bc:	d807      	bhi.n	1a0017ce <prvInitialiseNewTask+0x46>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
1a0017be:	5ce9      	ldrb	r1, [r5, r3]
1a0017c0:	18e2      	adds	r2, r4, r3
1a0017c2:	f882 1034 	strb.w	r1, [r2, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
1a0017c6:	5cea      	ldrb	r2, [r5, r3]
1a0017c8:	b10a      	cbz	r2, 1a0017ce <prvInitialiseNewTask+0x46>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a0017ca:	3301      	adds	r3, #1
1a0017cc:	e7f5      	b.n	1a0017ba <prvInitialiseNewTask+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
1a0017ce:	2300      	movs	r3, #0
1a0017d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
1a0017d4:	2e06      	cmp	r6, #6
1a0017d6:	d900      	bls.n	1a0017da <prvInitialiseNewTask+0x52>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
1a0017d8:	2606      	movs	r6, #6
	pxNewTCB->uxPriority = uxPriority;
1a0017da:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
1a0017dc:	6526      	str	r6, [r4, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
1a0017de:	2500      	movs	r5, #0
1a0017e0:	6565      	str	r5, [r4, #84]	; 0x54
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
1a0017e2:	1d20      	adds	r0, r4, #4
1a0017e4:	f7ff ff58 	bl	1a001698 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
1a0017e8:	f104 0018 	add.w	r0, r4, #24
1a0017ec:	f7ff ff54 	bl	1a001698 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
1a0017f0:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0017f2:	f1c6 0607 	rsb	r6, r6, #7
1a0017f6:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
1a0017f8:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
1a0017fa:	65a5      	str	r5, [r4, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
1a0017fc:	f884 505c 	strb.w	r5, [r4, #92]	; 0x5c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
1a001800:	4652      	mov	r2, sl
1a001802:	4649      	mov	r1, r9
1a001804:	4638      	mov	r0, r7
1a001806:	f001 f917 	bl	1a002a38 <pxPortInitialiseStack>
1a00180a:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
1a00180c:	f1b8 0f00 	cmp.w	r8, #0
1a001810:	d001      	beq.n	1a001816 <prvInitialiseNewTask+0x8e>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
1a001812:	f8c8 4000 	str.w	r4, [r8]
}
1a001816:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00181a:	Address 0x000000001a00181a is out of bounds.


1a00181c <prvInitialiseTaskLists>:
{
1a00181c:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a00181e:	2400      	movs	r4, #0
1a001820:	e007      	b.n	1a001832 <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
1a001822:	eb04 0284 	add.w	r2, r4, r4, lsl #2
1a001826:	0093      	lsls	r3, r2, #2
1a001828:	480e      	ldr	r0, [pc, #56]	; (1a001864 <prvInitialiseTaskLists+0x48>)
1a00182a:	4418      	add	r0, r3
1a00182c:	f7ff ff29 	bl	1a001682 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a001830:	3401      	adds	r4, #1
1a001832:	2c06      	cmp	r4, #6
1a001834:	d9f5      	bls.n	1a001822 <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
1a001836:	4d0c      	ldr	r5, [pc, #48]	; (1a001868 <prvInitialiseTaskLists+0x4c>)
1a001838:	4628      	mov	r0, r5
1a00183a:	f7ff ff22 	bl	1a001682 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
1a00183e:	4c0b      	ldr	r4, [pc, #44]	; (1a00186c <prvInitialiseTaskLists+0x50>)
1a001840:	4620      	mov	r0, r4
1a001842:	f7ff ff1e 	bl	1a001682 <vListInitialise>
	vListInitialise( &xPendingReadyList );
1a001846:	480a      	ldr	r0, [pc, #40]	; (1a001870 <prvInitialiseTaskLists+0x54>)
1a001848:	f7ff ff1b 	bl	1a001682 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
1a00184c:	4809      	ldr	r0, [pc, #36]	; (1a001874 <prvInitialiseTaskLists+0x58>)
1a00184e:	f7ff ff18 	bl	1a001682 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
1a001852:	4809      	ldr	r0, [pc, #36]	; (1a001878 <prvInitialiseTaskLists+0x5c>)
1a001854:	f7ff ff15 	bl	1a001682 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
1a001858:	4b08      	ldr	r3, [pc, #32]	; (1a00187c <prvInitialiseTaskLists+0x60>)
1a00185a:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
1a00185c:	4b08      	ldr	r3, [pc, #32]	; (1a001880 <prvInitialiseTaskLists+0x64>)
1a00185e:	601c      	str	r4, [r3, #0]
}
1a001860:	bd38      	pop	{r3, r4, r5, pc}
1a001862:	bf00      	nop
1a001864:	10003b58 	.word	0x10003b58
1a001868:	10003bfc 	.word	0x10003bfc
1a00186c:	10003c10 	.word	0x10003c10
1a001870:	10003c2c 	.word	0x10003c2c
1a001874:	10003c58 	.word	0x10003c58
1a001878:	10003c44 	.word	0x10003c44
1a00187c:	10003b50 	.word	0x10003b50
1a001880:	10003b54 	.word	0x10003b54

1a001884 <prvAddNewTaskToReadyList>:
{
1a001884:	b510      	push	{r4, lr}
1a001886:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a001888:	f001 f904 	bl	1a002a94 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
1a00188c:	4a21      	ldr	r2, [pc, #132]	; (1a001914 <prvAddNewTaskToReadyList+0x90>)
1a00188e:	6813      	ldr	r3, [r2, #0]
1a001890:	3301      	adds	r3, #1
1a001892:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
1a001894:	4b20      	ldr	r3, [pc, #128]	; (1a001918 <prvAddNewTaskToReadyList+0x94>)
1a001896:	681b      	ldr	r3, [r3, #0]
1a001898:	b15b      	cbz	r3, 1a0018b2 <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
1a00189a:	4b20      	ldr	r3, [pc, #128]	; (1a00191c <prvAddNewTaskToReadyList+0x98>)
1a00189c:	681b      	ldr	r3, [r3, #0]
1a00189e:	b96b      	cbnz	r3, 1a0018bc <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
1a0018a0:	4b1d      	ldr	r3, [pc, #116]	; (1a001918 <prvAddNewTaskToReadyList+0x94>)
1a0018a2:	681b      	ldr	r3, [r3, #0]
1a0018a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a0018a6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a0018a8:	429a      	cmp	r2, r3
1a0018aa:	d807      	bhi.n	1a0018bc <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
1a0018ac:	4b1a      	ldr	r3, [pc, #104]	; (1a001918 <prvAddNewTaskToReadyList+0x94>)
1a0018ae:	601c      	str	r4, [r3, #0]
1a0018b0:	e004      	b.n	1a0018bc <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
1a0018b2:	4b19      	ldr	r3, [pc, #100]	; (1a001918 <prvAddNewTaskToReadyList+0x94>)
1a0018b4:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
1a0018b6:	6813      	ldr	r3, [r2, #0]
1a0018b8:	2b01      	cmp	r3, #1
1a0018ba:	d027      	beq.n	1a00190c <prvAddNewTaskToReadyList+0x88>
		uxTaskNumber++;
1a0018bc:	4a18      	ldr	r2, [pc, #96]	; (1a001920 <prvAddNewTaskToReadyList+0x9c>)
1a0018be:	6813      	ldr	r3, [r2, #0]
1a0018c0:	3301      	adds	r3, #1
1a0018c2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
1a0018c4:	64a3      	str	r3, [r4, #72]	; 0x48
		prvAddTaskToReadyList( pxNewTCB );
1a0018c6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a0018c8:	2201      	movs	r2, #1
1a0018ca:	409a      	lsls	r2, r3
1a0018cc:	4915      	ldr	r1, [pc, #84]	; (1a001924 <prvAddNewTaskToReadyList+0xa0>)
1a0018ce:	6808      	ldr	r0, [r1, #0]
1a0018d0:	4302      	orrs	r2, r0
1a0018d2:	600a      	str	r2, [r1, #0]
1a0018d4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0018d8:	009a      	lsls	r2, r3, #2
1a0018da:	1d21      	adds	r1, r4, #4
1a0018dc:	4812      	ldr	r0, [pc, #72]	; (1a001928 <prvAddNewTaskToReadyList+0xa4>)
1a0018de:	4410      	add	r0, r2
1a0018e0:	f7ff fedd 	bl	1a00169e <vListInsertEnd>
	taskEXIT_CRITICAL();
1a0018e4:	f001 f8f8 	bl	1a002ad8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
1a0018e8:	4b0c      	ldr	r3, [pc, #48]	; (1a00191c <prvAddNewTaskToReadyList+0x98>)
1a0018ea:	681b      	ldr	r3, [r3, #0]
1a0018ec:	b16b      	cbz	r3, 1a00190a <prvAddNewTaskToReadyList+0x86>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
1a0018ee:	4b0a      	ldr	r3, [pc, #40]	; (1a001918 <prvAddNewTaskToReadyList+0x94>)
1a0018f0:	681b      	ldr	r3, [r3, #0]
1a0018f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a0018f4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a0018f6:	429a      	cmp	r2, r3
1a0018f8:	d207      	bcs.n	1a00190a <prvAddNewTaskToReadyList+0x86>
			taskYIELD_IF_USING_PREEMPTION();
1a0018fa:	4b0c      	ldr	r3, [pc, #48]	; (1a00192c <prvAddNewTaskToReadyList+0xa8>)
1a0018fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001900:	601a      	str	r2, [r3, #0]
1a001902:	f3bf 8f4f 	dsb	sy
1a001906:	f3bf 8f6f 	isb	sy
}
1a00190a:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
1a00190c:	f7ff ff86 	bl	1a00181c <prvInitialiseTaskLists>
1a001910:	e7d4      	b.n	1a0018bc <prvAddNewTaskToReadyList+0x38>
1a001912:	bf00      	nop
1a001914:	10003be4 	.word	0x10003be4
1a001918:	10003b4c 	.word	0x10003b4c
1a00191c:	10003c40 	.word	0x10003c40
1a001920:	10003bf4 	.word	0x10003bf4
1a001924:	10003bf8 	.word	0x10003bf8
1a001928:	10003b58 	.word	0x10003b58
1a00192c:	e000ed04 	.word	0xe000ed04

1a001930 <prvDeleteTCB>:
	{
1a001930:	b510      	push	{r4, lr}
1a001932:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
1a001934:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
1a001938:	b933      	cbnz	r3, 1a001948 <prvDeleteTCB+0x18>
				vPortFree( pxTCB->pxStack );
1a00193a:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a00193c:	f7ff fa1a 	bl	1a000d74 <vPortFree>
				vPortFree( pxTCB );
1a001940:	4620      	mov	r0, r4
1a001942:	f7ff fa17 	bl	1a000d74 <vPortFree>
	}
1a001946:	bd10      	pop	{r4, pc}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
1a001948:	2b01      	cmp	r3, #1
1a00194a:	d00a      	beq.n	1a001962 <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
1a00194c:	2b02      	cmp	r3, #2
1a00194e:	d0fa      	beq.n	1a001946 <prvDeleteTCB+0x16>
1a001950:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001954:	f383 8811 	msr	BASEPRI, r3
1a001958:	f3bf 8f6f 	isb	sy
1a00195c:	f3bf 8f4f 	dsb	sy
1a001960:	e7fe      	b.n	1a001960 <prvDeleteTCB+0x30>
				vPortFree( pxTCB );
1a001962:	f7ff fa07 	bl	1a000d74 <vPortFree>
1a001966:	e7ee      	b.n	1a001946 <prvDeleteTCB+0x16>

1a001968 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a001968:	4b0f      	ldr	r3, [pc, #60]	; (1a0019a8 <prvCheckTasksWaitingTermination+0x40>)
1a00196a:	681b      	ldr	r3, [r3, #0]
1a00196c:	b1d3      	cbz	r3, 1a0019a4 <prvCheckTasksWaitingTermination+0x3c>
{
1a00196e:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
1a001970:	f001 f890 	bl	1a002a94 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
1a001974:	4b0d      	ldr	r3, [pc, #52]	; (1a0019ac <prvCheckTasksWaitingTermination+0x44>)
1a001976:	68db      	ldr	r3, [r3, #12]
1a001978:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a00197a:	1d20      	adds	r0, r4, #4
1a00197c:	f7ff feb5 	bl	1a0016ea <uxListRemove>
				--uxCurrentNumberOfTasks;
1a001980:	4a0b      	ldr	r2, [pc, #44]	; (1a0019b0 <prvCheckTasksWaitingTermination+0x48>)
1a001982:	6813      	ldr	r3, [r2, #0]
1a001984:	3b01      	subs	r3, #1
1a001986:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
1a001988:	4a07      	ldr	r2, [pc, #28]	; (1a0019a8 <prvCheckTasksWaitingTermination+0x40>)
1a00198a:	6813      	ldr	r3, [r2, #0]
1a00198c:	3b01      	subs	r3, #1
1a00198e:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
1a001990:	f001 f8a2 	bl	1a002ad8 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
1a001994:	4620      	mov	r0, r4
1a001996:	f7ff ffcb 	bl	1a001930 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a00199a:	4b03      	ldr	r3, [pc, #12]	; (1a0019a8 <prvCheckTasksWaitingTermination+0x40>)
1a00199c:	681b      	ldr	r3, [r3, #0]
1a00199e:	2b00      	cmp	r3, #0
1a0019a0:	d1e6      	bne.n	1a001970 <prvCheckTasksWaitingTermination+0x8>
}
1a0019a2:	bd10      	pop	{r4, pc}
1a0019a4:	4770      	bx	lr
1a0019a6:	bf00      	nop
1a0019a8:	10003be8 	.word	0x10003be8
1a0019ac:	10003c58 	.word	0x10003c58
1a0019b0:	10003be4 	.word	0x10003be4

1a0019b4 <prvIdleTask>:
{
1a0019b4:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
1a0019b6:	f7ff ffd7 	bl	1a001968 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
1a0019ba:	4b06      	ldr	r3, [pc, #24]	; (1a0019d4 <prvIdleTask+0x20>)
1a0019bc:	681b      	ldr	r3, [r3, #0]
1a0019be:	2b01      	cmp	r3, #1
1a0019c0:	d9f9      	bls.n	1a0019b6 <prvIdleTask+0x2>
				taskYIELD();
1a0019c2:	4b05      	ldr	r3, [pc, #20]	; (1a0019d8 <prvIdleTask+0x24>)
1a0019c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0019c8:	601a      	str	r2, [r3, #0]
1a0019ca:	f3bf 8f4f 	dsb	sy
1a0019ce:	f3bf 8f6f 	isb	sy
1a0019d2:	e7f0      	b.n	1a0019b6 <prvIdleTask+0x2>
1a0019d4:	10003b58 	.word	0x10003b58
1a0019d8:	e000ed04 	.word	0xe000ed04

1a0019dc <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
1a0019dc:	b570      	push	{r4, r5, r6, lr}
1a0019de:	4604      	mov	r4, r0
1a0019e0:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
1a0019e2:	4b1d      	ldr	r3, [pc, #116]	; (1a001a58 <prvAddCurrentTaskToDelayedList+0x7c>)
1a0019e4:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a0019e6:	4b1d      	ldr	r3, [pc, #116]	; (1a001a5c <prvAddCurrentTaskToDelayedList+0x80>)
1a0019e8:	6818      	ldr	r0, [r3, #0]
1a0019ea:	3004      	adds	r0, #4
1a0019ec:	f7ff fe7d 	bl	1a0016ea <uxListRemove>
1a0019f0:	b950      	cbnz	r0, 1a001a08 <prvAddCurrentTaskToDelayedList+0x2c>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
1a0019f2:	4b1a      	ldr	r3, [pc, #104]	; (1a001a5c <prvAddCurrentTaskToDelayedList+0x80>)
1a0019f4:	681b      	ldr	r3, [r3, #0]
1a0019f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a0019f8:	2301      	movs	r3, #1
1a0019fa:	fa03 f202 	lsl.w	r2, r3, r2
1a0019fe:	4918      	ldr	r1, [pc, #96]	; (1a001a60 <prvAddCurrentTaskToDelayedList+0x84>)
1a001a00:	680b      	ldr	r3, [r1, #0]
1a001a02:	ea23 0302 	bic.w	r3, r3, r2
1a001a06:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a001a08:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
1a001a0c:	d013      	beq.n	1a001a36 <prvAddCurrentTaskToDelayedList+0x5a>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
1a001a0e:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
1a001a10:	4b12      	ldr	r3, [pc, #72]	; (1a001a5c <prvAddCurrentTaskToDelayedList+0x80>)
1a001a12:	681b      	ldr	r3, [r3, #0]
1a001a14:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
1a001a16:	42a5      	cmp	r5, r4
1a001a18:	d816      	bhi.n	1a001a48 <prvAddCurrentTaskToDelayedList+0x6c>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a001a1a:	4b12      	ldr	r3, [pc, #72]	; (1a001a64 <prvAddCurrentTaskToDelayedList+0x88>)
1a001a1c:	6818      	ldr	r0, [r3, #0]
1a001a1e:	4b0f      	ldr	r3, [pc, #60]	; (1a001a5c <prvAddCurrentTaskToDelayedList+0x80>)
1a001a20:	6819      	ldr	r1, [r3, #0]
1a001a22:	3104      	adds	r1, #4
1a001a24:	f7ff fe47 	bl	1a0016b6 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
1a001a28:	4b0f      	ldr	r3, [pc, #60]	; (1a001a68 <prvAddCurrentTaskToDelayedList+0x8c>)
1a001a2a:	681b      	ldr	r3, [r3, #0]
1a001a2c:	42a3      	cmp	r3, r4
1a001a2e:	d912      	bls.n	1a001a56 <prvAddCurrentTaskToDelayedList+0x7a>
				{
					xNextTaskUnblockTime = xTimeToWake;
1a001a30:	4b0d      	ldr	r3, [pc, #52]	; (1a001a68 <prvAddCurrentTaskToDelayedList+0x8c>)
1a001a32:	601c      	str	r4, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
1a001a34:	e00f      	b.n	1a001a56 <prvAddCurrentTaskToDelayedList+0x7a>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a001a36:	2e00      	cmp	r6, #0
1a001a38:	d0e9      	beq.n	1a001a0e <prvAddCurrentTaskToDelayedList+0x32>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a001a3a:	4b08      	ldr	r3, [pc, #32]	; (1a001a5c <prvAddCurrentTaskToDelayedList+0x80>)
1a001a3c:	6819      	ldr	r1, [r3, #0]
1a001a3e:	3104      	adds	r1, #4
1a001a40:	480a      	ldr	r0, [pc, #40]	; (1a001a6c <prvAddCurrentTaskToDelayedList+0x90>)
1a001a42:	f7ff fe2c 	bl	1a00169e <vListInsertEnd>
1a001a46:	e006      	b.n	1a001a56 <prvAddCurrentTaskToDelayedList+0x7a>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a001a48:	4b09      	ldr	r3, [pc, #36]	; (1a001a70 <prvAddCurrentTaskToDelayedList+0x94>)
1a001a4a:	6818      	ldr	r0, [r3, #0]
1a001a4c:	4b03      	ldr	r3, [pc, #12]	; (1a001a5c <prvAddCurrentTaskToDelayedList+0x80>)
1a001a4e:	6819      	ldr	r1, [r3, #0]
1a001a50:	3104      	adds	r1, #4
1a001a52:	f7ff fe30 	bl	1a0016b6 <vListInsert>
}
1a001a56:	bd70      	pop	{r4, r5, r6, pc}
1a001a58:	10003c6c 	.word	0x10003c6c
1a001a5c:	10003b4c 	.word	0x10003b4c
1a001a60:	10003bf8 	.word	0x10003bf8
1a001a64:	10003b50 	.word	0x10003b50
1a001a68:	10003c24 	.word	0x10003c24
1a001a6c:	10003c44 	.word	0x10003c44
1a001a70:	10003b54 	.word	0x10003b54

1a001a74 <xTaskCreateStatic>:
	{
1a001a74:	b570      	push	{r4, r5, r6, lr}
1a001a76:	b086      	sub	sp, #24
1a001a78:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
1a001a7a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
1a001a7c:	b945      	cbnz	r5, 1a001a90 <xTaskCreateStatic+0x1c>
1a001a7e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001a82:	f383 8811 	msr	BASEPRI, r3
1a001a86:	f3bf 8f6f 	isb	sy
1a001a8a:	f3bf 8f4f 	dsb	sy
1a001a8e:	e7fe      	b.n	1a001a8e <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
1a001a90:	b944      	cbnz	r4, 1a001aa4 <xTaskCreateStatic+0x30>
1a001a92:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001a96:	f383 8811 	msr	BASEPRI, r3
1a001a9a:	f3bf 8f6f 	isb	sy
1a001a9e:	f3bf 8f4f 	dsb	sy
1a001aa2:	e7fe      	b.n	1a001aa2 <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
1a001aa4:	2660      	movs	r6, #96	; 0x60
1a001aa6:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
1a001aa8:	9e04      	ldr	r6, [sp, #16]
1a001aaa:	2e60      	cmp	r6, #96	; 0x60
1a001aac:	d008      	beq.n	1a001ac0 <xTaskCreateStatic+0x4c>
1a001aae:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001ab2:	f383 8811 	msr	BASEPRI, r3
1a001ab6:	f3bf 8f6f 	isb	sy
1a001aba:	f3bf 8f4f 	dsb	sy
1a001abe:	e7fe      	b.n	1a001abe <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
1a001ac0:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
1a001ac2:	2502      	movs	r5, #2
1a001ac4:	f884 505d 	strb.w	r5, [r4, #93]	; 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
1a001ac8:	2500      	movs	r5, #0
1a001aca:	9503      	str	r5, [sp, #12]
1a001acc:	9402      	str	r4, [sp, #8]
1a001ace:	ad05      	add	r5, sp, #20
1a001ad0:	9501      	str	r5, [sp, #4]
1a001ad2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
1a001ad4:	9500      	str	r5, [sp, #0]
1a001ad6:	f7ff fe57 	bl	1a001788 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a001ada:	4620      	mov	r0, r4
1a001adc:	f7ff fed2 	bl	1a001884 <prvAddNewTaskToReadyList>
	}
1a001ae0:	9805      	ldr	r0, [sp, #20]
1a001ae2:	b006      	add	sp, #24
1a001ae4:	bd70      	pop	{r4, r5, r6, pc}

1a001ae6 <xTaskCreate>:
	{
1a001ae6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a001aea:	b085      	sub	sp, #20
1a001aec:	4607      	mov	r7, r0
1a001aee:	4688      	mov	r8, r1
1a001af0:	4615      	mov	r5, r2
1a001af2:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001af4:	0090      	lsls	r0, r2, #2
1a001af6:	f7ff f8e3 	bl	1a000cc0 <pvPortMalloc>
			if( pxStack != NULL )
1a001afa:	b308      	cbz	r0, 1a001b40 <xTaskCreate+0x5a>
1a001afc:	4606      	mov	r6, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
1a001afe:	2060      	movs	r0, #96	; 0x60
1a001b00:	f7ff f8de 	bl	1a000cc0 <pvPortMalloc>
				if( pxNewTCB != NULL )
1a001b04:	4604      	mov	r4, r0
1a001b06:	b1b8      	cbz	r0, 1a001b38 <xTaskCreate+0x52>
					pxNewTCB->pxStack = pxStack;
1a001b08:	6306      	str	r6, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
1a001b0a:	b1e4      	cbz	r4, 1a001b46 <xTaskCreate+0x60>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
1a001b0c:	2300      	movs	r3, #0
1a001b0e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
1a001b12:	9303      	str	r3, [sp, #12]
1a001b14:	9402      	str	r4, [sp, #8]
1a001b16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1a001b18:	9301      	str	r3, [sp, #4]
1a001b1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a001b1c:	9300      	str	r3, [sp, #0]
1a001b1e:	464b      	mov	r3, r9
1a001b20:	462a      	mov	r2, r5
1a001b22:	4641      	mov	r1, r8
1a001b24:	4638      	mov	r0, r7
1a001b26:	f7ff fe2f 	bl	1a001788 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a001b2a:	4620      	mov	r0, r4
1a001b2c:	f7ff feaa 	bl	1a001884 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
1a001b30:	2001      	movs	r0, #1
	}
1a001b32:	b005      	add	sp, #20
1a001b34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
1a001b38:	4630      	mov	r0, r6
1a001b3a:	f7ff f91b 	bl	1a000d74 <vPortFree>
1a001b3e:	e7e4      	b.n	1a001b0a <xTaskCreate+0x24>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
1a001b40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a001b44:	e7f5      	b.n	1a001b32 <xTaskCreate+0x4c>
1a001b46:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		return xReturn;
1a001b4a:	e7f2      	b.n	1a001b32 <xTaskCreate+0x4c>

1a001b4c <eTaskGetState>:
	{
1a001b4c:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxTCB );
1a001b4e:	b1d0      	cbz	r0, 1a001b86 <eTaskGetState+0x3a>
1a001b50:	4605      	mov	r5, r0
		if( pxTCB == pxCurrentTCB )
1a001b52:	4b19      	ldr	r3, [pc, #100]	; (1a001bb8 <eTaskGetState+0x6c>)
1a001b54:	681b      	ldr	r3, [r3, #0]
1a001b56:	4283      	cmp	r3, r0
1a001b58:	d024      	beq.n	1a001ba4 <eTaskGetState+0x58>
			taskENTER_CRITICAL();
1a001b5a:	f000 ff9b 	bl	1a002a94 <vPortEnterCritical>
				pxStateList = ( List_t * ) listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
1a001b5e:	696c      	ldr	r4, [r5, #20]
			taskEXIT_CRITICAL();
1a001b60:	f000 ffba 	bl	1a002ad8 <vPortExitCritical>
			if( ( pxStateList == pxDelayedTaskList ) || ( pxStateList == pxOverflowDelayedTaskList ) )
1a001b64:	4b15      	ldr	r3, [pc, #84]	; (1a001bbc <eTaskGetState+0x70>)
1a001b66:	681b      	ldr	r3, [r3, #0]
1a001b68:	42a3      	cmp	r3, r4
1a001b6a:	d01d      	beq.n	1a001ba8 <eTaskGetState+0x5c>
1a001b6c:	4b14      	ldr	r3, [pc, #80]	; (1a001bc0 <eTaskGetState+0x74>)
1a001b6e:	681b      	ldr	r3, [r3, #0]
1a001b70:	42a3      	cmp	r3, r4
1a001b72:	d01b      	beq.n	1a001bac <eTaskGetState+0x60>
				else if( pxStateList == &xSuspendedTaskList )
1a001b74:	4b13      	ldr	r3, [pc, #76]	; (1a001bc4 <eTaskGetState+0x78>)
1a001b76:	429c      	cmp	r4, r3
1a001b78:	d00e      	beq.n	1a001b98 <eTaskGetState+0x4c>
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
1a001b7a:	4b13      	ldr	r3, [pc, #76]	; (1a001bc8 <eTaskGetState+0x7c>)
1a001b7c:	429c      	cmp	r4, r3
1a001b7e:	d019      	beq.n	1a001bb4 <eTaskGetState+0x68>
1a001b80:	b174      	cbz	r4, 1a001ba0 <eTaskGetState+0x54>
				eReturn = eReady;
1a001b82:	2001      	movs	r0, #1
1a001b84:	e00f      	b.n	1a001ba6 <eTaskGetState+0x5a>
1a001b86:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001b8a:	f383 8811 	msr	BASEPRI, r3
1a001b8e:	f3bf 8f6f 	isb	sy
1a001b92:	f3bf 8f4f 	dsb	sy
1a001b96:	e7fe      	b.n	1a001b96 <eTaskGetState+0x4a>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
1a001b98:	6aab      	ldr	r3, [r5, #40]	; 0x28
1a001b9a:	b94b      	cbnz	r3, 1a001bb0 <eTaskGetState+0x64>
						eReturn = eSuspended;
1a001b9c:	2003      	movs	r0, #3
1a001b9e:	e002      	b.n	1a001ba6 <eTaskGetState+0x5a>
					eReturn = eDeleted;
1a001ba0:	2004      	movs	r0, #4
1a001ba2:	e000      	b.n	1a001ba6 <eTaskGetState+0x5a>
			eReturn = eRunning;
1a001ba4:	2000      	movs	r0, #0
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
1a001ba6:	bd38      	pop	{r3, r4, r5, pc}
				eReturn = eBlocked;
1a001ba8:	2002      	movs	r0, #2
1a001baa:	e7fc      	b.n	1a001ba6 <eTaskGetState+0x5a>
1a001bac:	2002      	movs	r0, #2
1a001bae:	e7fa      	b.n	1a001ba6 <eTaskGetState+0x5a>
						eReturn = eBlocked;
1a001bb0:	2002      	movs	r0, #2
1a001bb2:	e7f8      	b.n	1a001ba6 <eTaskGetState+0x5a>
					eReturn = eDeleted;
1a001bb4:	2004      	movs	r0, #4
1a001bb6:	e7f6      	b.n	1a001ba6 <eTaskGetState+0x5a>
1a001bb8:	10003b4c 	.word	0x10003b4c
1a001bbc:	10003b50 	.word	0x10003b50
1a001bc0:	10003b54 	.word	0x10003b54
1a001bc4:	10003c44 	.word	0x10003c44
1a001bc8:	10003c58 	.word	0x10003c58

1a001bcc <vTaskStartScheduler>:
{
1a001bcc:	b510      	push	{r4, lr}
1a001bce:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
1a001bd0:	2400      	movs	r4, #0
1a001bd2:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
1a001bd4:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
1a001bd6:	aa07      	add	r2, sp, #28
1a001bd8:	a906      	add	r1, sp, #24
1a001bda:	a805      	add	r0, sp, #20
1a001bdc:	f7ff fd9a 	bl	1a001714 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
1a001be0:	9b05      	ldr	r3, [sp, #20]
1a001be2:	9302      	str	r3, [sp, #8]
1a001be4:	9b06      	ldr	r3, [sp, #24]
1a001be6:	9301      	str	r3, [sp, #4]
1a001be8:	9400      	str	r4, [sp, #0]
1a001bea:	4623      	mov	r3, r4
1a001bec:	9a07      	ldr	r2, [sp, #28]
1a001bee:	4917      	ldr	r1, [pc, #92]	; (1a001c4c <vTaskStartScheduler+0x80>)
1a001bf0:	4817      	ldr	r0, [pc, #92]	; (1a001c50 <vTaskStartScheduler+0x84>)
1a001bf2:	f7ff ff3f 	bl	1a001a74 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
1a001bf6:	b140      	cbz	r0, 1a001c0a <vTaskStartScheduler+0x3e>
			xReturn = xTimerCreateTimerTask();
1a001bf8:	f000 fd0c 	bl	1a002614 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
1a001bfc:	2801      	cmp	r0, #1
1a001bfe:	d006      	beq.n	1a001c0e <vTaskStartScheduler+0x42>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
1a001c00:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a001c04:	d018      	beq.n	1a001c38 <vTaskStartScheduler+0x6c>
}
1a001c06:	b008      	add	sp, #32
1a001c08:	bd10      	pop	{r4, pc}
			xReturn = pdFAIL;
1a001c0a:	2000      	movs	r0, #0
1a001c0c:	e7f6      	b.n	1a001bfc <vTaskStartScheduler+0x30>
1a001c0e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c12:	f383 8811 	msr	BASEPRI, r3
1a001c16:	f3bf 8f6f 	isb	sy
1a001c1a:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
1a001c1e:	4b0d      	ldr	r3, [pc, #52]	; (1a001c54 <vTaskStartScheduler+0x88>)
1a001c20:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a001c24:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
1a001c26:	4b0c      	ldr	r3, [pc, #48]	; (1a001c58 <vTaskStartScheduler+0x8c>)
1a001c28:	2201      	movs	r2, #1
1a001c2a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
1a001c2c:	4b0b      	ldr	r3, [pc, #44]	; (1a001c5c <vTaskStartScheduler+0x90>)
1a001c2e:	2200      	movs	r2, #0
1a001c30:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
1a001c32:	f000 ffd1 	bl	1a002bd8 <xPortStartScheduler>
1a001c36:	e7e6      	b.n	1a001c06 <vTaskStartScheduler+0x3a>
1a001c38:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c3c:	f383 8811 	msr	BASEPRI, r3
1a001c40:	f3bf 8f6f 	isb	sy
1a001c44:	f3bf 8f4f 	dsb	sy
1a001c48:	e7fe      	b.n	1a001c48 <vTaskStartScheduler+0x7c>
1a001c4a:	bf00      	nop
1a001c4c:	1a00580c 	.word	0x1a00580c
1a001c50:	1a0019b5 	.word	0x1a0019b5
1a001c54:	10003c24 	.word	0x10003c24
1a001c58:	10003c40 	.word	0x10003c40
1a001c5c:	10003c6c 	.word	0x10003c6c

1a001c60 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
1a001c60:	4a02      	ldr	r2, [pc, #8]	; (1a001c6c <vTaskSuspendAll+0xc>)
1a001c62:	6813      	ldr	r3, [r2, #0]
1a001c64:	3301      	adds	r3, #1
1a001c66:	6013      	str	r3, [r2, #0]
}
1a001c68:	4770      	bx	lr
1a001c6a:	bf00      	nop
1a001c6c:	10003bf0 	.word	0x10003bf0

1a001c70 <xTaskGetTickCount>:
		xTicks = xTickCount;
1a001c70:	4b01      	ldr	r3, [pc, #4]	; (1a001c78 <xTaskGetTickCount+0x8>)
1a001c72:	6818      	ldr	r0, [r3, #0]
}
1a001c74:	4770      	bx	lr
1a001c76:	bf00      	nop
1a001c78:	10003c6c 	.word	0x10003c6c

1a001c7c <xTaskIncrementTick>:
{
1a001c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001c7e:	4b3a      	ldr	r3, [pc, #232]	; (1a001d68 <xTaskIncrementTick+0xec>)
1a001c80:	681b      	ldr	r3, [r3, #0]
1a001c82:	2b00      	cmp	r3, #0
1a001c84:	d164      	bne.n	1a001d50 <xTaskIncrementTick+0xd4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
1a001c86:	4b39      	ldr	r3, [pc, #228]	; (1a001d6c <xTaskIncrementTick+0xf0>)
1a001c88:	681d      	ldr	r5, [r3, #0]
1a001c8a:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
1a001c8c:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
1a001c8e:	b9c5      	cbnz	r5, 1a001cc2 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
1a001c90:	4b37      	ldr	r3, [pc, #220]	; (1a001d70 <xTaskIncrementTick+0xf4>)
1a001c92:	681b      	ldr	r3, [r3, #0]
1a001c94:	681b      	ldr	r3, [r3, #0]
1a001c96:	b143      	cbz	r3, 1a001caa <xTaskIncrementTick+0x2e>
1a001c98:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c9c:	f383 8811 	msr	BASEPRI, r3
1a001ca0:	f3bf 8f6f 	isb	sy
1a001ca4:	f3bf 8f4f 	dsb	sy
1a001ca8:	e7fe      	b.n	1a001ca8 <xTaskIncrementTick+0x2c>
1a001caa:	4a31      	ldr	r2, [pc, #196]	; (1a001d70 <xTaskIncrementTick+0xf4>)
1a001cac:	6811      	ldr	r1, [r2, #0]
1a001cae:	4b31      	ldr	r3, [pc, #196]	; (1a001d74 <xTaskIncrementTick+0xf8>)
1a001cb0:	6818      	ldr	r0, [r3, #0]
1a001cb2:	6010      	str	r0, [r2, #0]
1a001cb4:	6019      	str	r1, [r3, #0]
1a001cb6:	4a30      	ldr	r2, [pc, #192]	; (1a001d78 <xTaskIncrementTick+0xfc>)
1a001cb8:	6813      	ldr	r3, [r2, #0]
1a001cba:	3301      	adds	r3, #1
1a001cbc:	6013      	str	r3, [r2, #0]
1a001cbe:	f7ff fd4d 	bl	1a00175c <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
1a001cc2:	4b2e      	ldr	r3, [pc, #184]	; (1a001d7c <xTaskIncrementTick+0x100>)
1a001cc4:	681b      	ldr	r3, [r3, #0]
1a001cc6:	42ab      	cmp	r3, r5
1a001cc8:	d938      	bls.n	1a001d3c <xTaskIncrementTick+0xc0>
BaseType_t xSwitchRequired = pdFALSE;
1a001cca:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
1a001ccc:	4b2c      	ldr	r3, [pc, #176]	; (1a001d80 <xTaskIncrementTick+0x104>)
1a001cce:	681b      	ldr	r3, [r3, #0]
1a001cd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001cd2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001cd6:	009a      	lsls	r2, r3, #2
1a001cd8:	4b2a      	ldr	r3, [pc, #168]	; (1a001d84 <xTaskIncrementTick+0x108>)
1a001cda:	589b      	ldr	r3, [r3, r2]
1a001cdc:	2b01      	cmp	r3, #1
1a001cde:	d93c      	bls.n	1a001d5a <xTaskIncrementTick+0xde>
				xSwitchRequired = pdTRUE;
1a001ce0:	2401      	movs	r4, #1
1a001ce2:	e03a      	b.n	1a001d5a <xTaskIncrementTick+0xde>
							xSwitchRequired = pdTRUE;
1a001ce4:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a001ce6:	4b22      	ldr	r3, [pc, #136]	; (1a001d70 <xTaskIncrementTick+0xf4>)
1a001ce8:	681b      	ldr	r3, [r3, #0]
1a001cea:	681b      	ldr	r3, [r3, #0]
1a001cec:	b343      	cbz	r3, 1a001d40 <xTaskIncrementTick+0xc4>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a001cee:	4b20      	ldr	r3, [pc, #128]	; (1a001d70 <xTaskIncrementTick+0xf4>)
1a001cf0:	681b      	ldr	r3, [r3, #0]
1a001cf2:	68db      	ldr	r3, [r3, #12]
1a001cf4:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
1a001cf6:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
1a001cf8:	429d      	cmp	r5, r3
1a001cfa:	d326      	bcc.n	1a001d4a <xTaskIncrementTick+0xce>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001cfc:	1d37      	adds	r7, r6, #4
1a001cfe:	4638      	mov	r0, r7
1a001d00:	f7ff fcf3 	bl	1a0016ea <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
1a001d04:	6ab3      	ldr	r3, [r6, #40]	; 0x28
1a001d06:	b11b      	cbz	r3, 1a001d10 <xTaskIncrementTick+0x94>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a001d08:	f106 0018 	add.w	r0, r6, #24
1a001d0c:	f7ff fced 	bl	1a0016ea <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a001d10:	6af3      	ldr	r3, [r6, #44]	; 0x2c
1a001d12:	2201      	movs	r2, #1
1a001d14:	409a      	lsls	r2, r3
1a001d16:	491c      	ldr	r1, [pc, #112]	; (1a001d88 <xTaskIncrementTick+0x10c>)
1a001d18:	6808      	ldr	r0, [r1, #0]
1a001d1a:	4302      	orrs	r2, r0
1a001d1c:	600a      	str	r2, [r1, #0]
1a001d1e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001d22:	009a      	lsls	r2, r3, #2
1a001d24:	4639      	mov	r1, r7
1a001d26:	4817      	ldr	r0, [pc, #92]	; (1a001d84 <xTaskIncrementTick+0x108>)
1a001d28:	4410      	add	r0, r2
1a001d2a:	f7ff fcb8 	bl	1a00169e <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a001d2e:	6af2      	ldr	r2, [r6, #44]	; 0x2c
1a001d30:	4b13      	ldr	r3, [pc, #76]	; (1a001d80 <xTaskIncrementTick+0x104>)
1a001d32:	681b      	ldr	r3, [r3, #0]
1a001d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001d36:	429a      	cmp	r2, r3
1a001d38:	d2d4      	bcs.n	1a001ce4 <xTaskIncrementTick+0x68>
1a001d3a:	e7d4      	b.n	1a001ce6 <xTaskIncrementTick+0x6a>
BaseType_t xSwitchRequired = pdFALSE;
1a001d3c:	2400      	movs	r4, #0
1a001d3e:	e7d2      	b.n	1a001ce6 <xTaskIncrementTick+0x6a>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001d40:	4b0e      	ldr	r3, [pc, #56]	; (1a001d7c <xTaskIncrementTick+0x100>)
1a001d42:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a001d46:	601a      	str	r2, [r3, #0]
					break;
1a001d48:	e7c0      	b.n	1a001ccc <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
1a001d4a:	4a0c      	ldr	r2, [pc, #48]	; (1a001d7c <xTaskIncrementTick+0x100>)
1a001d4c:	6013      	str	r3, [r2, #0]
						break;
1a001d4e:	e7bd      	b.n	1a001ccc <xTaskIncrementTick+0x50>
		++uxPendedTicks;
1a001d50:	4a0e      	ldr	r2, [pc, #56]	; (1a001d8c <xTaskIncrementTick+0x110>)
1a001d52:	6813      	ldr	r3, [r2, #0]
1a001d54:	3301      	adds	r3, #1
1a001d56:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
1a001d58:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
1a001d5a:	4b0d      	ldr	r3, [pc, #52]	; (1a001d90 <xTaskIncrementTick+0x114>)
1a001d5c:	681b      	ldr	r3, [r3, #0]
1a001d5e:	b103      	cbz	r3, 1a001d62 <xTaskIncrementTick+0xe6>
			xSwitchRequired = pdTRUE;
1a001d60:	2401      	movs	r4, #1
}
1a001d62:	4620      	mov	r0, r4
1a001d64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a001d66:	bf00      	nop
1a001d68:	10003bf0 	.word	0x10003bf0
1a001d6c:	10003c6c 	.word	0x10003c6c
1a001d70:	10003b50 	.word	0x10003b50
1a001d74:	10003b54 	.word	0x10003b54
1a001d78:	10003c28 	.word	0x10003c28
1a001d7c:	10003c24 	.word	0x10003c24
1a001d80:	10003b4c 	.word	0x10003b4c
1a001d84:	10003b58 	.word	0x10003b58
1a001d88:	10003bf8 	.word	0x10003bf8
1a001d8c:	10003bec 	.word	0x10003bec
1a001d90:	10003c70 	.word	0x10003c70

1a001d94 <xTaskResumeAll>:
{
1a001d94:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
1a001d96:	4b33      	ldr	r3, [pc, #204]	; (1a001e64 <xTaskResumeAll+0xd0>)
1a001d98:	681b      	ldr	r3, [r3, #0]
1a001d9a:	b943      	cbnz	r3, 1a001dae <xTaskResumeAll+0x1a>
1a001d9c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001da0:	f383 8811 	msr	BASEPRI, r3
1a001da4:	f3bf 8f6f 	isb	sy
1a001da8:	f3bf 8f4f 	dsb	sy
1a001dac:	e7fe      	b.n	1a001dac <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
1a001dae:	f000 fe71 	bl	1a002a94 <vPortEnterCritical>
		--uxSchedulerSuspended;
1a001db2:	4b2c      	ldr	r3, [pc, #176]	; (1a001e64 <xTaskResumeAll+0xd0>)
1a001db4:	681a      	ldr	r2, [r3, #0]
1a001db6:	3a01      	subs	r2, #1
1a001db8:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001dba:	681b      	ldr	r3, [r3, #0]
1a001dbc:	2b00      	cmp	r3, #0
1a001dbe:	d14d      	bne.n	1a001e5c <xTaskResumeAll+0xc8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
1a001dc0:	4b29      	ldr	r3, [pc, #164]	; (1a001e68 <xTaskResumeAll+0xd4>)
1a001dc2:	681b      	ldr	r3, [r3, #0]
1a001dc4:	b923      	cbnz	r3, 1a001dd0 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
1a001dc6:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a001dc8:	f000 fe86 	bl	1a002ad8 <vPortExitCritical>
}
1a001dcc:	4620      	mov	r0, r4
1a001dce:	bd38      	pop	{r3, r4, r5, pc}
TCB_t *pxTCB = NULL;
1a001dd0:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
1a001dd2:	4b26      	ldr	r3, [pc, #152]	; (1a001e6c <xTaskResumeAll+0xd8>)
1a001dd4:	681b      	ldr	r3, [r3, #0]
1a001dd6:	b31b      	cbz	r3, 1a001e20 <xTaskResumeAll+0x8c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
1a001dd8:	4b24      	ldr	r3, [pc, #144]	; (1a001e6c <xTaskResumeAll+0xd8>)
1a001dda:	68db      	ldr	r3, [r3, #12]
1a001ddc:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a001dde:	f104 0018 	add.w	r0, r4, #24
1a001de2:	f7ff fc82 	bl	1a0016ea <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001de6:	1d25      	adds	r5, r4, #4
1a001de8:	4628      	mov	r0, r5
1a001dea:	f7ff fc7e 	bl	1a0016ea <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a001dee:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001df0:	2201      	movs	r2, #1
1a001df2:	409a      	lsls	r2, r3
1a001df4:	491e      	ldr	r1, [pc, #120]	; (1a001e70 <xTaskResumeAll+0xdc>)
1a001df6:	6808      	ldr	r0, [r1, #0]
1a001df8:	4302      	orrs	r2, r0
1a001dfa:	600a      	str	r2, [r1, #0]
1a001dfc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001e00:	009a      	lsls	r2, r3, #2
1a001e02:	4629      	mov	r1, r5
1a001e04:	481b      	ldr	r0, [pc, #108]	; (1a001e74 <xTaskResumeAll+0xe0>)
1a001e06:	4410      	add	r0, r2
1a001e08:	f7ff fc49 	bl	1a00169e <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a001e0c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001e0e:	4b1a      	ldr	r3, [pc, #104]	; (1a001e78 <xTaskResumeAll+0xe4>)
1a001e10:	681b      	ldr	r3, [r3, #0]
1a001e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001e14:	429a      	cmp	r2, r3
1a001e16:	d3dc      	bcc.n	1a001dd2 <xTaskResumeAll+0x3e>
						xYieldPending = pdTRUE;
1a001e18:	4b18      	ldr	r3, [pc, #96]	; (1a001e7c <xTaskResumeAll+0xe8>)
1a001e1a:	2201      	movs	r2, #1
1a001e1c:	601a      	str	r2, [r3, #0]
1a001e1e:	e7d8      	b.n	1a001dd2 <xTaskResumeAll+0x3e>
				if( pxTCB != NULL )
1a001e20:	b10c      	cbz	r4, 1a001e26 <xTaskResumeAll+0x92>
					prvResetNextTaskUnblockTime();
1a001e22:	f7ff fc9b 	bl	1a00175c <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
1a001e26:	4b16      	ldr	r3, [pc, #88]	; (1a001e80 <xTaskResumeAll+0xec>)
1a001e28:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
1a001e2a:	b154      	cbz	r4, 1a001e42 <xTaskResumeAll+0xae>
							if( xTaskIncrementTick() != pdFALSE )
1a001e2c:	f7ff ff26 	bl	1a001c7c <xTaskIncrementTick>
1a001e30:	b110      	cbz	r0, 1a001e38 <xTaskResumeAll+0xa4>
								xYieldPending = pdTRUE;
1a001e32:	4b12      	ldr	r3, [pc, #72]	; (1a001e7c <xTaskResumeAll+0xe8>)
1a001e34:	2201      	movs	r2, #1
1a001e36:	601a      	str	r2, [r3, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
1a001e38:	3c01      	subs	r4, #1
1a001e3a:	d1f7      	bne.n	1a001e2c <xTaskResumeAll+0x98>
						uxPendedTicks = 0;
1a001e3c:	4b10      	ldr	r3, [pc, #64]	; (1a001e80 <xTaskResumeAll+0xec>)
1a001e3e:	2200      	movs	r2, #0
1a001e40:	601a      	str	r2, [r3, #0]
				if( xYieldPending != pdFALSE )
1a001e42:	4b0e      	ldr	r3, [pc, #56]	; (1a001e7c <xTaskResumeAll+0xe8>)
1a001e44:	681b      	ldr	r3, [r3, #0]
1a001e46:	b15b      	cbz	r3, 1a001e60 <xTaskResumeAll+0xcc>
					taskYIELD_IF_USING_PREEMPTION();
1a001e48:	4b0e      	ldr	r3, [pc, #56]	; (1a001e84 <xTaskResumeAll+0xf0>)
1a001e4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001e4e:	601a      	str	r2, [r3, #0]
1a001e50:	f3bf 8f4f 	dsb	sy
1a001e54:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
1a001e58:	2401      	movs	r4, #1
1a001e5a:	e7b5      	b.n	1a001dc8 <xTaskResumeAll+0x34>
BaseType_t xAlreadyYielded = pdFALSE;
1a001e5c:	2400      	movs	r4, #0
1a001e5e:	e7b3      	b.n	1a001dc8 <xTaskResumeAll+0x34>
1a001e60:	2400      	movs	r4, #0
1a001e62:	e7b1      	b.n	1a001dc8 <xTaskResumeAll+0x34>
1a001e64:	10003bf0 	.word	0x10003bf0
1a001e68:	10003be4 	.word	0x10003be4
1a001e6c:	10003c2c 	.word	0x10003c2c
1a001e70:	10003bf8 	.word	0x10003bf8
1a001e74:	10003b58 	.word	0x10003b58
1a001e78:	10003b4c 	.word	0x10003b4c
1a001e7c:	10003c70 	.word	0x10003c70
1a001e80:	10003bec 	.word	0x10003bec
1a001e84:	e000ed04 	.word	0xe000ed04

1a001e88 <vTaskDelay>:
	{
1a001e88:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
1a001e8a:	b1a8      	cbz	r0, 1a001eb8 <vTaskDelay+0x30>
1a001e8c:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
1a001e8e:	4b0f      	ldr	r3, [pc, #60]	; (1a001ecc <vTaskDelay+0x44>)
1a001e90:	681b      	ldr	r3, [r3, #0]
1a001e92:	b143      	cbz	r3, 1a001ea6 <vTaskDelay+0x1e>
1a001e94:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001e98:	f383 8811 	msr	BASEPRI, r3
1a001e9c:	f3bf 8f6f 	isb	sy
1a001ea0:	f3bf 8f4f 	dsb	sy
1a001ea4:	e7fe      	b.n	1a001ea4 <vTaskDelay+0x1c>
			vTaskSuspendAll();
1a001ea6:	f7ff fedb 	bl	1a001c60 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
1a001eaa:	2100      	movs	r1, #0
1a001eac:	4620      	mov	r0, r4
1a001eae:	f7ff fd95 	bl	1a0019dc <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
1a001eb2:	f7ff ff6f 	bl	1a001d94 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
1a001eb6:	b938      	cbnz	r0, 1a001ec8 <vTaskDelay+0x40>
			portYIELD_WITHIN_API();
1a001eb8:	4b05      	ldr	r3, [pc, #20]	; (1a001ed0 <vTaskDelay+0x48>)
1a001eba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001ebe:	601a      	str	r2, [r3, #0]
1a001ec0:	f3bf 8f4f 	dsb	sy
1a001ec4:	f3bf 8f6f 	isb	sy
	}
1a001ec8:	bd10      	pop	{r4, pc}
1a001eca:	bf00      	nop
1a001ecc:	10003bf0 	.word	0x10003bf0
1a001ed0:	e000ed04 	.word	0xe000ed04

1a001ed4 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
1a001ed4:	4b2c      	ldr	r3, [pc, #176]	; (1a001f88 <vTaskSwitchContext+0xb4>)
1a001ed6:	681b      	ldr	r3, [r3, #0]
1a001ed8:	b11b      	cbz	r3, 1a001ee2 <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
1a001eda:	4b2c      	ldr	r3, [pc, #176]	; (1a001f8c <vTaskSwitchContext+0xb8>)
1a001edc:	2201      	movs	r2, #1
1a001ede:	601a      	str	r2, [r3, #0]
1a001ee0:	4770      	bx	lr
{
1a001ee2:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
1a001ee4:	4b29      	ldr	r3, [pc, #164]	; (1a001f8c <vTaskSwitchContext+0xb8>)
1a001ee6:	2200      	movs	r2, #0
1a001ee8:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
1a001eea:	4b29      	ldr	r3, [pc, #164]	; (1a001f90 <vTaskSwitchContext+0xbc>)
1a001eec:	681b      	ldr	r3, [r3, #0]
1a001eee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1a001ef0:	681a      	ldr	r2, [r3, #0]
1a001ef2:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a001ef6:	d103      	bne.n	1a001f00 <vTaskSwitchContext+0x2c>
1a001ef8:	685a      	ldr	r2, [r3, #4]
1a001efa:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a001efe:	d01b      	beq.n	1a001f38 <vTaskSwitchContext+0x64>
1a001f00:	4b23      	ldr	r3, [pc, #140]	; (1a001f90 <vTaskSwitchContext+0xbc>)
1a001f02:	6818      	ldr	r0, [r3, #0]
1a001f04:	6819      	ldr	r1, [r3, #0]
1a001f06:	3134      	adds	r1, #52	; 0x34
1a001f08:	f7ff fc1c 	bl	1a001744 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a001f0c:	4b21      	ldr	r3, [pc, #132]	; (1a001f94 <vTaskSwitchContext+0xc0>)
1a001f0e:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
1a001f10:	fab3 f383 	clz	r3, r3
1a001f14:	b2db      	uxtb	r3, r3
1a001f16:	f1c3 031f 	rsb	r3, r3, #31
1a001f1a:	eb03 0183 	add.w	r1, r3, r3, lsl #2
1a001f1e:	008a      	lsls	r2, r1, #2
1a001f20:	491d      	ldr	r1, [pc, #116]	; (1a001f98 <vTaskSwitchContext+0xc4>)
1a001f22:	588a      	ldr	r2, [r1, r2]
1a001f24:	b98a      	cbnz	r2, 1a001f4a <vTaskSwitchContext+0x76>
	__asm volatile
1a001f26:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001f2a:	f383 8811 	msr	BASEPRI, r3
1a001f2e:	f3bf 8f6f 	isb	sy
1a001f32:	f3bf 8f4f 	dsb	sy
1a001f36:	e7fe      	b.n	1a001f36 <vTaskSwitchContext+0x62>
		taskCHECK_FOR_STACK_OVERFLOW();
1a001f38:	689a      	ldr	r2, [r3, #8]
1a001f3a:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a001f3e:	d1df      	bne.n	1a001f00 <vTaskSwitchContext+0x2c>
1a001f40:	68db      	ldr	r3, [r3, #12]
1a001f42:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
1a001f46:	d1db      	bne.n	1a001f00 <vTaskSwitchContext+0x2c>
1a001f48:	e7e0      	b.n	1a001f0c <vTaskSwitchContext+0x38>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a001f4a:	4813      	ldr	r0, [pc, #76]	; (1a001f98 <vTaskSwitchContext+0xc4>)
1a001f4c:	009a      	lsls	r2, r3, #2
1a001f4e:	18d4      	adds	r4, r2, r3
1a001f50:	00a1      	lsls	r1, r4, #2
1a001f52:	4401      	add	r1, r0
1a001f54:	684c      	ldr	r4, [r1, #4]
1a001f56:	6864      	ldr	r4, [r4, #4]
1a001f58:	604c      	str	r4, [r1, #4]
1a001f5a:	441a      	add	r2, r3
1a001f5c:	0091      	lsls	r1, r2, #2
1a001f5e:	3108      	adds	r1, #8
1a001f60:	4408      	add	r0, r1
1a001f62:	4284      	cmp	r4, r0
1a001f64:	d009      	beq.n	1a001f7a <vTaskSwitchContext+0xa6>
1a001f66:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001f6a:	009a      	lsls	r2, r3, #2
1a001f6c:	4b0a      	ldr	r3, [pc, #40]	; (1a001f98 <vTaskSwitchContext+0xc4>)
1a001f6e:	4413      	add	r3, r2
1a001f70:	685b      	ldr	r3, [r3, #4]
1a001f72:	68da      	ldr	r2, [r3, #12]
1a001f74:	4b06      	ldr	r3, [pc, #24]	; (1a001f90 <vTaskSwitchContext+0xbc>)
1a001f76:	601a      	str	r2, [r3, #0]
}
1a001f78:	bd10      	pop	{r4, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a001f7a:	6861      	ldr	r1, [r4, #4]
1a001f7c:	4806      	ldr	r0, [pc, #24]	; (1a001f98 <vTaskSwitchContext+0xc4>)
1a001f7e:	2214      	movs	r2, #20
1a001f80:	fb02 0203 	mla	r2, r2, r3, r0
1a001f84:	6051      	str	r1, [r2, #4]
1a001f86:	e7ee      	b.n	1a001f66 <vTaskSwitchContext+0x92>
1a001f88:	10003bf0 	.word	0x10003bf0
1a001f8c:	10003c70 	.word	0x10003c70
1a001f90:	10003b4c 	.word	0x10003b4c
1a001f94:	10003bf8 	.word	0x10003bf8
1a001f98:	10003b58 	.word	0x10003b58

1a001f9c <vTaskSuspend>:
	{
1a001f9c:	b538      	push	{r3, r4, r5, lr}
1a001f9e:	4604      	mov	r4, r0
		taskENTER_CRITICAL();
1a001fa0:	f000 fd78 	bl	1a002a94 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
1a001fa4:	b364      	cbz	r4, 1a002000 <vTaskSuspend+0x64>
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a001fa6:	1d25      	adds	r5, r4, #4
1a001fa8:	4628      	mov	r0, r5
1a001faa:	f7ff fb9e 	bl	1a0016ea <uxListRemove>
1a001fae:	b970      	cbnz	r0, 1a001fce <vTaskSuspend+0x32>
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a001fb0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001fb2:	eb02 0182 	add.w	r1, r2, r2, lsl #2
1a001fb6:	008b      	lsls	r3, r1, #2
1a001fb8:	492b      	ldr	r1, [pc, #172]	; (1a002068 <vTaskSuspend+0xcc>)
1a001fba:	58cb      	ldr	r3, [r1, r3]
1a001fbc:	b93b      	cbnz	r3, 1a001fce <vTaskSuspend+0x32>
1a001fbe:	2301      	movs	r3, #1
1a001fc0:	fa03 f202 	lsl.w	r2, r3, r2
1a001fc4:	4929      	ldr	r1, [pc, #164]	; (1a00206c <vTaskSuspend+0xd0>)
1a001fc6:	680b      	ldr	r3, [r1, #0]
1a001fc8:	ea23 0302 	bic.w	r3, r3, r2
1a001fcc:	600b      	str	r3, [r1, #0]
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
1a001fce:	6aa3      	ldr	r3, [r4, #40]	; 0x28
1a001fd0:	b11b      	cbz	r3, 1a001fda <vTaskSuspend+0x3e>
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a001fd2:	f104 0018 	add.w	r0, r4, #24
1a001fd6:	f7ff fb88 	bl	1a0016ea <uxListRemove>
			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
1a001fda:	4629      	mov	r1, r5
1a001fdc:	4824      	ldr	r0, [pc, #144]	; (1a002070 <vTaskSuspend+0xd4>)
1a001fde:	f7ff fb5e 	bl	1a00169e <vListInsertEnd>
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
1a001fe2:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
1a001fe6:	b2db      	uxtb	r3, r3
1a001fe8:	2b01      	cmp	r3, #1
1a001fea:	d00c      	beq.n	1a002006 <vTaskSuspend+0x6a>
		taskEXIT_CRITICAL();
1a001fec:	f000 fd74 	bl	1a002ad8 <vPortExitCritical>
		if( xSchedulerRunning != pdFALSE )
1a001ff0:	4b20      	ldr	r3, [pc, #128]	; (1a002074 <vTaskSuspend+0xd8>)
1a001ff2:	681b      	ldr	r3, [r3, #0]
1a001ff4:	b95b      	cbnz	r3, 1a00200e <vTaskSuspend+0x72>
		if( pxTCB == pxCurrentTCB )
1a001ff6:	4b20      	ldr	r3, [pc, #128]	; (1a002078 <vTaskSuspend+0xdc>)
1a001ff8:	681b      	ldr	r3, [r3, #0]
1a001ffa:	42a3      	cmp	r3, r4
1a001ffc:	d00e      	beq.n	1a00201c <vTaskSuspend+0x80>
	}
1a001ffe:	bd38      	pop	{r3, r4, r5, pc}
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
1a002000:	4b1d      	ldr	r3, [pc, #116]	; (1a002078 <vTaskSuspend+0xdc>)
1a002002:	681c      	ldr	r4, [r3, #0]
1a002004:	e7cf      	b.n	1a001fa6 <vTaskSuspend+0xa>
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
1a002006:	2300      	movs	r3, #0
1a002008:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
1a00200c:	e7ee      	b.n	1a001fec <vTaskSuspend+0x50>
			taskENTER_CRITICAL();
1a00200e:	f000 fd41 	bl	1a002a94 <vPortEnterCritical>
				prvResetNextTaskUnblockTime();
1a002012:	f7ff fba3 	bl	1a00175c <prvResetNextTaskUnblockTime>
			taskEXIT_CRITICAL();
1a002016:	f000 fd5f 	bl	1a002ad8 <vPortExitCritical>
1a00201a:	e7ec      	b.n	1a001ff6 <vTaskSuspend+0x5a>
			if( xSchedulerRunning != pdFALSE )
1a00201c:	4b15      	ldr	r3, [pc, #84]	; (1a002074 <vTaskSuspend+0xd8>)
1a00201e:	681b      	ldr	r3, [r3, #0]
1a002020:	b1a3      	cbz	r3, 1a00204c <vTaskSuspend+0xb0>
				configASSERT( uxSchedulerSuspended == 0 );
1a002022:	4b16      	ldr	r3, [pc, #88]	; (1a00207c <vTaskSuspend+0xe0>)
1a002024:	681b      	ldr	r3, [r3, #0]
1a002026:	b143      	cbz	r3, 1a00203a <vTaskSuspend+0x9e>
1a002028:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00202c:	f383 8811 	msr	BASEPRI, r3
1a002030:	f3bf 8f6f 	isb	sy
1a002034:	f3bf 8f4f 	dsb	sy
1a002038:	e7fe      	b.n	1a002038 <vTaskSuspend+0x9c>
				portYIELD_WITHIN_API();
1a00203a:	4b11      	ldr	r3, [pc, #68]	; (1a002080 <vTaskSuspend+0xe4>)
1a00203c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a002040:	601a      	str	r2, [r3, #0]
1a002042:	f3bf 8f4f 	dsb	sy
1a002046:	f3bf 8f6f 	isb	sy
1a00204a:	e7d8      	b.n	1a001ffe <vTaskSuspend+0x62>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
1a00204c:	4b08      	ldr	r3, [pc, #32]	; (1a002070 <vTaskSuspend+0xd4>)
1a00204e:	681a      	ldr	r2, [r3, #0]
1a002050:	4b0c      	ldr	r3, [pc, #48]	; (1a002084 <vTaskSuspend+0xe8>)
1a002052:	681b      	ldr	r3, [r3, #0]
1a002054:	429a      	cmp	r2, r3
1a002056:	d103      	bne.n	1a002060 <vTaskSuspend+0xc4>
					pxCurrentTCB = NULL;
1a002058:	4b07      	ldr	r3, [pc, #28]	; (1a002078 <vTaskSuspend+0xdc>)
1a00205a:	2200      	movs	r2, #0
1a00205c:	601a      	str	r2, [r3, #0]
1a00205e:	e7ce      	b.n	1a001ffe <vTaskSuspend+0x62>
					vTaskSwitchContext();
1a002060:	f7ff ff38 	bl	1a001ed4 <vTaskSwitchContext>
	}
1a002064:	e7cb      	b.n	1a001ffe <vTaskSuspend+0x62>
1a002066:	bf00      	nop
1a002068:	10003b58 	.word	0x10003b58
1a00206c:	10003bf8 	.word	0x10003bf8
1a002070:	10003c44 	.word	0x10003c44
1a002074:	10003c40 	.word	0x10003c40
1a002078:	10003b4c 	.word	0x10003b4c
1a00207c:	10003bf0 	.word	0x10003bf0
1a002080:	e000ed04 	.word	0xe000ed04
1a002084:	10003be4 	.word	0x10003be4

1a002088 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
1a002088:	b940      	cbnz	r0, 1a00209c <vTaskPlaceOnEventList+0x14>
1a00208a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00208e:	f383 8811 	msr	BASEPRI, r3
1a002092:	f3bf 8f6f 	isb	sy
1a002096:	f3bf 8f4f 	dsb	sy
1a00209a:	e7fe      	b.n	1a00209a <vTaskPlaceOnEventList+0x12>
{
1a00209c:	b510      	push	{r4, lr}
1a00209e:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a0020a0:	4b04      	ldr	r3, [pc, #16]	; (1a0020b4 <vTaskPlaceOnEventList+0x2c>)
1a0020a2:	6819      	ldr	r1, [r3, #0]
1a0020a4:	3118      	adds	r1, #24
1a0020a6:	f7ff fb06 	bl	1a0016b6 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
1a0020aa:	2101      	movs	r1, #1
1a0020ac:	4620      	mov	r0, r4
1a0020ae:	f7ff fc95 	bl	1a0019dc <prvAddCurrentTaskToDelayedList>
}
1a0020b2:	bd10      	pop	{r4, pc}
1a0020b4:	10003b4c 	.word	0x10003b4c

1a0020b8 <vTaskPlaceOnEventListRestricted>:
	{
1a0020b8:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
1a0020ba:	b940      	cbnz	r0, 1a0020ce <vTaskPlaceOnEventListRestricted+0x16>
1a0020bc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0020c0:	f383 8811 	msr	BASEPRI, r3
1a0020c4:	f3bf 8f6f 	isb	sy
1a0020c8:	f3bf 8f4f 	dsb	sy
1a0020cc:	e7fe      	b.n	1a0020cc <vTaskPlaceOnEventListRestricted+0x14>
1a0020ce:	460c      	mov	r4, r1
1a0020d0:	4615      	mov	r5, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a0020d2:	4a06      	ldr	r2, [pc, #24]	; (1a0020ec <vTaskPlaceOnEventListRestricted+0x34>)
1a0020d4:	6811      	ldr	r1, [r2, #0]
1a0020d6:	3118      	adds	r1, #24
1a0020d8:	f7ff fae1 	bl	1a00169e <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
1a0020dc:	b10d      	cbz	r5, 1a0020e2 <vTaskPlaceOnEventListRestricted+0x2a>
			xTicksToWait = portMAX_DELAY;
1a0020de:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
1a0020e2:	4629      	mov	r1, r5
1a0020e4:	4620      	mov	r0, r4
1a0020e6:	f7ff fc79 	bl	1a0019dc <prvAddCurrentTaskToDelayedList>
	}
1a0020ea:	bd38      	pop	{r3, r4, r5, pc}
1a0020ec:	10003b4c 	.word	0x10003b4c

1a0020f0 <xTaskRemoveFromEventList>:
{
1a0020f0:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
1a0020f2:	68c3      	ldr	r3, [r0, #12]
1a0020f4:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
1a0020f6:	b944      	cbnz	r4, 1a00210a <xTaskRemoveFromEventList+0x1a>
1a0020f8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0020fc:	f383 8811 	msr	BASEPRI, r3
1a002100:	f3bf 8f6f 	isb	sy
1a002104:	f3bf 8f4f 	dsb	sy
1a002108:	e7fe      	b.n	1a002108 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
1a00210a:	f104 0518 	add.w	r5, r4, #24
1a00210e:	4628      	mov	r0, r5
1a002110:	f7ff faeb 	bl	1a0016ea <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a002114:	4b13      	ldr	r3, [pc, #76]	; (1a002164 <xTaskRemoveFromEventList+0x74>)
1a002116:	681b      	ldr	r3, [r3, #0]
1a002118:	b9e3      	cbnz	r3, 1a002154 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
1a00211a:	1d25      	adds	r5, r4, #4
1a00211c:	4628      	mov	r0, r5
1a00211e:	f7ff fae4 	bl	1a0016ea <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
1a002122:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a002124:	2201      	movs	r2, #1
1a002126:	409a      	lsls	r2, r3
1a002128:	490f      	ldr	r1, [pc, #60]	; (1a002168 <xTaskRemoveFromEventList+0x78>)
1a00212a:	6808      	ldr	r0, [r1, #0]
1a00212c:	4302      	orrs	r2, r0
1a00212e:	600a      	str	r2, [r1, #0]
1a002130:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a002134:	009a      	lsls	r2, r3, #2
1a002136:	4629      	mov	r1, r5
1a002138:	480c      	ldr	r0, [pc, #48]	; (1a00216c <xTaskRemoveFromEventList+0x7c>)
1a00213a:	4410      	add	r0, r2
1a00213c:	f7ff faaf 	bl	1a00169e <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
1a002140:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a002142:	4b0b      	ldr	r3, [pc, #44]	; (1a002170 <xTaskRemoveFromEventList+0x80>)
1a002144:	681b      	ldr	r3, [r3, #0]
1a002146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a002148:	429a      	cmp	r2, r3
1a00214a:	d908      	bls.n	1a00215e <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
1a00214c:	2001      	movs	r0, #1
1a00214e:	4b09      	ldr	r3, [pc, #36]	; (1a002174 <xTaskRemoveFromEventList+0x84>)
1a002150:	6018      	str	r0, [r3, #0]
}
1a002152:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
1a002154:	4629      	mov	r1, r5
1a002156:	4808      	ldr	r0, [pc, #32]	; (1a002178 <xTaskRemoveFromEventList+0x88>)
1a002158:	f7ff faa1 	bl	1a00169e <vListInsertEnd>
1a00215c:	e7f0      	b.n	1a002140 <xTaskRemoveFromEventList+0x50>
		xReturn = pdFALSE;
1a00215e:	2000      	movs	r0, #0
	return xReturn;
1a002160:	e7f7      	b.n	1a002152 <xTaskRemoveFromEventList+0x62>
1a002162:	bf00      	nop
1a002164:	10003bf0 	.word	0x10003bf0
1a002168:	10003bf8 	.word	0x10003bf8
1a00216c:	10003b58 	.word	0x10003b58
1a002170:	10003b4c 	.word	0x10003b4c
1a002174:	10003c70 	.word	0x10003c70
1a002178:	10003c2c 	.word	0x10003c2c

1a00217c <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
1a00217c:	4b03      	ldr	r3, [pc, #12]	; (1a00218c <vTaskInternalSetTimeOutState+0x10>)
1a00217e:	681b      	ldr	r3, [r3, #0]
1a002180:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
1a002182:	4b03      	ldr	r3, [pc, #12]	; (1a002190 <vTaskInternalSetTimeOutState+0x14>)
1a002184:	681b      	ldr	r3, [r3, #0]
1a002186:	6043      	str	r3, [r0, #4]
}
1a002188:	4770      	bx	lr
1a00218a:	bf00      	nop
1a00218c:	10003c28 	.word	0x10003c28
1a002190:	10003c6c 	.word	0x10003c6c

1a002194 <xTaskCheckForTimeOut>:
{
1a002194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
1a002196:	b150      	cbz	r0, 1a0021ae <xTaskCheckForTimeOut+0x1a>
1a002198:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
1a00219a:	b989      	cbnz	r1, 1a0021c0 <xTaskCheckForTimeOut+0x2c>
1a00219c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0021a0:	f383 8811 	msr	BASEPRI, r3
1a0021a4:	f3bf 8f6f 	isb	sy
1a0021a8:	f3bf 8f4f 	dsb	sy
1a0021ac:	e7fe      	b.n	1a0021ac <xTaskCheckForTimeOut+0x18>
1a0021ae:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0021b2:	f383 8811 	msr	BASEPRI, r3
1a0021b6:	f3bf 8f6f 	isb	sy
1a0021ba:	f3bf 8f4f 	dsb	sy
1a0021be:	e7fe      	b.n	1a0021be <xTaskCheckForTimeOut+0x2a>
1a0021c0:	460c      	mov	r4, r1
	taskENTER_CRITICAL();
1a0021c2:	f000 fc67 	bl	1a002a94 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
1a0021c6:	4b11      	ldr	r3, [pc, #68]	; (1a00220c <xTaskCheckForTimeOut+0x78>)
1a0021c8:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
1a0021ca:	6868      	ldr	r0, [r5, #4]
1a0021cc:	1a0a      	subs	r2, r1, r0
			if( *pxTicksToWait == portMAX_DELAY )
1a0021ce:	6823      	ldr	r3, [r4, #0]
1a0021d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a0021d4:	d016      	beq.n	1a002204 <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
1a0021d6:	682f      	ldr	r7, [r5, #0]
1a0021d8:	4e0d      	ldr	r6, [pc, #52]	; (1a002210 <xTaskCheckForTimeOut+0x7c>)
1a0021da:	6836      	ldr	r6, [r6, #0]
1a0021dc:	42b7      	cmp	r7, r6
1a0021de:	d001      	beq.n	1a0021e4 <xTaskCheckForTimeOut+0x50>
1a0021e0:	4288      	cmp	r0, r1
1a0021e2:	d911      	bls.n	1a002208 <xTaskCheckForTimeOut+0x74>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
1a0021e4:	4293      	cmp	r3, r2
1a0021e6:	d803      	bhi.n	1a0021f0 <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait = 0;
1a0021e8:	2300      	movs	r3, #0
1a0021ea:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
1a0021ec:	2401      	movs	r4, #1
1a0021ee:	e005      	b.n	1a0021fc <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= xElapsedTime;
1a0021f0:	1a9b      	subs	r3, r3, r2
1a0021f2:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
1a0021f4:	4628      	mov	r0, r5
1a0021f6:	f7ff ffc1 	bl	1a00217c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
1a0021fa:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a0021fc:	f000 fc6c 	bl	1a002ad8 <vPortExitCritical>
}
1a002200:	4620      	mov	r0, r4
1a002202:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				xReturn = pdFALSE;
1a002204:	2400      	movs	r4, #0
1a002206:	e7f9      	b.n	1a0021fc <xTaskCheckForTimeOut+0x68>
			xReturn = pdTRUE;
1a002208:	2401      	movs	r4, #1
1a00220a:	e7f7      	b.n	1a0021fc <xTaskCheckForTimeOut+0x68>
1a00220c:	10003c6c 	.word	0x10003c6c
1a002210:	10003c28 	.word	0x10003c28

1a002214 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
1a002214:	4b01      	ldr	r3, [pc, #4]	; (1a00221c <vTaskMissedYield+0x8>)
1a002216:	2201      	movs	r2, #1
1a002218:	601a      	str	r2, [r3, #0]
}
1a00221a:	4770      	bx	lr
1a00221c:	10003c70 	.word	0x10003c70

1a002220 <vTaskGetInfo>:
	{
1a002220:	b570      	push	{r4, r5, r6, lr}
1a002222:	460c      	mov	r4, r1
1a002224:	4616      	mov	r6, r2
		pxTCB = prvGetTCBFromHandle( xTask );
1a002226:	4605      	mov	r5, r0
1a002228:	b1d0      	cbz	r0, 1a002260 <vTaskGetInfo+0x40>
		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
1a00222a:	6025      	str	r5, [r4, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
1a00222c:	f105 0234 	add.w	r2, r5, #52	; 0x34
1a002230:	6062      	str	r2, [r4, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
1a002232:	6aea      	ldr	r2, [r5, #44]	; 0x2c
1a002234:	6122      	str	r2, [r4, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
1a002236:	6b2a      	ldr	r2, [r5, #48]	; 0x30
1a002238:	61e2      	str	r2, [r4, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
1a00223a:	6caa      	ldr	r2, [r5, #72]	; 0x48
1a00223c:	60a2      	str	r2, [r4, #8]
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
1a00223e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
1a002240:	6162      	str	r2, [r4, #20]
			pxTaskStatus->ulRunTimeCounter = 0;
1a002242:	2200      	movs	r2, #0
1a002244:	61a2      	str	r2, [r4, #24]
		if( eState != eInvalid )
1a002246:	2b05      	cmp	r3, #5
1a002248:	d019      	beq.n	1a00227e <vTaskGetInfo+0x5e>
			if( pxTCB == pxCurrentTCB )
1a00224a:	4a12      	ldr	r2, [pc, #72]	; (1a002294 <vTaskGetInfo+0x74>)
1a00224c:	6812      	ldr	r2, [r2, #0]
1a00224e:	42aa      	cmp	r2, r5
1a002250:	d009      	beq.n	1a002266 <vTaskGetInfo+0x46>
				pxTaskStatus->eCurrentState = eState;
1a002252:	7323      	strb	r3, [r4, #12]
					if( eState == eSuspended )
1a002254:	2b03      	cmp	r3, #3
1a002256:	d009      	beq.n	1a00226c <vTaskGetInfo+0x4c>
		if( xGetFreeStackSpace != pdFALSE )
1a002258:	b9b6      	cbnz	r6, 1a002288 <vTaskGetInfo+0x68>
			pxTaskStatus->usStackHighWaterMark = 0;
1a00225a:	2300      	movs	r3, #0
1a00225c:	8423      	strh	r3, [r4, #32]
	}
1a00225e:	bd70      	pop	{r4, r5, r6, pc}
		pxTCB = prvGetTCBFromHandle( xTask );
1a002260:	4a0c      	ldr	r2, [pc, #48]	; (1a002294 <vTaskGetInfo+0x74>)
1a002262:	6815      	ldr	r5, [r2, #0]
1a002264:	e7e1      	b.n	1a00222a <vTaskGetInfo+0xa>
				pxTaskStatus->eCurrentState = eRunning;
1a002266:	2300      	movs	r3, #0
1a002268:	7323      	strb	r3, [r4, #12]
1a00226a:	e7f5      	b.n	1a002258 <vTaskGetInfo+0x38>
						vTaskSuspendAll();
1a00226c:	f7ff fcf8 	bl	1a001c60 <vTaskSuspendAll>
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
1a002270:	6aab      	ldr	r3, [r5, #40]	; 0x28
1a002272:	b10b      	cbz	r3, 1a002278 <vTaskGetInfo+0x58>
								pxTaskStatus->eCurrentState = eBlocked;
1a002274:	2302      	movs	r3, #2
1a002276:	7323      	strb	r3, [r4, #12]
						( void ) xTaskResumeAll();
1a002278:	f7ff fd8c 	bl	1a001d94 <xTaskResumeAll>
1a00227c:	e7ec      	b.n	1a002258 <vTaskGetInfo+0x38>
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
1a00227e:	4628      	mov	r0, r5
1a002280:	f7ff fc64 	bl	1a001b4c <eTaskGetState>
1a002284:	7320      	strb	r0, [r4, #12]
1a002286:	e7e7      	b.n	1a002258 <vTaskGetInfo+0x38>
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
1a002288:	6b28      	ldr	r0, [r5, #48]	; 0x30
1a00228a:	f7ff fa5d 	bl	1a001748 <prvTaskCheckFreeStackSpace>
1a00228e:	8420      	strh	r0, [r4, #32]
1a002290:	e7e5      	b.n	1a00225e <vTaskGetInfo+0x3e>
1a002292:	bf00      	nop
1a002294:	10003b4c 	.word	0x10003b4c

1a002298 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
1a002298:	4b05      	ldr	r3, [pc, #20]	; (1a0022b0 <xTaskGetSchedulerState+0x18>)
1a00229a:	681b      	ldr	r3, [r3, #0]
1a00229c:	b133      	cbz	r3, 1a0022ac <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a00229e:	4b05      	ldr	r3, [pc, #20]	; (1a0022b4 <xTaskGetSchedulerState+0x1c>)
1a0022a0:	681b      	ldr	r3, [r3, #0]
1a0022a2:	b10b      	cbz	r3, 1a0022a8 <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
1a0022a4:	2000      	movs	r0, #0
	}
1a0022a6:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
1a0022a8:	2002      	movs	r0, #2
1a0022aa:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
1a0022ac:	2001      	movs	r0, #1
1a0022ae:	4770      	bx	lr
1a0022b0:	10003c40 	.word	0x10003c40
1a0022b4:	10003bf0 	.word	0x10003bf0

1a0022b8 <xTaskPriorityInherit>:
		if( pxMutexHolder != NULL )
1a0022b8:	2800      	cmp	r0, #0
1a0022ba:	d050      	beq.n	1a00235e <xTaskPriorityInherit+0xa6>
	{
1a0022bc:	b538      	push	{r3, r4, r5, lr}
1a0022be:	4604      	mov	r4, r0
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
1a0022c0:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
1a0022c2:	4928      	ldr	r1, [pc, #160]	; (1a002364 <xTaskPriorityInherit+0xac>)
1a0022c4:	6809      	ldr	r1, [r1, #0]
1a0022c6:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
1a0022c8:	428a      	cmp	r2, r1
1a0022ca:	d23e      	bcs.n	1a00234a <xTaskPriorityInherit+0x92>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
1a0022cc:	6981      	ldr	r1, [r0, #24]
1a0022ce:	2900      	cmp	r1, #0
1a0022d0:	db05      	blt.n	1a0022de <xTaskPriorityInherit+0x26>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0022d2:	4924      	ldr	r1, [pc, #144]	; (1a002364 <xTaskPriorityInherit+0xac>)
1a0022d4:	6809      	ldr	r1, [r1, #0]
1a0022d6:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
1a0022d8:	f1c1 0107 	rsb	r1, r1, #7
1a0022dc:	6181      	str	r1, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
1a0022de:	6960      	ldr	r0, [r4, #20]
1a0022e0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
1a0022e4:	0091      	lsls	r1, r2, #2
1a0022e6:	4a20      	ldr	r2, [pc, #128]	; (1a002368 <xTaskPriorityInherit+0xb0>)
1a0022e8:	440a      	add	r2, r1
1a0022ea:	4290      	cmp	r0, r2
1a0022ec:	d005      	beq.n	1a0022fa <xTaskPriorityInherit+0x42>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
1a0022ee:	4a1d      	ldr	r2, [pc, #116]	; (1a002364 <xTaskPriorityInherit+0xac>)
1a0022f0:	6812      	ldr	r2, [r2, #0]
1a0022f2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
1a0022f4:	62e2      	str	r2, [r4, #44]	; 0x2c
				xReturn = pdTRUE;
1a0022f6:	2001      	movs	r0, #1
	}
1a0022f8:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a0022fa:	1d25      	adds	r5, r4, #4
1a0022fc:	4628      	mov	r0, r5
1a0022fe:	f7ff f9f4 	bl	1a0016ea <uxListRemove>
1a002302:	b968      	cbnz	r0, 1a002320 <xTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
1a002304:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a002306:	eb03 0183 	add.w	r1, r3, r3, lsl #2
1a00230a:	008a      	lsls	r2, r1, #2
1a00230c:	4916      	ldr	r1, [pc, #88]	; (1a002368 <xTaskPriorityInherit+0xb0>)
1a00230e:	588a      	ldr	r2, [r1, r2]
1a002310:	b932      	cbnz	r2, 1a002320 <xTaskPriorityInherit+0x68>
1a002312:	2201      	movs	r2, #1
1a002314:	409a      	lsls	r2, r3
1a002316:	4915      	ldr	r1, [pc, #84]	; (1a00236c <xTaskPriorityInherit+0xb4>)
1a002318:	680b      	ldr	r3, [r1, #0]
1a00231a:	ea23 0302 	bic.w	r3, r3, r2
1a00231e:	600b      	str	r3, [r1, #0]
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
1a002320:	4b10      	ldr	r3, [pc, #64]	; (1a002364 <xTaskPriorityInherit+0xac>)
1a002322:	681b      	ldr	r3, [r3, #0]
1a002324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a002326:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
1a002328:	2401      	movs	r4, #1
1a00232a:	fa04 f203 	lsl.w	r2, r4, r3
1a00232e:	490f      	ldr	r1, [pc, #60]	; (1a00236c <xTaskPriorityInherit+0xb4>)
1a002330:	6808      	ldr	r0, [r1, #0]
1a002332:	4302      	orrs	r2, r0
1a002334:	600a      	str	r2, [r1, #0]
1a002336:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00233a:	009a      	lsls	r2, r3, #2
1a00233c:	4629      	mov	r1, r5
1a00233e:	480a      	ldr	r0, [pc, #40]	; (1a002368 <xTaskPriorityInherit+0xb0>)
1a002340:	4410      	add	r0, r2
1a002342:	f7ff f9ac 	bl	1a00169e <vListInsertEnd>
				xReturn = pdTRUE;
1a002346:	4620      	mov	r0, r4
1a002348:	e7d6      	b.n	1a0022f8 <xTaskPriorityInherit+0x40>
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
1a00234a:	6d02      	ldr	r2, [r0, #80]	; 0x50
1a00234c:	4b05      	ldr	r3, [pc, #20]	; (1a002364 <xTaskPriorityInherit+0xac>)
1a00234e:	681b      	ldr	r3, [r3, #0]
1a002350:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a002352:	429a      	cmp	r2, r3
1a002354:	d201      	bcs.n	1a00235a <xTaskPriorityInherit+0xa2>
					xReturn = pdTRUE;
1a002356:	2001      	movs	r0, #1
		return xReturn;
1a002358:	e7ce      	b.n	1a0022f8 <xTaskPriorityInherit+0x40>
	BaseType_t xReturn = pdFALSE;
1a00235a:	2000      	movs	r0, #0
1a00235c:	e7cc      	b.n	1a0022f8 <xTaskPriorityInherit+0x40>
1a00235e:	2000      	movs	r0, #0
	}
1a002360:	4770      	bx	lr
1a002362:	bf00      	nop
1a002364:	10003b4c 	.word	0x10003b4c
1a002368:	10003b58 	.word	0x10003b58
1a00236c:	10003bf8 	.word	0x10003bf8

1a002370 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
1a002370:	2800      	cmp	r0, #0
1a002372:	d049      	beq.n	1a002408 <xTaskPriorityDisinherit+0x98>
	{
1a002374:	b538      	push	{r3, r4, r5, lr}
1a002376:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
1a002378:	4a26      	ldr	r2, [pc, #152]	; (1a002414 <xTaskPriorityDisinherit+0xa4>)
1a00237a:	6812      	ldr	r2, [r2, #0]
1a00237c:	4282      	cmp	r2, r0
1a00237e:	d008      	beq.n	1a002392 <xTaskPriorityDisinherit+0x22>
1a002380:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002384:	f383 8811 	msr	BASEPRI, r3
1a002388:	f3bf 8f6f 	isb	sy
1a00238c:	f3bf 8f4f 	dsb	sy
1a002390:	e7fe      	b.n	1a002390 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
1a002392:	6d42      	ldr	r2, [r0, #84]	; 0x54
1a002394:	b942      	cbnz	r2, 1a0023a8 <xTaskPriorityDisinherit+0x38>
1a002396:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00239a:	f383 8811 	msr	BASEPRI, r3
1a00239e:	f3bf 8f6f 	isb	sy
1a0023a2:	f3bf 8f4f 	dsb	sy
1a0023a6:	e7fe      	b.n	1a0023a6 <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
1a0023a8:	3a01      	subs	r2, #1
1a0023aa:	6542      	str	r2, [r0, #84]	; 0x54
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
1a0023ac:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
1a0023ae:	6d21      	ldr	r1, [r4, #80]	; 0x50
1a0023b0:	4288      	cmp	r0, r1
1a0023b2:	d02b      	beq.n	1a00240c <xTaskPriorityDisinherit+0x9c>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
1a0023b4:	bb62      	cbnz	r2, 1a002410 <xTaskPriorityDisinherit+0xa0>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a0023b6:	1d25      	adds	r5, r4, #4
1a0023b8:	4628      	mov	r0, r5
1a0023ba:	f7ff f996 	bl	1a0016ea <uxListRemove>
1a0023be:	b970      	cbnz	r0, 1a0023de <xTaskPriorityDisinherit+0x6e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a0023c0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a0023c2:	2314      	movs	r3, #20
1a0023c4:	fb03 f302 	mul.w	r3, r3, r2
1a0023c8:	4913      	ldr	r1, [pc, #76]	; (1a002418 <xTaskPriorityDisinherit+0xa8>)
1a0023ca:	58cb      	ldr	r3, [r1, r3]
1a0023cc:	b93b      	cbnz	r3, 1a0023de <xTaskPriorityDisinherit+0x6e>
1a0023ce:	2301      	movs	r3, #1
1a0023d0:	fa03 f202 	lsl.w	r2, r3, r2
1a0023d4:	4911      	ldr	r1, [pc, #68]	; (1a00241c <xTaskPriorityDisinherit+0xac>)
1a0023d6:	680b      	ldr	r3, [r1, #0]
1a0023d8:	ea23 0302 	bic.w	r3, r3, r2
1a0023dc:	600b      	str	r3, [r1, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
1a0023de:	6d23      	ldr	r3, [r4, #80]	; 0x50
1a0023e0:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0023e2:	f1c3 0207 	rsb	r2, r3, #7
1a0023e6:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
1a0023e8:	2401      	movs	r4, #1
1a0023ea:	fa04 f203 	lsl.w	r2, r4, r3
1a0023ee:	490b      	ldr	r1, [pc, #44]	; (1a00241c <xTaskPriorityDisinherit+0xac>)
1a0023f0:	6808      	ldr	r0, [r1, #0]
1a0023f2:	4302      	orrs	r2, r0
1a0023f4:	600a      	str	r2, [r1, #0]
1a0023f6:	4629      	mov	r1, r5
1a0023f8:	4a07      	ldr	r2, [pc, #28]	; (1a002418 <xTaskPriorityDisinherit+0xa8>)
1a0023fa:	2014      	movs	r0, #20
1a0023fc:	fb00 2003 	mla	r0, r0, r3, r2
1a002400:	f7ff f94d 	bl	1a00169e <vListInsertEnd>
					xReturn = pdTRUE;
1a002404:	4620      	mov	r0, r4
	}
1a002406:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
1a002408:	2000      	movs	r0, #0
	}
1a00240a:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
1a00240c:	2000      	movs	r0, #0
1a00240e:	e7fa      	b.n	1a002406 <xTaskPriorityDisinherit+0x96>
1a002410:	2000      	movs	r0, #0
		return xReturn;
1a002412:	e7f8      	b.n	1a002406 <xTaskPriorityDisinherit+0x96>
1a002414:	10003b4c 	.word	0x10003b4c
1a002418:	10003b58 	.word	0x10003b58
1a00241c:	10003bf8 	.word	0x10003bf8

1a002420 <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
1a002420:	2800      	cmp	r0, #0
1a002422:	d055      	beq.n	1a0024d0 <vTaskPriorityDisinheritAfterTimeout+0xb0>
	{
1a002424:	b538      	push	{r3, r4, r5, lr}
1a002426:	4603      	mov	r3, r0
			configASSERT( pxTCB->uxMutexesHeld );
1a002428:	6d40      	ldr	r0, [r0, #84]	; 0x54
1a00242a:	b940      	cbnz	r0, 1a00243e <vTaskPriorityDisinheritAfterTimeout+0x1e>
1a00242c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002430:	f383 8811 	msr	BASEPRI, r3
1a002434:	f3bf 8f6f 	isb	sy
1a002438:	f3bf 8f4f 	dsb	sy
1a00243c:	e7fe      	b.n	1a00243c <vTaskPriorityDisinheritAfterTimeout+0x1c>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
1a00243e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
1a002440:	428a      	cmp	r2, r1
1a002442:	d200      	bcs.n	1a002446 <vTaskPriorityDisinheritAfterTimeout+0x26>
				uxPriorityToUse = uxHighestPriorityWaitingTask;
1a002444:	460a      	mov	r2, r1
			if( pxTCB->uxPriority != uxPriorityToUse )
1a002446:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
1a002448:	4291      	cmp	r1, r2
1a00244a:	d001      	beq.n	1a002450 <vTaskPriorityDisinheritAfterTimeout+0x30>
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
1a00244c:	2801      	cmp	r0, #1
1a00244e:	d000      	beq.n	1a002452 <vTaskPriorityDisinheritAfterTimeout+0x32>
	}
1a002450:	bd38      	pop	{r3, r4, r5, pc}
					configASSERT( pxTCB != pxCurrentTCB );
1a002452:	4820      	ldr	r0, [pc, #128]	; (1a0024d4 <vTaskPriorityDisinheritAfterTimeout+0xb4>)
1a002454:	6800      	ldr	r0, [r0, #0]
1a002456:	4298      	cmp	r0, r3
1a002458:	d108      	bne.n	1a00246c <vTaskPriorityDisinheritAfterTimeout+0x4c>
1a00245a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00245e:	f383 8811 	msr	BASEPRI, r3
1a002462:	f3bf 8f6f 	isb	sy
1a002466:	f3bf 8f4f 	dsb	sy
1a00246a:	e7fe      	b.n	1a00246a <vTaskPriorityDisinheritAfterTimeout+0x4a>
					pxTCB->uxPriority = uxPriorityToUse;
1a00246c:	62da      	str	r2, [r3, #44]	; 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
1a00246e:	6998      	ldr	r0, [r3, #24]
1a002470:	2800      	cmp	r0, #0
1a002472:	db02      	blt.n	1a00247a <vTaskPriorityDisinheritAfterTimeout+0x5a>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a002474:	f1c2 0207 	rsb	r2, r2, #7
1a002478:	619a      	str	r2, [r3, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
1a00247a:	695a      	ldr	r2, [r3, #20]
1a00247c:	4816      	ldr	r0, [pc, #88]	; (1a0024d8 <vTaskPriorityDisinheritAfterTimeout+0xb8>)
1a00247e:	2414      	movs	r4, #20
1a002480:	fb04 0101 	mla	r1, r4, r1, r0
1a002484:	428a      	cmp	r2, r1
1a002486:	d1e3      	bne.n	1a002450 <vTaskPriorityDisinheritAfterTimeout+0x30>
1a002488:	461c      	mov	r4, r3
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a00248a:	1d1d      	adds	r5, r3, #4
1a00248c:	4628      	mov	r0, r5
1a00248e:	f7ff f92c 	bl	1a0016ea <uxListRemove>
1a002492:	b970      	cbnz	r0, 1a0024b2 <vTaskPriorityDisinheritAfterTimeout+0x92>
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a002494:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a002496:	2314      	movs	r3, #20
1a002498:	fb03 f302 	mul.w	r3, r3, r2
1a00249c:	490e      	ldr	r1, [pc, #56]	; (1a0024d8 <vTaskPriorityDisinheritAfterTimeout+0xb8>)
1a00249e:	58cb      	ldr	r3, [r1, r3]
1a0024a0:	b93b      	cbnz	r3, 1a0024b2 <vTaskPriorityDisinheritAfterTimeout+0x92>
1a0024a2:	2301      	movs	r3, #1
1a0024a4:	fa03 f202 	lsl.w	r2, r3, r2
1a0024a8:	490c      	ldr	r1, [pc, #48]	; (1a0024dc <vTaskPriorityDisinheritAfterTimeout+0xbc>)
1a0024aa:	680b      	ldr	r3, [r1, #0]
1a0024ac:	ea23 0302 	bic.w	r3, r3, r2
1a0024b0:	600b      	str	r3, [r1, #0]
						prvAddTaskToReadyList( pxTCB );
1a0024b2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a0024b4:	2301      	movs	r3, #1
1a0024b6:	4093      	lsls	r3, r2
1a0024b8:	4908      	ldr	r1, [pc, #32]	; (1a0024dc <vTaskPriorityDisinheritAfterTimeout+0xbc>)
1a0024ba:	6808      	ldr	r0, [r1, #0]
1a0024bc:	4303      	orrs	r3, r0
1a0024be:	600b      	str	r3, [r1, #0]
1a0024c0:	4629      	mov	r1, r5
1a0024c2:	4b05      	ldr	r3, [pc, #20]	; (1a0024d8 <vTaskPriorityDisinheritAfterTimeout+0xb8>)
1a0024c4:	2014      	movs	r0, #20
1a0024c6:	fb00 3002 	mla	r0, r0, r2, r3
1a0024ca:	f7ff f8e8 	bl	1a00169e <vListInsertEnd>
	}
1a0024ce:	e7bf      	b.n	1a002450 <vTaskPriorityDisinheritAfterTimeout+0x30>
1a0024d0:	4770      	bx	lr
1a0024d2:	bf00      	nop
1a0024d4:	10003b4c 	.word	0x10003b4c
1a0024d8:	10003b58 	.word	0x10003b58
1a0024dc:	10003bf8 	.word	0x10003bf8

1a0024e0 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
1a0024e0:	4b05      	ldr	r3, [pc, #20]	; (1a0024f8 <pvTaskIncrementMutexHeldCount+0x18>)
1a0024e2:	681b      	ldr	r3, [r3, #0]
1a0024e4:	b123      	cbz	r3, 1a0024f0 <pvTaskIncrementMutexHeldCount+0x10>
			( pxCurrentTCB->uxMutexesHeld )++;
1a0024e6:	4b04      	ldr	r3, [pc, #16]	; (1a0024f8 <pvTaskIncrementMutexHeldCount+0x18>)
1a0024e8:	681a      	ldr	r2, [r3, #0]
1a0024ea:	6d53      	ldr	r3, [r2, #84]	; 0x54
1a0024ec:	3301      	adds	r3, #1
1a0024ee:	6553      	str	r3, [r2, #84]	; 0x54
		return pxCurrentTCB;
1a0024f0:	4b01      	ldr	r3, [pc, #4]	; (1a0024f8 <pvTaskIncrementMutexHeldCount+0x18>)
1a0024f2:	6818      	ldr	r0, [r3, #0]
	}
1a0024f4:	4770      	bx	lr
1a0024f6:	bf00      	nop
1a0024f8:	10003b4c 	.word	0x10003b4c

1a0024fc <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
1a0024fc:	4b06      	ldr	r3, [pc, #24]	; (1a002518 <prvGetNextExpireTime+0x1c>)
1a0024fe:	681a      	ldr	r2, [r3, #0]
1a002500:	6813      	ldr	r3, [r2, #0]
1a002502:	fab3 f383 	clz	r3, r3
1a002506:	095b      	lsrs	r3, r3, #5
1a002508:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
1a00250a:	b913      	cbnz	r3, 1a002512 <prvGetNextExpireTime+0x16>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a00250c:	68d3      	ldr	r3, [r2, #12]
1a00250e:	6818      	ldr	r0, [r3, #0]
1a002510:	4770      	bx	lr
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
1a002512:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
1a002514:	4770      	bx	lr
1a002516:	bf00      	nop
1a002518:	10003c74 	.word	0x10003c74

1a00251c <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
1a00251c:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
1a00251e:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a002520:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
1a002522:	4291      	cmp	r1, r2
1a002524:	d80c      	bhi.n	1a002540 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a002526:	1ad2      	subs	r2, r2, r3
1a002528:	6983      	ldr	r3, [r0, #24]
1a00252a:	429a      	cmp	r2, r3
1a00252c:	d301      	bcc.n	1a002532 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
1a00252e:	2001      	movs	r0, #1
1a002530:	e010      	b.n	1a002554 <prvInsertTimerInActiveList+0x38>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
1a002532:	1d01      	adds	r1, r0, #4
1a002534:	4b09      	ldr	r3, [pc, #36]	; (1a00255c <prvInsertTimerInActiveList+0x40>)
1a002536:	6818      	ldr	r0, [r3, #0]
1a002538:	f7ff f8bd 	bl	1a0016b6 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a00253c:	2000      	movs	r0, #0
1a00253e:	e009      	b.n	1a002554 <prvInsertTimerInActiveList+0x38>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
1a002540:	429a      	cmp	r2, r3
1a002542:	d201      	bcs.n	1a002548 <prvInsertTimerInActiveList+0x2c>
1a002544:	4299      	cmp	r1, r3
1a002546:	d206      	bcs.n	1a002556 <prvInsertTimerInActiveList+0x3a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a002548:	1d01      	adds	r1, r0, #4
1a00254a:	4b05      	ldr	r3, [pc, #20]	; (1a002560 <prvInsertTimerInActiveList+0x44>)
1a00254c:	6818      	ldr	r0, [r3, #0]
1a00254e:	f7ff f8b2 	bl	1a0016b6 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a002552:	2000      	movs	r0, #0
		}
	}

	return xProcessTimerNow;
}
1a002554:	bd08      	pop	{r3, pc}
			xProcessTimerNow = pdTRUE;
1a002556:	2001      	movs	r0, #1
	return xProcessTimerNow;
1a002558:	e7fc      	b.n	1a002554 <prvInsertTimerInActiveList+0x38>
1a00255a:	bf00      	nop
1a00255c:	10003c78 	.word	0x10003c78
1a002560:	10003c74 	.word	0x10003c74

1a002564 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
1a002564:	b530      	push	{r4, r5, lr}
1a002566:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
1a002568:	f000 fa94 	bl	1a002a94 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
1a00256c:	4b11      	ldr	r3, [pc, #68]	; (1a0025b4 <prvCheckForValidListAndQueue+0x50>)
1a00256e:	681b      	ldr	r3, [r3, #0]
1a002570:	b11b      	cbz	r3, 1a00257a <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
1a002572:	f000 fab1 	bl	1a002ad8 <vPortExitCritical>
}
1a002576:	b003      	add	sp, #12
1a002578:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
1a00257a:	4d0f      	ldr	r5, [pc, #60]	; (1a0025b8 <prvCheckForValidListAndQueue+0x54>)
1a00257c:	4628      	mov	r0, r5
1a00257e:	f7ff f880 	bl	1a001682 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
1a002582:	4c0e      	ldr	r4, [pc, #56]	; (1a0025bc <prvCheckForValidListAndQueue+0x58>)
1a002584:	4620      	mov	r0, r4
1a002586:	f7ff f87c 	bl	1a001682 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
1a00258a:	4b0d      	ldr	r3, [pc, #52]	; (1a0025c0 <prvCheckForValidListAndQueue+0x5c>)
1a00258c:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
1a00258e:	4b0d      	ldr	r3, [pc, #52]	; (1a0025c4 <prvCheckForValidListAndQueue+0x60>)
1a002590:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
1a002592:	2300      	movs	r3, #0
1a002594:	9300      	str	r3, [sp, #0]
1a002596:	4b0c      	ldr	r3, [pc, #48]	; (1a0025c8 <prvCheckForValidListAndQueue+0x64>)
1a002598:	4a0c      	ldr	r2, [pc, #48]	; (1a0025cc <prvCheckForValidListAndQueue+0x68>)
1a00259a:	2110      	movs	r1, #16
1a00259c:	200a      	movs	r0, #10
1a00259e:	f7fe fd0e 	bl	1a000fbe <xQueueGenericCreateStatic>
1a0025a2:	4b04      	ldr	r3, [pc, #16]	; (1a0025b4 <prvCheckForValidListAndQueue+0x50>)
1a0025a4:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
1a0025a6:	2800      	cmp	r0, #0
1a0025a8:	d0e3      	beq.n	1a002572 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
1a0025aa:	4909      	ldr	r1, [pc, #36]	; (1a0025d0 <prvCheckForValidListAndQueue+0x6c>)
1a0025ac:	f7ff f82c 	bl	1a001608 <vQueueAddToRegistry>
1a0025b0:	e7df      	b.n	1a002572 <prvCheckForValidListAndQueue+0xe>
1a0025b2:	bf00      	nop
1a0025b4:	10003d98 	.word	0x10003d98
1a0025b8:	10003d1c 	.word	0x10003d1c
1a0025bc:	10003d30 	.word	0x10003d30
1a0025c0:	10003c74 	.word	0x10003c74
1a0025c4:	10003c78 	.word	0x10003c78
1a0025c8:	10003d48 	.word	0x10003d48
1a0025cc:	10003c7c 	.word	0x10003c7c
1a0025d0:	1a005814 	.word	0x1a005814

1a0025d4 <prvInitialiseNewTimer>:
{
1a0025d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0025d8:	9c07      	ldr	r4, [sp, #28]
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
1a0025da:	b941      	cbnz	r1, 1a0025ee <prvInitialiseNewTimer+0x1a>
1a0025dc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0025e0:	f383 8811 	msr	BASEPRI, r3
1a0025e4:	f3bf 8f6f 	isb	sy
1a0025e8:	f3bf 8f4f 	dsb	sy
1a0025ec:	e7fe      	b.n	1a0025ec <prvInitialiseNewTimer+0x18>
1a0025ee:	460f      	mov	r7, r1
	if( pxNewTimer != NULL )
1a0025f0:	b174      	cbz	r4, 1a002610 <prvInitialiseNewTimer+0x3c>
1a0025f2:	461d      	mov	r5, r3
1a0025f4:	4616      	mov	r6, r2
1a0025f6:	4680      	mov	r8, r0
		prvCheckForValidListAndQueue();
1a0025f8:	f7ff ffb4 	bl	1a002564 <prvCheckForValidListAndQueue>
		pxNewTimer->pcTimerName = pcTimerName;
1a0025fc:	f8c4 8000 	str.w	r8, [r4]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
1a002600:	61a7      	str	r7, [r4, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
1a002602:	61e6      	str	r6, [r4, #28]
		pxNewTimer->pvTimerID = pvTimerID;
1a002604:	6225      	str	r5, [r4, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
1a002606:	9b06      	ldr	r3, [sp, #24]
1a002608:	6263      	str	r3, [r4, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
1a00260a:	1d20      	adds	r0, r4, #4
1a00260c:	f7ff f844 	bl	1a001698 <vListInitialiseItem>
}
1a002610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

1a002614 <xTimerCreateTimerTask>:
{
1a002614:	b510      	push	{r4, lr}
1a002616:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
1a002618:	f7ff ffa4 	bl	1a002564 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
1a00261c:	4b12      	ldr	r3, [pc, #72]	; (1a002668 <xTimerCreateTimerTask+0x54>)
1a00261e:	681b      	ldr	r3, [r3, #0]
1a002620:	b1cb      	cbz	r3, 1a002656 <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
1a002622:	2400      	movs	r4, #0
1a002624:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
1a002626:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
1a002628:	aa07      	add	r2, sp, #28
1a00262a:	a906      	add	r1, sp, #24
1a00262c:	a805      	add	r0, sp, #20
1a00262e:	f7ff f87d 	bl	1a00172c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
1a002632:	9b05      	ldr	r3, [sp, #20]
1a002634:	9302      	str	r3, [sp, #8]
1a002636:	9b06      	ldr	r3, [sp, #24]
1a002638:	9301      	str	r3, [sp, #4]
1a00263a:	2304      	movs	r3, #4
1a00263c:	9300      	str	r3, [sp, #0]
1a00263e:	4623      	mov	r3, r4
1a002640:	9a07      	ldr	r2, [sp, #28]
1a002642:	490a      	ldr	r1, [pc, #40]	; (1a00266c <xTimerCreateTimerTask+0x58>)
1a002644:	480a      	ldr	r0, [pc, #40]	; (1a002670 <xTimerCreateTimerTask+0x5c>)
1a002646:	f7ff fa15 	bl	1a001a74 <xTaskCreateStatic>
1a00264a:	4b0a      	ldr	r3, [pc, #40]	; (1a002674 <xTimerCreateTimerTask+0x60>)
1a00264c:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
1a00264e:	b110      	cbz	r0, 1a002656 <xTimerCreateTimerTask+0x42>
}
1a002650:	2001      	movs	r0, #1
1a002652:	b008      	add	sp, #32
1a002654:	bd10      	pop	{r4, pc}
1a002656:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00265a:	f383 8811 	msr	BASEPRI, r3
1a00265e:	f3bf 8f6f 	isb	sy
1a002662:	f3bf 8f4f 	dsb	sy
1a002666:	e7fe      	b.n	1a002666 <xTimerCreateTimerTask+0x52>
1a002668:	10003d98 	.word	0x10003d98
1a00266c:	1a00581c 	.word	0x1a00581c
1a002670:	1a0029a5 	.word	0x1a0029a5
1a002674:	10003d9c 	.word	0x10003d9c

1a002678 <xTimerCreateStatic>:
	{
1a002678:	b530      	push	{r4, r5, lr}
1a00267a:	b085      	sub	sp, #20
1a00267c:	9c09      	ldr	r4, [sp, #36]	; 0x24
			volatile size_t xSize = sizeof( StaticTimer_t );
1a00267e:	2530      	movs	r5, #48	; 0x30
1a002680:	9503      	str	r5, [sp, #12]
			configASSERT( xSize == sizeof( Timer_t ) );
1a002682:	9d03      	ldr	r5, [sp, #12]
1a002684:	2d30      	cmp	r5, #48	; 0x30
1a002686:	d008      	beq.n	1a00269a <xTimerCreateStatic+0x22>
1a002688:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00268c:	f383 8811 	msr	BASEPRI, r3
1a002690:	f3bf 8f6f 	isb	sy
1a002694:	f3bf 8f4f 	dsb	sy
1a002698:	e7fe      	b.n	1a002698 <xTimerCreateStatic+0x20>
		configASSERT( pxTimerBuffer );
1a00269a:	b944      	cbnz	r4, 1a0026ae <xTimerCreateStatic+0x36>
1a00269c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0026a0:	f383 8811 	msr	BASEPRI, r3
1a0026a4:	f3bf 8f6f 	isb	sy
1a0026a8:	f3bf 8f4f 	dsb	sy
1a0026ac:	e7fe      	b.n	1a0026ac <xTimerCreateStatic+0x34>
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
1a0026ae:	9401      	str	r4, [sp, #4]
1a0026b0:	9d08      	ldr	r5, [sp, #32]
1a0026b2:	9500      	str	r5, [sp, #0]
1a0026b4:	f7ff ff8e 	bl	1a0025d4 <prvInitialiseNewTimer>
				pxNewTimer->ucStaticallyAllocated = pdTRUE;
1a0026b8:	2301      	movs	r3, #1
1a0026ba:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
	}
1a0026be:	4620      	mov	r0, r4
1a0026c0:	b005      	add	sp, #20
1a0026c2:	bd30      	pop	{r4, r5, pc}

1a0026c4 <xTimerGenericCommand>:
	configASSERT( xTimer );
1a0026c4:	b1c8      	cbz	r0, 1a0026fa <xTimerGenericCommand+0x36>
{
1a0026c6:	b530      	push	{r4, r5, lr}
1a0026c8:	b085      	sub	sp, #20
1a0026ca:	4615      	mov	r5, r2
1a0026cc:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
1a0026ce:	4a17      	ldr	r2, [pc, #92]	; (1a00272c <xTimerGenericCommand+0x68>)
1a0026d0:	6810      	ldr	r0, [r2, #0]
1a0026d2:	b340      	cbz	r0, 1a002726 <xTimerGenericCommand+0x62>
1a0026d4:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
1a0026d6:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
1a0026d8:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
1a0026da:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
1a0026dc:	2905      	cmp	r1, #5
1a0026de:	dc1d      	bgt.n	1a00271c <xTimerGenericCommand+0x58>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
1a0026e0:	f7ff fdda 	bl	1a002298 <xTaskGetSchedulerState>
1a0026e4:	2802      	cmp	r0, #2
1a0026e6:	d011      	beq.n	1a00270c <xTimerGenericCommand+0x48>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
1a0026e8:	2300      	movs	r3, #0
1a0026ea:	461a      	mov	r2, r3
1a0026ec:	4669      	mov	r1, sp
1a0026ee:	480f      	ldr	r0, [pc, #60]	; (1a00272c <xTimerGenericCommand+0x68>)
1a0026f0:	6800      	ldr	r0, [r0, #0]
1a0026f2:	f7fe fcd3 	bl	1a00109c <xQueueGenericSend>
}
1a0026f6:	b005      	add	sp, #20
1a0026f8:	bd30      	pop	{r4, r5, pc}
1a0026fa:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0026fe:	f383 8811 	msr	BASEPRI, r3
1a002702:	f3bf 8f6f 	isb	sy
1a002706:	f3bf 8f4f 	dsb	sy
1a00270a:	e7fe      	b.n	1a00270a <xTimerGenericCommand+0x46>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
1a00270c:	2300      	movs	r3, #0
1a00270e:	9a08      	ldr	r2, [sp, #32]
1a002710:	4669      	mov	r1, sp
1a002712:	4806      	ldr	r0, [pc, #24]	; (1a00272c <xTimerGenericCommand+0x68>)
1a002714:	6800      	ldr	r0, [r0, #0]
1a002716:	f7fe fcc1 	bl	1a00109c <xQueueGenericSend>
1a00271a:	e7ec      	b.n	1a0026f6 <xTimerGenericCommand+0x32>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
1a00271c:	2300      	movs	r3, #0
1a00271e:	4669      	mov	r1, sp
1a002720:	f7fe fd91 	bl	1a001246 <xQueueGenericSendFromISR>
1a002724:	e7e7      	b.n	1a0026f6 <xTimerGenericCommand+0x32>
BaseType_t xReturn = pdFAIL;
1a002726:	2000      	movs	r0, #0
	return xReturn;
1a002728:	e7e5      	b.n	1a0026f6 <xTimerGenericCommand+0x32>
1a00272a:	bf00      	nop
1a00272c:	10003d98 	.word	0x10003d98

1a002730 <prvSwitchTimerLists>:
{
1a002730:	b570      	push	{r4, r5, r6, lr}
1a002732:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
1a002734:	4b1a      	ldr	r3, [pc, #104]	; (1a0027a0 <prvSwitchTimerLists+0x70>)
1a002736:	681b      	ldr	r3, [r3, #0]
1a002738:	681a      	ldr	r2, [r3, #0]
1a00273a:	b352      	cbz	r2, 1a002792 <prvSwitchTimerLists+0x62>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a00273c:	68db      	ldr	r3, [r3, #12]
1a00273e:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a002740:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a002742:	1d25      	adds	r5, r4, #4
1a002744:	4628      	mov	r0, r5
1a002746:	f7fe ffd0 	bl	1a0016ea <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a00274a:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a00274c:	4620      	mov	r0, r4
1a00274e:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a002750:	69e3      	ldr	r3, [r4, #28]
1a002752:	2b01      	cmp	r3, #1
1a002754:	d1ee      	bne.n	1a002734 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
1a002756:	69a3      	ldr	r3, [r4, #24]
1a002758:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
1a00275a:	429e      	cmp	r6, r3
1a00275c:	d207      	bcs.n	1a00276e <prvSwitchTimerLists+0x3e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
1a00275e:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a002760:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a002762:	4629      	mov	r1, r5
1a002764:	4b0e      	ldr	r3, [pc, #56]	; (1a0027a0 <prvSwitchTimerLists+0x70>)
1a002766:	6818      	ldr	r0, [r3, #0]
1a002768:	f7fe ffa5 	bl	1a0016b6 <vListInsert>
1a00276c:	e7e2      	b.n	1a002734 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a00276e:	2100      	movs	r1, #0
1a002770:	9100      	str	r1, [sp, #0]
1a002772:	460b      	mov	r3, r1
1a002774:	4632      	mov	r2, r6
1a002776:	4620      	mov	r0, r4
1a002778:	f7ff ffa4 	bl	1a0026c4 <xTimerGenericCommand>
				configASSERT( xResult );
1a00277c:	2800      	cmp	r0, #0
1a00277e:	d1d9      	bne.n	1a002734 <prvSwitchTimerLists+0x4>
1a002780:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002784:	f383 8811 	msr	BASEPRI, r3
1a002788:	f3bf 8f6f 	isb	sy
1a00278c:	f3bf 8f4f 	dsb	sy
1a002790:	e7fe      	b.n	1a002790 <prvSwitchTimerLists+0x60>
	pxCurrentTimerList = pxOverflowTimerList;
1a002792:	4a04      	ldr	r2, [pc, #16]	; (1a0027a4 <prvSwitchTimerLists+0x74>)
1a002794:	6810      	ldr	r0, [r2, #0]
1a002796:	4902      	ldr	r1, [pc, #8]	; (1a0027a0 <prvSwitchTimerLists+0x70>)
1a002798:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
1a00279a:	6013      	str	r3, [r2, #0]
}
1a00279c:	b002      	add	sp, #8
1a00279e:	bd70      	pop	{r4, r5, r6, pc}
1a0027a0:	10003c74 	.word	0x10003c74
1a0027a4:	10003c78 	.word	0x10003c78

1a0027a8 <prvSampleTimeNow>:
{
1a0027a8:	b538      	push	{r3, r4, r5, lr}
1a0027aa:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
1a0027ac:	f7ff fa60 	bl	1a001c70 <xTaskGetTickCount>
1a0027b0:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
1a0027b2:	4b07      	ldr	r3, [pc, #28]	; (1a0027d0 <prvSampleTimeNow+0x28>)
1a0027b4:	681b      	ldr	r3, [r3, #0]
1a0027b6:	4283      	cmp	r3, r0
1a0027b8:	d805      	bhi.n	1a0027c6 <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
1a0027ba:	2300      	movs	r3, #0
1a0027bc:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
1a0027be:	4b04      	ldr	r3, [pc, #16]	; (1a0027d0 <prvSampleTimeNow+0x28>)
1a0027c0:	601c      	str	r4, [r3, #0]
}
1a0027c2:	4620      	mov	r0, r4
1a0027c4:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
1a0027c6:	f7ff ffb3 	bl	1a002730 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
1a0027ca:	2301      	movs	r3, #1
1a0027cc:	602b      	str	r3, [r5, #0]
1a0027ce:	e7f6      	b.n	1a0027be <prvSampleTimeNow+0x16>
1a0027d0:	10003d44 	.word	0x10003d44

1a0027d4 <prvProcessExpiredTimer>:
{
1a0027d4:	b570      	push	{r4, r5, r6, lr}
1a0027d6:	b082      	sub	sp, #8
1a0027d8:	4605      	mov	r5, r0
1a0027da:	460e      	mov	r6, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a0027dc:	4b14      	ldr	r3, [pc, #80]	; (1a002830 <prvProcessExpiredTimer+0x5c>)
1a0027de:	681b      	ldr	r3, [r3, #0]
1a0027e0:	68db      	ldr	r3, [r3, #12]
1a0027e2:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a0027e4:	1d20      	adds	r0, r4, #4
1a0027e6:	f7fe ff80 	bl	1a0016ea <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a0027ea:	69e3      	ldr	r3, [r4, #28]
1a0027ec:	2b01      	cmp	r3, #1
1a0027ee:	d004      	beq.n	1a0027fa <prvProcessExpiredTimer+0x26>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a0027f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a0027f2:	4620      	mov	r0, r4
1a0027f4:	4798      	blx	r3
}
1a0027f6:	b002      	add	sp, #8
1a0027f8:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
1a0027fa:	69a1      	ldr	r1, [r4, #24]
1a0027fc:	462b      	mov	r3, r5
1a0027fe:	4632      	mov	r2, r6
1a002800:	4429      	add	r1, r5
1a002802:	4620      	mov	r0, r4
1a002804:	f7ff fe8a 	bl	1a00251c <prvInsertTimerInActiveList>
1a002808:	2800      	cmp	r0, #0
1a00280a:	d0f1      	beq.n	1a0027f0 <prvProcessExpiredTimer+0x1c>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a00280c:	2100      	movs	r1, #0
1a00280e:	9100      	str	r1, [sp, #0]
1a002810:	460b      	mov	r3, r1
1a002812:	462a      	mov	r2, r5
1a002814:	4620      	mov	r0, r4
1a002816:	f7ff ff55 	bl	1a0026c4 <xTimerGenericCommand>
			configASSERT( xResult );
1a00281a:	2800      	cmp	r0, #0
1a00281c:	d1e8      	bne.n	1a0027f0 <prvProcessExpiredTimer+0x1c>
1a00281e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002822:	f383 8811 	msr	BASEPRI, r3
1a002826:	f3bf 8f6f 	isb	sy
1a00282a:	f3bf 8f4f 	dsb	sy
1a00282e:	e7fe      	b.n	1a00282e <prvProcessExpiredTimer+0x5a>
1a002830:	10003c74 	.word	0x10003c74

1a002834 <prvProcessTimerOrBlockTask>:
{
1a002834:	b570      	push	{r4, r5, r6, lr}
1a002836:	b082      	sub	sp, #8
1a002838:	4606      	mov	r6, r0
1a00283a:	460c      	mov	r4, r1
	vTaskSuspendAll();
1a00283c:	f7ff fa10 	bl	1a001c60 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a002840:	a801      	add	r0, sp, #4
1a002842:	f7ff ffb1 	bl	1a0027a8 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
1a002846:	9b01      	ldr	r3, [sp, #4]
1a002848:	bb1b      	cbnz	r3, 1a002892 <prvProcessTimerOrBlockTask+0x5e>
1a00284a:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
1a00284c:	b90c      	cbnz	r4, 1a002852 <prvProcessTimerOrBlockTask+0x1e>
1a00284e:	42b0      	cmp	r0, r6
1a002850:	d218      	bcs.n	1a002884 <prvProcessTimerOrBlockTask+0x50>
				if( xListWasEmpty != pdFALSE )
1a002852:	b12c      	cbz	r4, 1a002860 <prvProcessTimerOrBlockTask+0x2c>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
1a002854:	4b11      	ldr	r3, [pc, #68]	; (1a00289c <prvProcessTimerOrBlockTask+0x68>)
1a002856:	681b      	ldr	r3, [r3, #0]
1a002858:	681c      	ldr	r4, [r3, #0]
1a00285a:	fab4 f484 	clz	r4, r4
1a00285e:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
1a002860:	4622      	mov	r2, r4
1a002862:	1b71      	subs	r1, r6, r5
1a002864:	4b0e      	ldr	r3, [pc, #56]	; (1a0028a0 <prvProcessTimerOrBlockTask+0x6c>)
1a002866:	6818      	ldr	r0, [r3, #0]
1a002868:	f7fe fee2 	bl	1a001630 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
1a00286c:	f7ff fa92 	bl	1a001d94 <xTaskResumeAll>
1a002870:	b988      	cbnz	r0, 1a002896 <prvProcessTimerOrBlockTask+0x62>
					portYIELD_WITHIN_API();
1a002872:	4b0c      	ldr	r3, [pc, #48]	; (1a0028a4 <prvProcessTimerOrBlockTask+0x70>)
1a002874:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a002878:	601a      	str	r2, [r3, #0]
1a00287a:	f3bf 8f4f 	dsb	sy
1a00287e:	f3bf 8f6f 	isb	sy
1a002882:	e008      	b.n	1a002896 <prvProcessTimerOrBlockTask+0x62>
				( void ) xTaskResumeAll();
1a002884:	f7ff fa86 	bl	1a001d94 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
1a002888:	4629      	mov	r1, r5
1a00288a:	4630      	mov	r0, r6
1a00288c:	f7ff ffa2 	bl	1a0027d4 <prvProcessExpiredTimer>
1a002890:	e001      	b.n	1a002896 <prvProcessTimerOrBlockTask+0x62>
			( void ) xTaskResumeAll();
1a002892:	f7ff fa7f 	bl	1a001d94 <xTaskResumeAll>
}
1a002896:	b002      	add	sp, #8
1a002898:	bd70      	pop	{r4, r5, r6, pc}
1a00289a:	bf00      	nop
1a00289c:	10003c78 	.word	0x10003c78
1a0028a0:	10003d98 	.word	0x10003d98
1a0028a4:	e000ed04 	.word	0xe000ed04

1a0028a8 <prvProcessReceivedCommands>:
{
1a0028a8:	b530      	push	{r4, r5, lr}
1a0028aa:	b089      	sub	sp, #36	; 0x24
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a0028ac:	e002      	b.n	1a0028b4 <prvProcessReceivedCommands+0xc>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
1a0028ae:	9b04      	ldr	r3, [sp, #16]
1a0028b0:	2b00      	cmp	r3, #0
1a0028b2:	da0f      	bge.n	1a0028d4 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a0028b4:	2200      	movs	r2, #0
1a0028b6:	a904      	add	r1, sp, #16
1a0028b8:	4b39      	ldr	r3, [pc, #228]	; (1a0029a0 <prvProcessReceivedCommands+0xf8>)
1a0028ba:	6818      	ldr	r0, [r3, #0]
1a0028bc:	f7fe fd2a 	bl	1a001314 <xQueueReceive>
1a0028c0:	2800      	cmp	r0, #0
1a0028c2:	d06a      	beq.n	1a00299a <prvProcessReceivedCommands+0xf2>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
1a0028c4:	9b04      	ldr	r3, [sp, #16]
1a0028c6:	2b00      	cmp	r3, #0
1a0028c8:	daf1      	bge.n	1a0028ae <prvProcessReceivedCommands+0x6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
1a0028ca:	9907      	ldr	r1, [sp, #28]
1a0028cc:	9806      	ldr	r0, [sp, #24]
1a0028ce:	9b05      	ldr	r3, [sp, #20]
1a0028d0:	4798      	blx	r3
1a0028d2:	e7ec      	b.n	1a0028ae <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
1a0028d4:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
1a0028d6:	6963      	ldr	r3, [r4, #20]
1a0028d8:	b113      	cbz	r3, 1a0028e0 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a0028da:	1d20      	adds	r0, r4, #4
1a0028dc:	f7fe ff05 	bl	1a0016ea <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a0028e0:	a803      	add	r0, sp, #12
1a0028e2:	f7ff ff61 	bl	1a0027a8 <prvSampleTimeNow>
			switch( xMessage.xMessageID )
1a0028e6:	9b04      	ldr	r3, [sp, #16]
1a0028e8:	2b09      	cmp	r3, #9
1a0028ea:	d8e3      	bhi.n	1a0028b4 <prvProcessReceivedCommands+0xc>
1a0028ec:	a201      	add	r2, pc, #4	; (adr r2, 1a0028f4 <prvProcessReceivedCommands+0x4c>)
1a0028ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1a0028f2:	bf00      	nop
1a0028f4:	1a00291d 	.word	0x1a00291d
1a0028f8:	1a00291d 	.word	0x1a00291d
1a0028fc:	1a00291d 	.word	0x1a00291d
1a002900:	1a0028b5 	.word	0x1a0028b5
1a002904:	1a002965 	.word	0x1a002965
1a002908:	1a00298b 	.word	0x1a00298b
1a00290c:	1a00291d 	.word	0x1a00291d
1a002910:	1a00291d 	.word	0x1a00291d
1a002914:	1a0028b5 	.word	0x1a0028b5
1a002918:	1a002965 	.word	0x1a002965
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
1a00291c:	9905      	ldr	r1, [sp, #20]
1a00291e:	69a5      	ldr	r5, [r4, #24]
1a002920:	460b      	mov	r3, r1
1a002922:	4602      	mov	r2, r0
1a002924:	4429      	add	r1, r5
1a002926:	4620      	mov	r0, r4
1a002928:	f7ff fdf8 	bl	1a00251c <prvInsertTimerInActiveList>
1a00292c:	2800      	cmp	r0, #0
1a00292e:	d0c1      	beq.n	1a0028b4 <prvProcessReceivedCommands+0xc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a002930:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a002932:	4620      	mov	r0, r4
1a002934:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a002936:	69e3      	ldr	r3, [r4, #28]
1a002938:	2b01      	cmp	r3, #1
1a00293a:	d1bb      	bne.n	1a0028b4 <prvProcessReceivedCommands+0xc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
1a00293c:	69a2      	ldr	r2, [r4, #24]
1a00293e:	2100      	movs	r1, #0
1a002940:	9100      	str	r1, [sp, #0]
1a002942:	460b      	mov	r3, r1
1a002944:	9805      	ldr	r0, [sp, #20]
1a002946:	4402      	add	r2, r0
1a002948:	4620      	mov	r0, r4
1a00294a:	f7ff febb 	bl	1a0026c4 <xTimerGenericCommand>
							configASSERT( xResult );
1a00294e:	2800      	cmp	r0, #0
1a002950:	d1b0      	bne.n	1a0028b4 <prvProcessReceivedCommands+0xc>
1a002952:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002956:	f383 8811 	msr	BASEPRI, r3
1a00295a:	f3bf 8f6f 	isb	sy
1a00295e:	f3bf 8f4f 	dsb	sy
1a002962:	e7fe      	b.n	1a002962 <prvProcessReceivedCommands+0xba>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
1a002964:	9905      	ldr	r1, [sp, #20]
1a002966:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
1a002968:	b131      	cbz	r1, 1a002978 <prvProcessReceivedCommands+0xd0>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
1a00296a:	4603      	mov	r3, r0
1a00296c:	4602      	mov	r2, r0
1a00296e:	4401      	add	r1, r0
1a002970:	4620      	mov	r0, r4
1a002972:	f7ff fdd3 	bl	1a00251c <prvInsertTimerInActiveList>
					break;
1a002976:	e79d      	b.n	1a0028b4 <prvProcessReceivedCommands+0xc>
1a002978:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00297c:	f383 8811 	msr	BASEPRI, r3
1a002980:	f3bf 8f6f 	isb	sy
1a002984:	f3bf 8f4f 	dsb	sy
1a002988:	e7fe      	b.n	1a002988 <prvProcessReceivedCommands+0xe0>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
1a00298a:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
1a00298e:	2b00      	cmp	r3, #0
1a002990:	d190      	bne.n	1a0028b4 <prvProcessReceivedCommands+0xc>
							vPortFree( pxTimer );
1a002992:	4620      	mov	r0, r4
1a002994:	f7fe f9ee 	bl	1a000d74 <vPortFree>
1a002998:	e78c      	b.n	1a0028b4 <prvProcessReceivedCommands+0xc>
}
1a00299a:	b009      	add	sp, #36	; 0x24
1a00299c:	bd30      	pop	{r4, r5, pc}
1a00299e:	bf00      	nop
1a0029a0:	10003d98 	.word	0x10003d98

1a0029a4 <prvTimerTask>:
{
1a0029a4:	b500      	push	{lr}
1a0029a6:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
1a0029a8:	a801      	add	r0, sp, #4
1a0029aa:	f7ff fda7 	bl	1a0024fc <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
1a0029ae:	9901      	ldr	r1, [sp, #4]
1a0029b0:	f7ff ff40 	bl	1a002834 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
1a0029b4:	f7ff ff78 	bl	1a0028a8 <prvProcessReceivedCommands>
1a0029b8:	e7f6      	b.n	1a0029a8 <prvTimerTask+0x4>
1a0029ba:	Address 0x000000001a0029ba is out of bounds.


1a0029bc <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
1a0029bc:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
1a0029be:	2300      	movs	r3, #0
1a0029c0:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
1a0029c2:	4b0d      	ldr	r3, [pc, #52]	; (1a0029f8 <prvTaskExitError+0x3c>)
1a0029c4:	681b      	ldr	r3, [r3, #0]
1a0029c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a0029ca:	d008      	beq.n	1a0029de <prvTaskExitError+0x22>
1a0029cc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0029d0:	f383 8811 	msr	BASEPRI, r3
1a0029d4:	f3bf 8f6f 	isb	sy
1a0029d8:	f3bf 8f4f 	dsb	sy
1a0029dc:	e7fe      	b.n	1a0029dc <prvTaskExitError+0x20>
1a0029de:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0029e2:	f383 8811 	msr	BASEPRI, r3
1a0029e6:	f3bf 8f6f 	isb	sy
1a0029ea:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
1a0029ee:	9b01      	ldr	r3, [sp, #4]
1a0029f0:	2b00      	cmp	r3, #0
1a0029f2:	d0fc      	beq.n	1a0029ee <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
1a0029f4:	b002      	add	sp, #8
1a0029f6:	4770      	bx	lr
1a0029f8:	1000003c 	.word	0x1000003c

1a0029fc <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
1a0029fc:	4808      	ldr	r0, [pc, #32]	; (1a002a20 <prvPortStartFirstTask+0x24>)
1a0029fe:	6800      	ldr	r0, [r0, #0]
1a002a00:	6800      	ldr	r0, [r0, #0]
1a002a02:	f380 8808 	msr	MSP, r0
1a002a06:	f04f 0000 	mov.w	r0, #0
1a002a0a:	f380 8814 	msr	CONTROL, r0
1a002a0e:	b662      	cpsie	i
1a002a10:	b661      	cpsie	f
1a002a12:	f3bf 8f4f 	dsb	sy
1a002a16:	f3bf 8f6f 	isb	sy
1a002a1a:	df00      	svc	0
1a002a1c:	bf00      	nop
1a002a1e:	0000      	.short	0x0000
1a002a20:	e000ed08 	.word	0xe000ed08

1a002a24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
1a002a24:	f8df 000c 	ldr.w	r0, [pc, #12]	; 1a002a34 <vPortEnableVFP+0x10>
1a002a28:	6801      	ldr	r1, [r0, #0]
1a002a2a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a002a2e:	6001      	str	r1, [r0, #0]
1a002a30:	4770      	bx	lr
1a002a32:	0000      	.short	0x0000
1a002a34:	e000ed88 	.word	0xe000ed88

1a002a38 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
1a002a38:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
1a002a3c:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
1a002a40:	f021 0101 	bic.w	r1, r1, #1
1a002a44:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
1a002a48:	4b05      	ldr	r3, [pc, #20]	; (1a002a60 <pxPortInitialiseStack+0x28>)
1a002a4a:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
1a002a4e:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
1a002a52:	f06f 0302 	mvn.w	r3, #2
1a002a56:	f840 3c24 	str.w	r3, [r0, #-36]
}
1a002a5a:	3844      	subs	r0, #68	; 0x44
1a002a5c:	4770      	bx	lr
1a002a5e:	bf00      	nop
1a002a60:	1a0029bd 	.word	0x1a0029bd
1a002a64:	ffffffff 	.word	0xffffffff
1a002a68:	ffffffff 	.word	0xffffffff
1a002a6c:	ffffffff 	.word	0xffffffff

1a002a70 <SVC_Handler>:
	__asm volatile (
1a002a70:	4b07      	ldr	r3, [pc, #28]	; (1a002a90 <pxCurrentTCBConst2>)
1a002a72:	6819      	ldr	r1, [r3, #0]
1a002a74:	6808      	ldr	r0, [r1, #0]
1a002a76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002a7a:	f380 8809 	msr	PSP, r0
1a002a7e:	f3bf 8f6f 	isb	sy
1a002a82:	f04f 0000 	mov.w	r0, #0
1a002a86:	f380 8811 	msr	BASEPRI, r0
1a002a8a:	4770      	bx	lr
1a002a8c:	f3af 8000 	nop.w

1a002a90 <pxCurrentTCBConst2>:
1a002a90:	10003b4c 	.word	0x10003b4c

1a002a94 <vPortEnterCritical>:
1a002a94:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002a98:	f383 8811 	msr	BASEPRI, r3
1a002a9c:	f3bf 8f6f 	isb	sy
1a002aa0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
1a002aa4:	4a0a      	ldr	r2, [pc, #40]	; (1a002ad0 <vPortEnterCritical+0x3c>)
1a002aa6:	6813      	ldr	r3, [r2, #0]
1a002aa8:	3301      	adds	r3, #1
1a002aaa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
1a002aac:	2b01      	cmp	r3, #1
1a002aae:	d000      	beq.n	1a002ab2 <vPortEnterCritical+0x1e>
}
1a002ab0:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
1a002ab2:	4b08      	ldr	r3, [pc, #32]	; (1a002ad4 <vPortEnterCritical+0x40>)
1a002ab4:	681b      	ldr	r3, [r3, #0]
1a002ab6:	f013 0fff 	tst.w	r3, #255	; 0xff
1a002aba:	d0f9      	beq.n	1a002ab0 <vPortEnterCritical+0x1c>
1a002abc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002ac0:	f383 8811 	msr	BASEPRI, r3
1a002ac4:	f3bf 8f6f 	isb	sy
1a002ac8:	f3bf 8f4f 	dsb	sy
1a002acc:	e7fe      	b.n	1a002acc <vPortEnterCritical+0x38>
1a002ace:	bf00      	nop
1a002ad0:	1000003c 	.word	0x1000003c
1a002ad4:	e000ed04 	.word	0xe000ed04

1a002ad8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
1a002ad8:	4b09      	ldr	r3, [pc, #36]	; (1a002b00 <vPortExitCritical+0x28>)
1a002ada:	681b      	ldr	r3, [r3, #0]
1a002adc:	b943      	cbnz	r3, 1a002af0 <vPortExitCritical+0x18>
1a002ade:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002ae2:	f383 8811 	msr	BASEPRI, r3
1a002ae6:	f3bf 8f6f 	isb	sy
1a002aea:	f3bf 8f4f 	dsb	sy
1a002aee:	e7fe      	b.n	1a002aee <vPortExitCritical+0x16>
	uxCriticalNesting--;
1a002af0:	3b01      	subs	r3, #1
1a002af2:	4a03      	ldr	r2, [pc, #12]	; (1a002b00 <vPortExitCritical+0x28>)
1a002af4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
1a002af6:	b90b      	cbnz	r3, 1a002afc <vPortExitCritical+0x24>
	__asm volatile
1a002af8:	f383 8811 	msr	BASEPRI, r3
}
1a002afc:	4770      	bx	lr
1a002afe:	bf00      	nop
1a002b00:	1000003c 	.word	0x1000003c
1a002b04:	ffffffff 	.word	0xffffffff
1a002b08:	ffffffff 	.word	0xffffffff
1a002b0c:	ffffffff 	.word	0xffffffff

1a002b10 <PendSV_Handler>:
	__asm volatile
1a002b10:	f3ef 8009 	mrs	r0, PSP
1a002b14:	f3bf 8f6f 	isb	sy
1a002b18:	4b15      	ldr	r3, [pc, #84]	; (1a002b70 <pxCurrentTCBConst>)
1a002b1a:	681a      	ldr	r2, [r3, #0]
1a002b1c:	f01e 0f10 	tst.w	lr, #16
1a002b20:	bf08      	it	eq
1a002b22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
1a002b26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002b2a:	6010      	str	r0, [r2, #0]
1a002b2c:	e92d 0009 	stmdb	sp!, {r0, r3}
1a002b30:	f04f 00a0 	mov.w	r0, #160	; 0xa0
1a002b34:	f380 8811 	msr	BASEPRI, r0
1a002b38:	f3bf 8f4f 	dsb	sy
1a002b3c:	f3bf 8f6f 	isb	sy
1a002b40:	f7ff f9c8 	bl	1a001ed4 <vTaskSwitchContext>
1a002b44:	f04f 0000 	mov.w	r0, #0
1a002b48:	f380 8811 	msr	BASEPRI, r0
1a002b4c:	bc09      	pop	{r0, r3}
1a002b4e:	6819      	ldr	r1, [r3, #0]
1a002b50:	6808      	ldr	r0, [r1, #0]
1a002b52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002b56:	f01e 0f10 	tst.w	lr, #16
1a002b5a:	bf08      	it	eq
1a002b5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
1a002b60:	f380 8809 	msr	PSP, r0
1a002b64:	f3bf 8f6f 	isb	sy
1a002b68:	4770      	bx	lr
1a002b6a:	bf00      	nop
1a002b6c:	f3af 8000 	nop.w

1a002b70 <pxCurrentTCBConst>:
1a002b70:	10003b4c 	.word	0x10003b4c

1a002b74 <SysTick_Handler>:
{
1a002b74:	b508      	push	{r3, lr}
	__asm volatile
1a002b76:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002b7a:	f383 8811 	msr	BASEPRI, r3
1a002b7e:	f3bf 8f6f 	isb	sy
1a002b82:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
1a002b86:	f7ff f879 	bl	1a001c7c <xTaskIncrementTick>
1a002b8a:	b118      	cbz	r0, 1a002b94 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
1a002b8c:	4b03      	ldr	r3, [pc, #12]	; (1a002b9c <SysTick_Handler+0x28>)
1a002b8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a002b92:	601a      	str	r2, [r3, #0]
	__asm volatile
1a002b94:	2300      	movs	r3, #0
1a002b96:	f383 8811 	msr	BASEPRI, r3
}
1a002b9a:	bd08      	pop	{r3, pc}
1a002b9c:	e000ed04 	.word	0xe000ed04

1a002ba0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
1a002ba0:	4a08      	ldr	r2, [pc, #32]	; (1a002bc4 <vPortSetupTimerInterrupt+0x24>)
1a002ba2:	2300      	movs	r3, #0
1a002ba4:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
1a002ba6:	4908      	ldr	r1, [pc, #32]	; (1a002bc8 <vPortSetupTimerInterrupt+0x28>)
1a002ba8:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
1a002baa:	4b08      	ldr	r3, [pc, #32]	; (1a002bcc <vPortSetupTimerInterrupt+0x2c>)
1a002bac:	681b      	ldr	r3, [r3, #0]
1a002bae:	4908      	ldr	r1, [pc, #32]	; (1a002bd0 <vPortSetupTimerInterrupt+0x30>)
1a002bb0:	fba1 1303 	umull	r1, r3, r1, r3
1a002bb4:	099b      	lsrs	r3, r3, #6
1a002bb6:	3b01      	subs	r3, #1
1a002bb8:	4906      	ldr	r1, [pc, #24]	; (1a002bd4 <vPortSetupTimerInterrupt+0x34>)
1a002bba:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
1a002bbc:	2307      	movs	r3, #7
1a002bbe:	6013      	str	r3, [r2, #0]
}
1a002bc0:	4770      	bx	lr
1a002bc2:	bf00      	nop
1a002bc4:	e000e010 	.word	0xe000e010
1a002bc8:	e000e018 	.word	0xe000e018
1a002bcc:	10003e6c 	.word	0x10003e6c
1a002bd0:	10624dd3 	.word	0x10624dd3
1a002bd4:	e000e014 	.word	0xe000e014

1a002bd8 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
1a002bd8:	4b3a      	ldr	r3, [pc, #232]	; (1a002cc4 <xPortStartScheduler+0xec>)
1a002bda:	681a      	ldr	r2, [r3, #0]
1a002bdc:	4b3a      	ldr	r3, [pc, #232]	; (1a002cc8 <xPortStartScheduler+0xf0>)
1a002bde:	429a      	cmp	r2, r3
1a002be0:	d00d      	beq.n	1a002bfe <xPortStartScheduler+0x26>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
1a002be2:	4b38      	ldr	r3, [pc, #224]	; (1a002cc4 <xPortStartScheduler+0xec>)
1a002be4:	681a      	ldr	r2, [r3, #0]
1a002be6:	4b39      	ldr	r3, [pc, #228]	; (1a002ccc <xPortStartScheduler+0xf4>)
1a002be8:	429a      	cmp	r2, r3
1a002bea:	d111      	bne.n	1a002c10 <xPortStartScheduler+0x38>
	__asm volatile
1a002bec:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002bf0:	f383 8811 	msr	BASEPRI, r3
1a002bf4:	f3bf 8f6f 	isb	sy
1a002bf8:	f3bf 8f4f 	dsb	sy
1a002bfc:	e7fe      	b.n	1a002bfc <xPortStartScheduler+0x24>
1a002bfe:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002c02:	f383 8811 	msr	BASEPRI, r3
1a002c06:	f3bf 8f6f 	isb	sy
1a002c0a:	f3bf 8f4f 	dsb	sy
1a002c0e:	e7fe      	b.n	1a002c0e <xPortStartScheduler+0x36>
{
1a002c10:	b510      	push	{r4, lr}
1a002c12:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
1a002c14:	4b2e      	ldr	r3, [pc, #184]	; (1a002cd0 <xPortStartScheduler+0xf8>)
1a002c16:	781a      	ldrb	r2, [r3, #0]
1a002c18:	b2d2      	uxtb	r2, r2
1a002c1a:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
1a002c1c:	22ff      	movs	r2, #255	; 0xff
1a002c1e:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
1a002c20:	781b      	ldrb	r3, [r3, #0]
1a002c22:	b2db      	uxtb	r3, r3
1a002c24:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
1a002c28:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a002c2c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
1a002c30:	4a28      	ldr	r2, [pc, #160]	; (1a002cd4 <xPortStartScheduler+0xfc>)
1a002c32:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
1a002c34:	4b28      	ldr	r3, [pc, #160]	; (1a002cd8 <xPortStartScheduler+0x100>)
1a002c36:	2207      	movs	r2, #7
1a002c38:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a002c3a:	e009      	b.n	1a002c50 <xPortStartScheduler+0x78>
			ulMaxPRIGROUPValue--;
1a002c3c:	4a26      	ldr	r2, [pc, #152]	; (1a002cd8 <xPortStartScheduler+0x100>)
1a002c3e:	6813      	ldr	r3, [r2, #0]
1a002c40:	3b01      	subs	r3, #1
1a002c42:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
1a002c44:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a002c48:	005b      	lsls	r3, r3, #1
1a002c4a:	b2db      	uxtb	r3, r3
1a002c4c:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a002c50:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a002c54:	f013 0f80 	tst.w	r3, #128	; 0x80
1a002c58:	d1f0      	bne.n	1a002c3c <xPortStartScheduler+0x64>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
1a002c5a:	4b1f      	ldr	r3, [pc, #124]	; (1a002cd8 <xPortStartScheduler+0x100>)
1a002c5c:	681b      	ldr	r3, [r3, #0]
1a002c5e:	2b04      	cmp	r3, #4
1a002c60:	d008      	beq.n	1a002c74 <xPortStartScheduler+0x9c>
1a002c62:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002c66:	f383 8811 	msr	BASEPRI, r3
1a002c6a:	f3bf 8f6f 	isb	sy
1a002c6e:	f3bf 8f4f 	dsb	sy
1a002c72:	e7fe      	b.n	1a002c72 <xPortStartScheduler+0x9a>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
1a002c74:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
1a002c76:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a002c7a:	4a17      	ldr	r2, [pc, #92]	; (1a002cd8 <xPortStartScheduler+0x100>)
1a002c7c:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
1a002c7e:	9b01      	ldr	r3, [sp, #4]
1a002c80:	b2db      	uxtb	r3, r3
1a002c82:	4a13      	ldr	r2, [pc, #76]	; (1a002cd0 <xPortStartScheduler+0xf8>)
1a002c84:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
1a002c86:	4b15      	ldr	r3, [pc, #84]	; (1a002cdc <xPortStartScheduler+0x104>)
1a002c88:	681a      	ldr	r2, [r3, #0]
1a002c8a:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
1a002c8e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
1a002c90:	681a      	ldr	r2, [r3, #0]
1a002c92:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
1a002c96:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
1a002c98:	f7ff ff82 	bl	1a002ba0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
1a002c9c:	2400      	movs	r4, #0
1a002c9e:	4b10      	ldr	r3, [pc, #64]	; (1a002ce0 <xPortStartScheduler+0x108>)
1a002ca0:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
1a002ca2:	f7ff febf 	bl	1a002a24 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
1a002ca6:	4a0f      	ldr	r2, [pc, #60]	; (1a002ce4 <xPortStartScheduler+0x10c>)
1a002ca8:	6813      	ldr	r3, [r2, #0]
1a002caa:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
1a002cae:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
1a002cb0:	f7ff fea4 	bl	1a0029fc <prvPortStartFirstTask>
	vTaskSwitchContext();
1a002cb4:	f7ff f90e 	bl	1a001ed4 <vTaskSwitchContext>
	prvTaskExitError();
1a002cb8:	f7ff fe80 	bl	1a0029bc <prvTaskExitError>
}
1a002cbc:	4620      	mov	r0, r4
1a002cbe:	b002      	add	sp, #8
1a002cc0:	bd10      	pop	{r4, pc}
1a002cc2:	bf00      	nop
1a002cc4:	e000ed00 	.word	0xe000ed00
1a002cc8:	410fc271 	.word	0x410fc271
1a002ccc:	410fc270 	.word	0x410fc270
1a002cd0:	e000e400 	.word	0xe000e400
1a002cd4:	10003da0 	.word	0x10003da0
1a002cd8:	10003da4 	.word	0x10003da4
1a002cdc:	e000ed20 	.word	0xe000ed20
1a002ce0:	1000003c 	.word	0x1000003c
1a002ce4:	e000ef34 	.word	0xe000ef34

1a002ce8 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
1a002ce8:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
1a002cec:	2b0f      	cmp	r3, #15
1a002cee:	d90f      	bls.n	1a002d10 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
1a002cf0:	4a10      	ldr	r2, [pc, #64]	; (1a002d34 <vPortValidateInterruptPriority+0x4c>)
1a002cf2:	5c9b      	ldrb	r3, [r3, r2]
1a002cf4:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
1a002cf6:	4a10      	ldr	r2, [pc, #64]	; (1a002d38 <vPortValidateInterruptPriority+0x50>)
1a002cf8:	7812      	ldrb	r2, [r2, #0]
1a002cfa:	429a      	cmp	r2, r3
1a002cfc:	d908      	bls.n	1a002d10 <vPortValidateInterruptPriority+0x28>
1a002cfe:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002d02:	f383 8811 	msr	BASEPRI, r3
1a002d06:	f3bf 8f6f 	isb	sy
1a002d0a:	f3bf 8f4f 	dsb	sy
1a002d0e:	e7fe      	b.n	1a002d0e <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
1a002d10:	4b0a      	ldr	r3, [pc, #40]	; (1a002d3c <vPortValidateInterruptPriority+0x54>)
1a002d12:	681b      	ldr	r3, [r3, #0]
1a002d14:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a002d18:	4a09      	ldr	r2, [pc, #36]	; (1a002d40 <vPortValidateInterruptPriority+0x58>)
1a002d1a:	6812      	ldr	r2, [r2, #0]
1a002d1c:	4293      	cmp	r3, r2
1a002d1e:	d908      	bls.n	1a002d32 <vPortValidateInterruptPriority+0x4a>
1a002d20:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002d24:	f383 8811 	msr	BASEPRI, r3
1a002d28:	f3bf 8f6f 	isb	sy
1a002d2c:	f3bf 8f4f 	dsb	sy
1a002d30:	e7fe      	b.n	1a002d30 <vPortValidateInterruptPriority+0x48>
	}
1a002d32:	4770      	bx	lr
1a002d34:	e000e3f0 	.word	0xe000e3f0
1a002d38:	10003da0 	.word	0x10003da0
1a002d3c:	e000ed0c 	.word	0xe000ed0c
1a002d40:	10003da4 	.word	0x10003da4

1a002d44 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a002d44:	2200      	movs	r2, #0
1a002d46:	2a05      	cmp	r2, #5
1a002d48:	d819      	bhi.n	1a002d7e <Board_LED_Init+0x3a>
{
1a002d4a:	b470      	push	{r4, r5, r6}
        const struct gpio_t *io = &GpioLeds[i];
        Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a002d4c:	490c      	ldr	r1, [pc, #48]	; (1a002d80 <Board_LED_Init+0x3c>)
1a002d4e:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a002d52:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a002d56:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a002d58:	4b0a      	ldr	r3, [pc, #40]	; (1a002d84 <Board_LED_Init+0x40>)
1a002d5a:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a002d5e:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a002d62:	2001      	movs	r0, #1
1a002d64:	40a0      	lsls	r0, r4
1a002d66:	4301      	orrs	r1, r0
1a002d68:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a002d6c:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a002d70:	2100      	movs	r1, #0
1a002d72:	5519      	strb	r1, [r3, r4]
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a002d74:	3201      	adds	r2, #1
1a002d76:	2a05      	cmp	r2, #5
1a002d78:	d9e8      	bls.n	1a002d4c <Board_LED_Init+0x8>
        Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
    }
}
1a002d7a:	bc70      	pop	{r4, r5, r6}
1a002d7c:	4770      	bx	lr
1a002d7e:	4770      	bx	lr
1a002d80:	1a005830 	.word	0x1a005830
1a002d84:	400f4000 	.word	0x400f4000

1a002d88 <Board_TEC_Init>:


static void Board_TEC_Init()
{
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a002d88:	2300      	movs	r3, #0
1a002d8a:	2b03      	cmp	r3, #3
1a002d8c:	d816      	bhi.n	1a002dbc <Board_TEC_Init+0x34>
{
1a002d8e:	b430      	push	{r4, r5}
        const struct gpio_t *io = &GpioButtons[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a002d90:	490b      	ldr	r1, [pc, #44]	; (1a002dc0 <Board_TEC_Init+0x38>)
1a002d92:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a002d96:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a002d9a:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a002d9c:	4c09      	ldr	r4, [pc, #36]	; (1a002dc4 <Board_TEC_Init+0x3c>)
1a002d9e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a002da2:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a002da6:	2001      	movs	r0, #1
1a002da8:	40a8      	lsls	r0, r5
1a002daa:	ea21 0100 	bic.w	r1, r1, r0
1a002dae:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a002db2:	3301      	adds	r3, #1
1a002db4:	2b03      	cmp	r3, #3
1a002db6:	d9eb      	bls.n	1a002d90 <Board_TEC_Init+0x8>
    }
}
1a002db8:	bc30      	pop	{r4, r5}
1a002dba:	4770      	bx	lr
1a002dbc:	4770      	bx	lr
1a002dbe:	bf00      	nop
1a002dc0:	1a005828 	.word	0x1a005828
1a002dc4:	400f4000 	.word	0x400f4000

1a002dc8 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a002dc8:	2300      	movs	r3, #0
1a002dca:	2b08      	cmp	r3, #8
1a002dcc:	d816      	bhi.n	1a002dfc <Board_GPIO_Init+0x34>
{
1a002dce:	b430      	push	{r4, r5}
        const struct gpio_t *io = &GpioPorts[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a002dd0:	490b      	ldr	r1, [pc, #44]	; (1a002e00 <Board_GPIO_Init+0x38>)
1a002dd2:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a002dd6:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a002dda:	784d      	ldrb	r5, [r1, #1]
1a002ddc:	4c09      	ldr	r4, [pc, #36]	; (1a002e04 <Board_GPIO_Init+0x3c>)
1a002dde:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a002de2:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a002de6:	2001      	movs	r0, #1
1a002de8:	40a8      	lsls	r0, r5
1a002dea:	ea21 0100 	bic.w	r1, r1, r0
1a002dee:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a002df2:	3301      	adds	r3, #1
1a002df4:	2b08      	cmp	r3, #8
1a002df6:	d9eb      	bls.n	1a002dd0 <Board_GPIO_Init+0x8>
    }
}
1a002df8:	bc30      	pop	{r4, r5}
1a002dfa:	4770      	bx	lr
1a002dfc:	4770      	bx	lr
1a002dfe:	bf00      	nop
1a002e00:	1a00583c 	.word	0x1a00583c
1a002e04:	400f4000 	.word	0x400f4000

1a002e08 <Board_ADC_Init>:
    Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a002e08:	b510      	push	{r4, lr}
1a002e0a:	b082      	sub	sp, #8
    ADC_CLOCK_SETUP_T cs;

    Chip_ADC_Init(LPC_ADC0, &cs);
1a002e0c:	4c08      	ldr	r4, [pc, #32]	; (1a002e30 <Board_ADC_Init+0x28>)
1a002e0e:	4669      	mov	r1, sp
1a002e10:	4620      	mov	r0, r4
1a002e12:	f000 f9dd 	bl	1a0031d0 <Chip_ADC_Init>
    Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a002e16:	4a07      	ldr	r2, [pc, #28]	; (1a002e34 <Board_ADC_Init+0x2c>)
1a002e18:	4669      	mov	r1, sp
1a002e1a:	4620      	mov	r0, r4
1a002e1c:	f000 f9f8 	bl	1a003210 <Chip_ADC_SetSampleRate>
    Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a002e20:	2200      	movs	r2, #0
1a002e22:	4669      	mov	r1, sp
1a002e24:	4620      	mov	r0, r4
1a002e26:	f000 fa0c 	bl	1a003242 <Chip_ADC_SetResolution>
}
1a002e2a:	b002      	add	sp, #8
1a002e2c:	bd10      	pop	{r4, pc}
1a002e2e:	bf00      	nop
1a002e30:	400e3000 	.word	0x400e3000
1a002e34:	00061a80 	.word	0x00061a80

1a002e38 <Board_SPI_Init>:
{
1a002e38:	b510      	push	{r4, lr}
    Chip_SSP_Init(LPC_SSP1);
1a002e3a:	4c0b      	ldr	r4, [pc, #44]	; (1a002e68 <Board_SPI_Init+0x30>)
1a002e3c:	4620      	mov	r0, r4
1a002e3e:	f000 fdc3 	bl	1a0039c8 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a002e42:	6863      	ldr	r3, [r4, #4]
1a002e44:	f023 0304 	bic.w	r3, r3, #4
1a002e48:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a002e4a:	6823      	ldr	r3, [r4, #0]
1a002e4c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a002e50:	f043 0307 	orr.w	r3, r3, #7
1a002e54:	6023      	str	r3, [r4, #0]
    Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a002e56:	4905      	ldr	r1, [pc, #20]	; (1a002e6c <Board_SPI_Init+0x34>)
1a002e58:	4620      	mov	r0, r4
1a002e5a:	f000 fd96 	bl	1a00398a <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a002e5e:	6863      	ldr	r3, [r4, #4]
1a002e60:	f043 0302 	orr.w	r3, r3, #2
1a002e64:	6063      	str	r3, [r4, #4]
}
1a002e66:	bd10      	pop	{r4, pc}
1a002e68:	400c5000 	.word	0x400c5000
1a002e6c:	000186a0 	.word	0x000186a0

1a002e70 <Board_I2C_Init>:
{
1a002e70:	b508      	push	{r3, lr}
    Chip_I2C_Init(I2C0);
1a002e72:	2000      	movs	r0, #0
1a002e74:	f000 fdd4 	bl	1a003a20 <Chip_I2C_Init>
 *                  - I2C0_FAST_MODE_PLUS: Fast-mode Plus transmit
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_I2C0PinConfig(uint32_t I2C0Mode)
{
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a002e78:	4b04      	ldr	r3, [pc, #16]	; (1a002e8c <Board_I2C_Init+0x1c>)
1a002e7a:	f640 0208 	movw	r2, #2056	; 0x808
1a002e7e:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
    Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a002e82:	4903      	ldr	r1, [pc, #12]	; (1a002e90 <Board_I2C_Init+0x20>)
1a002e84:	2000      	movs	r0, #0
1a002e86:	f000 fddd 	bl	1a003a44 <Chip_I2C_SetClockRate>
}
1a002e8a:	bd08      	pop	{r3, pc}
1a002e8c:	40086000 	.word	0x40086000
1a002e90:	000f4240 	.word	0x000f4240

1a002e94 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a002e94:	b510      	push	{r4, lr}
    Chip_UART_Init(DEBUG_UART);
1a002e96:	4c07      	ldr	r4, [pc, #28]	; (1a002eb4 <Board_Debug_Init+0x20>)
1a002e98:	4620      	mov	r0, r4
1a002e9a:	f000 f8b7 	bl	1a00300c <Chip_UART_Init>
    Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a002e9e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a002ea2:	4620      	mov	r0, r4
1a002ea4:	f000 f8fc 	bl	1a0030a0 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a002ea8:	2303      	movs	r3, #3
1a002eaa:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a002eac:	2301      	movs	r3, #1
1a002eae:	65e3      	str	r3, [r4, #92]	; 0x5c
    Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
    Chip_UART_TXEnable(DEBUG_UART);
}
1a002eb0:	bd10      	pop	{r4, pc}
1a002eb2:	bf00      	nop
1a002eb4:	400c1000 	.word	0x400c1000

1a002eb8 <Board_UARTPutChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a002eb8:	4b03      	ldr	r3, [pc, #12]	; (1a002ec8 <Board_UARTPutChar+0x10>)
1a002eba:	695b      	ldr	r3, [r3, #20]


void Board_UARTPutChar(char ch)
{
    while ( !(Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_THRE));
1a002ebc:	f013 0f20 	tst.w	r3, #32
1a002ec0:	d0fa      	beq.n	1a002eb8 <Board_UARTPutChar>
	pUART->THR = (uint32_t) data;
1a002ec2:	4b01      	ldr	r3, [pc, #4]	; (1a002ec8 <Board_UARTPutChar+0x10>)
1a002ec4:	6018      	str	r0, [r3, #0]
    Chip_UART_SendByte(DEBUG_UART, (uint8_t) ch);
}
1a002ec6:	4770      	bx	lr
1a002ec8:	400c1000 	.word	0x400c1000

1a002ecc <Board_UARTGetChar>:
	return pUART->LSR;
1a002ecc:	4b05      	ldr	r3, [pc, #20]	; (1a002ee4 <Board_UARTGetChar+0x18>)
1a002ece:	695b      	ldr	r3, [r3, #20]


int Board_UARTGetChar(void)
{
    if (Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_RDR) {
1a002ed0:	f013 0f01 	tst.w	r3, #1
1a002ed4:	d003      	beq.n	1a002ede <Board_UARTGetChar+0x12>
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a002ed6:	4b03      	ldr	r3, [pc, #12]	; (1a002ee4 <Board_UARTGetChar+0x18>)
1a002ed8:	6818      	ldr	r0, [r3, #0]
       return (int) Chip_UART_ReadByte(DEBUG_UART);
1a002eda:	b2c0      	uxtb	r0, r0
1a002edc:	4770      	bx	lr
    }
    return EOF;
1a002ede:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a002ee2:	4770      	bx	lr
1a002ee4:	400c1000 	.word	0x400c1000

1a002ee8 <Board_Init>:
    Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a002ee8:	b508      	push	{r3, lr}
   DEBUGINIT();
1a002eea:	f7ff ffd3 	bl	1a002e94 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a002eee:	4808      	ldr	r0, [pc, #32]	; (1a002f10 <Board_Init+0x28>)
1a002ef0:	f000 fd2a 	bl	1a003948 <Chip_GPIO_Init>
   
   Board_GPIO_Init();
1a002ef4:	f7ff ff68 	bl	1a002dc8 <Board_GPIO_Init>
   Board_ADC_Init();
1a002ef8:	f7ff ff86 	bl	1a002e08 <Board_ADC_Init>
   Board_SPI_Init();
1a002efc:	f7ff ff9c 	bl	1a002e38 <Board_SPI_Init>
   Board_I2C_Init();
1a002f00:	f7ff ffb6 	bl	1a002e70 <Board_I2C_Init>

   Board_LED_Init();
1a002f04:	f7ff ff1e 	bl	1a002d44 <Board_LED_Init>
   Board_TEC_Init();
1a002f08:	f7ff ff3e 	bl	1a002d88 <Board_TEC_Init>

   #ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
   #endif
}
1a002f0c:	bd08      	pop	{r3, pc}
1a002f0e:	bf00      	nop
1a002f10:	400f4000 	.word	0x400f4000

1a002f14 <__stdio_putchar>:
    Chip_ADC_EnableChannel(LPC_ADC0, curADCChannel, DISABLE);
    curADCChannel = 0xFF;
    return data;
}

void __stdio_putchar(int c) {
1a002f14:	b508      	push	{r3, lr}
   Board_UARTPutChar(c);
1a002f16:	b2c0      	uxtb	r0, r0
1a002f18:	f7ff ffce 	bl	1a002eb8 <Board_UARTPutChar>
}
1a002f1c:	bd08      	pop	{r3, pc}

1a002f1e <__stdio_getchar>:

int __stdio_getchar() {
1a002f1e:	b508      	push	{r3, lr}
   return Board_UARTGetChar();;
1a002f20:	f7ff ffd4 	bl	1a002ecc <Board_UARTGetChar>
}
1a002f24:	bd08      	pop	{r3, pc}

1a002f26 <__stdio_init>:

void __stdio_init() {
1a002f26:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a002f28:	f7ff ffb4 	bl	1a002e94 <Board_Debug_Init>
1a002f2c:	bd08      	pop	{r3, pc}
1a002f2e:	Address 0x000000001a002f2e is out of bounds.


1a002f30 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a002f30:	2300      	movs	r3, #0
1a002f32:	2b1c      	cmp	r3, #28
1a002f34:	d812      	bhi.n	1a002f5c <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a002f36:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a002f38:	4a09      	ldr	r2, [pc, #36]	; (1a002f60 <Board_SetupMuxing+0x30>)
1a002f3a:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a002f3e:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a002f42:	784a      	ldrb	r2, [r1, #1]
1a002f44:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a002f46:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a002f4a:	4906      	ldr	r1, [pc, #24]	; (1a002f64 <Board_SetupMuxing+0x34>)
1a002f4c:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a002f50:	3301      	adds	r3, #1
1a002f52:	2b1c      	cmp	r3, #28
1a002f54:	d9f0      	bls.n	1a002f38 <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a002f56:	f85d 4b04 	ldr.w	r4, [sp], #4
1a002f5a:	4770      	bx	lr
1a002f5c:	4770      	bx	lr
1a002f5e:	bf00      	nop
1a002f60:	1a005858 	.word	0x1a005858
1a002f64:	40086000 	.word	0x40086000

1a002f68 <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a002f68:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a002f6a:	4a17      	ldr	r2, [pc, #92]	; (1a002fc8 <Board_SetupClocking+0x60>)
1a002f6c:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a002f70:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a002f74:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a002f78:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a002f7c:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a002f80:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a002f84:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a002f88:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a002f8c:	2201      	movs	r2, #1
1a002f8e:	490f      	ldr	r1, [pc, #60]	; (1a002fcc <Board_SetupClocking+0x64>)
1a002f90:	2006      	movs	r0, #6
1a002f92:	f000 fc2f 	bl	1a0037f4 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a002f96:	2400      	movs	r4, #0
1a002f98:	b14c      	cbz	r4, 1a002fae <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a002f9a:	4b0b      	ldr	r3, [pc, #44]	; (1a002fc8 <Board_SetupClocking+0x60>)
1a002f9c:	685a      	ldr	r2, [r3, #4]
1a002f9e:	f022 020c 	bic.w	r2, r2, #12
1a002fa2:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a002fa4:	685a      	ldr	r2, [r3, #4]
1a002fa6:	f042 0203 	orr.w	r2, r2, #3
1a002faa:	605a      	str	r2, [r3, #4]
}
1a002fac:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a002fae:	4808      	ldr	r0, [pc, #32]	; (1a002fd0 <Board_SetupClocking+0x68>)
1a002fb0:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a002fb4:	2301      	movs	r3, #1
1a002fb6:	788a      	ldrb	r2, [r1, #2]
1a002fb8:	7849      	ldrb	r1, [r1, #1]
1a002fba:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a002fbe:	f000 fb6b 	bl	1a003698 <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a002fc2:	3401      	adds	r4, #1
1a002fc4:	e7e8      	b.n	1a002f98 <Board_SetupClocking+0x30>
1a002fc6:	bf00      	nop
1a002fc8:	40043000 	.word	0x40043000
1a002fcc:	0c28cb00 	.word	0x0c28cb00
1a002fd0:	1a005854 	.word	0x1a005854

1a002fd4 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a002fd4:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a002fd6:	f7ff ffab 	bl	1a002f30 <Board_SetupMuxing>
    Board_SetupClocking();
1a002fda:	f7ff ffc5 	bl	1a002f68 <Board_SetupClocking>
}
1a002fde:	bd08      	pop	{r3, pc}

1a002fe0 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a002fe0:	4b09      	ldr	r3, [pc, #36]	; (1a003008 <Chip_UART_GetIndex+0x28>)
1a002fe2:	4298      	cmp	r0, r3
1a002fe4:	d009      	beq.n	1a002ffa <Chip_UART_GetIndex+0x1a>
1a002fe6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a002fea:	4298      	cmp	r0, r3
1a002fec:	d007      	beq.n	1a002ffe <Chip_UART_GetIndex+0x1e>
1a002fee:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a002ff2:	4298      	cmp	r0, r3
1a002ff4:	d005      	beq.n	1a003002 <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a002ff6:	2000      	movs	r0, #0
1a002ff8:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a002ffa:	2002      	movs	r0, #2
1a002ffc:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a002ffe:	2003      	movs	r0, #3
1a003000:	4770      	bx	lr
			return 1;
1a003002:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a003004:	4770      	bx	lr
1a003006:	bf00      	nop
1a003008:	400c1000 	.word	0x400c1000

1a00300c <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a00300c:	b530      	push	{r4, r5, lr}
1a00300e:	b083      	sub	sp, #12
1a003010:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a003012:	f7ff ffe5 	bl	1a002fe0 <Chip_UART_GetIndex>
1a003016:	2301      	movs	r3, #1
1a003018:	461a      	mov	r2, r3
1a00301a:	4619      	mov	r1, r3
1a00301c:	4d0e      	ldr	r5, [pc, #56]	; (1a003058 <Chip_UART_Init+0x4c>)
1a00301e:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a003022:	f000 fb7f 	bl	1a003724 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a003026:	2307      	movs	r3, #7
1a003028:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a00302a:	2300      	movs	r3, #0
1a00302c:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a00302e:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a003030:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a003032:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a003034:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a003036:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a003038:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a00303a:	4b08      	ldr	r3, [pc, #32]	; (1a00305c <Chip_UART_Init+0x50>)
1a00303c:	429c      	cmp	r4, r3
1a00303e:	d006      	beq.n	1a00304e <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a003040:	2303      	movs	r3, #3
1a003042:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a003044:	2310      	movs	r3, #16
1a003046:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a003048:	9b01      	ldr	r3, [sp, #4]
}
1a00304a:	b003      	add	sp, #12
1a00304c:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a00304e:	2300      	movs	r3, #0
1a003050:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a003052:	69a3      	ldr	r3, [r4, #24]
1a003054:	9301      	str	r3, [sp, #4]
1a003056:	e7f3      	b.n	1a003040 <Chip_UART_Init+0x34>
1a003058:	1a0058d4 	.word	0x1a0058d4
1a00305c:	40082000 	.word	0x40082000

1a003060 <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a003060:	b538      	push	{r3, r4, r5, lr}
1a003062:	4605      	mov	r5, r0
1a003064:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a003066:	f7ff ffbb 	bl	1a002fe0 <Chip_UART_GetIndex>
1a00306a:	4b0c      	ldr	r3, [pc, #48]	; (1a00309c <Chip_UART_SetBaud+0x3c>)
1a00306c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a003070:	f000 fb90 	bl	1a003794 <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a003074:	0123      	lsls	r3, r4, #4
1a003076:	fbb0 f3f3 	udiv	r3, r0, r3
1a00307a:	b2d9      	uxtb	r1, r3
	pUART->LCR |= UART_LCR_DLAB_EN;
1a00307c:	68ea      	ldr	r2, [r5, #12]
1a00307e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a003082:	60ea      	str	r2, [r5, #12]
	pUART->DLL = (uint32_t) dll;
1a003084:	6029      	str	r1, [r5, #0]
1a003086:	f3c3 2207 	ubfx	r2, r3, #8, #8
	pUART->DLM = (uint32_t) dlm;
1a00308a:	606a      	str	r2, [r5, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a00308c:	68ea      	ldr	r2, [r5, #12]
1a00308e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a003092:	60ea      	str	r2, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a003094:	fbb0 f0f3 	udiv	r0, r0, r3
}
1a003098:	0900      	lsrs	r0, r0, #4
1a00309a:	bd38      	pop	{r3, r4, r5, pc}
1a00309c:	1a0058cc 	.word	0x1a0058cc

1a0030a0 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a0030a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0030a4:	b083      	sub	sp, #12
1a0030a6:	4683      	mov	fp, r0
1a0030a8:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a0030aa:	f7ff ff99 	bl	1a002fe0 <Chip_UART_GetIndex>
1a0030ae:	4b35      	ldr	r3, [pc, #212]	; (1a003184 <Chip_UART_SetBaudFDR+0xe4>)
1a0030b0:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a0030b4:	f000 fb6e 	bl	1a003794 <Chip_Clock_GetRate>
1a0030b8:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a0030ba:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a0030be:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a0030c0:	2300      	movs	r3, #0
1a0030c2:	9301      	str	r3, [sp, #4]
1a0030c4:	46a2      	mov	sl, r4
1a0030c6:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a0030c8:	e02a      	b.n	1a003120 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a0030ca:	4242      	negs	r2, r0
				div ++;
1a0030cc:	1c4b      	adds	r3, r1, #1
1a0030ce:	e017      	b.n	1a003100 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a0030d0:	b30a      	cbz	r2, 1a003116 <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a0030d2:	4617      	mov	r7, r2
			sd = d;
1a0030d4:	9501      	str	r5, [sp, #4]
			sm = m;
1a0030d6:	46a2      	mov	sl, r4
			sdiv = div;
1a0030d8:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a0030da:	3501      	adds	r5, #1
1a0030dc:	42ac      	cmp	r4, r5
1a0030de:	d91e      	bls.n	1a00311e <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a0030e0:	0933      	lsrs	r3, r6, #4
1a0030e2:	0730      	lsls	r0, r6, #28
1a0030e4:	fba4 0100 	umull	r0, r1, r4, r0
1a0030e8:	fb04 1103 	mla	r1, r4, r3, r1
1a0030ec:	1962      	adds	r2, r4, r5
1a0030ee:	fb08 f202 	mul.w	r2, r8, r2
1a0030f2:	2300      	movs	r3, #0
1a0030f4:	f001 f846 	bl	1a004184 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a0030f8:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a0030fa:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a0030fc:	2800      	cmp	r0, #0
1a0030fe:	dbe4      	blt.n	1a0030ca <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a003100:	4297      	cmp	r7, r2
1a003102:	d3ea      	bcc.n	1a0030da <Chip_UART_SetBaudFDR+0x3a>
1a003104:	2b00      	cmp	r3, #0
1a003106:	d0e8      	beq.n	1a0030da <Chip_UART_SetBaudFDR+0x3a>
1a003108:	0c19      	lsrs	r1, r3, #16
1a00310a:	d1e6      	bne.n	1a0030da <Chip_UART_SetBaudFDR+0x3a>
1a00310c:	2b02      	cmp	r3, #2
1a00310e:	d8df      	bhi.n	1a0030d0 <Chip_UART_SetBaudFDR+0x30>
1a003110:	2d00      	cmp	r5, #0
1a003112:	d0dd      	beq.n	1a0030d0 <Chip_UART_SetBaudFDR+0x30>
1a003114:	e7e1      	b.n	1a0030da <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a003116:	4617      	mov	r7, r2
			sd = d;
1a003118:	9501      	str	r5, [sp, #4]
			sm = m;
1a00311a:	46a2      	mov	sl, r4
			sdiv = div;
1a00311c:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a00311e:	3401      	adds	r4, #1
1a003120:	b11f      	cbz	r7, 1a00312a <Chip_UART_SetBaudFDR+0x8a>
1a003122:	2c0f      	cmp	r4, #15
1a003124:	d801      	bhi.n	1a00312a <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a003126:	2500      	movs	r5, #0
1a003128:	e7d8      	b.n	1a0030dc <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a00312a:	f1b9 0f00 	cmp.w	r9, #0
1a00312e:	d024      	beq.n	1a00317a <Chip_UART_SetBaudFDR+0xda>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a003130:	f8db 300c 	ldr.w	r3, [fp, #12]
1a003134:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a003138:	f8cb 300c 	str.w	r3, [fp, #12]
1a00313c:	fa5f f389 	uxtb.w	r3, r9
	pUART->DLL = (uint32_t) dll;
1a003140:	f8cb 3000 	str.w	r3, [fp]
1a003144:	f3c9 2307 	ubfx	r3, r9, #8, #8
	pUART->DLM = (uint32_t) dlm;
1a003148:	f8cb 3004 	str.w	r3, [fp, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a00314c:	f8db 300c 	ldr.w	r3, [fp, #12]
1a003150:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a003154:	f8cb 300c 	str.w	r3, [fp, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a003158:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a00315c:	b2db      	uxtb	r3, r3
1a00315e:	9901      	ldr	r1, [sp, #4]
1a003160:	f001 020f 	and.w	r2, r1, #15
1a003164:	4313      	orrs	r3, r2
1a003166:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a00316a:	0933      	lsrs	r3, r6, #4
1a00316c:	fb0a f303 	mul.w	r3, sl, r3
1a003170:	448a      	add	sl, r1
1a003172:	fb09 f90a 	mul.w	r9, r9, sl
1a003176:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a00317a:	4648      	mov	r0, r9
1a00317c:	b003      	add	sp, #12
1a00317e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a003182:	bf00      	nop
1a003184:	1a0058cc 	.word	0x1a0058cc

1a003188 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a003188:	4b03      	ldr	r3, [pc, #12]	; (1a003198 <Chip_ADC_GetClockIndex+0x10>)
1a00318a:	4298      	cmp	r0, r3
1a00318c:	d001      	beq.n	1a003192 <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a00318e:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a003190:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a003192:	2004      	movs	r0, #4
1a003194:	4770      	bx	lr
1a003196:	bf00      	nop
1a003198:	400e4000 	.word	0x400e4000

1a00319c <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a00319c:	b570      	push	{r4, r5, r6, lr}
1a00319e:	460d      	mov	r5, r1
1a0031a0:	4614      	mov	r4, r2
1a0031a2:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a0031a4:	f7ff fff0 	bl	1a003188 <Chip_ADC_GetClockIndex>
1a0031a8:	f000 faf4 	bl	1a003794 <Chip_Clock_GetRate>
	if (burstMode) {
1a0031ac:	b965      	cbnz	r5, 1a0031c8 <getClkDiv+0x2c>
		fullAdcRate = adcRate * clks;
	}
	else {
		fullAdcRate = adcRate * getFullConvClk();
1a0031ae:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a0031b2:	eb04 0443 	add.w	r4, r4, r3, lsl #1
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a0031b6:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a0031ba:	0064      	lsls	r4, r4, #1
1a0031bc:	fbb0 f0f4 	udiv	r0, r0, r4
1a0031c0:	b2c0      	uxtb	r0, r0
1a0031c2:	3801      	subs	r0, #1
	return div;
}
1a0031c4:	b2c0      	uxtb	r0, r0
1a0031c6:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * clks;
1a0031c8:	fb04 f406 	mul.w	r4, r4, r6
1a0031cc:	e7f3      	b.n	1a0031b6 <getClkDiv+0x1a>
1a0031ce:	Address 0x000000001a0031ce is out of bounds.


1a0031d0 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a0031d0:	b538      	push	{r3, r4, r5, lr}
1a0031d2:	4605      	mov	r5, r0
1a0031d4:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a0031d6:	f7ff ffd7 	bl	1a003188 <Chip_ADC_GetClockIndex>
1a0031da:	2301      	movs	r3, #1
1a0031dc:	461a      	mov	r2, r3
1a0031de:	4619      	mov	r1, r3
1a0031e0:	f000 faa0 	bl	1a003724 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a0031e4:	2100      	movs	r1, #0
1a0031e6:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a0031e8:	4a08      	ldr	r2, [pc, #32]	; (1a00320c <Chip_ADC_Init+0x3c>)
1a0031ea:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a0031ec:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a0031ee:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a0031f0:	230b      	movs	r3, #11
1a0031f2:	4628      	mov	r0, r5
1a0031f4:	f7ff ffd2 	bl	1a00319c <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a0031f8:	0200      	lsls	r0, r0, #8
1a0031fa:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a0031fe:	7920      	ldrb	r0, [r4, #4]
1a003200:	0440      	lsls	r0, r0, #17
1a003202:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a003206:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a003208:	6028      	str	r0, [r5, #0]
}
1a00320a:	bd38      	pop	{r3, r4, r5, pc}
1a00320c:	00061a80 	.word	0x00061a80

1a003210 <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a003210:	b570      	push	{r4, r5, r6, lr}
1a003212:	4605      	mov	r5, r0
1a003214:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a003216:	6804      	ldr	r4, [r0, #0]
1a003218:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a00321c:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a003220:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a003222:	790b      	ldrb	r3, [r1, #4]
1a003224:	f1c3 030b 	rsb	r3, r3, #11
1a003228:	b2db      	uxtb	r3, r3
1a00322a:	7949      	ldrb	r1, [r1, #5]
1a00322c:	f7ff ffb6 	bl	1a00319c <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a003230:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a003234:	7930      	ldrb	r0, [r6, #4]
1a003236:	0440      	lsls	r0, r0, #17
1a003238:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a00323c:	4320      	orrs	r0, r4
	pADC->CR = cr;
1a00323e:	6028      	str	r0, [r5, #0]
}
1a003240:	bd70      	pop	{r4, r5, r6, pc}

1a003242 <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a003242:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a003244:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a003246:	680a      	ldr	r2, [r1, #0]
1a003248:	f7ff ffe2 	bl	1a003210 <Chip_ADC_SetSampleRate>
}
1a00324c:	bd08      	pop	{r3, pc}
1a00324e:	Address 0x000000001a00324e is out of bounds.


1a003250 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a003250:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a003252:	680b      	ldr	r3, [r1, #0]
1a003254:	f013 0f80 	tst.w	r3, #128	; 0x80
1a003258:	d002      	beq.n	1a003260 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a00325a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a00325e:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a003260:	4607      	mov	r7, r0
1a003262:	2501      	movs	r5, #1
1a003264:	e03b      	b.n	1a0032de <pll_calc_divs+0x8e>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a003266:	694b      	ldr	r3, [r1, #20]
1a003268:	fb03 f302 	mul.w	r3, r3, r2
1a00326c:	fbb3 f3f5 	udiv	r3, r3, r5
1a003270:	e014      	b.n	1a00329c <pll_calc_divs+0x4c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a003272:	461c      	mov	r4, r3
1a003274:	e020      	b.n	1a0032b8 <pll_calc_divs+0x68>
		return -val;
1a003276:	f1cc 0c00 	rsb	ip, ip, #0
1a00327a:	e020      	b.n	1a0032be <pll_calc_divs+0x6e>
			for (m = 1; m <= 256; m++) {
1a00327c:	3201      	adds	r2, #1
1a00327e:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a003282:	dc26      	bgt.n	1a0032d2 <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 6)) {
1a003284:	680c      	ldr	r4, [r1, #0]
1a003286:	f014 0f40 	tst.w	r4, #64	; 0x40
1a00328a:	d0ec      	beq.n	1a003266 <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a00328c:	1c73      	adds	r3, r6, #1
1a00328e:	fa02 fc03 	lsl.w	ip, r2, r3
1a003292:	694b      	ldr	r3, [r1, #20]
1a003294:	fb03 f30c 	mul.w	r3, r3, ip
1a003298:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a00329c:	f8df c04c 	ldr.w	ip, [pc, #76]	; 1a0032ec <pll_calc_divs+0x9c>
1a0032a0:	4563      	cmp	r3, ip
1a0032a2:	d9eb      	bls.n	1a00327c <pll_calc_divs+0x2c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a0032a4:	f8df c048 	ldr.w	ip, [pc, #72]	; 1a0032f0 <pll_calc_divs+0xa0>
1a0032a8:	4563      	cmp	r3, ip
1a0032aa:	d812      	bhi.n	1a0032d2 <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 7)) {
1a0032ac:	f014 0f80 	tst.w	r4, #128	; 0x80
1a0032b0:	d1df      	bne.n	1a003272 <pll_calc_divs+0x22>
				} else {
					fout = fcco >> (p + 1);
1a0032b2:	1c74      	adds	r4, r6, #1
1a0032b4:	fa23 f404 	lsr.w	r4, r3, r4
	if (val < 0)
1a0032b8:	ebb0 0c04 	subs.w	ip, r0, r4
1a0032bc:	d4db      	bmi.n	1a003276 <pll_calc_divs+0x26>
				}

				if (ABS(freq - fout) < prev) {
1a0032be:	4567      	cmp	r7, ip
1a0032c0:	d9dc      	bls.n	1a00327c <pll_calc_divs+0x2c>
					ppll->nsel = n;
1a0032c2:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a0032c4:	1c77      	adds	r7, r6, #1
1a0032c6:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a0032c8:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a0032ca:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a0032cc:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a0032ce:	4667      	mov	r7, ip
1a0032d0:	e7d4      	b.n	1a00327c <pll_calc_divs+0x2c>
		for (p = 0; p < 4; p ++) {
1a0032d2:	3601      	adds	r6, #1
1a0032d4:	2e03      	cmp	r6, #3
1a0032d6:	dc01      	bgt.n	1a0032dc <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
1a0032d8:	2201      	movs	r2, #1
1a0032da:	e7d0      	b.n	1a00327e <pll_calc_divs+0x2e>
	for (n = 1; n <= 4; n++) {
1a0032dc:	3501      	adds	r5, #1
1a0032de:	2d04      	cmp	r5, #4
1a0032e0:	dc01      	bgt.n	1a0032e6 <pll_calc_divs+0x96>
		for (p = 0; p < 4; p ++) {
1a0032e2:	2600      	movs	r6, #0
1a0032e4:	e7f6      	b.n	1a0032d4 <pll_calc_divs+0x84>
				}
			}
		}
	}
}
1a0032e6:	bcf0      	pop	{r4, r5, r6, r7}
1a0032e8:	4770      	bx	lr
1a0032ea:	bf00      	nop
1a0032ec:	094c5eff 	.word	0x094c5eff
1a0032f0:	1312d000 	.word	0x1312d000

1a0032f4 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a0032f4:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0032f6:	b099      	sub	sp, #100	; 0x64
1a0032f8:	4605      	mov	r5, r0
1a0032fa:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a0032fc:	225c      	movs	r2, #92	; 0x5c
1a0032fe:	2100      	movs	r1, #0
1a003300:	a801      	add	r0, sp, #4
1a003302:	f001 f8f2 	bl	1a0044ea <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a003306:	2380      	movs	r3, #128	; 0x80
1a003308:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a00330a:	6963      	ldr	r3, [r4, #20]
1a00330c:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a00330e:	7923      	ldrb	r3, [r4, #4]
1a003310:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a003314:	4669      	mov	r1, sp
1a003316:	4628      	mov	r0, r5
1a003318:	f7ff ff9a 	bl	1a003250 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a00331c:	9b06      	ldr	r3, [sp, #24]
1a00331e:	42ab      	cmp	r3, r5
1a003320:	d027      	beq.n	1a003372 <pll_get_frac+0x7e>
	if (val < 0)
1a003322:	1aeb      	subs	r3, r5, r3
1a003324:	d42e      	bmi.n	1a003384 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a003326:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a003328:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a00332a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a00332e:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a003330:	6963      	ldr	r3, [r4, #20]
1a003332:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a003334:	7923      	ldrb	r3, [r4, #4]
1a003336:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a00333a:	a910      	add	r1, sp, #64	; 0x40
1a00333c:	4628      	mov	r0, r5
1a00333e:	f7ff ff87 	bl	1a003250 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a003342:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a003344:	42ab      	cmp	r3, r5
1a003346:	d01f      	beq.n	1a003388 <pll_get_frac+0x94>
	if (val < 0)
1a003348:	1aeb      	subs	r3, r5, r3
1a00334a:	d425      	bmi.n	1a003398 <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a00334c:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a00334e:	4b2b      	ldr	r3, [pc, #172]	; (1a0033fc <pll_get_frac+0x108>)
1a003350:	429d      	cmp	r5, r3
1a003352:	d923      	bls.n	1a00339c <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a003354:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a003356:	1aed      	subs	r5, r5, r3
1a003358:	d433      	bmi.n	1a0033c2 <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a00335a:	42ae      	cmp	r6, r5
1a00335c:	dc3b      	bgt.n	1a0033d6 <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a00335e:	42be      	cmp	r6, r7
1a003360:	dc31      	bgt.n	1a0033c6 <pll_get_frac+0xd2>
			*ppll = pll[0];
1a003362:	466d      	mov	r5, sp
1a003364:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a003366:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a003368:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00336c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a003370:	e006      	b.n	1a003380 <pll_get_frac+0x8c>
		*ppll = pll[0];
1a003372:	466d      	mov	r5, sp
1a003374:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a003376:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a003378:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00337c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a003380:	b019      	add	sp, #100	; 0x64
1a003382:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a003384:	425b      	negs	r3, r3
1a003386:	e7ce      	b.n	1a003326 <pll_get_frac+0x32>
		*ppll = pll[2];
1a003388:	ad10      	add	r5, sp, #64	; 0x40
1a00338a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00338c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00338e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a003392:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a003396:	e7f3      	b.n	1a003380 <pll_get_frac+0x8c>
		return -val;
1a003398:	425b      	negs	r3, r3
1a00339a:	e7d7      	b.n	1a00334c <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a00339c:	2340      	movs	r3, #64	; 0x40
1a00339e:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a0033a0:	6963      	ldr	r3, [r4, #20]
1a0033a2:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a0033a4:	a908      	add	r1, sp, #32
1a0033a6:	4628      	mov	r0, r5
1a0033a8:	f7ff ff52 	bl	1a003250 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a0033ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a0033ae:	42ab      	cmp	r3, r5
1a0033b0:	d1d0      	bne.n	1a003354 <pll_get_frac+0x60>
			*ppll = pll[1];
1a0033b2:	ad08      	add	r5, sp, #32
1a0033b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0033b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0033b8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0033bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a0033c0:	e7de      	b.n	1a003380 <pll_get_frac+0x8c>
		return -val;
1a0033c2:	426d      	negs	r5, r5
1a0033c4:	e7c9      	b.n	1a00335a <pll_get_frac+0x66>
			*ppll = pll[2];
1a0033c6:	ad10      	add	r5, sp, #64	; 0x40
1a0033c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0033ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0033cc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0033d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0033d4:	e7d4      	b.n	1a003380 <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a0033d6:	42af      	cmp	r7, r5
1a0033d8:	db07      	blt.n	1a0033ea <pll_get_frac+0xf6>
			*ppll = pll[1];
1a0033da:	ad08      	add	r5, sp, #32
1a0033dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0033de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0033e0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0033e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0033e8:	e7ca      	b.n	1a003380 <pll_get_frac+0x8c>
			*ppll = pll[2];
1a0033ea:	ad10      	add	r5, sp, #64	; 0x40
1a0033ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0033ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0033f0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0033f4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0033f8:	e7c2      	b.n	1a003380 <pll_get_frac+0x8c>
1a0033fa:	bf00      	nop
1a0033fc:	068e7780 	.word	0x068e7780

1a003400 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a003400:	b430      	push	{r4, r5}
1a003402:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a003404:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a003406:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a003408:	e000      	b.n	1a00340c <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a00340a:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a00340c:	281c      	cmp	r0, #28
1a00340e:	d118      	bne.n	1a003442 <Chip_Clock_FindBaseClock+0x42>
1a003410:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a003414:	0051      	lsls	r1, r2, #1
1a003416:	4a0c      	ldr	r2, [pc, #48]	; (1a003448 <Chip_Clock_FindBaseClock+0x48>)
1a003418:	440a      	add	r2, r1
1a00341a:	7914      	ldrb	r4, [r2, #4]
1a00341c:	4284      	cmp	r4, r0
1a00341e:	d010      	beq.n	1a003442 <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a003420:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a003424:	004a      	lsls	r2, r1, #1
1a003426:	4908      	ldr	r1, [pc, #32]	; (1a003448 <Chip_Clock_FindBaseClock+0x48>)
1a003428:	5a8a      	ldrh	r2, [r1, r2]
1a00342a:	42aa      	cmp	r2, r5
1a00342c:	d8ed      	bhi.n	1a00340a <Chip_Clock_FindBaseClock+0xa>
1a00342e:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a003432:	0051      	lsls	r1, r2, #1
1a003434:	4a04      	ldr	r2, [pc, #16]	; (1a003448 <Chip_Clock_FindBaseClock+0x48>)
1a003436:	440a      	add	r2, r1
1a003438:	8852      	ldrh	r2, [r2, #2]
1a00343a:	42aa      	cmp	r2, r5
1a00343c:	d3e5      	bcc.n	1a00340a <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a00343e:	4620      	mov	r0, r4
1a003440:	e7e4      	b.n	1a00340c <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a003442:	bc30      	pop	{r4, r5}
1a003444:	4770      	bx	lr
1a003446:	bf00      	nop
1a003448:	1a0058e8 	.word	0x1a0058e8

1a00344c <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a00344c:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a00344e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a003452:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a003454:	4a0d      	ldr	r2, [pc, #52]	; (1a00348c <Chip_Clock_EnableCrystal+0x40>)
1a003456:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a003458:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a00345c:	6992      	ldr	r2, [r2, #24]
1a00345e:	428a      	cmp	r2, r1
1a003460:	d001      	beq.n	1a003466 <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a003462:	4a0a      	ldr	r2, [pc, #40]	; (1a00348c <Chip_Clock_EnableCrystal+0x40>)
1a003464:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a003466:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a00346a:	4a09      	ldr	r2, [pc, #36]	; (1a003490 <Chip_Clock_EnableCrystal+0x44>)
1a00346c:	6811      	ldr	r1, [r2, #0]
1a00346e:	4a09      	ldr	r2, [pc, #36]	; (1a003494 <Chip_Clock_EnableCrystal+0x48>)
1a003470:	4291      	cmp	r1, r2
1a003472:	d901      	bls.n	1a003478 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a003474:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a003478:	4a04      	ldr	r2, [pc, #16]	; (1a00348c <Chip_Clock_EnableCrystal+0x40>)
1a00347a:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a00347c:	9b01      	ldr	r3, [sp, #4]
1a00347e:	1e5a      	subs	r2, r3, #1
1a003480:	9201      	str	r2, [sp, #4]
1a003482:	2b00      	cmp	r3, #0
1a003484:	d1fa      	bne.n	1a00347c <Chip_Clock_EnableCrystal+0x30>
}
1a003486:	b002      	add	sp, #8
1a003488:	4770      	bx	lr
1a00348a:	bf00      	nop
1a00348c:	40050000 	.word	0x40050000
1a003490:	1a005850 	.word	0x1a005850
1a003494:	01312cff 	.word	0x01312cff

1a003498 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a003498:	3012      	adds	r0, #18
1a00349a:	4b05      	ldr	r3, [pc, #20]	; (1a0034b0 <Chip_Clock_GetDividerSource+0x18>)
1a00349c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a0034a0:	f010 0f01 	tst.w	r0, #1
1a0034a4:	d102      	bne.n	1a0034ac <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0034a6:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0034aa:	4770      	bx	lr
		return CLKINPUT_PD;
1a0034ac:	2011      	movs	r0, #17
}
1a0034ae:	4770      	bx	lr
1a0034b0:	40050000 	.word	0x40050000

1a0034b4 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a0034b4:	f100 0212 	add.w	r2, r0, #18
1a0034b8:	4b03      	ldr	r3, [pc, #12]	; (1a0034c8 <Chip_Clock_GetDividerDivisor+0x14>)
1a0034ba:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a0034be:	4b03      	ldr	r3, [pc, #12]	; (1a0034cc <Chip_Clock_GetDividerDivisor+0x18>)
1a0034c0:	5c18      	ldrb	r0, [r3, r0]
}
1a0034c2:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a0034c6:	4770      	bx	lr
1a0034c8:	40050000 	.word	0x40050000
1a0034cc:	1a0058e0 	.word	0x1a0058e0

1a0034d0 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a0034d0:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a0034d2:	2810      	cmp	r0, #16
1a0034d4:	d80a      	bhi.n	1a0034ec <Chip_Clock_GetClockInputHz+0x1c>
1a0034d6:	e8df f000 	tbb	[pc, r0]
1a0034da:	0b42      	.short	0x0b42
1a0034dc:	091f160d 	.word	0x091f160d
1a0034e0:	2b282522 	.word	0x2b282522
1a0034e4:	322e0909 	.word	0x322e0909
1a0034e8:	3a36      	.short	0x3a36
1a0034ea:	3e          	.byte	0x3e
1a0034eb:	00          	.byte	0x00
	uint32_t rate = 0;
1a0034ec:	2000      	movs	r0, #0
1a0034ee:	e038      	b.n	1a003562 <Chip_Clock_GetClockInputHz+0x92>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a0034f0:	481e      	ldr	r0, [pc, #120]	; (1a00356c <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a0034f2:	e036      	b.n	1a003562 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a0034f4:	4b1e      	ldr	r3, [pc, #120]	; (1a003570 <Chip_Clock_GetClockInputHz+0xa0>)
1a0034f6:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0034fa:	f003 0307 	and.w	r3, r3, #7
1a0034fe:	2b04      	cmp	r3, #4
1a003500:	d130      	bne.n	1a003564 <Chip_Clock_GetClockInputHz+0x94>
	uint32_t rate = 0;
1a003502:	2000      	movs	r0, #0
1a003504:	e02d      	b.n	1a003562 <Chip_Clock_GetClockInputHz+0x92>
			rate = 25000000;
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a003506:	4b1a      	ldr	r3, [pc, #104]	; (1a003570 <Chip_Clock_GetClockInputHz+0xa0>)
1a003508:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a00350c:	f003 0307 	and.w	r3, r3, #7
1a003510:	2b04      	cmp	r3, #4
1a003512:	d029      	beq.n	1a003568 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a003514:	4817      	ldr	r0, [pc, #92]	; (1a003574 <Chip_Clock_GetClockInputHz+0xa4>)
1a003516:	e024      	b.n	1a003562 <Chip_Clock_GetClockInputHz+0x92>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a003518:	4b17      	ldr	r3, [pc, #92]	; (1a003578 <Chip_Clock_GetClockInputHz+0xa8>)
1a00351a:	6818      	ldr	r0, [r3, #0]
		break;
1a00351c:	e021      	b.n	1a003562 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a00351e:	4b17      	ldr	r3, [pc, #92]	; (1a00357c <Chip_Clock_GetClockInputHz+0xac>)
1a003520:	6818      	ldr	r0, [r3, #0]
		break;
1a003522:	e01e      	b.n	1a003562 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a003524:	4b16      	ldr	r3, [pc, #88]	; (1a003580 <Chip_Clock_GetClockInputHz+0xb0>)
1a003526:	6818      	ldr	r0, [r3, #0]
		break;
1a003528:	e01b      	b.n	1a003562 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a00352a:	4b15      	ldr	r3, [pc, #84]	; (1a003580 <Chip_Clock_GetClockInputHz+0xb0>)
1a00352c:	6858      	ldr	r0, [r3, #4]
		break;
1a00352e:	e018      	b.n	1a003562 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a003530:	f000 f86a 	bl	1a003608 <Chip_Clock_GetMainPLLHz>
		break;
1a003534:	e015      	b.n	1a003562 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a003536:	2100      	movs	r1, #0
1a003538:	f000 f89c 	bl	1a003674 <Chip_Clock_GetDivRate>
		break;
1a00353c:	e011      	b.n	1a003562 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a00353e:	2101      	movs	r1, #1
1a003540:	f000 f898 	bl	1a003674 <Chip_Clock_GetDivRate>
		break;
1a003544:	e00d      	b.n	1a003562 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a003546:	2102      	movs	r1, #2
1a003548:	f000 f894 	bl	1a003674 <Chip_Clock_GetDivRate>
		break;
1a00354c:	e009      	b.n	1a003562 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a00354e:	2103      	movs	r1, #3
1a003550:	f000 f890 	bl	1a003674 <Chip_Clock_GetDivRate>
		break;
1a003554:	e005      	b.n	1a003562 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a003556:	2104      	movs	r1, #4
1a003558:	f000 f88c 	bl	1a003674 <Chip_Clock_GetDivRate>
		break;
1a00355c:	e001      	b.n	1a003562 <Chip_Clock_GetClockInputHz+0x92>
		rate = CRYSTAL_32K_FREQ_IN;
1a00355e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a003562:	bd08      	pop	{r3, pc}
			rate = 25000000;
1a003564:	4803      	ldr	r0, [pc, #12]	; (1a003574 <Chip_Clock_GetClockInputHz+0xa4>)
1a003566:	e7fc      	b.n	1a003562 <Chip_Clock_GetClockInputHz+0x92>
			rate = 50000000; /* RMII uses 50 MHz */
1a003568:	4806      	ldr	r0, [pc, #24]	; (1a003584 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a00356a:	e7fa      	b.n	1a003562 <Chip_Clock_GetClockInputHz+0x92>
1a00356c:	00b71b00 	.word	0x00b71b00
1a003570:	40043000 	.word	0x40043000
1a003574:	017d7840 	.word	0x017d7840
1a003578:	1a005824 	.word	0x1a005824
1a00357c:	1a005850 	.word	0x1a005850
1a003580:	10003da8 	.word	0x10003da8
1a003584:	02faf080 	.word	0x02faf080

1a003588 <Chip_Clock_CalcMainPLLValue>:
{
1a003588:	b538      	push	{r3, r4, r5, lr}
1a00358a:	4605      	mov	r5, r0
1a00358c:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a00358e:	7908      	ldrb	r0, [r1, #4]
1a003590:	f7ff ff9e 	bl	1a0034d0 <Chip_Clock_GetClockInputHz>
1a003594:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a003596:	4b19      	ldr	r3, [pc, #100]	; (1a0035fc <Chip_Clock_CalcMainPLLValue+0x74>)
1a003598:	442b      	add	r3, r5
1a00359a:	4a19      	ldr	r2, [pc, #100]	; (1a003600 <Chip_Clock_CalcMainPLLValue+0x78>)
1a00359c:	4293      	cmp	r3, r2
1a00359e:	d821      	bhi.n	1a0035e4 <Chip_Clock_CalcMainPLLValue+0x5c>
1a0035a0:	b318      	cbz	r0, 1a0035ea <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a0035a2:	2380      	movs	r3, #128	; 0x80
1a0035a4:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a0035a6:	2300      	movs	r3, #0
1a0035a8:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a0035aa:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a0035ac:	fbb5 f3f0 	udiv	r3, r5, r0
1a0035b0:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a0035b2:	4a14      	ldr	r2, [pc, #80]	; (1a003604 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a0035b4:	4295      	cmp	r5, r2
1a0035b6:	d903      	bls.n	1a0035c0 <Chip_Clock_CalcMainPLLValue+0x38>
1a0035b8:	fb03 f000 	mul.w	r0, r3, r0
1a0035bc:	42a8      	cmp	r0, r5
1a0035be:	d007      	beq.n	1a0035d0 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a0035c0:	4621      	mov	r1, r4
1a0035c2:	4628      	mov	r0, r5
1a0035c4:	f7ff fe96 	bl	1a0032f4 <pll_get_frac>
		if (!ppll->nsel) {
1a0035c8:	68a3      	ldr	r3, [r4, #8]
1a0035ca:	b18b      	cbz	r3, 1a0035f0 <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a0035cc:	3b01      	subs	r3, #1
1a0035ce:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a0035d0:	6923      	ldr	r3, [r4, #16]
1a0035d2:	b183      	cbz	r3, 1a0035f6 <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a0035d4:	68e2      	ldr	r2, [r4, #12]
1a0035d6:	b10a      	cbz	r2, 1a0035dc <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a0035d8:	3a01      	subs	r2, #1
1a0035da:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a0035dc:	3b01      	subs	r3, #1
1a0035de:	6123      	str	r3, [r4, #16]
	return 0;
1a0035e0:	2000      	movs	r0, #0
}
1a0035e2:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a0035e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0035e8:	e7fb      	b.n	1a0035e2 <Chip_Clock_CalcMainPLLValue+0x5a>
1a0035ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0035ee:	e7f8      	b.n	1a0035e2 <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a0035f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0035f4:	e7f5      	b.n	1a0035e2 <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a0035f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0035fa:	e7f2      	b.n	1a0035e2 <Chip_Clock_CalcMainPLLValue+0x5a>
1a0035fc:	ff6b3a10 	.word	0xff6b3a10
1a003600:	0b940510 	.word	0x0b940510
1a003604:	094c5eff 	.word	0x094c5eff

1a003608 <Chip_Clock_GetMainPLLHz>:
{
1a003608:	b530      	push	{r4, r5, lr}
1a00360a:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a00360c:	4d17      	ldr	r5, [pc, #92]	; (1a00366c <Chip_Clock_GetMainPLLHz+0x64>)
1a00360e:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a003610:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a003614:	f7ff ff5c 	bl	1a0034d0 <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a003618:	4b15      	ldr	r3, [pc, #84]	; (1a003670 <Chip_Clock_GetMainPLLHz+0x68>)
1a00361a:	681b      	ldr	r3, [r3, #0]
1a00361c:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a00361e:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a003620:	f013 0f01 	tst.w	r3, #1
1a003624:	d01f      	beq.n	1a003666 <Chip_Clock_GetMainPLLHz+0x5e>
	msel = (PLLReg >> 16) & 0xFF;
1a003626:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a00362a:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a00362e:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a003632:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a003636:	3301      	adds	r3, #1
	n = nsel + 1;
1a003638:	3201      	adds	r2, #1
	p = ptab[psel];
1a00363a:	f10d 0c08 	add.w	ip, sp, #8
1a00363e:	4461      	add	r1, ip
1a003640:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a003644:	f014 0f80 	tst.w	r4, #128	; 0x80
1a003648:	d108      	bne.n	1a00365c <Chip_Clock_GetMainPLLHz+0x54>
1a00364a:	b93d      	cbnz	r5, 1a00365c <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a00364c:	0049      	lsls	r1, r1, #1
1a00364e:	fbb3 f3f1 	udiv	r3, r3, r1
1a003652:	fbb0 f0f2 	udiv	r0, r0, r2
1a003656:	fb00 f003 	mul.w	r0, r0, r3
1a00365a:	e005      	b.n	1a003668 <Chip_Clock_GetMainPLLHz+0x60>
		return m * (freq / n);
1a00365c:	fbb0 f0f2 	udiv	r0, r0, r2
1a003660:	fb03 f000 	mul.w	r0, r3, r0
1a003664:	e000      	b.n	1a003668 <Chip_Clock_GetMainPLLHz+0x60>
		return 0;
1a003666:	2000      	movs	r0, #0
}
1a003668:	b003      	add	sp, #12
1a00366a:	bd30      	pop	{r4, r5, pc}
1a00366c:	40050000 	.word	0x40050000
1a003670:	1a0058dc 	.word	0x1a0058dc

1a003674 <Chip_Clock_GetDivRate>:
{
1a003674:	b538      	push	{r3, r4, r5, lr}
1a003676:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a003678:	4608      	mov	r0, r1
1a00367a:	f7ff ff0d 	bl	1a003498 <Chip_Clock_GetDividerSource>
1a00367e:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a003680:	4620      	mov	r0, r4
1a003682:	f7ff ff17 	bl	1a0034b4 <Chip_Clock_GetDividerDivisor>
1a003686:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a003688:	4628      	mov	r0, r5
1a00368a:	f7ff ff21 	bl	1a0034d0 <Chip_Clock_GetClockInputHz>
1a00368e:	3401      	adds	r4, #1
}
1a003690:	fbb0 f0f4 	udiv	r0, r0, r4
1a003694:	bd38      	pop	{r3, r4, r5, pc}
1a003696:	Address 0x000000001a003696 is out of bounds.


1a003698 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a003698:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a00369a:	f100 0416 	add.w	r4, r0, #22
1a00369e:	00a4      	lsls	r4, r4, #2
1a0036a0:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a0036a4:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a0036a8:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a0036aa:	281b      	cmp	r0, #27
1a0036ac:	d813      	bhi.n	1a0036d6 <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a0036ae:	2911      	cmp	r1, #17
1a0036b0:	d01a      	beq.n	1a0036e8 <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a0036b2:	4d0e      	ldr	r5, [pc, #56]	; (1a0036ec <Chip_Clock_SetBaseClock+0x54>)
1a0036b4:	4025      	ands	r5, r4

			if (autoblocken) {
1a0036b6:	b10a      	cbz	r2, 1a0036bc <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a0036b8:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a0036bc:	b10b      	cbz	r3, 1a0036c2 <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a0036be:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a0036c2:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a0036c6:	3016      	adds	r0, #22
1a0036c8:	0080      	lsls	r0, r0, #2
1a0036ca:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0036ce:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0036d2:	6045      	str	r5, [r0, #4]
1a0036d4:	e008      	b.n	1a0036e8 <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a0036d6:	f044 0401 	orr.w	r4, r4, #1
1a0036da:	3016      	adds	r0, #22
1a0036dc:	0080      	lsls	r0, r0, #2
1a0036de:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0036e2:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0036e6:	6044      	str	r4, [r0, #4]
	}
}
1a0036e8:	bc30      	pop	{r4, r5}
1a0036ea:	4770      	bx	lr
1a0036ec:	e0fff7fe 	.word	0xe0fff7fe

1a0036f0 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a0036f0:	281b      	cmp	r0, #27
1a0036f2:	d80c      	bhi.n	1a00370e <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a0036f4:	3016      	adds	r0, #22
1a0036f6:	0080      	lsls	r0, r0, #2
1a0036f8:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0036fc:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a003700:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a003702:	f010 0f01 	tst.w	r0, #1
1a003706:	d104      	bne.n	1a003712 <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a003708:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a00370c:	4770      	bx	lr
		return CLKINPUT_PD;
1a00370e:	2011      	movs	r0, #17
1a003710:	4770      	bx	lr
		return CLKINPUT_PD;
1a003712:	2011      	movs	r0, #17
}
1a003714:	4770      	bx	lr

1a003716 <Chip_Clock_GetBaseClocktHz>:
{
1a003716:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a003718:	f7ff ffea 	bl	1a0036f0 <Chip_Clock_GetBaseClock>
1a00371c:	f7ff fed8 	bl	1a0034d0 <Chip_Clock_GetClockInputHz>
}
1a003720:	bd08      	pop	{r3, pc}
1a003722:	Address 0x000000001a003722 is out of bounds.


1a003724 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a003724:	b969      	cbnz	r1, 1a003742 <Chip_Clock_EnableOpts+0x1e>
	uint32_t reg = 1;
1a003726:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a003728:	b10a      	cbz	r2, 1a00372e <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a00372a:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a00372e:	2b02      	cmp	r3, #2
1a003730:	d009      	beq.n	1a003746 <Chip_Clock_EnableOpts+0x22>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a003732:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a003736:	d209      	bcs.n	1a00374c <Chip_Clock_EnableOpts+0x28>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a003738:	3020      	adds	r0, #32
1a00373a:	4b07      	ldr	r3, [pc, #28]	; (1a003758 <Chip_Clock_EnableOpts+0x34>)
1a00373c:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a003740:	4770      	bx	lr
		reg |= (1 << 1);
1a003742:	2103      	movs	r1, #3
1a003744:	e7f0      	b.n	1a003728 <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a003746:	f041 0120 	orr.w	r1, r1, #32
1a00374a:	e7f2      	b.n	1a003732 <Chip_Clock_EnableOpts+0xe>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a00374c:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a003750:	4b02      	ldr	r3, [pc, #8]	; (1a00375c <Chip_Clock_EnableOpts+0x38>)
1a003752:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a003756:	4770      	bx	lr
1a003758:	40051000 	.word	0x40051000
1a00375c:	40052000 	.word	0x40052000

1a003760 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a003760:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a003764:	d208      	bcs.n	1a003778 <Chip_Clock_Enable+0x18>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a003766:	4a09      	ldr	r2, [pc, #36]	; (1a00378c <Chip_Clock_Enable+0x2c>)
1a003768:	3020      	adds	r0, #32
1a00376a:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00376e:	f043 0301 	orr.w	r3, r3, #1
1a003772:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a003776:	4770      	bx	lr
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a003778:	4a05      	ldr	r2, [pc, #20]	; (1a003790 <Chip_Clock_Enable+0x30>)
1a00377a:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a00377e:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a003782:	f043 0301 	orr.w	r3, r3, #1
1a003786:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a00378a:	4770      	bx	lr
1a00378c:	40051000 	.word	0x40051000
1a003790:	40052000 	.word	0x40052000

1a003794 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a003794:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a003796:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a00379a:	d309      	bcc.n	1a0037b0 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a00379c:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a0037a0:	4a0d      	ldr	r2, [pc, #52]	; (1a0037d8 <Chip_Clock_GetRate+0x44>)
1a0037a2:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a0037a6:	f014 0f01 	tst.w	r4, #1
1a0037aa:	d107      	bne.n	1a0037bc <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a0037ac:	2000      	movs	r0, #0
	}

	return rate;
}
1a0037ae:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a0037b0:	f100 0320 	add.w	r3, r0, #32
1a0037b4:	4a09      	ldr	r2, [pc, #36]	; (1a0037dc <Chip_Clock_GetRate+0x48>)
1a0037b6:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a0037ba:	e7f4      	b.n	1a0037a6 <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a0037bc:	f7ff fe20 	bl	1a003400 <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a0037c0:	f7ff ffa9 	bl	1a003716 <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a0037c4:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a0037c8:	d103      	bne.n	1a0037d2 <Chip_Clock_GetRate+0x3e>
			div = 1;
1a0037ca:	2301      	movs	r3, #1
		rate = rate / div;
1a0037cc:	fbb0 f0f3 	udiv	r0, r0, r3
1a0037d0:	e7ed      	b.n	1a0037ae <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a0037d2:	2302      	movs	r3, #2
1a0037d4:	e7fa      	b.n	1a0037cc <Chip_Clock_GetRate+0x38>
1a0037d6:	bf00      	nop
1a0037d8:	40052000 	.word	0x40052000
1a0037dc:	40051000 	.word	0x40051000

1a0037e0 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a0037e0:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a0037e2:	2069      	movs	r0, #105	; 0x69
1a0037e4:	f7ff ffd6 	bl	1a003794 <Chip_Clock_GetRate>
1a0037e8:	4b01      	ldr	r3, [pc, #4]	; (1a0037f0 <SystemCoreClockUpdate+0x10>)
1a0037ea:	6018      	str	r0, [r3, #0]
}
1a0037ec:	bd08      	pop	{r3, pc}
1a0037ee:	bf00      	nop
1a0037f0:	10003e6c 	.word	0x10003e6c

1a0037f4 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a0037f4:	b570      	push	{r4, r5, r6, lr}
1a0037f6:	b08a      	sub	sp, #40	; 0x28
1a0037f8:	4605      	mov	r5, r0
1a0037fa:	460e      	mov	r6, r1
1a0037fc:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 10000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a0037fe:	f242 7310 	movw	r3, #10000	; 0x2710
1a003802:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a003804:	2806      	cmp	r0, #6
1a003806:	d018      	beq.n	1a00383a <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a003808:	2300      	movs	r3, #0
1a00380a:	2201      	movs	r2, #1
1a00380c:	4629      	mov	r1, r5
1a00380e:	2004      	movs	r0, #4
1a003810:	f7ff ff42 	bl	1a003698 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a003814:	4a49      	ldr	r2, [pc, #292]	; (1a00393c <Chip_SetupCoreClock+0x148>)
1a003816:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a003818:	f043 0301 	orr.w	r3, r3, #1
1a00381c:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a00381e:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a003822:	a901      	add	r1, sp, #4
1a003824:	4630      	mov	r0, r6
1a003826:	f7ff feaf 	bl	1a003588 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a00382a:	4b45      	ldr	r3, [pc, #276]	; (1a003940 <Chip_SetupCoreClock+0x14c>)
1a00382c:	429e      	cmp	r6, r3
1a00382e:	d916      	bls.n	1a00385e <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a003830:	9b01      	ldr	r3, [sp, #4]
1a003832:	f013 0f40 	tst.w	r3, #64	; 0x40
1a003836:	d003      	beq.n	1a003840 <Chip_SetupCoreClock+0x4c>
1a003838:	e7fe      	b.n	1a003838 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a00383a:	f7ff fe07 	bl	1a00344c <Chip_Clock_EnableCrystal>
1a00383e:	e7e3      	b.n	1a003808 <Chip_SetupCoreClock+0x14>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
1a003840:	f013 0f80 	tst.w	r3, #128	; 0x80
1a003844:	d005      	beq.n	1a003852 <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a003846:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a00384a:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a00384c:	2500      	movs	r5, #0
			direct = 1;
1a00384e:	2601      	movs	r6, #1
1a003850:	e007      	b.n	1a003862 <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a003852:	9b04      	ldr	r3, [sp, #16]
1a003854:	3301      	adds	r3, #1
1a003856:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a003858:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a00385a:	2600      	movs	r6, #0
1a00385c:	e001      	b.n	1a003862 <Chip_SetupCoreClock+0x6e>
1a00385e:	2500      	movs	r5, #0
1a003860:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a003862:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a003866:	9b01      	ldr	r3, [sp, #4]
1a003868:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a00386c:	9a05      	ldr	r2, [sp, #20]
1a00386e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a003872:	9a03      	ldr	r2, [sp, #12]
1a003874:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a003878:	9a04      	ldr	r2, [sp, #16]
1a00387a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a00387e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a003882:	4a2e      	ldr	r2, [pc, #184]	; (1a00393c <Chip_SetupCoreClock+0x148>)
1a003884:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a003886:	4b2d      	ldr	r3, [pc, #180]	; (1a00393c <Chip_SetupCoreClock+0x148>)
1a003888:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a00388a:	f013 0f01 	tst.w	r3, #1
1a00388e:	d0fa      	beq.n	1a003886 <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a003890:	2300      	movs	r3, #0
1a003892:	2201      	movs	r2, #1
1a003894:	2109      	movs	r1, #9
1a003896:	2004      	movs	r0, #4
1a003898:	f7ff fefe 	bl	1a003698 <Chip_Clock_SetBaseClock>

	if (direct) {
1a00389c:	b1fe      	cbz	r6, 1a0038de <Chip_SetupCoreClock+0xea>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a00389e:	f242 7310 	movw	r3, #10000	; 0x2710
1a0038a2:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a0038a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0038a6:	1e5a      	subs	r2, r3, #1
1a0038a8:	9209      	str	r2, [sp, #36]	; 0x24
1a0038aa:	2b00      	cmp	r3, #0
1a0038ac:	d1fa      	bne.n	1a0038a4 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a0038ae:	9b01      	ldr	r3, [sp, #4]
1a0038b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0038b4:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a0038b6:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a0038ba:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a0038be:	9a05      	ldr	r2, [sp, #20]
1a0038c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a0038c4:	9a03      	ldr	r2, [sp, #12]
1a0038c6:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a0038ca:	9a04      	ldr	r2, [sp, #16]
1a0038cc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0038d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0038d4:	4a19      	ldr	r2, [pc, #100]	; (1a00393c <Chip_SetupCoreClock+0x148>)
1a0038d6:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a0038d8:	b36c      	cbz	r4, 1a003936 <Chip_SetupCoreClock+0x142>
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a0038da:	2400      	movs	r4, #0
1a0038dc:	e029      	b.n	1a003932 <Chip_SetupCoreClock+0x13e>
	} else if (pdivide) {
1a0038de:	2d00      	cmp	r5, #0
1a0038e0:	d0fa      	beq.n	1a0038d8 <Chip_SetupCoreClock+0xe4>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a0038e2:	f242 7310 	movw	r3, #10000	; 0x2710
1a0038e6:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a0038e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0038ea:	1e5a      	subs	r2, r3, #1
1a0038ec:	9209      	str	r2, [sp, #36]	; 0x24
1a0038ee:	2b00      	cmp	r3, #0
1a0038f0:	d1fa      	bne.n	1a0038e8 <Chip_SetupCoreClock+0xf4>
		ppll.psel--;
1a0038f2:	9b04      	ldr	r3, [sp, #16]
1a0038f4:	1e5a      	subs	r2, r3, #1
1a0038f6:	9204      	str	r2, [sp, #16]
1a0038f8:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a0038fc:	9b01      	ldr	r3, [sp, #4]
1a0038fe:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a003902:	9905      	ldr	r1, [sp, #20]
1a003904:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a003908:	9903      	ldr	r1, [sp, #12]
1a00390a:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a00390e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a003912:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a003916:	4a09      	ldr	r2, [pc, #36]	; (1a00393c <Chip_SetupCoreClock+0x148>)
1a003918:	6453      	str	r3, [r2, #68]	; 0x44
1a00391a:	e7dd      	b.n	1a0038d8 <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a00391c:	4809      	ldr	r0, [pc, #36]	; (1a003944 <Chip_SetupCoreClock+0x150>)
1a00391e:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a003922:	78cb      	ldrb	r3, [r1, #3]
1a003924:	788a      	ldrb	r2, [r1, #2]
1a003926:	7849      	ldrb	r1, [r1, #1]
1a003928:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a00392c:	f7ff feb4 	bl	1a003698 <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a003930:	3401      	adds	r4, #1
1a003932:	2c11      	cmp	r4, #17
1a003934:	d9f2      	bls.n	1a00391c <Chip_SetupCoreClock+0x128>
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a003936:	b00a      	add	sp, #40	; 0x28
1a003938:	bd70      	pop	{r4, r5, r6, pc}
1a00393a:	bf00      	nop
1a00393c:	40050000 	.word	0x40050000
1a003940:	068e7780 	.word	0x068e7780
1a003944:	1a005954 	.word	0x1a005954

1a003948 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a003948:	4770      	bx	lr
1a00394a:	Address 0x000000001a00394a is out of bounds.


1a00394c <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a00394c:	4b03      	ldr	r3, [pc, #12]	; (1a00395c <Chip_SSP_GetClockIndex+0x10>)
1a00394e:	4298      	cmp	r0, r3
1a003950:	d001      	beq.n	1a003956 <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a003952:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a003954:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a003956:	20a5      	movs	r0, #165	; 0xa5
1a003958:	4770      	bx	lr
1a00395a:	bf00      	nop
1a00395c:	400c5000 	.word	0x400c5000

1a003960 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a003960:	4b04      	ldr	r3, [pc, #16]	; (1a003974 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a003962:	4298      	cmp	r0, r3
1a003964:	d002      	beq.n	1a00396c <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a003966:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a00396a:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a00396c:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a003970:	4770      	bx	lr
1a003972:	bf00      	nop
1a003974:	400c5000 	.word	0x400c5000

1a003978 <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a003978:	6803      	ldr	r3, [r0, #0]
1a00397a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a00397e:	0209      	lsls	r1, r1, #8
1a003980:	b289      	uxth	r1, r1
1a003982:	4319      	orrs	r1, r3
1a003984:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a003986:	6102      	str	r2, [r0, #16]
}
1a003988:	4770      	bx	lr

1a00398a <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a00398a:	b570      	push	{r4, r5, r6, lr}
1a00398c:	4606      	mov	r6, r0
1a00398e:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a003990:	f7ff ffe6 	bl	1a003960 <Chip_SSP_GetPeriphClockIndex>
1a003994:	f7ff fefe 	bl	1a003794 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a003998:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a00399a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	cr0_div = 0;
1a00399e:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a0039a0:	e000      	b.n	1a0039a4 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a0039a2:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a0039a4:	42ab      	cmp	r3, r5
1a0039a6:	d90b      	bls.n	1a0039c0 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a0039a8:	1c4c      	adds	r4, r1, #1
1a0039aa:	fb02 f304 	mul.w	r3, r2, r4
1a0039ae:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a0039b2:	429d      	cmp	r5, r3
1a0039b4:	d2f6      	bcs.n	1a0039a4 <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a0039b6:	2cff      	cmp	r4, #255	; 0xff
1a0039b8:	d9f3      	bls.n	1a0039a2 <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a0039ba:	3202      	adds	r2, #2
				cr0_div = 0;
1a0039bc:	2100      	movs	r1, #0
1a0039be:	e7f1      	b.n	1a0039a4 <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a0039c0:	4630      	mov	r0, r6
1a0039c2:	f7ff ffd9 	bl	1a003978 <Chip_SSP_SetClockRate>
}
1a0039c6:	bd70      	pop	{r4, r5, r6, pc}

1a0039c8 <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a0039c8:	b510      	push	{r4, lr}
1a0039ca:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a0039cc:	f7ff ffbe 	bl	1a00394c <Chip_SSP_GetClockIndex>
1a0039d0:	f7ff fec6 	bl	1a003760 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a0039d4:	4620      	mov	r0, r4
1a0039d6:	f7ff ffc3 	bl	1a003960 <Chip_SSP_GetPeriphClockIndex>
1a0039da:	f7ff fec1 	bl	1a003760 <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a0039de:	6863      	ldr	r3, [r4, #4]
1a0039e0:	f023 0304 	bic.w	r3, r3, #4
1a0039e4:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a0039e6:	6823      	ldr	r3, [r4, #0]
1a0039e8:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a0039ec:	f043 0307 	orr.w	r3, r3, #7
1a0039f0:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a0039f2:	4902      	ldr	r1, [pc, #8]	; (1a0039fc <Chip_SSP_Init+0x34>)
1a0039f4:	4620      	mov	r0, r4
1a0039f6:	f7ff ffc8 	bl	1a00398a <Chip_SSP_SetBitRate>
}
1a0039fa:	bd10      	pop	{r4, pc}
1a0039fc:	000186a0 	.word	0x000186a0

1a003a00 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a003a00:	2901      	cmp	r1, #1
1a003a02:	d000      	beq.n	1a003a06 <Chip_I2C_EventHandler+0x6>
	}

	stat = &iic->mXfer->status;
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
}
1a003a04:	4770      	bx	lr
	stat = &iic->mXfer->status;
1a003a06:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a003a0a:	0082      	lsls	r2, r0, #2
1a003a0c:	4b03      	ldr	r3, [pc, #12]	; (1a003a1c <Chip_I2C_EventHandler+0x1c>)
1a003a0e:	4413      	add	r3, r2
1a003a10:	691a      	ldr	r2, [r3, #16]
	while (*stat == I2C_STATUS_BUSY) {}
1a003a12:	7d13      	ldrb	r3, [r2, #20]
1a003a14:	b2db      	uxtb	r3, r3
1a003a16:	2b04      	cmp	r3, #4
1a003a18:	d0fb      	beq.n	1a003a12 <Chip_I2C_EventHandler+0x12>
1a003a1a:	e7f3      	b.n	1a003a04 <Chip_I2C_EventHandler+0x4>
1a003a1c:	10000040 	.word	0x10000040

1a003a20 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a003a20:	b570      	push	{r4, r5, r6, lr}
1a003a22:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a003a24:	4e06      	ldr	r6, [pc, #24]	; (1a003a40 <Chip_I2C_Init+0x20>)
1a003a26:	00c4      	lsls	r4, r0, #3
1a003a28:	1a22      	subs	r2, r4, r0
1a003a2a:	0093      	lsls	r3, r2, #2
1a003a2c:	4433      	add	r3, r6
1a003a2e:	8898      	ldrh	r0, [r3, #4]
1a003a30:	f7ff fe96 	bl	1a003760 <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a003a34:	1b64      	subs	r4, r4, r5
1a003a36:	00a3      	lsls	r3, r4, #2
1a003a38:	58f3      	ldr	r3, [r6, r3]
1a003a3a:	226c      	movs	r2, #108	; 0x6c
1a003a3c:	619a      	str	r2, [r3, #24]
}
1a003a3e:	bd70      	pop	{r4, r5, r6, pc}
1a003a40:	10000040 	.word	0x10000040

1a003a44 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a003a44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a003a48:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a003a4a:	4e0b      	ldr	r6, [pc, #44]	; (1a003a78 <Chip_I2C_SetClockRate+0x34>)
1a003a4c:	00c5      	lsls	r5, r0, #3
1a003a4e:	1a2b      	subs	r3, r5, r0
1a003a50:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a003a54:	eb06 0308 	add.w	r3, r6, r8
1a003a58:	8898      	ldrh	r0, [r3, #4]
1a003a5a:	f7ff fe9b 	bl	1a003794 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a003a5e:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a003a62:	f856 3008 	ldr.w	r3, [r6, r8]
1a003a66:	0842      	lsrs	r2, r0, #1
1a003a68:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a003a6a:	f856 3008 	ldr.w	r3, [r6, r8]
1a003a6e:	691a      	ldr	r2, [r3, #16]
1a003a70:	1a80      	subs	r0, r0, r2
1a003a72:	6158      	str	r0, [r3, #20]
}
1a003a74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a003a78:	10000040 	.word	0x10000040

1a003a7c <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a003a7c:	b508      	push	{r3, lr}
   extern void *g_pfnVectors;
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a003a7e:	4a0b      	ldr	r2, [pc, #44]	; (1a003aac <SystemInit+0x30>)
1a003a80:	4b0b      	ldr	r3, [pc, #44]	; (1a003ab0 <SystemInit+0x34>)
1a003a82:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a003a84:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a003a88:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a003a8a:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a003a8e:	2b20      	cmp	r3, #32
1a003a90:	d004      	beq.n	1a003a9c <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit */
   Board_SystemInit();
1a003a92:	f7ff fa9f 	bl	1a002fd4 <Board_SystemInit>
   Board_Init();
1a003a96:	f7ff fa27 	bl	1a002ee8 <Board_Init>
}
1a003a9a:	bd08      	pop	{r3, pc}
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a003a9c:	4a04      	ldr	r2, [pc, #16]	; (1a003ab0 <SystemInit+0x34>)
1a003a9e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a003aa2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a003aa6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a003aaa:	e7f2      	b.n	1a003a92 <SystemInit+0x16>
1a003aac:	1a000000 	.word	0x1a000000
1a003ab0:	e000ed00 	.word	0xe000ed00

1a003ab4 <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a003ab4:	4b04      	ldr	r3, [pc, #16]	; (1a003ac8 <cyclesCounterInit+0x14>)
1a003ab6:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a003ab8:	4a04      	ldr	r2, [pc, #16]	; (1a003acc <cyclesCounterInit+0x18>)
1a003aba:	6813      	ldr	r3, [r2, #0]
1a003abc:	f043 0301 	orr.w	r3, r3, #1
1a003ac0:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a003ac2:	2001      	movs	r0, #1
1a003ac4:	4770      	bx	lr
1a003ac6:	bf00      	nop
1a003ac8:	10000078 	.word	0x10000078
1a003acc:	e0001000 	.word	0xe0001000

1a003ad0 <uartProcessIRQ>:
{
1a003ad0:	b570      	push	{r4, r5, r6, lr}
1a003ad2:	4604      	mov	r4, r0
   uint8_t status = Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr );
1a003ad4:	eb00 0240 	add.w	r2, r0, r0, lsl #1
1a003ad8:	0093      	lsls	r3, r2, #2
1a003ada:	4a1f      	ldr	r2, [pc, #124]	; (1a003b58 <uartProcessIRQ+0x88>)
1a003adc:	58d6      	ldr	r6, [r2, r3]
	return pUART->LSR;
1a003ade:	6975      	ldr	r5, [r6, #20]
   if(status & UART_LSR_RDR) { // uartRxReady
1a003ae0:	b2ed      	uxtb	r5, r5
1a003ae2:	f015 0f01 	tst.w	r5, #1
1a003ae6:	d009      	beq.n	1a003afc <uartProcessIRQ+0x2c>
      if( ( uart == UART_GPIO ) && (rxIsrCallbackUART0 != 0) )
1a003ae8:	b920      	cbnz	r0, 1a003af4 <uartProcessIRQ+0x24>
1a003aea:	4b1c      	ldr	r3, [pc, #112]	; (1a003b5c <uartProcessIRQ+0x8c>)
1a003aec:	681b      	ldr	r3, [r3, #0]
1a003aee:	b10b      	cbz	r3, 1a003af4 <uartProcessIRQ+0x24>
         (*rxIsrCallbackUART0)(0);
1a003af0:	2000      	movs	r0, #0
1a003af2:	4798      	blx	r3
      if( ( uart == UART_USB )  && (rxIsrCallbackUART2 != 0) )
1a003af4:	2c03      	cmp	r4, #3
1a003af6:	d013      	beq.n	1a003b20 <uartProcessIRQ+0x50>
      if( ( uart == UART_232 )  && (rxIsrCallbackUART3 != 0) )
1a003af8:	2c05      	cmp	r4, #5
1a003afa:	d018      	beq.n	1a003b2e <uartProcessIRQ+0x5e>
   if( ( status & UART_LSR_THRE ) && // uartTxReady
1a003afc:	f015 0f20 	tst.w	r5, #32
1a003b00:	d00d      	beq.n	1a003b1e <uartProcessIRQ+0x4e>
	return pUART->IER;
1a003b02:	6873      	ldr	r3, [r6, #4]
1a003b04:	f013 0f02 	tst.w	r3, #2
1a003b08:	d009      	beq.n	1a003b1e <uartProcessIRQ+0x4e>
      if( ( uart == UART_GPIO ) && (txIsrCallbackUART0 != 0) )
1a003b0a:	b924      	cbnz	r4, 1a003b16 <uartProcessIRQ+0x46>
1a003b0c:	4b14      	ldr	r3, [pc, #80]	; (1a003b60 <uartProcessIRQ+0x90>)
1a003b0e:	681b      	ldr	r3, [r3, #0]
1a003b10:	b10b      	cbz	r3, 1a003b16 <uartProcessIRQ+0x46>
         (*txIsrCallbackUART0)(0);
1a003b12:	2000      	movs	r0, #0
1a003b14:	4798      	blx	r3
      if( ( uart == UART_USB )  && (txIsrCallbackUART2 != 0) )
1a003b16:	2c03      	cmp	r4, #3
1a003b18:	d010      	beq.n	1a003b3c <uartProcessIRQ+0x6c>
      if( ( uart == UART_232 )  && (txIsrCallbackUART3 != 0) )
1a003b1a:	2c05      	cmp	r4, #5
1a003b1c:	d015      	beq.n	1a003b4a <uartProcessIRQ+0x7a>
}
1a003b1e:	bd70      	pop	{r4, r5, r6, pc}
      if( ( uart == UART_USB )  && (rxIsrCallbackUART2 != 0) )
1a003b20:	4b10      	ldr	r3, [pc, #64]	; (1a003b64 <uartProcessIRQ+0x94>)
1a003b22:	681b      	ldr	r3, [r3, #0]
1a003b24:	2b00      	cmp	r3, #0
1a003b26:	d0e7      	beq.n	1a003af8 <uartProcessIRQ+0x28>
         (*rxIsrCallbackUART2)(0);
1a003b28:	2000      	movs	r0, #0
1a003b2a:	4798      	blx	r3
1a003b2c:	e7e4      	b.n	1a003af8 <uartProcessIRQ+0x28>
      if( ( uart == UART_232 )  && (rxIsrCallbackUART3 != 0) )
1a003b2e:	4b0e      	ldr	r3, [pc, #56]	; (1a003b68 <uartProcessIRQ+0x98>)
1a003b30:	681b      	ldr	r3, [r3, #0]
1a003b32:	2b00      	cmp	r3, #0
1a003b34:	d0e2      	beq.n	1a003afc <uartProcessIRQ+0x2c>
         (*rxIsrCallbackUART3)(0);
1a003b36:	2000      	movs	r0, #0
1a003b38:	4798      	blx	r3
1a003b3a:	e7df      	b.n	1a003afc <uartProcessIRQ+0x2c>
      if( ( uart == UART_USB )  && (txIsrCallbackUART2 != 0) )
1a003b3c:	4b0b      	ldr	r3, [pc, #44]	; (1a003b6c <uartProcessIRQ+0x9c>)
1a003b3e:	681b      	ldr	r3, [r3, #0]
1a003b40:	2b00      	cmp	r3, #0
1a003b42:	d0ea      	beq.n	1a003b1a <uartProcessIRQ+0x4a>
         (*txIsrCallbackUART2)(0);
1a003b44:	2000      	movs	r0, #0
1a003b46:	4798      	blx	r3
1a003b48:	e7e7      	b.n	1a003b1a <uartProcessIRQ+0x4a>
      if( ( uart == UART_232 )  && (txIsrCallbackUART3 != 0) )
1a003b4a:	4b09      	ldr	r3, [pc, #36]	; (1a003b70 <uartProcessIRQ+0xa0>)
1a003b4c:	681b      	ldr	r3, [r3, #0]
1a003b4e:	2b00      	cmp	r3, #0
1a003b50:	d0e5      	beq.n	1a003b1e <uartProcessIRQ+0x4e>
         (*txIsrCallbackUART3)(0);
1a003b52:	2000      	movs	r0, #0
1a003b54:	4798      	blx	r3
}
1a003b56:	e7e2      	b.n	1a003b1e <uartProcessIRQ+0x4e>
1a003b58:	1a0059a8 	.word	0x1a0059a8
1a003b5c:	10003db0 	.word	0x10003db0
1a003b60:	10003dbc 	.word	0x10003dbc
1a003b64:	10003db4 	.word	0x10003db4
1a003b68:	10003db8 	.word	0x10003db8
1a003b6c:	10003dc0 	.word	0x10003dc0
1a003b70:	10003dc4 	.word	0x10003dc4

1a003b74 <uartInterrupt>:
   if( enable ) {
1a003b74:	b341      	cbz	r1, 1a003bc8 <uartInterrupt+0x54>
      NVIC_SetPriority( lpcUarts[uart].uartIrqAddr, 5 ); // FreeRTOS Requiere prioridad >= 5 (numero mas alto, ma baja prioridad)
1a003b76:	eb00 0340 	add.w	r3, r0, r0, lsl #1
1a003b7a:	009a      	lsls	r2, r3, #2
1a003b7c:	4b1e      	ldr	r3, [pc, #120]	; (1a003bf8 <uartInterrupt+0x84>)
1a003b7e:	4413      	add	r3, r2
1a003b80:	f993 300a 	ldrsb.w	r3, [r3, #10]
  if ((int32_t)(IRQn) >= 0)
1a003b84:	2b00      	cmp	r3, #0
1a003b86:	db18      	blt.n	1a003bba <uartInterrupt+0x46>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a003b88:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
1a003b8c:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
1a003b90:	22a0      	movs	r2, #160	; 0xa0
1a003b92:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
      NVIC_EnableIRQ( lpcUarts[uart].uartIrqAddr );
1a003b96:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a003b9a:	0082      	lsls	r2, r0, #2
1a003b9c:	4b16      	ldr	r3, [pc, #88]	; (1a003bf8 <uartInterrupt+0x84>)
1a003b9e:	4413      	add	r3, r2
1a003ba0:	f993 300a 	ldrsb.w	r3, [r3, #10]
  if ((int32_t)(IRQn) >= 0)
1a003ba4:	2b00      	cmp	r3, #0
1a003ba6:	db25      	blt.n	1a003bf4 <uartInterrupt+0x80>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a003ba8:	f003 011f 	and.w	r1, r3, #31
1a003bac:	095b      	lsrs	r3, r3, #5
1a003bae:	2201      	movs	r2, #1
1a003bb0:	408a      	lsls	r2, r1
1a003bb2:	4912      	ldr	r1, [pc, #72]	; (1a003bfc <uartInterrupt+0x88>)
1a003bb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a003bb8:	4770      	bx	lr
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a003bba:	f003 030f 	and.w	r3, r3, #15
1a003bbe:	4a10      	ldr	r2, [pc, #64]	; (1a003c00 <uartInterrupt+0x8c>)
1a003bc0:	441a      	add	r2, r3
1a003bc2:	23a0      	movs	r3, #160	; 0xa0
1a003bc4:	7613      	strb	r3, [r2, #24]
1a003bc6:	e7e6      	b.n	1a003b96 <uartInterrupt+0x22>
      NVIC_DisableIRQ( lpcUarts[uart].uartIrqAddr );
1a003bc8:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a003bcc:	0082      	lsls	r2, r0, #2
1a003bce:	4b0a      	ldr	r3, [pc, #40]	; (1a003bf8 <uartInterrupt+0x84>)
1a003bd0:	4413      	add	r3, r2
1a003bd2:	f993 300a 	ldrsb.w	r3, [r3, #10]
  if ((int32_t)(IRQn) >= 0)
1a003bd6:	2b00      	cmp	r3, #0
1a003bd8:	db0c      	blt.n	1a003bf4 <uartInterrupt+0x80>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a003bda:	f003 011f 	and.w	r1, r3, #31
1a003bde:	095b      	lsrs	r3, r3, #5
1a003be0:	2201      	movs	r2, #1
1a003be2:	408a      	lsls	r2, r1
1a003be4:	3320      	adds	r3, #32
1a003be6:	4905      	ldr	r1, [pc, #20]	; (1a003bfc <uartInterrupt+0x88>)
1a003be8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
1a003bec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
1a003bf0:	f3bf 8f6f 	isb	sy
}
1a003bf4:	4770      	bx	lr
1a003bf6:	bf00      	nop
1a003bf8:	1a0059a8 	.word	0x1a0059a8
1a003bfc:	e000e100 	.word	0xe000e100
1a003c00:	e000ecfc 	.word	0xe000ecfc

1a003c04 <uartCallbackSet>:
   switch(event){
1a003c04:	b111      	cbz	r1, 1a003c0c <uartCallbackSet+0x8>
1a003c06:	2901      	cmp	r1, #1
1a003c08:	d01d      	beq.n	1a003c46 <uartCallbackSet+0x42>
1a003c0a:	4770      	bx	lr
         if( callbackFunc != 0 ) {
1a003c0c:	b182      	cbz	r2, 1a003c30 <uartCallbackSet+0x2c>
            if( (uart == UART_GPIO) || (uart == UART_485) ){
1a003c0e:	2801      	cmp	r0, #1
1a003c10:	d90f      	bls.n	1a003c32 <uartCallbackSet+0x2e>
            if( (uart == UART_USB) || (uart == UART_ENET) ){
1a003c12:	1ec3      	subs	r3, r0, #3
1a003c14:	b2db      	uxtb	r3, r3
1a003c16:	2b01      	cmp	r3, #1
1a003c18:	d90e      	bls.n	1a003c38 <uartCallbackSet+0x34>
            if( uart == UART_232 ){
1a003c1a:	2805      	cmp	r0, #5
1a003c1c:	d00f      	beq.n	1a003c3e <uartCallbackSet+0x3a>
         intMask = UART_IER_RBRINT | UART_IER_RLSINT;
1a003c1e:	2305      	movs	r3, #5
   Chip_UART_IntEnable(lpcUarts[uart].uartAddr, intMask);
1a003c20:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a003c24:	0082      	lsls	r2, r0, #2
1a003c26:	4913      	ldr	r1, [pc, #76]	; (1a003c74 <uartCallbackSet+0x70>)
1a003c28:	588a      	ldr	r2, [r1, r2]
	pUART->IER |= intMask;
1a003c2a:	6851      	ldr	r1, [r2, #4]
1a003c2c:	430b      	orrs	r3, r1
1a003c2e:	6053      	str	r3, [r2, #4]
}
1a003c30:	4770      	bx	lr
               rxIsrCallbackUART0 = callbackFunc;
1a003c32:	4b11      	ldr	r3, [pc, #68]	; (1a003c78 <uartCallbackSet+0x74>)
1a003c34:	601a      	str	r2, [r3, #0]
1a003c36:	e7ec      	b.n	1a003c12 <uartCallbackSet+0xe>
               rxIsrCallbackUART2 = callbackFunc;
1a003c38:	4b10      	ldr	r3, [pc, #64]	; (1a003c7c <uartCallbackSet+0x78>)
1a003c3a:	601a      	str	r2, [r3, #0]
1a003c3c:	e7ed      	b.n	1a003c1a <uartCallbackSet+0x16>
               rxIsrCallbackUART3 = callbackFunc;
1a003c3e:	4b10      	ldr	r3, [pc, #64]	; (1a003c80 <uartCallbackSet+0x7c>)
1a003c40:	601a      	str	r2, [r3, #0]
         intMask = UART_IER_RBRINT | UART_IER_RLSINT;
1a003c42:	2305      	movs	r3, #5
1a003c44:	e7ec      	b.n	1a003c20 <uartCallbackSet+0x1c>
         if( callbackFunc != 0 ) {
1a003c46:	2a00      	cmp	r2, #0
1a003c48:	d0f2      	beq.n	1a003c30 <uartCallbackSet+0x2c>
            if( (uart == UART_GPIO) || (uart == UART_485) ){
1a003c4a:	2801      	cmp	r0, #1
1a003c4c:	d907      	bls.n	1a003c5e <uartCallbackSet+0x5a>
            if( (uart == UART_USB) || (uart == UART_ENET) ){
1a003c4e:	1ec3      	subs	r3, r0, #3
1a003c50:	b2db      	uxtb	r3, r3
1a003c52:	2b01      	cmp	r3, #1
1a003c54:	d906      	bls.n	1a003c64 <uartCallbackSet+0x60>
            if( uart == UART_232 ){
1a003c56:	2805      	cmp	r0, #5
1a003c58:	d007      	beq.n	1a003c6a <uartCallbackSet+0x66>
         intMask = UART_IER_THREINT;
1a003c5a:	2302      	movs	r3, #2
1a003c5c:	e7e0      	b.n	1a003c20 <uartCallbackSet+0x1c>
               txIsrCallbackUART0 = callbackFunc;
1a003c5e:	4b09      	ldr	r3, [pc, #36]	; (1a003c84 <uartCallbackSet+0x80>)
1a003c60:	601a      	str	r2, [r3, #0]
1a003c62:	e7f4      	b.n	1a003c4e <uartCallbackSet+0x4a>
               txIsrCallbackUART2 = callbackFunc;
1a003c64:	4b08      	ldr	r3, [pc, #32]	; (1a003c88 <uartCallbackSet+0x84>)
1a003c66:	601a      	str	r2, [r3, #0]
1a003c68:	e7f5      	b.n	1a003c56 <uartCallbackSet+0x52>
               txIsrCallbackUART3 = callbackFunc;
1a003c6a:	4b08      	ldr	r3, [pc, #32]	; (1a003c8c <uartCallbackSet+0x88>)
1a003c6c:	601a      	str	r2, [r3, #0]
         intMask = UART_IER_THREINT;
1a003c6e:	2302      	movs	r3, #2
1a003c70:	e7d6      	b.n	1a003c20 <uartCallbackSet+0x1c>
1a003c72:	bf00      	nop
1a003c74:	1a0059a8 	.word	0x1a0059a8
1a003c78:	10003db0 	.word	0x10003db0
1a003c7c:	10003db4 	.word	0x10003db4
1a003c80:	10003db8 	.word	0x10003db8
1a003c84:	10003dbc 	.word	0x10003dbc
1a003c88:	10003dc0 	.word	0x10003dc0
1a003c8c:	10003dc4 	.word	0x10003dc4

1a003c90 <uartTxReady>:
   return Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr ) & UART_LSR_THRE;
1a003c90:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a003c94:	0083      	lsls	r3, r0, #2
1a003c96:	4a03      	ldr	r2, [pc, #12]	; (1a003ca4 <uartTxReady+0x14>)
1a003c98:	58d3      	ldr	r3, [r2, r3]
	return pUART->LSR;
1a003c9a:	6958      	ldr	r0, [r3, #20]
}
1a003c9c:	f000 0020 	and.w	r0, r0, #32
1a003ca0:	4770      	bx	lr
1a003ca2:	bf00      	nop
1a003ca4:	1a0059a8 	.word	0x1a0059a8

1a003ca8 <uartRxRead>:
   return Chip_UART_ReadByte( lpcUarts[uart].uartAddr );
1a003ca8:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a003cac:	0083      	lsls	r3, r0, #2
1a003cae:	4a02      	ldr	r2, [pc, #8]	; (1a003cb8 <uartRxRead+0x10>)
1a003cb0:	58d3      	ldr	r3, [r2, r3]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a003cb2:	6818      	ldr	r0, [r3, #0]
}
1a003cb4:	b2c0      	uxtb	r0, r0
1a003cb6:	4770      	bx	lr
1a003cb8:	1a0059a8 	.word	0x1a0059a8

1a003cbc <uartTxWrite>:
   Chip_UART_SendByte( lpcUarts[uart].uartAddr, value );
1a003cbc:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a003cc0:	0083      	lsls	r3, r0, #2
1a003cc2:	4a02      	ldr	r2, [pc, #8]	; (1a003ccc <uartTxWrite+0x10>)
1a003cc4:	58d3      	ldr	r3, [r2, r3]
	pUART->THR = (uint32_t) data;
1a003cc6:	6019      	str	r1, [r3, #0]
}
1a003cc8:	4770      	bx	lr
1a003cca:	bf00      	nop
1a003ccc:	1a0059a8 	.word	0x1a0059a8

1a003cd0 <uartInit>:
{
1a003cd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a003cd4:	4680      	mov	r8, r0
1a003cd6:	4689      	mov	r9, r1
   Chip_UART_Init( lpcUarts[uart].uartAddr );
1a003cd8:	4c19      	ldr	r4, [pc, #100]	; (1a003d40 <uartInit+0x70>)
1a003cda:	0045      	lsls	r5, r0, #1
1a003cdc:	182a      	adds	r2, r5, r0
1a003cde:	0093      	lsls	r3, r2, #2
1a003ce0:	18e6      	adds	r6, r4, r3
1a003ce2:	58e7      	ldr	r7, [r4, r3]
1a003ce4:	4638      	mov	r0, r7
1a003ce6:	f7ff f991 	bl	1a00300c <Chip_UART_Init>
   Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a003cea:	4649      	mov	r1, r9
1a003cec:	4638      	mov	r0, r7
1a003cee:	f7ff f9b7 	bl	1a003060 <Chip_UART_SetBaud>
	pUART->FCR = fcr;
1a003cf2:	2307      	movs	r3, #7
1a003cf4:	60bb      	str	r3, [r7, #8]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a003cf6:	683b      	ldr	r3, [r7, #0]
    pUART->TER2 = UART_TER2_TXEN;
1a003cf8:	2301      	movs	r3, #1
1a003cfa:	65fb      	str	r3, [r7, #92]	; 0x5c
   Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a003cfc:	7930      	ldrb	r0, [r6, #4]
1a003cfe:	7973      	ldrb	r3, [r6, #5]
1a003d00:	79b2      	ldrb	r2, [r6, #6]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a003d02:	f042 0218 	orr.w	r2, r2, #24
1a003d06:	490f      	ldr	r1, [pc, #60]	; (1a003d44 <uartInit+0x74>)
1a003d08:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a003d0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a003d10:	79f0      	ldrb	r0, [r6, #7]
1a003d12:	7a33      	ldrb	r3, [r6, #8]
1a003d14:	7a72      	ldrb	r2, [r6, #9]
1a003d16:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a003d1a:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a003d1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   if( uart == UART_485 ) {
1a003d22:	f1b8 0f01 	cmp.w	r8, #1
1a003d26:	d001      	beq.n	1a003d2c <uartInit+0x5c>
}
1a003d28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
	pUART->RS485CTRL |= ctrl;
1a003d2c:	4a06      	ldr	r2, [pc, #24]	; (1a003d48 <uartInit+0x78>)
1a003d2e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a003d30:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a003d34:	64d3      	str	r3, [r2, #76]	; 0x4c
1a003d36:	221a      	movs	r2, #26
1a003d38:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
1a003d3c:	e7f4      	b.n	1a003d28 <uartInit+0x58>
1a003d3e:	bf00      	nop
1a003d40:	1a0059a8 	.word	0x1a0059a8
1a003d44:	40086000 	.word	0x40086000
1a003d48:	40081000 	.word	0x40081000

1a003d4c <uartWriteByte>:
{
1a003d4c:	b538      	push	{r3, r4, r5, lr}
1a003d4e:	4604      	mov	r4, r0
1a003d50:	460d      	mov	r5, r1
   while( uartTxReady( uart ) == FALSE );
1a003d52:	4620      	mov	r0, r4
1a003d54:	f7ff ff9c 	bl	1a003c90 <uartTxReady>
1a003d58:	2800      	cmp	r0, #0
1a003d5a:	d0fa      	beq.n	1a003d52 <uartWriteByte+0x6>
   uartTxWrite( uart, value );
1a003d5c:	4629      	mov	r1, r5
1a003d5e:	4620      	mov	r0, r4
1a003d60:	f7ff ffac 	bl	1a003cbc <uartTxWrite>
}
1a003d64:	bd38      	pop	{r3, r4, r5, pc}

1a003d66 <uartWriteString>:
{
1a003d66:	b538      	push	{r3, r4, r5, lr}
1a003d68:	4605      	mov	r5, r0
1a003d6a:	460c      	mov	r4, r1
   while( *str != 0 ) {
1a003d6c:	e003      	b.n	1a003d76 <uartWriteString+0x10>
      uartWriteByte( uart, (uint8_t)*str );
1a003d6e:	4628      	mov	r0, r5
1a003d70:	f7ff ffec 	bl	1a003d4c <uartWriteByte>
      str++;
1a003d74:	3401      	adds	r4, #1
   while( *str != 0 ) {
1a003d76:	7821      	ldrb	r1, [r4, #0]
1a003d78:	2900      	cmp	r1, #0
1a003d7a:	d1f8      	bne.n	1a003d6e <uartWriteString+0x8>
}
1a003d7c:	bd38      	pop	{r3, r4, r5, pc}
1a003d7e:	Address 0x000000001a003d7e is out of bounds.


1a003d80 <UART2_IRQHandler>:

// UART2 (USB-UART) or UART_ENET
// 0x2a 0x000000A8 - Handler for ISR UART2 (IRQ 26)
void UART2_IRQHandler(void)
{
1a003d80:	b508      	push	{r3, lr}
  uartProcessIRQ( UART_USB );
1a003d82:	2003      	movs	r0, #3
1a003d84:	f7ff fea4 	bl	1a003ad0 <uartProcessIRQ>
  printf("working..");
1a003d88:	4801      	ldr	r0, [pc, #4]	; (1a003d90 <UART2_IRQHandler+0x10>)
1a003d8a:	f000 fbb7 	bl	1a0044fc <iprintf>
}
1a003d8e:	bd08      	pop	{r3, pc}
1a003d90:	1a00599c 	.word	0x1a00599c

1a003d94 <UART3_IRQHandler>:

// UART3 (RS232)
// 0x2b 0x000000AC - Handler for ISR UART3 (IRQ 27)
void UART3_IRQHandler(void)
{
1a003d94:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_232 );
1a003d96:	2005      	movs	r0, #5
1a003d98:	f7ff fe9a 	bl	1a003ad0 <uartProcessIRQ>
}
1a003d9c:	bd08      	pop	{r3, pc}
1a003d9e:	Address 0x000000001a003d9e is out of bounds.


1a003da0 <tickerCallback>:

//__attribute__ ((section(".after_vectors")))

// SysTick Timer ISR Handler
void tickerCallback( void )   // Before SysTick_Handler
{
1a003da0:	e92d 4800 	stmdb	sp!, {fp, lr}
   // Increment Tick counters
   tickCounter++;
1a003da4:	4908      	ldr	r1, [pc, #32]	; (1a003dc8 <tickerCallback+0x28>)
1a003da6:	e9d1 2300 	ldrd	r2, r3, [r1]
1a003daa:	f112 0b01 	adds.w	fp, r2, #1
1a003dae:	f143 0c00 	adc.w	ip, r3, #0
1a003db2:	e9c1 bc00 	strd	fp, ip, [r1]
   // Execute Tick Hook function if pointer is not NULL
   if( (tickHookFunction != NULL) ) {
1a003db6:	4b05      	ldr	r3, [pc, #20]	; (1a003dcc <tickerCallback+0x2c>)
1a003db8:	681b      	ldr	r3, [r3, #0]
1a003dba:	b113      	cbz	r3, 1a003dc2 <tickerCallback+0x22>
      (* tickHookFunction )( callBackFuncParams );
1a003dbc:	4a04      	ldr	r2, [pc, #16]	; (1a003dd0 <tickerCallback+0x30>)
1a003dbe:	6810      	ldr	r0, [r2, #0]
1a003dc0:	4798      	blx	r3
   }
}
1a003dc2:	e8bd 8800 	ldmia.w	sp!, {fp, pc}
1a003dc6:	bf00      	nop
1a003dc8:	10003dd0 	.word	0x10003dd0
1a003dcc:	10003dd8 	.word	0x10003dd8
1a003dd0:	10003dc8 	.word	0x10003dc8

1a003dd4 <tickInit>:
{
1a003dd4:	b510      	push	{r4, lr}
1a003dd6:	b082      	sub	sp, #8
         TimerHandle_t h = xTimerCreateStatic( "tikcerTimer",
1a003dd8:	4b0e      	ldr	r3, [pc, #56]	; (1a003e14 <tickInit+0x40>)
1a003dda:	9301      	str	r3, [sp, #4]
1a003ddc:	4b0e      	ldr	r3, [pc, #56]	; (1a003e18 <tickInit+0x44>)
1a003dde:	9300      	str	r3, [sp, #0]
1a003de0:	2300      	movs	r3, #0
1a003de2:	2201      	movs	r2, #1
1a003de4:	4601      	mov	r1, r0
1a003de6:	480d      	ldr	r0, [pc, #52]	; (1a003e1c <tickInit+0x48>)
1a003de8:	f7fe fc46 	bl	1a002678 <xTimerCreateStatic>
         if (h == NULL)
1a003dec:	b178      	cbz	r0, 1a003e0e <tickInit+0x3a>
1a003dee:	4604      	mov	r4, r0
         return xTimerStart(h, 0) == pdPASS;
1a003df0:	f7fd ff3e 	bl	1a001c70 <xTaskGetTickCount>
1a003df4:	2300      	movs	r3, #0
1a003df6:	9300      	str	r3, [sp, #0]
1a003df8:	4602      	mov	r2, r0
1a003dfa:	2101      	movs	r1, #1
1a003dfc:	4620      	mov	r0, r4
1a003dfe:	f7fe fc61 	bl	1a0026c4 <xTimerGenericCommand>
1a003e02:	2801      	cmp	r0, #1
1a003e04:	bf14      	ite	ne
1a003e06:	2000      	movne	r0, #0
1a003e08:	2001      	moveq	r0, #1
}
1a003e0a:	b002      	add	sp, #8
1a003e0c:	bd10      	pop	{r4, pc}
            return 0;
1a003e0e:	2000      	movs	r0, #0
1a003e10:	e7fb      	b.n	1a003e0a <tickInit+0x36>
1a003e12:	bf00      	nop
1a003e14:	10003ddc 	.word	0x10003ddc
1a003e18:	1a003da1 	.word	0x1a003da1
1a003e1c:	1a0059f0 	.word	0x1a0059f0

1a003e20 <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a003e20:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a003e22:	4d0b      	ldr	r5, [pc, #44]	; (1a003e50 <gpioObtainPinInit+0x30>)
1a003e24:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a003e28:	182c      	adds	r4, r5, r0
1a003e2a:	5628      	ldrsb	r0, [r5, r0]
1a003e2c:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a003e2e:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a003e32:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a003e34:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a003e38:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a003e3a:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a003e3e:	9b02      	ldr	r3, [sp, #8]
1a003e40:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a003e42:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a003e46:	9b03      	ldr	r3, [sp, #12]
1a003e48:	701a      	strb	r2, [r3, #0]
}
1a003e4a:	bc30      	pop	{r4, r5}
1a003e4c:	4770      	bx	lr
1a003e4e:	bf00      	nop
1a003e50:	1a0059fc 	.word	0x1a0059fc

1a003e54 <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
1a003e54:	b570      	push	{r4, r5, r6, lr}
1a003e56:	b084      	sub	sp, #16
1a003e58:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a003e5a:	2300      	movs	r3, #0
1a003e5c:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a003e60:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a003e64:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a003e68:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a003e6c:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a003e70:	f10d 030b 	add.w	r3, sp, #11
1a003e74:	9301      	str	r3, [sp, #4]
1a003e76:	ab03      	add	r3, sp, #12
1a003e78:	9300      	str	r3, [sp, #0]
1a003e7a:	f10d 030d 	add.w	r3, sp, #13
1a003e7e:	f10d 020e 	add.w	r2, sp, #14
1a003e82:	f10d 010f 	add.w	r1, sp, #15
1a003e86:	f7ff ffcb 	bl	1a003e20 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a003e8a:	2c05      	cmp	r4, #5
1a003e8c:	f200 80a5 	bhi.w	1a003fda <gpioInit+0x186>
1a003e90:	e8df f004 	tbb	[pc, r4]
1a003e94:	45278109 	.word	0x45278109
1a003e98:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a003e9a:	4851      	ldr	r0, [pc, #324]	; (1a003fe0 <gpioInit+0x18c>)
1a003e9c:	f7ff fd54 	bl	1a003948 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a003ea0:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a003ea2:	b004      	add	sp, #16
1a003ea4:	bd70      	pop	{r4, r5, r6, pc}
      Chip_SCU_PinMux(
1a003ea6:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a003eaa:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a003eae:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a003eb2:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a003eb6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a003eba:	494a      	ldr	r1, [pc, #296]	; (1a003fe4 <gpioInit+0x190>)
1a003ebc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a003ec0:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003ec4:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003ec8:	2001      	movs	r0, #1
1a003eca:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a003ece:	4c44      	ldr	r4, [pc, #272]	; (1a003fe0 <gpioInit+0x18c>)
1a003ed0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003ed4:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a003ed8:	ea22 0201 	bic.w	r2, r2, r1
1a003edc:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a003ee0:	e7df      	b.n	1a003ea2 <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a003ee2:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a003ee6:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a003eea:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a003eee:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a003ef2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a003ef6:	493b      	ldr	r1, [pc, #236]	; (1a003fe4 <gpioInit+0x190>)
1a003ef8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a003efc:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003f00:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003f04:	2001      	movs	r0, #1
1a003f06:	fa00 f102 	lsl.w	r1, r0, r2
1a003f0a:	4c35      	ldr	r4, [pc, #212]	; (1a003fe0 <gpioInit+0x18c>)
1a003f0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003f10:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a003f14:	ea22 0201 	bic.w	r2, r2, r1
1a003f18:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a003f1c:	e7c1      	b.n	1a003ea2 <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a003f1e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a003f22:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a003f26:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a003f2a:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a003f2e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a003f32:	492c      	ldr	r1, [pc, #176]	; (1a003fe4 <gpioInit+0x190>)
1a003f34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a003f38:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003f3c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003f40:	2001      	movs	r0, #1
1a003f42:	fa00 f102 	lsl.w	r1, r0, r2
1a003f46:	4c26      	ldr	r4, [pc, #152]	; (1a003fe0 <gpioInit+0x18c>)
1a003f48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003f4c:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a003f50:	ea22 0201 	bic.w	r2, r2, r1
1a003f54:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a003f58:	e7a3      	b.n	1a003ea2 <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a003f5a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a003f5e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a003f62:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a003f66:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a003f6a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a003f6e:	491d      	ldr	r1, [pc, #116]	; (1a003fe4 <gpioInit+0x190>)
1a003f70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a003f74:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003f78:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003f7c:	2001      	movs	r0, #1
1a003f7e:	fa00 f102 	lsl.w	r1, r0, r2
1a003f82:	4c17      	ldr	r4, [pc, #92]	; (1a003fe0 <gpioInit+0x18c>)
1a003f84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003f88:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a003f8c:	ea22 0201 	bic.w	r2, r2, r1
1a003f90:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a003f94:	e785      	b.n	1a003ea2 <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a003f96:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a003f9a:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a003f9e:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a003fa2:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a003fa6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a003faa:	490e      	ldr	r1, [pc, #56]	; (1a003fe4 <gpioInit+0x190>)
1a003fac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a003fb0:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a003fb4:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003fb8:	2001      	movs	r0, #1
1a003fba:	fa00 f102 	lsl.w	r1, r0, r2
		pGPIO->DIR[portNum] |= bitValue;
1a003fbe:	4b08      	ldr	r3, [pc, #32]	; (1a003fe0 <gpioInit+0x18c>)
1a003fc0:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a003fc4:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a003fc8:	4331      	orrs	r1, r6
1a003fca:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a003fce:	b2d2      	uxtb	r2, r2
	pGPIO->B[port][pin] = setting;
1a003fd0:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a003fd4:	2100      	movs	r1, #0
1a003fd6:	5499      	strb	r1, [r3, r2]
1a003fd8:	e763      	b.n	1a003ea2 <gpioInit+0x4e>
      ret_val = 0;
1a003fda:	2000      	movs	r0, #0
1a003fdc:	e761      	b.n	1a003ea2 <gpioInit+0x4e>
1a003fde:	bf00      	nop
1a003fe0:	400f4000 	.word	0x400f4000
1a003fe4:	40086000 	.word	0x40086000

1a003fe8 <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a003fe8:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a003fea:	4b04      	ldr	r3, [pc, #16]	; (1a003ffc <USB0_IRQHandler+0x14>)
1a003fec:	681b      	ldr	r3, [r3, #0]
1a003fee:	681b      	ldr	r3, [r3, #0]
1a003ff0:	68db      	ldr	r3, [r3, #12]
1a003ff2:	4a03      	ldr	r2, [pc, #12]	; (1a004000 <USB0_IRQHandler+0x18>)
1a003ff4:	6810      	ldr	r0, [r2, #0]
1a003ff6:	4798      	blx	r3
}
1a003ff8:	bd08      	pop	{r3, pc}
1a003ffa:	bf00      	nop
1a003ffc:	10003e70 	.word	0x10003e70
1a004000:	10003e0c 	.word	0x10003e0c

1a004004 <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a004004:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a004006:	f7ff fbeb 	bl	1a0037e0 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a00400a:	4b3a      	ldr	r3, [pc, #232]	; (1a0040f4 <boardInit+0xf0>)
1a00400c:	6818      	ldr	r0, [r3, #0]
1a00400e:	f7ff fd51 	bl	1a003ab4 <cyclesCounterInit>

   // Inicializar el conteo de Ticks con resolucion de 1ms
   tickInit( 1 );
1a004012:	2001      	movs	r0, #1
1a004014:	2100      	movs	r1, #0
1a004016:	f7ff fedd 	bl	1a003dd4 <tickInit>

   // Inicializar GPIOs
   gpioInit( 0, GPIO_ENABLE );
1a00401a:	2105      	movs	r1, #5
1a00401c:	2000      	movs	r0, #0
1a00401e:	f7ff ff19 	bl	1a003e54 <gpioInit>

   // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
   gpioInit( TEC1, GPIO_INPUT );
1a004022:	2100      	movs	r1, #0
1a004024:	2024      	movs	r0, #36	; 0x24
1a004026:	f7ff ff15 	bl	1a003e54 <gpioInit>
   gpioInit( TEC2, GPIO_INPUT );
1a00402a:	2100      	movs	r1, #0
1a00402c:	2025      	movs	r0, #37	; 0x25
1a00402e:	f7ff ff11 	bl	1a003e54 <gpioInit>
   gpioInit( TEC3, GPIO_INPUT );
1a004032:	2100      	movs	r1, #0
1a004034:	2026      	movs	r0, #38	; 0x26
1a004036:	f7ff ff0d 	bl	1a003e54 <gpioInit>
   gpioInit( TEC4, GPIO_INPUT );
1a00403a:	2100      	movs	r1, #0
1a00403c:	2027      	movs	r0, #39	; 0x27
1a00403e:	f7ff ff09 	bl	1a003e54 <gpioInit>

   // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
   gpioInit( LEDR, GPIO_OUTPUT );
1a004042:	2101      	movs	r1, #1
1a004044:	2028      	movs	r0, #40	; 0x28
1a004046:	f7ff ff05 	bl	1a003e54 <gpioInit>
   gpioInit( LEDG, GPIO_OUTPUT );
1a00404a:	2101      	movs	r1, #1
1a00404c:	2029      	movs	r0, #41	; 0x29
1a00404e:	f7ff ff01 	bl	1a003e54 <gpioInit>
   gpioInit( LEDB, GPIO_OUTPUT );
1a004052:	2101      	movs	r1, #1
1a004054:	202a      	movs	r0, #42	; 0x2a
1a004056:	f7ff fefd 	bl	1a003e54 <gpioInit>
   gpioInit( LED1, GPIO_OUTPUT );
1a00405a:	2101      	movs	r1, #1
1a00405c:	202b      	movs	r0, #43	; 0x2b
1a00405e:	f7ff fef9 	bl	1a003e54 <gpioInit>
   gpioInit( LED2, GPIO_OUTPUT );
1a004062:	2101      	movs	r1, #1
1a004064:	202c      	movs	r0, #44	; 0x2c
1a004066:	f7ff fef5 	bl	1a003e54 <gpioInit>
   gpioInit( LED3, GPIO_OUTPUT );
1a00406a:	2101      	movs	r1, #1
1a00406c:	202d      	movs	r0, #45	; 0x2d
1a00406e:	f7ff fef1 	bl	1a003e54 <gpioInit>


   // Configuracion de pines de entrada de la CIAA-NXP
   gpioInit( DI0, GPIO_INPUT );
1a004072:	2100      	movs	r1, #0
1a004074:	202e      	movs	r0, #46	; 0x2e
1a004076:	f7ff feed 	bl	1a003e54 <gpioInit>
   gpioInit( DI1, GPIO_INPUT );
1a00407a:	2100      	movs	r1, #0
1a00407c:	202f      	movs	r0, #47	; 0x2f
1a00407e:	f7ff fee9 	bl	1a003e54 <gpioInit>
   gpioInit( DI2, GPIO_INPUT );
1a004082:	2100      	movs	r1, #0
1a004084:	2030      	movs	r0, #48	; 0x30
1a004086:	f7ff fee5 	bl	1a003e54 <gpioInit>
   gpioInit( DI3, GPIO_INPUT );
1a00408a:	2100      	movs	r1, #0
1a00408c:	2031      	movs	r0, #49	; 0x31
1a00408e:	f7ff fee1 	bl	1a003e54 <gpioInit>
   gpioInit( DI4, GPIO_INPUT );
1a004092:	2100      	movs	r1, #0
1a004094:	2032      	movs	r0, #50	; 0x32
1a004096:	f7ff fedd 	bl	1a003e54 <gpioInit>
   gpioInit( DI5, GPIO_INPUT );
1a00409a:	2100      	movs	r1, #0
1a00409c:	2033      	movs	r0, #51	; 0x33
1a00409e:	f7ff fed9 	bl	1a003e54 <gpioInit>
   gpioInit( DI6, GPIO_INPUT );
1a0040a2:	2100      	movs	r1, #0
1a0040a4:	2034      	movs	r0, #52	; 0x34
1a0040a6:	f7ff fed5 	bl	1a003e54 <gpioInit>
   gpioInit( DI7, GPIO_INPUT );
1a0040aa:	2100      	movs	r1, #0
1a0040ac:	2035      	movs	r0, #53	; 0x35
1a0040ae:	f7ff fed1 	bl	1a003e54 <gpioInit>

   // Configuracion de pines de salida de la CIAA-NXP
   gpioInit( DO0, GPIO_OUTPUT );
1a0040b2:	2101      	movs	r1, #1
1a0040b4:	2036      	movs	r0, #54	; 0x36
1a0040b6:	f7ff fecd 	bl	1a003e54 <gpioInit>
   gpioInit( DO1, GPIO_OUTPUT );
1a0040ba:	2101      	movs	r1, #1
1a0040bc:	2037      	movs	r0, #55	; 0x37
1a0040be:	f7ff fec9 	bl	1a003e54 <gpioInit>
   gpioInit( DO2, GPIO_OUTPUT );
1a0040c2:	2101      	movs	r1, #1
1a0040c4:	2038      	movs	r0, #56	; 0x38
1a0040c6:	f7ff fec5 	bl	1a003e54 <gpioInit>
   gpioInit( DO3, GPIO_OUTPUT );
1a0040ca:	2101      	movs	r1, #1
1a0040cc:	2039      	movs	r0, #57	; 0x39
1a0040ce:	f7ff fec1 	bl	1a003e54 <gpioInit>
   gpioInit( DO4, GPIO_OUTPUT );
1a0040d2:	2101      	movs	r1, #1
1a0040d4:	203a      	movs	r0, #58	; 0x3a
1a0040d6:	f7ff febd 	bl	1a003e54 <gpioInit>
   gpioInit( DO5, GPIO_OUTPUT );
1a0040da:	2101      	movs	r1, #1
1a0040dc:	203b      	movs	r0, #59	; 0x3b
1a0040de:	f7ff feb9 	bl	1a003e54 <gpioInit>
   gpioInit( DO6, GPIO_OUTPUT );
1a0040e2:	2101      	movs	r1, #1
1a0040e4:	203c      	movs	r0, #60	; 0x3c
1a0040e6:	f7ff feb5 	bl	1a003e54 <gpioInit>
   gpioInit( DO7, GPIO_OUTPUT );
1a0040ea:	2101      	movs	r1, #1
1a0040ec:	203d      	movs	r0, #61	; 0x3d
1a0040ee:	f7ff feb1 	bl	1a003e54 <gpioInit>

}
1a0040f2:	bd08      	pop	{r3, pc}
1a0040f4:	10003e6c 	.word	0x10003e6c

1a0040f8 <clearInterrupt>:
}

static void clearInterrupt(uint8_t irqChannel)
{
   /* Clear interrupt flag for irqChannel */
   Chip_PININT_ClearIntStatus(LPC_GPIO_PIN_INT,PININTCH(irqChannel));
1a0040f8:	2301      	movs	r3, #1
1a0040fa:	fa03 f000 	lsl.w	r0, r3, r0
 * @param	pins	: Pin interrupts to clear (ORed value of PININTCH*)
 * @return	Nothing
 */
STATIC INLINE void Chip_PININT_ClearIntStatus(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
	pPININT->IST = pins;
1a0040fe:	4b01      	ldr	r3, [pc, #4]	; (1a004104 <clearInterrupt+0xc>)
1a004100:	6258      	str	r0, [r3, #36]	; 0x24
}
1a004102:	4770      	bx	lr
1a004104:	40087000 	.word	0x40087000

1a004108 <serveInterrupt>:

static void serveInterrupt(uint8_t irqChannel)
{
1a004108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   ultrasonicSensorMap_t aSensor = ultrasonicSensorsIrqMap[irqChannel];
1a00410a:	4b12      	ldr	r3, [pc, #72]	; (1a004154 <serveInterrupt+0x4c>)
1a00410c:	5c1a      	ldrb	r2, [r3, r0]
	return pPININT->RISE;
1a00410e:	4b12      	ldr	r3, [pc, #72]	; (1a004158 <serveInterrupt+0x50>)
1a004110:	69d9      	ldr	r1, [r3, #28]
   /* If interrupt was because a rising edge */
   if ( Chip_PININT_GetRiseStates(LPC_GPIO_PIN_INT) & PININTCH(irqChannel) ) {
1a004112:	2301      	movs	r3, #1
1a004114:	4083      	lsls	r3, r0
1a004116:	420b      	tst	r3, r1
1a004118:	d111      	bne.n	1a00413e <serveInterrupt+0x36>
 * @return	Current timer terminal count value
 * @note	Returns the current timer terminal count.
 */
STATIC INLINE uint32_t Chip_TIMER_ReadCount(LPC_TIMER_T *pTMR)
{
	return pTMR->TC;
1a00411a:	4910      	ldr	r1, [pc, #64]	; (1a00415c <serveInterrupt+0x54>)
1a00411c:	688e      	ldr	r6, [r1, #8]
   else {
      //TODO add method to sapi_timer.h in order to get a timer count -> avoid using LPC_TIMER0 directly
      //TODO echoFallTime may not be necesary

      /* Save actual timer count in echoFallTime */
      ultrasonicSensors[aSensor].echoFallTime = Chip_TIMER_ReadCount(LPC_TIMER0);
1a00411e:	4d10      	ldr	r5, [pc, #64]	; (1a004160 <serveInterrupt+0x58>)
1a004120:	0051      	lsls	r1, r2, #1
1a004122:	188f      	adds	r7, r1, r2
1a004124:	00fc      	lsls	r4, r7, #3
1a004126:	4627      	mov	r7, r4
1a004128:	442c      	add	r4, r5
1a00412a:	60a6      	str	r6, [r4, #8]
      /* Compute echo pulse width in timer ticks and save in lastEchoWidth */
      ultrasonicSensors[aSensor].lastEchoWidth = ultrasonicSensors[aSensor].echoFallTime - ultrasonicSensors[aSensor].echoRiseTime;
1a00412c:	6864      	ldr	r4, [r4, #4]
1a00412e:	1b36      	subs	r6, r6, r4
1a004130:	443d      	add	r5, r7
1a004132:	60ee      	str	r6, [r5, #12]
	pPININT->FALL = pins;
1a004134:	4a08      	ldr	r2, [pc, #32]	; (1a004158 <serveInterrupt+0x50>)
1a004136:	6213      	str	r3, [r2, #32]
      /* Clear falling edge irq */
      Chip_PININT_ClearFallStates(LPC_GPIO_PIN_INT,PININTCH(irqChannel));
   }

   /* Clear IRQ status */
   clearInterrupt(irqChannel);
1a004138:	f7ff ffde 	bl	1a0040f8 <clearInterrupt>
}
1a00413c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00413e:	4907      	ldr	r1, [pc, #28]	; (1a00415c <serveInterrupt+0x54>)
1a004140:	688c      	ldr	r4, [r1, #8]
      ultrasonicSensors[aSensor].echoRiseTime = Chip_TIMER_ReadCount(LPC_TIMER0);
1a004142:	eb02 0242 	add.w	r2, r2, r2, lsl #1
1a004146:	00d1      	lsls	r1, r2, #3
1a004148:	4a05      	ldr	r2, [pc, #20]	; (1a004160 <serveInterrupt+0x58>)
1a00414a:	440a      	add	r2, r1
1a00414c:	6054      	str	r4, [r2, #4]
	pPININT->RISE = pins;
1a00414e:	4a02      	ldr	r2, [pc, #8]	; (1a004158 <serveInterrupt+0x50>)
1a004150:	61d3      	str	r3, [r2, #28]
1a004152:	e7f1      	b.n	1a004138 <serveInterrupt+0x30>
1a004154:	1a005b34 	.word	0x1a005b34
1a004158:	40087000 	.word	0x40087000
1a00415c:	40084000 	.word	0x40084000
1a004160:	1000007c 	.word	0x1000007c

1a004164 <GPIO0_IRQHandler>:
/*
 * @Brief:   GPIO Echo interrupt handler for each sensor
 */
#ifndef OVERRIDE_SAPI_HCSR04_GPIO_IRQ
void GPIO0_IRQHandler(void)
{
1a004164:	b508      	push	{r3, lr}
   serveInterrupt(0);
1a004166:	2000      	movs	r0, #0
1a004168:	f7ff ffce 	bl	1a004108 <serveInterrupt>
}
1a00416c:	bd08      	pop	{r3, pc}

1a00416e <GPIO1_IRQHandler>:

void GPIO1_IRQHandler(void)
{
1a00416e:	b508      	push	{r3, lr}
   serveInterrupt(1);
1a004170:	2001      	movs	r0, #1
1a004172:	f7ff ffc9 	bl	1a004108 <serveInterrupt>
}
1a004176:	bd08      	pop	{r3, pc}

1a004178 <GPIO2_IRQHandler>:

void GPIO2_IRQHandler(void)
{
1a004178:	b508      	push	{r3, lr}
   serveInterrupt(2);
1a00417a:	2002      	movs	r0, #2
1a00417c:	f7ff ffc4 	bl	1a004108 <serveInterrupt>
}
1a004180:	bd08      	pop	{r3, pc}
1a004182:	Address 0x000000001a004182 is out of bounds.


1a004184 <__aeabi_uldivmod>:
1a004184:	b953      	cbnz	r3, 1a00419c <__aeabi_uldivmod+0x18>
1a004186:	b94a      	cbnz	r2, 1a00419c <__aeabi_uldivmod+0x18>
1a004188:	2900      	cmp	r1, #0
1a00418a:	bf08      	it	eq
1a00418c:	2800      	cmpeq	r0, #0
1a00418e:	bf1c      	itt	ne
1a004190:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
1a004194:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
1a004198:	f000 b972 	b.w	1a004480 <__aeabi_idiv0>
1a00419c:	f1ad 0c08 	sub.w	ip, sp, #8
1a0041a0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a0041a4:	f000 f806 	bl	1a0041b4 <__udivmoddi4>
1a0041a8:	f8dd e004 	ldr.w	lr, [sp, #4]
1a0041ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a0041b0:	b004      	add	sp, #16
1a0041b2:	4770      	bx	lr

1a0041b4 <__udivmoddi4>:
1a0041b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0041b8:	9e08      	ldr	r6, [sp, #32]
1a0041ba:	4604      	mov	r4, r0
1a0041bc:	4688      	mov	r8, r1
1a0041be:	2b00      	cmp	r3, #0
1a0041c0:	d14b      	bne.n	1a00425a <__udivmoddi4+0xa6>
1a0041c2:	428a      	cmp	r2, r1
1a0041c4:	4615      	mov	r5, r2
1a0041c6:	d967      	bls.n	1a004298 <__udivmoddi4+0xe4>
1a0041c8:	fab2 f282 	clz	r2, r2
1a0041cc:	b14a      	cbz	r2, 1a0041e2 <__udivmoddi4+0x2e>
1a0041ce:	f1c2 0720 	rsb	r7, r2, #32
1a0041d2:	fa01 f302 	lsl.w	r3, r1, r2
1a0041d6:	fa20 f707 	lsr.w	r7, r0, r7
1a0041da:	4095      	lsls	r5, r2
1a0041dc:	ea47 0803 	orr.w	r8, r7, r3
1a0041e0:	4094      	lsls	r4, r2
1a0041e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0041e6:	0c23      	lsrs	r3, r4, #16
1a0041e8:	fbb8 f7fe 	udiv	r7, r8, lr
1a0041ec:	fa1f fc85 	uxth.w	ip, r5
1a0041f0:	fb0e 8817 	mls	r8, lr, r7, r8
1a0041f4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a0041f8:	fb07 f10c 	mul.w	r1, r7, ip
1a0041fc:	4299      	cmp	r1, r3
1a0041fe:	d909      	bls.n	1a004214 <__udivmoddi4+0x60>
1a004200:	18eb      	adds	r3, r5, r3
1a004202:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
1a004206:	f080 811b 	bcs.w	1a004440 <__udivmoddi4+0x28c>
1a00420a:	4299      	cmp	r1, r3
1a00420c:	f240 8118 	bls.w	1a004440 <__udivmoddi4+0x28c>
1a004210:	3f02      	subs	r7, #2
1a004212:	442b      	add	r3, r5
1a004214:	1a5b      	subs	r3, r3, r1
1a004216:	b2a4      	uxth	r4, r4
1a004218:	fbb3 f0fe 	udiv	r0, r3, lr
1a00421c:	fb0e 3310 	mls	r3, lr, r0, r3
1a004220:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a004224:	fb00 fc0c 	mul.w	ip, r0, ip
1a004228:	45a4      	cmp	ip, r4
1a00422a:	d909      	bls.n	1a004240 <__udivmoddi4+0x8c>
1a00422c:	192c      	adds	r4, r5, r4
1a00422e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a004232:	f080 8107 	bcs.w	1a004444 <__udivmoddi4+0x290>
1a004236:	45a4      	cmp	ip, r4
1a004238:	f240 8104 	bls.w	1a004444 <__udivmoddi4+0x290>
1a00423c:	3802      	subs	r0, #2
1a00423e:	442c      	add	r4, r5
1a004240:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a004244:	eba4 040c 	sub.w	r4, r4, ip
1a004248:	2700      	movs	r7, #0
1a00424a:	b11e      	cbz	r6, 1a004254 <__udivmoddi4+0xa0>
1a00424c:	40d4      	lsrs	r4, r2
1a00424e:	2300      	movs	r3, #0
1a004250:	e9c6 4300 	strd	r4, r3, [r6]
1a004254:	4639      	mov	r1, r7
1a004256:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00425a:	428b      	cmp	r3, r1
1a00425c:	d909      	bls.n	1a004272 <__udivmoddi4+0xbe>
1a00425e:	2e00      	cmp	r6, #0
1a004260:	f000 80eb 	beq.w	1a00443a <__udivmoddi4+0x286>
1a004264:	2700      	movs	r7, #0
1a004266:	e9c6 0100 	strd	r0, r1, [r6]
1a00426a:	4638      	mov	r0, r7
1a00426c:	4639      	mov	r1, r7
1a00426e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a004272:	fab3 f783 	clz	r7, r3
1a004276:	2f00      	cmp	r7, #0
1a004278:	d147      	bne.n	1a00430a <__udivmoddi4+0x156>
1a00427a:	428b      	cmp	r3, r1
1a00427c:	d302      	bcc.n	1a004284 <__udivmoddi4+0xd0>
1a00427e:	4282      	cmp	r2, r0
1a004280:	f200 80fa 	bhi.w	1a004478 <__udivmoddi4+0x2c4>
1a004284:	1a84      	subs	r4, r0, r2
1a004286:	eb61 0303 	sbc.w	r3, r1, r3
1a00428a:	2001      	movs	r0, #1
1a00428c:	4698      	mov	r8, r3
1a00428e:	2e00      	cmp	r6, #0
1a004290:	d0e0      	beq.n	1a004254 <__udivmoddi4+0xa0>
1a004292:	e9c6 4800 	strd	r4, r8, [r6]
1a004296:	e7dd      	b.n	1a004254 <__udivmoddi4+0xa0>
1a004298:	b902      	cbnz	r2, 1a00429c <__udivmoddi4+0xe8>
1a00429a:	deff      	udf	#255	; 0xff
1a00429c:	fab2 f282 	clz	r2, r2
1a0042a0:	2a00      	cmp	r2, #0
1a0042a2:	f040 808f 	bne.w	1a0043c4 <__udivmoddi4+0x210>
1a0042a6:	1b49      	subs	r1, r1, r5
1a0042a8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0042ac:	fa1f f885 	uxth.w	r8, r5
1a0042b0:	2701      	movs	r7, #1
1a0042b2:	fbb1 fcfe 	udiv	ip, r1, lr
1a0042b6:	0c23      	lsrs	r3, r4, #16
1a0042b8:	fb0e 111c 	mls	r1, lr, ip, r1
1a0042bc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a0042c0:	fb08 f10c 	mul.w	r1, r8, ip
1a0042c4:	4299      	cmp	r1, r3
1a0042c6:	d907      	bls.n	1a0042d8 <__udivmoddi4+0x124>
1a0042c8:	18eb      	adds	r3, r5, r3
1a0042ca:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
1a0042ce:	d202      	bcs.n	1a0042d6 <__udivmoddi4+0x122>
1a0042d0:	4299      	cmp	r1, r3
1a0042d2:	f200 80cd 	bhi.w	1a004470 <__udivmoddi4+0x2bc>
1a0042d6:	4684      	mov	ip, r0
1a0042d8:	1a59      	subs	r1, r3, r1
1a0042da:	b2a3      	uxth	r3, r4
1a0042dc:	fbb1 f0fe 	udiv	r0, r1, lr
1a0042e0:	fb0e 1410 	mls	r4, lr, r0, r1
1a0042e4:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a0042e8:	fb08 f800 	mul.w	r8, r8, r0
1a0042ec:	45a0      	cmp	r8, r4
1a0042ee:	d907      	bls.n	1a004300 <__udivmoddi4+0x14c>
1a0042f0:	192c      	adds	r4, r5, r4
1a0042f2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a0042f6:	d202      	bcs.n	1a0042fe <__udivmoddi4+0x14a>
1a0042f8:	45a0      	cmp	r8, r4
1a0042fa:	f200 80b6 	bhi.w	1a00446a <__udivmoddi4+0x2b6>
1a0042fe:	4618      	mov	r0, r3
1a004300:	eba4 0408 	sub.w	r4, r4, r8
1a004304:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a004308:	e79f      	b.n	1a00424a <__udivmoddi4+0x96>
1a00430a:	f1c7 0c20 	rsb	ip, r7, #32
1a00430e:	40bb      	lsls	r3, r7
1a004310:	fa22 fe0c 	lsr.w	lr, r2, ip
1a004314:	ea4e 0e03 	orr.w	lr, lr, r3
1a004318:	fa01 f407 	lsl.w	r4, r1, r7
1a00431c:	fa20 f50c 	lsr.w	r5, r0, ip
1a004320:	fa21 f30c 	lsr.w	r3, r1, ip
1a004324:	ea4f 481e 	mov.w	r8, lr, lsr #16
1a004328:	4325      	orrs	r5, r4
1a00432a:	fbb3 f9f8 	udiv	r9, r3, r8
1a00432e:	0c2c      	lsrs	r4, r5, #16
1a004330:	fb08 3319 	mls	r3, r8, r9, r3
1a004334:	fa1f fa8e 	uxth.w	sl, lr
1a004338:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
1a00433c:	fb09 f40a 	mul.w	r4, r9, sl
1a004340:	429c      	cmp	r4, r3
1a004342:	fa02 f207 	lsl.w	r2, r2, r7
1a004346:	fa00 f107 	lsl.w	r1, r0, r7
1a00434a:	d90b      	bls.n	1a004364 <__udivmoddi4+0x1b0>
1a00434c:	eb1e 0303 	adds.w	r3, lr, r3
1a004350:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
1a004354:	f080 8087 	bcs.w	1a004466 <__udivmoddi4+0x2b2>
1a004358:	429c      	cmp	r4, r3
1a00435a:	f240 8084 	bls.w	1a004466 <__udivmoddi4+0x2b2>
1a00435e:	f1a9 0902 	sub.w	r9, r9, #2
1a004362:	4473      	add	r3, lr
1a004364:	1b1b      	subs	r3, r3, r4
1a004366:	b2ad      	uxth	r5, r5
1a004368:	fbb3 f0f8 	udiv	r0, r3, r8
1a00436c:	fb08 3310 	mls	r3, r8, r0, r3
1a004370:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
1a004374:	fb00 fa0a 	mul.w	sl, r0, sl
1a004378:	45a2      	cmp	sl, r4
1a00437a:	d908      	bls.n	1a00438e <__udivmoddi4+0x1da>
1a00437c:	eb1e 0404 	adds.w	r4, lr, r4
1a004380:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a004384:	d26b      	bcs.n	1a00445e <__udivmoddi4+0x2aa>
1a004386:	45a2      	cmp	sl, r4
1a004388:	d969      	bls.n	1a00445e <__udivmoddi4+0x2aa>
1a00438a:	3802      	subs	r0, #2
1a00438c:	4474      	add	r4, lr
1a00438e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a004392:	fba0 8902 	umull	r8, r9, r0, r2
1a004396:	eba4 040a 	sub.w	r4, r4, sl
1a00439a:	454c      	cmp	r4, r9
1a00439c:	46c2      	mov	sl, r8
1a00439e:	464b      	mov	r3, r9
1a0043a0:	d354      	bcc.n	1a00444c <__udivmoddi4+0x298>
1a0043a2:	d051      	beq.n	1a004448 <__udivmoddi4+0x294>
1a0043a4:	2e00      	cmp	r6, #0
1a0043a6:	d069      	beq.n	1a00447c <__udivmoddi4+0x2c8>
1a0043a8:	ebb1 050a 	subs.w	r5, r1, sl
1a0043ac:	eb64 0403 	sbc.w	r4, r4, r3
1a0043b0:	fa04 fc0c 	lsl.w	ip, r4, ip
1a0043b4:	40fd      	lsrs	r5, r7
1a0043b6:	40fc      	lsrs	r4, r7
1a0043b8:	ea4c 0505 	orr.w	r5, ip, r5
1a0043bc:	e9c6 5400 	strd	r5, r4, [r6]
1a0043c0:	2700      	movs	r7, #0
1a0043c2:	e747      	b.n	1a004254 <__udivmoddi4+0xa0>
1a0043c4:	f1c2 0320 	rsb	r3, r2, #32
1a0043c8:	fa20 f703 	lsr.w	r7, r0, r3
1a0043cc:	4095      	lsls	r5, r2
1a0043ce:	fa01 f002 	lsl.w	r0, r1, r2
1a0043d2:	fa21 f303 	lsr.w	r3, r1, r3
1a0043d6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0043da:	4338      	orrs	r0, r7
1a0043dc:	0c01      	lsrs	r1, r0, #16
1a0043de:	fbb3 f7fe 	udiv	r7, r3, lr
1a0043e2:	fa1f f885 	uxth.w	r8, r5
1a0043e6:	fb0e 3317 	mls	r3, lr, r7, r3
1a0043ea:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a0043ee:	fb07 f308 	mul.w	r3, r7, r8
1a0043f2:	428b      	cmp	r3, r1
1a0043f4:	fa04 f402 	lsl.w	r4, r4, r2
1a0043f8:	d907      	bls.n	1a00440a <__udivmoddi4+0x256>
1a0043fa:	1869      	adds	r1, r5, r1
1a0043fc:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
1a004400:	d22f      	bcs.n	1a004462 <__udivmoddi4+0x2ae>
1a004402:	428b      	cmp	r3, r1
1a004404:	d92d      	bls.n	1a004462 <__udivmoddi4+0x2ae>
1a004406:	3f02      	subs	r7, #2
1a004408:	4429      	add	r1, r5
1a00440a:	1acb      	subs	r3, r1, r3
1a00440c:	b281      	uxth	r1, r0
1a00440e:	fbb3 f0fe 	udiv	r0, r3, lr
1a004412:	fb0e 3310 	mls	r3, lr, r0, r3
1a004416:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a00441a:	fb00 f308 	mul.w	r3, r0, r8
1a00441e:	428b      	cmp	r3, r1
1a004420:	d907      	bls.n	1a004432 <__udivmoddi4+0x27e>
1a004422:	1869      	adds	r1, r5, r1
1a004424:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
1a004428:	d217      	bcs.n	1a00445a <__udivmoddi4+0x2a6>
1a00442a:	428b      	cmp	r3, r1
1a00442c:	d915      	bls.n	1a00445a <__udivmoddi4+0x2a6>
1a00442e:	3802      	subs	r0, #2
1a004430:	4429      	add	r1, r5
1a004432:	1ac9      	subs	r1, r1, r3
1a004434:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a004438:	e73b      	b.n	1a0042b2 <__udivmoddi4+0xfe>
1a00443a:	4637      	mov	r7, r6
1a00443c:	4630      	mov	r0, r6
1a00443e:	e709      	b.n	1a004254 <__udivmoddi4+0xa0>
1a004440:	4607      	mov	r7, r0
1a004442:	e6e7      	b.n	1a004214 <__udivmoddi4+0x60>
1a004444:	4618      	mov	r0, r3
1a004446:	e6fb      	b.n	1a004240 <__udivmoddi4+0x8c>
1a004448:	4541      	cmp	r1, r8
1a00444a:	d2ab      	bcs.n	1a0043a4 <__udivmoddi4+0x1f0>
1a00444c:	ebb8 0a02 	subs.w	sl, r8, r2
1a004450:	eb69 020e 	sbc.w	r2, r9, lr
1a004454:	3801      	subs	r0, #1
1a004456:	4613      	mov	r3, r2
1a004458:	e7a4      	b.n	1a0043a4 <__udivmoddi4+0x1f0>
1a00445a:	4660      	mov	r0, ip
1a00445c:	e7e9      	b.n	1a004432 <__udivmoddi4+0x27e>
1a00445e:	4618      	mov	r0, r3
1a004460:	e795      	b.n	1a00438e <__udivmoddi4+0x1da>
1a004462:	4667      	mov	r7, ip
1a004464:	e7d1      	b.n	1a00440a <__udivmoddi4+0x256>
1a004466:	4681      	mov	r9, r0
1a004468:	e77c      	b.n	1a004364 <__udivmoddi4+0x1b0>
1a00446a:	3802      	subs	r0, #2
1a00446c:	442c      	add	r4, r5
1a00446e:	e747      	b.n	1a004300 <__udivmoddi4+0x14c>
1a004470:	f1ac 0c02 	sub.w	ip, ip, #2
1a004474:	442b      	add	r3, r5
1a004476:	e72f      	b.n	1a0042d8 <__udivmoddi4+0x124>
1a004478:	4638      	mov	r0, r7
1a00447a:	e708      	b.n	1a00428e <__udivmoddi4+0xda>
1a00447c:	4637      	mov	r7, r6
1a00447e:	e6e9      	b.n	1a004254 <__udivmoddi4+0xa0>

1a004480 <__aeabi_idiv0>:
1a004480:	4770      	bx	lr
1a004482:	bf00      	nop

1a004484 <atoi>:
1a004484:	220a      	movs	r2, #10
1a004486:	2100      	movs	r1, #0
1a004488:	f000 b8f6 	b.w	1a004678 <strtol>

1a00448c <__libc_init_array>:
1a00448c:	b570      	push	{r4, r5, r6, lr}
1a00448e:	4e0d      	ldr	r6, [pc, #52]	; (1a0044c4 <__libc_init_array+0x38>)
1a004490:	4c0d      	ldr	r4, [pc, #52]	; (1a0044c8 <__libc_init_array+0x3c>)
1a004492:	1ba4      	subs	r4, r4, r6
1a004494:	10a4      	asrs	r4, r4, #2
1a004496:	2500      	movs	r5, #0
1a004498:	42a5      	cmp	r5, r4
1a00449a:	d109      	bne.n	1a0044b0 <__libc_init_array+0x24>
1a00449c:	4e0b      	ldr	r6, [pc, #44]	; (1a0044cc <__libc_init_array+0x40>)
1a00449e:	4c0c      	ldr	r4, [pc, #48]	; (1a0044d0 <__libc_init_array+0x44>)
1a0044a0:	f7fc fb93 	bl	1a000bca <_init>
1a0044a4:	1ba4      	subs	r4, r4, r6
1a0044a6:	10a4      	asrs	r4, r4, #2
1a0044a8:	2500      	movs	r5, #0
1a0044aa:	42a5      	cmp	r5, r4
1a0044ac:	d105      	bne.n	1a0044ba <__libc_init_array+0x2e>
1a0044ae:	bd70      	pop	{r4, r5, r6, pc}
1a0044b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a0044b4:	4798      	blx	r3
1a0044b6:	3501      	adds	r5, #1
1a0044b8:	e7ee      	b.n	1a004498 <__libc_init_array+0xc>
1a0044ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a0044be:	4798      	blx	r3
1a0044c0:	3501      	adds	r5, #1
1a0044c2:	e7f2      	b.n	1a0044aa <__libc_init_array+0x1e>
1a0044c4:	1a005cdc 	.word	0x1a005cdc
1a0044c8:	1a005cdc 	.word	0x1a005cdc
1a0044cc:	1a005cdc 	.word	0x1a005cdc
1a0044d0:	1a005ce0 	.word	0x1a005ce0

1a0044d4 <memcpy>:
1a0044d4:	b510      	push	{r4, lr}
1a0044d6:	1e43      	subs	r3, r0, #1
1a0044d8:	440a      	add	r2, r1
1a0044da:	4291      	cmp	r1, r2
1a0044dc:	d100      	bne.n	1a0044e0 <memcpy+0xc>
1a0044de:	bd10      	pop	{r4, pc}
1a0044e0:	f811 4b01 	ldrb.w	r4, [r1], #1
1a0044e4:	f803 4f01 	strb.w	r4, [r3, #1]!
1a0044e8:	e7f7      	b.n	1a0044da <memcpy+0x6>

1a0044ea <memset>:
1a0044ea:	4402      	add	r2, r0
1a0044ec:	4603      	mov	r3, r0
1a0044ee:	4293      	cmp	r3, r2
1a0044f0:	d100      	bne.n	1a0044f4 <memset+0xa>
1a0044f2:	4770      	bx	lr
1a0044f4:	f803 1b01 	strb.w	r1, [r3], #1
1a0044f8:	e7f9      	b.n	1a0044ee <memset+0x4>
1a0044fa:	Address 0x000000001a0044fa is out of bounds.


1a0044fc <iprintf>:
1a0044fc:	b40f      	push	{r0, r1, r2, r3}
1a0044fe:	4b0a      	ldr	r3, [pc, #40]	; (1a004528 <iprintf+0x2c>)
1a004500:	b513      	push	{r0, r1, r4, lr}
1a004502:	681c      	ldr	r4, [r3, #0]
1a004504:	b124      	cbz	r4, 1a004510 <iprintf+0x14>
1a004506:	69a3      	ldr	r3, [r4, #24]
1a004508:	b913      	cbnz	r3, 1a004510 <iprintf+0x14>
1a00450a:	4620      	mov	r0, r4
1a00450c:	f000 fa90 	bl	1a004a30 <__sinit>
1a004510:	ab05      	add	r3, sp, #20
1a004512:	9a04      	ldr	r2, [sp, #16]
1a004514:	68a1      	ldr	r1, [r4, #8]
1a004516:	9301      	str	r3, [sp, #4]
1a004518:	4620      	mov	r0, r4
1a00451a:	f000 fc6d 	bl	1a004df8 <_vfiprintf_r>
1a00451e:	b002      	add	sp, #8
1a004520:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a004524:	b004      	add	sp, #16
1a004526:	4770      	bx	lr
1a004528:	100000c4 	.word	0x100000c4

1a00452c <strcat>:
1a00452c:	b510      	push	{r4, lr}
1a00452e:	4603      	mov	r3, r0
1a004530:	781a      	ldrb	r2, [r3, #0]
1a004532:	1c5c      	adds	r4, r3, #1
1a004534:	b93a      	cbnz	r2, 1a004546 <strcat+0x1a>
1a004536:	3b01      	subs	r3, #1
1a004538:	f811 2b01 	ldrb.w	r2, [r1], #1
1a00453c:	f803 2f01 	strb.w	r2, [r3, #1]!
1a004540:	2a00      	cmp	r2, #0
1a004542:	d1f9      	bne.n	1a004538 <strcat+0xc>
1a004544:	bd10      	pop	{r4, pc}
1a004546:	4623      	mov	r3, r4
1a004548:	e7f2      	b.n	1a004530 <strcat+0x4>

1a00454a <strcpy>:
1a00454a:	4603      	mov	r3, r0
1a00454c:	f811 2b01 	ldrb.w	r2, [r1], #1
1a004550:	f803 2b01 	strb.w	r2, [r3], #1
1a004554:	2a00      	cmp	r2, #0
1a004556:	d1f9      	bne.n	1a00454c <strcpy+0x2>
1a004558:	4770      	bx	lr

1a00455a <strlwr>:
1a00455a:	b570      	push	{r4, r5, r6, lr}
1a00455c:	4606      	mov	r6, r0
1a00455e:	1e45      	subs	r5, r0, #1
1a004560:	f815 4f01 	ldrb.w	r4, [r5, #1]!
1a004564:	b90c      	cbnz	r4, 1a00456a <strlwr+0x10>
1a004566:	4630      	mov	r0, r6
1a004568:	bd70      	pop	{r4, r5, r6, pc}
1a00456a:	f000 faef 	bl	1a004b4c <__locale_ctype_ptr>
1a00456e:	4420      	add	r0, r4
1a004570:	4623      	mov	r3, r4
1a004572:	7842      	ldrb	r2, [r0, #1]
1a004574:	f002 0203 	and.w	r2, r2, #3
1a004578:	2a01      	cmp	r2, #1
1a00457a:	bf08      	it	eq
1a00457c:	3320      	addeq	r3, #32
1a00457e:	702b      	strb	r3, [r5, #0]
1a004580:	e7ee      	b.n	1a004560 <strlwr+0x6>

1a004582 <_strtol_l.isra.0>:
1a004582:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a004586:	4680      	mov	r8, r0
1a004588:	4689      	mov	r9, r1
1a00458a:	4692      	mov	sl, r2
1a00458c:	461e      	mov	r6, r3
1a00458e:	460f      	mov	r7, r1
1a004590:	463d      	mov	r5, r7
1a004592:	9808      	ldr	r0, [sp, #32]
1a004594:	f815 4b01 	ldrb.w	r4, [r5], #1
1a004598:	f000 fad4 	bl	1a004b44 <__locale_ctype_ptr_l>
1a00459c:	4420      	add	r0, r4
1a00459e:	7843      	ldrb	r3, [r0, #1]
1a0045a0:	f013 0308 	ands.w	r3, r3, #8
1a0045a4:	d132      	bne.n	1a00460c <_strtol_l.isra.0+0x8a>
1a0045a6:	2c2d      	cmp	r4, #45	; 0x2d
1a0045a8:	d132      	bne.n	1a004610 <_strtol_l.isra.0+0x8e>
1a0045aa:	787c      	ldrb	r4, [r7, #1]
1a0045ac:	1cbd      	adds	r5, r7, #2
1a0045ae:	2201      	movs	r2, #1
1a0045b0:	2e00      	cmp	r6, #0
1a0045b2:	d05d      	beq.n	1a004670 <_strtol_l.isra.0+0xee>
1a0045b4:	2e10      	cmp	r6, #16
1a0045b6:	d109      	bne.n	1a0045cc <_strtol_l.isra.0+0x4a>
1a0045b8:	2c30      	cmp	r4, #48	; 0x30
1a0045ba:	d107      	bne.n	1a0045cc <_strtol_l.isra.0+0x4a>
1a0045bc:	782b      	ldrb	r3, [r5, #0]
1a0045be:	f003 03df 	and.w	r3, r3, #223	; 0xdf
1a0045c2:	2b58      	cmp	r3, #88	; 0x58
1a0045c4:	d14f      	bne.n	1a004666 <_strtol_l.isra.0+0xe4>
1a0045c6:	786c      	ldrb	r4, [r5, #1]
1a0045c8:	2610      	movs	r6, #16
1a0045ca:	3502      	adds	r5, #2
1a0045cc:	2a00      	cmp	r2, #0
1a0045ce:	bf14      	ite	ne
1a0045d0:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
1a0045d4:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
1a0045d8:	2700      	movs	r7, #0
1a0045da:	fbb1 fcf6 	udiv	ip, r1, r6
1a0045de:	4638      	mov	r0, r7
1a0045e0:	fb06 1e1c 	mls	lr, r6, ip, r1
1a0045e4:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
1a0045e8:	2b09      	cmp	r3, #9
1a0045ea:	d817      	bhi.n	1a00461c <_strtol_l.isra.0+0x9a>
1a0045ec:	461c      	mov	r4, r3
1a0045ee:	42a6      	cmp	r6, r4
1a0045f0:	dd23      	ble.n	1a00463a <_strtol_l.isra.0+0xb8>
1a0045f2:	1c7b      	adds	r3, r7, #1
1a0045f4:	d007      	beq.n	1a004606 <_strtol_l.isra.0+0x84>
1a0045f6:	4584      	cmp	ip, r0
1a0045f8:	d31c      	bcc.n	1a004634 <_strtol_l.isra.0+0xb2>
1a0045fa:	d101      	bne.n	1a004600 <_strtol_l.isra.0+0x7e>
1a0045fc:	45a6      	cmp	lr, r4
1a0045fe:	db19      	blt.n	1a004634 <_strtol_l.isra.0+0xb2>
1a004600:	fb00 4006 	mla	r0, r0, r6, r4
1a004604:	2701      	movs	r7, #1
1a004606:	f815 4b01 	ldrb.w	r4, [r5], #1
1a00460a:	e7eb      	b.n	1a0045e4 <_strtol_l.isra.0+0x62>
1a00460c:	462f      	mov	r7, r5
1a00460e:	e7bf      	b.n	1a004590 <_strtol_l.isra.0+0xe>
1a004610:	2c2b      	cmp	r4, #43	; 0x2b
1a004612:	bf04      	itt	eq
1a004614:	1cbd      	addeq	r5, r7, #2
1a004616:	787c      	ldrbeq	r4, [r7, #1]
1a004618:	461a      	mov	r2, r3
1a00461a:	e7c9      	b.n	1a0045b0 <_strtol_l.isra.0+0x2e>
1a00461c:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
1a004620:	2b19      	cmp	r3, #25
1a004622:	d801      	bhi.n	1a004628 <_strtol_l.isra.0+0xa6>
1a004624:	3c37      	subs	r4, #55	; 0x37
1a004626:	e7e2      	b.n	1a0045ee <_strtol_l.isra.0+0x6c>
1a004628:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
1a00462c:	2b19      	cmp	r3, #25
1a00462e:	d804      	bhi.n	1a00463a <_strtol_l.isra.0+0xb8>
1a004630:	3c57      	subs	r4, #87	; 0x57
1a004632:	e7dc      	b.n	1a0045ee <_strtol_l.isra.0+0x6c>
1a004634:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
1a004638:	e7e5      	b.n	1a004606 <_strtol_l.isra.0+0x84>
1a00463a:	1c7b      	adds	r3, r7, #1
1a00463c:	d108      	bne.n	1a004650 <_strtol_l.isra.0+0xce>
1a00463e:	2322      	movs	r3, #34	; 0x22
1a004640:	f8c8 3000 	str.w	r3, [r8]
1a004644:	4608      	mov	r0, r1
1a004646:	f1ba 0f00 	cmp.w	sl, #0
1a00464a:	d107      	bne.n	1a00465c <_strtol_l.isra.0+0xda>
1a00464c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a004650:	b102      	cbz	r2, 1a004654 <_strtol_l.isra.0+0xd2>
1a004652:	4240      	negs	r0, r0
1a004654:	f1ba 0f00 	cmp.w	sl, #0
1a004658:	d0f8      	beq.n	1a00464c <_strtol_l.isra.0+0xca>
1a00465a:	b10f      	cbz	r7, 1a004660 <_strtol_l.isra.0+0xde>
1a00465c:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
1a004660:	f8ca 9000 	str.w	r9, [sl]
1a004664:	e7f2      	b.n	1a00464c <_strtol_l.isra.0+0xca>
1a004666:	2430      	movs	r4, #48	; 0x30
1a004668:	2e00      	cmp	r6, #0
1a00466a:	d1af      	bne.n	1a0045cc <_strtol_l.isra.0+0x4a>
1a00466c:	2608      	movs	r6, #8
1a00466e:	e7ad      	b.n	1a0045cc <_strtol_l.isra.0+0x4a>
1a004670:	2c30      	cmp	r4, #48	; 0x30
1a004672:	d0a3      	beq.n	1a0045bc <_strtol_l.isra.0+0x3a>
1a004674:	260a      	movs	r6, #10
1a004676:	e7a9      	b.n	1a0045cc <_strtol_l.isra.0+0x4a>

1a004678 <strtol>:
1a004678:	4b08      	ldr	r3, [pc, #32]	; (1a00469c <strtol+0x24>)
1a00467a:	b537      	push	{r0, r1, r2, r4, r5, lr}
1a00467c:	681c      	ldr	r4, [r3, #0]
1a00467e:	4d08      	ldr	r5, [pc, #32]	; (1a0046a0 <strtol+0x28>)
1a004680:	6a23      	ldr	r3, [r4, #32]
1a004682:	2b00      	cmp	r3, #0
1a004684:	bf08      	it	eq
1a004686:	462b      	moveq	r3, r5
1a004688:	9300      	str	r3, [sp, #0]
1a00468a:	4613      	mov	r3, r2
1a00468c:	460a      	mov	r2, r1
1a00468e:	4601      	mov	r1, r0
1a004690:	4620      	mov	r0, r4
1a004692:	f7ff ff76 	bl	1a004582 <_strtol_l.isra.0>
1a004696:	b003      	add	sp, #12
1a004698:	bd30      	pop	{r4, r5, pc}
1a00469a:	bf00      	nop
1a00469c:	100000c4 	.word	0x100000c4
1a0046a0:	10000128 	.word	0x10000128

1a0046a4 <strupr>:
1a0046a4:	b570      	push	{r4, r5, r6, lr}
1a0046a6:	4606      	mov	r6, r0
1a0046a8:	1e45      	subs	r5, r0, #1
1a0046aa:	f815 4f01 	ldrb.w	r4, [r5, #1]!
1a0046ae:	b90c      	cbnz	r4, 1a0046b4 <strupr+0x10>
1a0046b0:	4630      	mov	r0, r6
1a0046b2:	bd70      	pop	{r4, r5, r6, pc}
1a0046b4:	f000 fa4a 	bl	1a004b4c <__locale_ctype_ptr>
1a0046b8:	4420      	add	r0, r4
1a0046ba:	4623      	mov	r3, r4
1a0046bc:	7842      	ldrb	r2, [r0, #1]
1a0046be:	f002 0203 	and.w	r2, r2, #3
1a0046c2:	2a02      	cmp	r2, #2
1a0046c4:	bf08      	it	eq
1a0046c6:	f1a4 0320 	subeq.w	r3, r4, #32
1a0046ca:	702b      	strb	r3, [r5, #0]
1a0046cc:	e7ed      	b.n	1a0046aa <strupr+0x6>
1a0046ce:	Address 0x000000001a0046ce is out of bounds.


1a0046d0 <__swbuf_r>:
1a0046d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0046d2:	460e      	mov	r6, r1
1a0046d4:	4614      	mov	r4, r2
1a0046d6:	4605      	mov	r5, r0
1a0046d8:	b118      	cbz	r0, 1a0046e2 <__swbuf_r+0x12>
1a0046da:	6983      	ldr	r3, [r0, #24]
1a0046dc:	b90b      	cbnz	r3, 1a0046e2 <__swbuf_r+0x12>
1a0046de:	f000 f9a7 	bl	1a004a30 <__sinit>
1a0046e2:	4b21      	ldr	r3, [pc, #132]	; (1a004768 <__swbuf_r+0x98>)
1a0046e4:	429c      	cmp	r4, r3
1a0046e6:	d12a      	bne.n	1a00473e <__swbuf_r+0x6e>
1a0046e8:	686c      	ldr	r4, [r5, #4]
1a0046ea:	69a3      	ldr	r3, [r4, #24]
1a0046ec:	60a3      	str	r3, [r4, #8]
1a0046ee:	89a3      	ldrh	r3, [r4, #12]
1a0046f0:	071a      	lsls	r2, r3, #28
1a0046f2:	d52e      	bpl.n	1a004752 <__swbuf_r+0x82>
1a0046f4:	6923      	ldr	r3, [r4, #16]
1a0046f6:	b363      	cbz	r3, 1a004752 <__swbuf_r+0x82>
1a0046f8:	6923      	ldr	r3, [r4, #16]
1a0046fa:	6820      	ldr	r0, [r4, #0]
1a0046fc:	1ac0      	subs	r0, r0, r3
1a0046fe:	6963      	ldr	r3, [r4, #20]
1a004700:	b2f6      	uxtb	r6, r6
1a004702:	4283      	cmp	r3, r0
1a004704:	4637      	mov	r7, r6
1a004706:	dc04      	bgt.n	1a004712 <__swbuf_r+0x42>
1a004708:	4621      	mov	r1, r4
1a00470a:	4628      	mov	r0, r5
1a00470c:	f000 f926 	bl	1a00495c <_fflush_r>
1a004710:	bb28      	cbnz	r0, 1a00475e <__swbuf_r+0x8e>
1a004712:	68a3      	ldr	r3, [r4, #8]
1a004714:	3b01      	subs	r3, #1
1a004716:	60a3      	str	r3, [r4, #8]
1a004718:	6823      	ldr	r3, [r4, #0]
1a00471a:	1c5a      	adds	r2, r3, #1
1a00471c:	6022      	str	r2, [r4, #0]
1a00471e:	701e      	strb	r6, [r3, #0]
1a004720:	6963      	ldr	r3, [r4, #20]
1a004722:	3001      	adds	r0, #1
1a004724:	4283      	cmp	r3, r0
1a004726:	d004      	beq.n	1a004732 <__swbuf_r+0x62>
1a004728:	89a3      	ldrh	r3, [r4, #12]
1a00472a:	07db      	lsls	r3, r3, #31
1a00472c:	d519      	bpl.n	1a004762 <__swbuf_r+0x92>
1a00472e:	2e0a      	cmp	r6, #10
1a004730:	d117      	bne.n	1a004762 <__swbuf_r+0x92>
1a004732:	4621      	mov	r1, r4
1a004734:	4628      	mov	r0, r5
1a004736:	f000 f911 	bl	1a00495c <_fflush_r>
1a00473a:	b190      	cbz	r0, 1a004762 <__swbuf_r+0x92>
1a00473c:	e00f      	b.n	1a00475e <__swbuf_r+0x8e>
1a00473e:	4b0b      	ldr	r3, [pc, #44]	; (1a00476c <__swbuf_r+0x9c>)
1a004740:	429c      	cmp	r4, r3
1a004742:	d101      	bne.n	1a004748 <__swbuf_r+0x78>
1a004744:	68ac      	ldr	r4, [r5, #8]
1a004746:	e7d0      	b.n	1a0046ea <__swbuf_r+0x1a>
1a004748:	4b09      	ldr	r3, [pc, #36]	; (1a004770 <__swbuf_r+0xa0>)
1a00474a:	429c      	cmp	r4, r3
1a00474c:	bf08      	it	eq
1a00474e:	68ec      	ldreq	r4, [r5, #12]
1a004750:	e7cb      	b.n	1a0046ea <__swbuf_r+0x1a>
1a004752:	4621      	mov	r1, r4
1a004754:	4628      	mov	r0, r5
1a004756:	f000 f80d 	bl	1a004774 <__swsetup_r>
1a00475a:	2800      	cmp	r0, #0
1a00475c:	d0cc      	beq.n	1a0046f8 <__swbuf_r+0x28>
1a00475e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
1a004762:	4638      	mov	r0, r7
1a004764:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a004766:	bf00      	nop
1a004768:	1a005b58 	.word	0x1a005b58
1a00476c:	1a005b78 	.word	0x1a005b78
1a004770:	1a005b38 	.word	0x1a005b38

1a004774 <__swsetup_r>:
1a004774:	4b32      	ldr	r3, [pc, #200]	; (1a004840 <__swsetup_r+0xcc>)
1a004776:	b570      	push	{r4, r5, r6, lr}
1a004778:	681d      	ldr	r5, [r3, #0]
1a00477a:	4606      	mov	r6, r0
1a00477c:	460c      	mov	r4, r1
1a00477e:	b125      	cbz	r5, 1a00478a <__swsetup_r+0x16>
1a004780:	69ab      	ldr	r3, [r5, #24]
1a004782:	b913      	cbnz	r3, 1a00478a <__swsetup_r+0x16>
1a004784:	4628      	mov	r0, r5
1a004786:	f000 f953 	bl	1a004a30 <__sinit>
1a00478a:	4b2e      	ldr	r3, [pc, #184]	; (1a004844 <__swsetup_r+0xd0>)
1a00478c:	429c      	cmp	r4, r3
1a00478e:	d10f      	bne.n	1a0047b0 <__swsetup_r+0x3c>
1a004790:	686c      	ldr	r4, [r5, #4]
1a004792:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a004796:	b29a      	uxth	r2, r3
1a004798:	0715      	lsls	r5, r2, #28
1a00479a:	d42c      	bmi.n	1a0047f6 <__swsetup_r+0x82>
1a00479c:	06d0      	lsls	r0, r2, #27
1a00479e:	d411      	bmi.n	1a0047c4 <__swsetup_r+0x50>
1a0047a0:	2209      	movs	r2, #9
1a0047a2:	6032      	str	r2, [r6, #0]
1a0047a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0047a8:	81a3      	strh	r3, [r4, #12]
1a0047aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0047ae:	e03e      	b.n	1a00482e <__swsetup_r+0xba>
1a0047b0:	4b25      	ldr	r3, [pc, #148]	; (1a004848 <__swsetup_r+0xd4>)
1a0047b2:	429c      	cmp	r4, r3
1a0047b4:	d101      	bne.n	1a0047ba <__swsetup_r+0x46>
1a0047b6:	68ac      	ldr	r4, [r5, #8]
1a0047b8:	e7eb      	b.n	1a004792 <__swsetup_r+0x1e>
1a0047ba:	4b24      	ldr	r3, [pc, #144]	; (1a00484c <__swsetup_r+0xd8>)
1a0047bc:	429c      	cmp	r4, r3
1a0047be:	bf08      	it	eq
1a0047c0:	68ec      	ldreq	r4, [r5, #12]
1a0047c2:	e7e6      	b.n	1a004792 <__swsetup_r+0x1e>
1a0047c4:	0751      	lsls	r1, r2, #29
1a0047c6:	d512      	bpl.n	1a0047ee <__swsetup_r+0x7a>
1a0047c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a0047ca:	b141      	cbz	r1, 1a0047de <__swsetup_r+0x6a>
1a0047cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a0047d0:	4299      	cmp	r1, r3
1a0047d2:	d002      	beq.n	1a0047da <__swsetup_r+0x66>
1a0047d4:	4630      	mov	r0, r6
1a0047d6:	f000 fa3d 	bl	1a004c54 <_free_r>
1a0047da:	2300      	movs	r3, #0
1a0047dc:	6363      	str	r3, [r4, #52]	; 0x34
1a0047de:	89a3      	ldrh	r3, [r4, #12]
1a0047e0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
1a0047e4:	81a3      	strh	r3, [r4, #12]
1a0047e6:	2300      	movs	r3, #0
1a0047e8:	6063      	str	r3, [r4, #4]
1a0047ea:	6923      	ldr	r3, [r4, #16]
1a0047ec:	6023      	str	r3, [r4, #0]
1a0047ee:	89a3      	ldrh	r3, [r4, #12]
1a0047f0:	f043 0308 	orr.w	r3, r3, #8
1a0047f4:	81a3      	strh	r3, [r4, #12]
1a0047f6:	6923      	ldr	r3, [r4, #16]
1a0047f8:	b94b      	cbnz	r3, 1a00480e <__swsetup_r+0x9a>
1a0047fa:	89a3      	ldrh	r3, [r4, #12]
1a0047fc:	f403 7320 	and.w	r3, r3, #640	; 0x280
1a004800:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1a004804:	d003      	beq.n	1a00480e <__swsetup_r+0x9a>
1a004806:	4621      	mov	r1, r4
1a004808:	4630      	mov	r0, r6
1a00480a:	f000 f9d1 	bl	1a004bb0 <__smakebuf_r>
1a00480e:	89a2      	ldrh	r2, [r4, #12]
1a004810:	f012 0301 	ands.w	r3, r2, #1
1a004814:	d00c      	beq.n	1a004830 <__swsetup_r+0xbc>
1a004816:	2300      	movs	r3, #0
1a004818:	60a3      	str	r3, [r4, #8]
1a00481a:	6963      	ldr	r3, [r4, #20]
1a00481c:	425b      	negs	r3, r3
1a00481e:	61a3      	str	r3, [r4, #24]
1a004820:	6923      	ldr	r3, [r4, #16]
1a004822:	b953      	cbnz	r3, 1a00483a <__swsetup_r+0xc6>
1a004824:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a004828:	f013 0080 	ands.w	r0, r3, #128	; 0x80
1a00482c:	d1ba      	bne.n	1a0047a4 <__swsetup_r+0x30>
1a00482e:	bd70      	pop	{r4, r5, r6, pc}
1a004830:	0792      	lsls	r2, r2, #30
1a004832:	bf58      	it	pl
1a004834:	6963      	ldrpl	r3, [r4, #20]
1a004836:	60a3      	str	r3, [r4, #8]
1a004838:	e7f2      	b.n	1a004820 <__swsetup_r+0xac>
1a00483a:	2000      	movs	r0, #0
1a00483c:	e7f7      	b.n	1a00482e <__swsetup_r+0xba>
1a00483e:	bf00      	nop
1a004840:	100000c4 	.word	0x100000c4
1a004844:	1a005b58 	.word	0x1a005b58
1a004848:	1a005b78 	.word	0x1a005b78
1a00484c:	1a005b38 	.word	0x1a005b38

1a004850 <__sflush_r>:
1a004850:	898a      	ldrh	r2, [r1, #12]
1a004852:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a004856:	4605      	mov	r5, r0
1a004858:	0710      	lsls	r0, r2, #28
1a00485a:	460c      	mov	r4, r1
1a00485c:	d458      	bmi.n	1a004910 <__sflush_r+0xc0>
1a00485e:	684b      	ldr	r3, [r1, #4]
1a004860:	2b00      	cmp	r3, #0
1a004862:	dc05      	bgt.n	1a004870 <__sflush_r+0x20>
1a004864:	6c0b      	ldr	r3, [r1, #64]	; 0x40
1a004866:	2b00      	cmp	r3, #0
1a004868:	dc02      	bgt.n	1a004870 <__sflush_r+0x20>
1a00486a:	2000      	movs	r0, #0
1a00486c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a004870:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a004872:	2e00      	cmp	r6, #0
1a004874:	d0f9      	beq.n	1a00486a <__sflush_r+0x1a>
1a004876:	2300      	movs	r3, #0
1a004878:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
1a00487c:	682f      	ldr	r7, [r5, #0]
1a00487e:	6a21      	ldr	r1, [r4, #32]
1a004880:	602b      	str	r3, [r5, #0]
1a004882:	d032      	beq.n	1a0048ea <__sflush_r+0x9a>
1a004884:	6d60      	ldr	r0, [r4, #84]	; 0x54
1a004886:	89a3      	ldrh	r3, [r4, #12]
1a004888:	075a      	lsls	r2, r3, #29
1a00488a:	d505      	bpl.n	1a004898 <__sflush_r+0x48>
1a00488c:	6863      	ldr	r3, [r4, #4]
1a00488e:	1ac0      	subs	r0, r0, r3
1a004890:	6b63      	ldr	r3, [r4, #52]	; 0x34
1a004892:	b10b      	cbz	r3, 1a004898 <__sflush_r+0x48>
1a004894:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a004896:	1ac0      	subs	r0, r0, r3
1a004898:	2300      	movs	r3, #0
1a00489a:	4602      	mov	r2, r0
1a00489c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a00489e:	6a21      	ldr	r1, [r4, #32]
1a0048a0:	4628      	mov	r0, r5
1a0048a2:	47b0      	blx	r6
1a0048a4:	1c43      	adds	r3, r0, #1
1a0048a6:	89a3      	ldrh	r3, [r4, #12]
1a0048a8:	d106      	bne.n	1a0048b8 <__sflush_r+0x68>
1a0048aa:	6829      	ldr	r1, [r5, #0]
1a0048ac:	291d      	cmp	r1, #29
1a0048ae:	d848      	bhi.n	1a004942 <__sflush_r+0xf2>
1a0048b0:	4a29      	ldr	r2, [pc, #164]	; (1a004958 <__sflush_r+0x108>)
1a0048b2:	40ca      	lsrs	r2, r1
1a0048b4:	07d6      	lsls	r6, r2, #31
1a0048b6:	d544      	bpl.n	1a004942 <__sflush_r+0xf2>
1a0048b8:	2200      	movs	r2, #0
1a0048ba:	6062      	str	r2, [r4, #4]
1a0048bc:	04d9      	lsls	r1, r3, #19
1a0048be:	6922      	ldr	r2, [r4, #16]
1a0048c0:	6022      	str	r2, [r4, #0]
1a0048c2:	d504      	bpl.n	1a0048ce <__sflush_r+0x7e>
1a0048c4:	1c42      	adds	r2, r0, #1
1a0048c6:	d101      	bne.n	1a0048cc <__sflush_r+0x7c>
1a0048c8:	682b      	ldr	r3, [r5, #0]
1a0048ca:	b903      	cbnz	r3, 1a0048ce <__sflush_r+0x7e>
1a0048cc:	6560      	str	r0, [r4, #84]	; 0x54
1a0048ce:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a0048d0:	602f      	str	r7, [r5, #0]
1a0048d2:	2900      	cmp	r1, #0
1a0048d4:	d0c9      	beq.n	1a00486a <__sflush_r+0x1a>
1a0048d6:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a0048da:	4299      	cmp	r1, r3
1a0048dc:	d002      	beq.n	1a0048e4 <__sflush_r+0x94>
1a0048de:	4628      	mov	r0, r5
1a0048e0:	f000 f9b8 	bl	1a004c54 <_free_r>
1a0048e4:	2000      	movs	r0, #0
1a0048e6:	6360      	str	r0, [r4, #52]	; 0x34
1a0048e8:	e7c0      	b.n	1a00486c <__sflush_r+0x1c>
1a0048ea:	2301      	movs	r3, #1
1a0048ec:	4628      	mov	r0, r5
1a0048ee:	47b0      	blx	r6
1a0048f0:	1c41      	adds	r1, r0, #1
1a0048f2:	d1c8      	bne.n	1a004886 <__sflush_r+0x36>
1a0048f4:	682b      	ldr	r3, [r5, #0]
1a0048f6:	2b00      	cmp	r3, #0
1a0048f8:	d0c5      	beq.n	1a004886 <__sflush_r+0x36>
1a0048fa:	2b1d      	cmp	r3, #29
1a0048fc:	d001      	beq.n	1a004902 <__sflush_r+0xb2>
1a0048fe:	2b16      	cmp	r3, #22
1a004900:	d101      	bne.n	1a004906 <__sflush_r+0xb6>
1a004902:	602f      	str	r7, [r5, #0]
1a004904:	e7b1      	b.n	1a00486a <__sflush_r+0x1a>
1a004906:	89a3      	ldrh	r3, [r4, #12]
1a004908:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a00490c:	81a3      	strh	r3, [r4, #12]
1a00490e:	e7ad      	b.n	1a00486c <__sflush_r+0x1c>
1a004910:	690f      	ldr	r7, [r1, #16]
1a004912:	2f00      	cmp	r7, #0
1a004914:	d0a9      	beq.n	1a00486a <__sflush_r+0x1a>
1a004916:	0793      	lsls	r3, r2, #30
1a004918:	680e      	ldr	r6, [r1, #0]
1a00491a:	bf08      	it	eq
1a00491c:	694b      	ldreq	r3, [r1, #20]
1a00491e:	600f      	str	r7, [r1, #0]
1a004920:	bf18      	it	ne
1a004922:	2300      	movne	r3, #0
1a004924:	eba6 0807 	sub.w	r8, r6, r7
1a004928:	608b      	str	r3, [r1, #8]
1a00492a:	f1b8 0f00 	cmp.w	r8, #0
1a00492e:	dd9c      	ble.n	1a00486a <__sflush_r+0x1a>
1a004930:	4643      	mov	r3, r8
1a004932:	463a      	mov	r2, r7
1a004934:	6a21      	ldr	r1, [r4, #32]
1a004936:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1a004938:	4628      	mov	r0, r5
1a00493a:	47b0      	blx	r6
1a00493c:	2800      	cmp	r0, #0
1a00493e:	dc06      	bgt.n	1a00494e <__sflush_r+0xfe>
1a004940:	89a3      	ldrh	r3, [r4, #12]
1a004942:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a004946:	81a3      	strh	r3, [r4, #12]
1a004948:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00494c:	e78e      	b.n	1a00486c <__sflush_r+0x1c>
1a00494e:	4407      	add	r7, r0
1a004950:	eba8 0800 	sub.w	r8, r8, r0
1a004954:	e7e9      	b.n	1a00492a <__sflush_r+0xda>
1a004956:	bf00      	nop
1a004958:	20400001 	.word	0x20400001

1a00495c <_fflush_r>:
1a00495c:	b538      	push	{r3, r4, r5, lr}
1a00495e:	690b      	ldr	r3, [r1, #16]
1a004960:	4605      	mov	r5, r0
1a004962:	460c      	mov	r4, r1
1a004964:	b1db      	cbz	r3, 1a00499e <_fflush_r+0x42>
1a004966:	b118      	cbz	r0, 1a004970 <_fflush_r+0x14>
1a004968:	6983      	ldr	r3, [r0, #24]
1a00496a:	b90b      	cbnz	r3, 1a004970 <_fflush_r+0x14>
1a00496c:	f000 f860 	bl	1a004a30 <__sinit>
1a004970:	4b0c      	ldr	r3, [pc, #48]	; (1a0049a4 <_fflush_r+0x48>)
1a004972:	429c      	cmp	r4, r3
1a004974:	d109      	bne.n	1a00498a <_fflush_r+0x2e>
1a004976:	686c      	ldr	r4, [r5, #4]
1a004978:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00497c:	b17b      	cbz	r3, 1a00499e <_fflush_r+0x42>
1a00497e:	4621      	mov	r1, r4
1a004980:	4628      	mov	r0, r5
1a004982:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a004986:	f7ff bf63 	b.w	1a004850 <__sflush_r>
1a00498a:	4b07      	ldr	r3, [pc, #28]	; (1a0049a8 <_fflush_r+0x4c>)
1a00498c:	429c      	cmp	r4, r3
1a00498e:	d101      	bne.n	1a004994 <_fflush_r+0x38>
1a004990:	68ac      	ldr	r4, [r5, #8]
1a004992:	e7f1      	b.n	1a004978 <_fflush_r+0x1c>
1a004994:	4b05      	ldr	r3, [pc, #20]	; (1a0049ac <_fflush_r+0x50>)
1a004996:	429c      	cmp	r4, r3
1a004998:	bf08      	it	eq
1a00499a:	68ec      	ldreq	r4, [r5, #12]
1a00499c:	e7ec      	b.n	1a004978 <_fflush_r+0x1c>
1a00499e:	2000      	movs	r0, #0
1a0049a0:	bd38      	pop	{r3, r4, r5, pc}
1a0049a2:	bf00      	nop
1a0049a4:	1a005b58 	.word	0x1a005b58
1a0049a8:	1a005b78 	.word	0x1a005b78
1a0049ac:	1a005b38 	.word	0x1a005b38

1a0049b0 <std>:
1a0049b0:	2300      	movs	r3, #0
1a0049b2:	b510      	push	{r4, lr}
1a0049b4:	4604      	mov	r4, r0
1a0049b6:	e9c0 3300 	strd	r3, r3, [r0]
1a0049ba:	6083      	str	r3, [r0, #8]
1a0049bc:	8181      	strh	r1, [r0, #12]
1a0049be:	6643      	str	r3, [r0, #100]	; 0x64
1a0049c0:	81c2      	strh	r2, [r0, #14]
1a0049c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
1a0049c6:	6183      	str	r3, [r0, #24]
1a0049c8:	4619      	mov	r1, r3
1a0049ca:	2208      	movs	r2, #8
1a0049cc:	305c      	adds	r0, #92	; 0x5c
1a0049ce:	f7ff fd8c 	bl	1a0044ea <memset>
1a0049d2:	4b05      	ldr	r3, [pc, #20]	; (1a0049e8 <std+0x38>)
1a0049d4:	6263      	str	r3, [r4, #36]	; 0x24
1a0049d6:	4b05      	ldr	r3, [pc, #20]	; (1a0049ec <std+0x3c>)
1a0049d8:	62a3      	str	r3, [r4, #40]	; 0x28
1a0049da:	4b05      	ldr	r3, [pc, #20]	; (1a0049f0 <std+0x40>)
1a0049dc:	62e3      	str	r3, [r4, #44]	; 0x2c
1a0049de:	4b05      	ldr	r3, [pc, #20]	; (1a0049f4 <std+0x44>)
1a0049e0:	6224      	str	r4, [r4, #32]
1a0049e2:	6323      	str	r3, [r4, #48]	; 0x30
1a0049e4:	bd10      	pop	{r4, pc}
1a0049e6:	bf00      	nop
1a0049e8:	1a005335 	.word	0x1a005335
1a0049ec:	1a005357 	.word	0x1a005357
1a0049f0:	1a00538f 	.word	0x1a00538f
1a0049f4:	1a0053b3 	.word	0x1a0053b3

1a0049f8 <_cleanup_r>:
1a0049f8:	4901      	ldr	r1, [pc, #4]	; (1a004a00 <_cleanup_r+0x8>)
1a0049fa:	f000 b885 	b.w	1a004b08 <_fwalk_reent>
1a0049fe:	bf00      	nop
1a004a00:	1a00495d 	.word	0x1a00495d

1a004a04 <__sfmoreglue>:
1a004a04:	b570      	push	{r4, r5, r6, lr}
1a004a06:	1e4a      	subs	r2, r1, #1
1a004a08:	2568      	movs	r5, #104	; 0x68
1a004a0a:	4355      	muls	r5, r2
1a004a0c:	460e      	mov	r6, r1
1a004a0e:	f105 0174 	add.w	r1, r5, #116	; 0x74
1a004a12:	f000 f96d 	bl	1a004cf0 <_malloc_r>
1a004a16:	4604      	mov	r4, r0
1a004a18:	b140      	cbz	r0, 1a004a2c <__sfmoreglue+0x28>
1a004a1a:	2100      	movs	r1, #0
1a004a1c:	e9c0 1600 	strd	r1, r6, [r0]
1a004a20:	300c      	adds	r0, #12
1a004a22:	60a0      	str	r0, [r4, #8]
1a004a24:	f105 0268 	add.w	r2, r5, #104	; 0x68
1a004a28:	f7ff fd5f 	bl	1a0044ea <memset>
1a004a2c:	4620      	mov	r0, r4
1a004a2e:	bd70      	pop	{r4, r5, r6, pc}

1a004a30 <__sinit>:
1a004a30:	6983      	ldr	r3, [r0, #24]
1a004a32:	b510      	push	{r4, lr}
1a004a34:	4604      	mov	r4, r0
1a004a36:	bb33      	cbnz	r3, 1a004a86 <__sinit+0x56>
1a004a38:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
1a004a3c:	6503      	str	r3, [r0, #80]	; 0x50
1a004a3e:	4b12      	ldr	r3, [pc, #72]	; (1a004a88 <__sinit+0x58>)
1a004a40:	4a12      	ldr	r2, [pc, #72]	; (1a004a8c <__sinit+0x5c>)
1a004a42:	681b      	ldr	r3, [r3, #0]
1a004a44:	6282      	str	r2, [r0, #40]	; 0x28
1a004a46:	4298      	cmp	r0, r3
1a004a48:	bf04      	itt	eq
1a004a4a:	2301      	moveq	r3, #1
1a004a4c:	6183      	streq	r3, [r0, #24]
1a004a4e:	f000 f81f 	bl	1a004a90 <__sfp>
1a004a52:	6060      	str	r0, [r4, #4]
1a004a54:	4620      	mov	r0, r4
1a004a56:	f000 f81b 	bl	1a004a90 <__sfp>
1a004a5a:	60a0      	str	r0, [r4, #8]
1a004a5c:	4620      	mov	r0, r4
1a004a5e:	f000 f817 	bl	1a004a90 <__sfp>
1a004a62:	2200      	movs	r2, #0
1a004a64:	60e0      	str	r0, [r4, #12]
1a004a66:	2104      	movs	r1, #4
1a004a68:	6860      	ldr	r0, [r4, #4]
1a004a6a:	f7ff ffa1 	bl	1a0049b0 <std>
1a004a6e:	2201      	movs	r2, #1
1a004a70:	2109      	movs	r1, #9
1a004a72:	68a0      	ldr	r0, [r4, #8]
1a004a74:	f7ff ff9c 	bl	1a0049b0 <std>
1a004a78:	2202      	movs	r2, #2
1a004a7a:	2112      	movs	r1, #18
1a004a7c:	68e0      	ldr	r0, [r4, #12]
1a004a7e:	f7ff ff97 	bl	1a0049b0 <std>
1a004a82:	2301      	movs	r3, #1
1a004a84:	61a3      	str	r3, [r4, #24]
1a004a86:	bd10      	pop	{r4, pc}
1a004a88:	1a005b98 	.word	0x1a005b98
1a004a8c:	1a0049f9 	.word	0x1a0049f9

1a004a90 <__sfp>:
1a004a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a004a92:	4b1b      	ldr	r3, [pc, #108]	; (1a004b00 <__sfp+0x70>)
1a004a94:	681e      	ldr	r6, [r3, #0]
1a004a96:	69b3      	ldr	r3, [r6, #24]
1a004a98:	4607      	mov	r7, r0
1a004a9a:	b913      	cbnz	r3, 1a004aa2 <__sfp+0x12>
1a004a9c:	4630      	mov	r0, r6
1a004a9e:	f7ff ffc7 	bl	1a004a30 <__sinit>
1a004aa2:	3648      	adds	r6, #72	; 0x48
1a004aa4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
1a004aa8:	3b01      	subs	r3, #1
1a004aaa:	d503      	bpl.n	1a004ab4 <__sfp+0x24>
1a004aac:	6833      	ldr	r3, [r6, #0]
1a004aae:	b133      	cbz	r3, 1a004abe <__sfp+0x2e>
1a004ab0:	6836      	ldr	r6, [r6, #0]
1a004ab2:	e7f7      	b.n	1a004aa4 <__sfp+0x14>
1a004ab4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
1a004ab8:	b16d      	cbz	r5, 1a004ad6 <__sfp+0x46>
1a004aba:	3468      	adds	r4, #104	; 0x68
1a004abc:	e7f4      	b.n	1a004aa8 <__sfp+0x18>
1a004abe:	2104      	movs	r1, #4
1a004ac0:	4638      	mov	r0, r7
1a004ac2:	f7ff ff9f 	bl	1a004a04 <__sfmoreglue>
1a004ac6:	6030      	str	r0, [r6, #0]
1a004ac8:	2800      	cmp	r0, #0
1a004aca:	d1f1      	bne.n	1a004ab0 <__sfp+0x20>
1a004acc:	230c      	movs	r3, #12
1a004ace:	603b      	str	r3, [r7, #0]
1a004ad0:	4604      	mov	r4, r0
1a004ad2:	4620      	mov	r0, r4
1a004ad4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a004ad6:	4b0b      	ldr	r3, [pc, #44]	; (1a004b04 <__sfp+0x74>)
1a004ad8:	6665      	str	r5, [r4, #100]	; 0x64
1a004ada:	e9c4 5500 	strd	r5, r5, [r4]
1a004ade:	60a5      	str	r5, [r4, #8]
1a004ae0:	e9c4 3503 	strd	r3, r5, [r4, #12]
1a004ae4:	e9c4 5505 	strd	r5, r5, [r4, #20]
1a004ae8:	2208      	movs	r2, #8
1a004aea:	4629      	mov	r1, r5
1a004aec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
1a004af0:	f7ff fcfb 	bl	1a0044ea <memset>
1a004af4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
1a004af8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
1a004afc:	e7e9      	b.n	1a004ad2 <__sfp+0x42>
1a004afe:	bf00      	nop
1a004b00:	1a005b98 	.word	0x1a005b98
1a004b04:	ffff0001 	.word	0xffff0001

1a004b08 <_fwalk_reent>:
1a004b08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a004b0c:	4680      	mov	r8, r0
1a004b0e:	4689      	mov	r9, r1
1a004b10:	f100 0448 	add.w	r4, r0, #72	; 0x48
1a004b14:	2600      	movs	r6, #0
1a004b16:	b914      	cbnz	r4, 1a004b1e <_fwalk_reent+0x16>
1a004b18:	4630      	mov	r0, r6
1a004b1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a004b1e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
1a004b22:	3f01      	subs	r7, #1
1a004b24:	d501      	bpl.n	1a004b2a <_fwalk_reent+0x22>
1a004b26:	6824      	ldr	r4, [r4, #0]
1a004b28:	e7f5      	b.n	1a004b16 <_fwalk_reent+0xe>
1a004b2a:	89ab      	ldrh	r3, [r5, #12]
1a004b2c:	2b01      	cmp	r3, #1
1a004b2e:	d907      	bls.n	1a004b40 <_fwalk_reent+0x38>
1a004b30:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
1a004b34:	3301      	adds	r3, #1
1a004b36:	d003      	beq.n	1a004b40 <_fwalk_reent+0x38>
1a004b38:	4629      	mov	r1, r5
1a004b3a:	4640      	mov	r0, r8
1a004b3c:	47c8      	blx	r9
1a004b3e:	4306      	orrs	r6, r0
1a004b40:	3568      	adds	r5, #104	; 0x68
1a004b42:	e7ee      	b.n	1a004b22 <_fwalk_reent+0x1a>

1a004b44 <__locale_ctype_ptr_l>:
1a004b44:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
1a004b48:	4770      	bx	lr
1a004b4a:	Address 0x000000001a004b4a is out of bounds.


1a004b4c <__locale_ctype_ptr>:
1a004b4c:	4b04      	ldr	r3, [pc, #16]	; (1a004b60 <__locale_ctype_ptr+0x14>)
1a004b4e:	4a05      	ldr	r2, [pc, #20]	; (1a004b64 <__locale_ctype_ptr+0x18>)
1a004b50:	681b      	ldr	r3, [r3, #0]
1a004b52:	6a1b      	ldr	r3, [r3, #32]
1a004b54:	2b00      	cmp	r3, #0
1a004b56:	bf08      	it	eq
1a004b58:	4613      	moveq	r3, r2
1a004b5a:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
1a004b5e:	4770      	bx	lr
1a004b60:	100000c4 	.word	0x100000c4
1a004b64:	10000128 	.word	0x10000128

1a004b68 <__swhatbuf_r>:
1a004b68:	b570      	push	{r4, r5, r6, lr}
1a004b6a:	460e      	mov	r6, r1
1a004b6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a004b70:	2900      	cmp	r1, #0
1a004b72:	b096      	sub	sp, #88	; 0x58
1a004b74:	4614      	mov	r4, r2
1a004b76:	461d      	mov	r5, r3
1a004b78:	da07      	bge.n	1a004b8a <__swhatbuf_r+0x22>
1a004b7a:	2300      	movs	r3, #0
1a004b7c:	602b      	str	r3, [r5, #0]
1a004b7e:	89b3      	ldrh	r3, [r6, #12]
1a004b80:	061a      	lsls	r2, r3, #24
1a004b82:	d410      	bmi.n	1a004ba6 <__swhatbuf_r+0x3e>
1a004b84:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a004b88:	e00e      	b.n	1a004ba8 <__swhatbuf_r+0x40>
1a004b8a:	466a      	mov	r2, sp
1a004b8c:	f7fc f823 	bl	1a000bd6 <_fstat_r>
1a004b90:	2800      	cmp	r0, #0
1a004b92:	dbf2      	blt.n	1a004b7a <__swhatbuf_r+0x12>
1a004b94:	9a01      	ldr	r2, [sp, #4]
1a004b96:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
1a004b9a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
1a004b9e:	425a      	negs	r2, r3
1a004ba0:	415a      	adcs	r2, r3
1a004ba2:	602a      	str	r2, [r5, #0]
1a004ba4:	e7ee      	b.n	1a004b84 <__swhatbuf_r+0x1c>
1a004ba6:	2340      	movs	r3, #64	; 0x40
1a004ba8:	2000      	movs	r0, #0
1a004baa:	6023      	str	r3, [r4, #0]
1a004bac:	b016      	add	sp, #88	; 0x58
1a004bae:	bd70      	pop	{r4, r5, r6, pc}

1a004bb0 <__smakebuf_r>:
1a004bb0:	898b      	ldrh	r3, [r1, #12]
1a004bb2:	b573      	push	{r0, r1, r4, r5, r6, lr}
1a004bb4:	079d      	lsls	r5, r3, #30
1a004bb6:	4606      	mov	r6, r0
1a004bb8:	460c      	mov	r4, r1
1a004bba:	d507      	bpl.n	1a004bcc <__smakebuf_r+0x1c>
1a004bbc:	f104 0347 	add.w	r3, r4, #71	; 0x47
1a004bc0:	6023      	str	r3, [r4, #0]
1a004bc2:	6123      	str	r3, [r4, #16]
1a004bc4:	2301      	movs	r3, #1
1a004bc6:	6163      	str	r3, [r4, #20]
1a004bc8:	b002      	add	sp, #8
1a004bca:	bd70      	pop	{r4, r5, r6, pc}
1a004bcc:	ab01      	add	r3, sp, #4
1a004bce:	466a      	mov	r2, sp
1a004bd0:	f7ff ffca 	bl	1a004b68 <__swhatbuf_r>
1a004bd4:	9900      	ldr	r1, [sp, #0]
1a004bd6:	4605      	mov	r5, r0
1a004bd8:	4630      	mov	r0, r6
1a004bda:	f000 f889 	bl	1a004cf0 <_malloc_r>
1a004bde:	b948      	cbnz	r0, 1a004bf4 <__smakebuf_r+0x44>
1a004be0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a004be4:	059a      	lsls	r2, r3, #22
1a004be6:	d4ef      	bmi.n	1a004bc8 <__smakebuf_r+0x18>
1a004be8:	f023 0303 	bic.w	r3, r3, #3
1a004bec:	f043 0302 	orr.w	r3, r3, #2
1a004bf0:	81a3      	strh	r3, [r4, #12]
1a004bf2:	e7e3      	b.n	1a004bbc <__smakebuf_r+0xc>
1a004bf4:	4b0d      	ldr	r3, [pc, #52]	; (1a004c2c <__smakebuf_r+0x7c>)
1a004bf6:	62b3      	str	r3, [r6, #40]	; 0x28
1a004bf8:	89a3      	ldrh	r3, [r4, #12]
1a004bfa:	6020      	str	r0, [r4, #0]
1a004bfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a004c00:	81a3      	strh	r3, [r4, #12]
1a004c02:	9b00      	ldr	r3, [sp, #0]
1a004c04:	6163      	str	r3, [r4, #20]
1a004c06:	9b01      	ldr	r3, [sp, #4]
1a004c08:	6120      	str	r0, [r4, #16]
1a004c0a:	b15b      	cbz	r3, 1a004c24 <__smakebuf_r+0x74>
1a004c0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a004c10:	4630      	mov	r0, r6
1a004c12:	f7fb ffe5 	bl	1a000be0 <_isatty_r>
1a004c16:	b128      	cbz	r0, 1a004c24 <__smakebuf_r+0x74>
1a004c18:	89a3      	ldrh	r3, [r4, #12]
1a004c1a:	f023 0303 	bic.w	r3, r3, #3
1a004c1e:	f043 0301 	orr.w	r3, r3, #1
1a004c22:	81a3      	strh	r3, [r4, #12]
1a004c24:	89a3      	ldrh	r3, [r4, #12]
1a004c26:	431d      	orrs	r5, r3
1a004c28:	81a5      	strh	r5, [r4, #12]
1a004c2a:	e7cd      	b.n	1a004bc8 <__smakebuf_r+0x18>
1a004c2c:	1a0049f9 	.word	0x1a0049f9

1a004c30 <__ascii_mbtowc>:
1a004c30:	b082      	sub	sp, #8
1a004c32:	b901      	cbnz	r1, 1a004c36 <__ascii_mbtowc+0x6>
1a004c34:	a901      	add	r1, sp, #4
1a004c36:	b142      	cbz	r2, 1a004c4a <__ascii_mbtowc+0x1a>
1a004c38:	b14b      	cbz	r3, 1a004c4e <__ascii_mbtowc+0x1e>
1a004c3a:	7813      	ldrb	r3, [r2, #0]
1a004c3c:	600b      	str	r3, [r1, #0]
1a004c3e:	7812      	ldrb	r2, [r2, #0]
1a004c40:	1c10      	adds	r0, r2, #0
1a004c42:	bf18      	it	ne
1a004c44:	2001      	movne	r0, #1
1a004c46:	b002      	add	sp, #8
1a004c48:	4770      	bx	lr
1a004c4a:	4610      	mov	r0, r2
1a004c4c:	e7fb      	b.n	1a004c46 <__ascii_mbtowc+0x16>
1a004c4e:	f06f 0001 	mvn.w	r0, #1
1a004c52:	e7f8      	b.n	1a004c46 <__ascii_mbtowc+0x16>

1a004c54 <_free_r>:
1a004c54:	b538      	push	{r3, r4, r5, lr}
1a004c56:	4605      	mov	r5, r0
1a004c58:	2900      	cmp	r1, #0
1a004c5a:	d045      	beq.n	1a004ce8 <_free_r+0x94>
1a004c5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a004c60:	1f0c      	subs	r4, r1, #4
1a004c62:	2b00      	cmp	r3, #0
1a004c64:	bfb8      	it	lt
1a004c66:	18e4      	addlt	r4, r4, r3
1a004c68:	f000 fc0a 	bl	1a005480 <__malloc_lock>
1a004c6c:	4a1f      	ldr	r2, [pc, #124]	; (1a004cec <_free_r+0x98>)
1a004c6e:	6813      	ldr	r3, [r2, #0]
1a004c70:	4610      	mov	r0, r2
1a004c72:	b933      	cbnz	r3, 1a004c82 <_free_r+0x2e>
1a004c74:	6063      	str	r3, [r4, #4]
1a004c76:	6014      	str	r4, [r2, #0]
1a004c78:	4628      	mov	r0, r5
1a004c7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a004c7e:	f000 bc00 	b.w	1a005482 <__malloc_unlock>
1a004c82:	42a3      	cmp	r3, r4
1a004c84:	d90c      	bls.n	1a004ca0 <_free_r+0x4c>
1a004c86:	6821      	ldr	r1, [r4, #0]
1a004c88:	1862      	adds	r2, r4, r1
1a004c8a:	4293      	cmp	r3, r2
1a004c8c:	bf04      	itt	eq
1a004c8e:	681a      	ldreq	r2, [r3, #0]
1a004c90:	685b      	ldreq	r3, [r3, #4]
1a004c92:	6063      	str	r3, [r4, #4]
1a004c94:	bf04      	itt	eq
1a004c96:	1852      	addeq	r2, r2, r1
1a004c98:	6022      	streq	r2, [r4, #0]
1a004c9a:	6004      	str	r4, [r0, #0]
1a004c9c:	e7ec      	b.n	1a004c78 <_free_r+0x24>
1a004c9e:	4613      	mov	r3, r2
1a004ca0:	685a      	ldr	r2, [r3, #4]
1a004ca2:	b10a      	cbz	r2, 1a004ca8 <_free_r+0x54>
1a004ca4:	42a2      	cmp	r2, r4
1a004ca6:	d9fa      	bls.n	1a004c9e <_free_r+0x4a>
1a004ca8:	6819      	ldr	r1, [r3, #0]
1a004caa:	1858      	adds	r0, r3, r1
1a004cac:	42a0      	cmp	r0, r4
1a004cae:	d10b      	bne.n	1a004cc8 <_free_r+0x74>
1a004cb0:	6820      	ldr	r0, [r4, #0]
1a004cb2:	4401      	add	r1, r0
1a004cb4:	1858      	adds	r0, r3, r1
1a004cb6:	4282      	cmp	r2, r0
1a004cb8:	6019      	str	r1, [r3, #0]
1a004cba:	d1dd      	bne.n	1a004c78 <_free_r+0x24>
1a004cbc:	6810      	ldr	r0, [r2, #0]
1a004cbe:	6852      	ldr	r2, [r2, #4]
1a004cc0:	605a      	str	r2, [r3, #4]
1a004cc2:	4401      	add	r1, r0
1a004cc4:	6019      	str	r1, [r3, #0]
1a004cc6:	e7d7      	b.n	1a004c78 <_free_r+0x24>
1a004cc8:	d902      	bls.n	1a004cd0 <_free_r+0x7c>
1a004cca:	230c      	movs	r3, #12
1a004ccc:	602b      	str	r3, [r5, #0]
1a004cce:	e7d3      	b.n	1a004c78 <_free_r+0x24>
1a004cd0:	6820      	ldr	r0, [r4, #0]
1a004cd2:	1821      	adds	r1, r4, r0
1a004cd4:	428a      	cmp	r2, r1
1a004cd6:	bf04      	itt	eq
1a004cd8:	6811      	ldreq	r1, [r2, #0]
1a004cda:	6852      	ldreq	r2, [r2, #4]
1a004cdc:	6062      	str	r2, [r4, #4]
1a004cde:	bf04      	itt	eq
1a004ce0:	1809      	addeq	r1, r1, r0
1a004ce2:	6021      	streq	r1, [r4, #0]
1a004ce4:	605c      	str	r4, [r3, #4]
1a004ce6:	e7c7      	b.n	1a004c78 <_free_r+0x24>
1a004ce8:	bd38      	pop	{r3, r4, r5, pc}
1a004cea:	bf00      	nop
1a004cec:	10003e10 	.word	0x10003e10

1a004cf0 <_malloc_r>:
1a004cf0:	b570      	push	{r4, r5, r6, lr}
1a004cf2:	1ccd      	adds	r5, r1, #3
1a004cf4:	f025 0503 	bic.w	r5, r5, #3
1a004cf8:	3508      	adds	r5, #8
1a004cfa:	2d0c      	cmp	r5, #12
1a004cfc:	bf38      	it	cc
1a004cfe:	250c      	movcc	r5, #12
1a004d00:	2d00      	cmp	r5, #0
1a004d02:	4606      	mov	r6, r0
1a004d04:	db01      	blt.n	1a004d0a <_malloc_r+0x1a>
1a004d06:	42a9      	cmp	r1, r5
1a004d08:	d903      	bls.n	1a004d12 <_malloc_r+0x22>
1a004d0a:	230c      	movs	r3, #12
1a004d0c:	6033      	str	r3, [r6, #0]
1a004d0e:	2000      	movs	r0, #0
1a004d10:	bd70      	pop	{r4, r5, r6, pc}
1a004d12:	f000 fbb5 	bl	1a005480 <__malloc_lock>
1a004d16:	4a21      	ldr	r2, [pc, #132]	; (1a004d9c <_malloc_r+0xac>)
1a004d18:	6814      	ldr	r4, [r2, #0]
1a004d1a:	4621      	mov	r1, r4
1a004d1c:	b991      	cbnz	r1, 1a004d44 <_malloc_r+0x54>
1a004d1e:	4c20      	ldr	r4, [pc, #128]	; (1a004da0 <_malloc_r+0xb0>)
1a004d20:	6823      	ldr	r3, [r4, #0]
1a004d22:	b91b      	cbnz	r3, 1a004d2c <_malloc_r+0x3c>
1a004d24:	4630      	mov	r0, r6
1a004d26:	f7fb ffa5 	bl	1a000c74 <_sbrk_r>
1a004d2a:	6020      	str	r0, [r4, #0]
1a004d2c:	4629      	mov	r1, r5
1a004d2e:	4630      	mov	r0, r6
1a004d30:	f7fb ffa0 	bl	1a000c74 <_sbrk_r>
1a004d34:	1c43      	adds	r3, r0, #1
1a004d36:	d124      	bne.n	1a004d82 <_malloc_r+0x92>
1a004d38:	230c      	movs	r3, #12
1a004d3a:	6033      	str	r3, [r6, #0]
1a004d3c:	4630      	mov	r0, r6
1a004d3e:	f000 fba0 	bl	1a005482 <__malloc_unlock>
1a004d42:	e7e4      	b.n	1a004d0e <_malloc_r+0x1e>
1a004d44:	680b      	ldr	r3, [r1, #0]
1a004d46:	1b5b      	subs	r3, r3, r5
1a004d48:	d418      	bmi.n	1a004d7c <_malloc_r+0x8c>
1a004d4a:	2b0b      	cmp	r3, #11
1a004d4c:	d90f      	bls.n	1a004d6e <_malloc_r+0x7e>
1a004d4e:	600b      	str	r3, [r1, #0]
1a004d50:	50cd      	str	r5, [r1, r3]
1a004d52:	18cc      	adds	r4, r1, r3
1a004d54:	4630      	mov	r0, r6
1a004d56:	f000 fb94 	bl	1a005482 <__malloc_unlock>
1a004d5a:	f104 000b 	add.w	r0, r4, #11
1a004d5e:	1d23      	adds	r3, r4, #4
1a004d60:	f020 0007 	bic.w	r0, r0, #7
1a004d64:	1ac3      	subs	r3, r0, r3
1a004d66:	d0d3      	beq.n	1a004d10 <_malloc_r+0x20>
1a004d68:	425a      	negs	r2, r3
1a004d6a:	50e2      	str	r2, [r4, r3]
1a004d6c:	e7d0      	b.n	1a004d10 <_malloc_r+0x20>
1a004d6e:	428c      	cmp	r4, r1
1a004d70:	684b      	ldr	r3, [r1, #4]
1a004d72:	bf16      	itet	ne
1a004d74:	6063      	strne	r3, [r4, #4]
1a004d76:	6013      	streq	r3, [r2, #0]
1a004d78:	460c      	movne	r4, r1
1a004d7a:	e7eb      	b.n	1a004d54 <_malloc_r+0x64>
1a004d7c:	460c      	mov	r4, r1
1a004d7e:	6849      	ldr	r1, [r1, #4]
1a004d80:	e7cc      	b.n	1a004d1c <_malloc_r+0x2c>
1a004d82:	1cc4      	adds	r4, r0, #3
1a004d84:	f024 0403 	bic.w	r4, r4, #3
1a004d88:	42a0      	cmp	r0, r4
1a004d8a:	d005      	beq.n	1a004d98 <_malloc_r+0xa8>
1a004d8c:	1a21      	subs	r1, r4, r0
1a004d8e:	4630      	mov	r0, r6
1a004d90:	f7fb ff70 	bl	1a000c74 <_sbrk_r>
1a004d94:	3001      	adds	r0, #1
1a004d96:	d0cf      	beq.n	1a004d38 <_malloc_r+0x48>
1a004d98:	6025      	str	r5, [r4, #0]
1a004d9a:	e7db      	b.n	1a004d54 <_malloc_r+0x64>
1a004d9c:	10003e10 	.word	0x10003e10
1a004da0:	10003e14 	.word	0x10003e14

1a004da4 <__sfputc_r>:
1a004da4:	6893      	ldr	r3, [r2, #8]
1a004da6:	3b01      	subs	r3, #1
1a004da8:	2b00      	cmp	r3, #0
1a004daa:	b410      	push	{r4}
1a004dac:	6093      	str	r3, [r2, #8]
1a004dae:	da08      	bge.n	1a004dc2 <__sfputc_r+0x1e>
1a004db0:	6994      	ldr	r4, [r2, #24]
1a004db2:	42a3      	cmp	r3, r4
1a004db4:	db01      	blt.n	1a004dba <__sfputc_r+0x16>
1a004db6:	290a      	cmp	r1, #10
1a004db8:	d103      	bne.n	1a004dc2 <__sfputc_r+0x1e>
1a004dba:	f85d 4b04 	ldr.w	r4, [sp], #4
1a004dbe:	f7ff bc87 	b.w	1a0046d0 <__swbuf_r>
1a004dc2:	6813      	ldr	r3, [r2, #0]
1a004dc4:	1c58      	adds	r0, r3, #1
1a004dc6:	6010      	str	r0, [r2, #0]
1a004dc8:	7019      	strb	r1, [r3, #0]
1a004dca:	4608      	mov	r0, r1
1a004dcc:	f85d 4b04 	ldr.w	r4, [sp], #4
1a004dd0:	4770      	bx	lr

1a004dd2 <__sfputs_r>:
1a004dd2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a004dd4:	4606      	mov	r6, r0
1a004dd6:	460f      	mov	r7, r1
1a004dd8:	4614      	mov	r4, r2
1a004dda:	18d5      	adds	r5, r2, r3
1a004ddc:	42ac      	cmp	r4, r5
1a004dde:	d101      	bne.n	1a004de4 <__sfputs_r+0x12>
1a004de0:	2000      	movs	r0, #0
1a004de2:	e007      	b.n	1a004df4 <__sfputs_r+0x22>
1a004de4:	463a      	mov	r2, r7
1a004de6:	f814 1b01 	ldrb.w	r1, [r4], #1
1a004dea:	4630      	mov	r0, r6
1a004dec:	f7ff ffda 	bl	1a004da4 <__sfputc_r>
1a004df0:	1c43      	adds	r3, r0, #1
1a004df2:	d1f3      	bne.n	1a004ddc <__sfputs_r+0xa>
1a004df4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a004df6:	Address 0x000000001a004df6 is out of bounds.


1a004df8 <_vfiprintf_r>:
1a004df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a004dfc:	460c      	mov	r4, r1
1a004dfe:	b09d      	sub	sp, #116	; 0x74
1a004e00:	4617      	mov	r7, r2
1a004e02:	461d      	mov	r5, r3
1a004e04:	4606      	mov	r6, r0
1a004e06:	b118      	cbz	r0, 1a004e10 <_vfiprintf_r+0x18>
1a004e08:	6983      	ldr	r3, [r0, #24]
1a004e0a:	b90b      	cbnz	r3, 1a004e10 <_vfiprintf_r+0x18>
1a004e0c:	f7ff fe10 	bl	1a004a30 <__sinit>
1a004e10:	4b7c      	ldr	r3, [pc, #496]	; (1a005004 <_vfiprintf_r+0x20c>)
1a004e12:	429c      	cmp	r4, r3
1a004e14:	d158      	bne.n	1a004ec8 <_vfiprintf_r+0xd0>
1a004e16:	6874      	ldr	r4, [r6, #4]
1a004e18:	89a3      	ldrh	r3, [r4, #12]
1a004e1a:	0718      	lsls	r0, r3, #28
1a004e1c:	d55e      	bpl.n	1a004edc <_vfiprintf_r+0xe4>
1a004e1e:	6923      	ldr	r3, [r4, #16]
1a004e20:	2b00      	cmp	r3, #0
1a004e22:	d05b      	beq.n	1a004edc <_vfiprintf_r+0xe4>
1a004e24:	2300      	movs	r3, #0
1a004e26:	9309      	str	r3, [sp, #36]	; 0x24
1a004e28:	2320      	movs	r3, #32
1a004e2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
1a004e2e:	2330      	movs	r3, #48	; 0x30
1a004e30:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1a004e34:	9503      	str	r5, [sp, #12]
1a004e36:	f04f 0b01 	mov.w	fp, #1
1a004e3a:	46b8      	mov	r8, r7
1a004e3c:	4645      	mov	r5, r8
1a004e3e:	f815 3b01 	ldrb.w	r3, [r5], #1
1a004e42:	b10b      	cbz	r3, 1a004e48 <_vfiprintf_r+0x50>
1a004e44:	2b25      	cmp	r3, #37	; 0x25
1a004e46:	d154      	bne.n	1a004ef2 <_vfiprintf_r+0xfa>
1a004e48:	ebb8 0a07 	subs.w	sl, r8, r7
1a004e4c:	d00b      	beq.n	1a004e66 <_vfiprintf_r+0x6e>
1a004e4e:	4653      	mov	r3, sl
1a004e50:	463a      	mov	r2, r7
1a004e52:	4621      	mov	r1, r4
1a004e54:	4630      	mov	r0, r6
1a004e56:	f7ff ffbc 	bl	1a004dd2 <__sfputs_r>
1a004e5a:	3001      	adds	r0, #1
1a004e5c:	f000 80c2 	beq.w	1a004fe4 <_vfiprintf_r+0x1ec>
1a004e60:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a004e62:	4453      	add	r3, sl
1a004e64:	9309      	str	r3, [sp, #36]	; 0x24
1a004e66:	f898 3000 	ldrb.w	r3, [r8]
1a004e6a:	2b00      	cmp	r3, #0
1a004e6c:	f000 80ba 	beq.w	1a004fe4 <_vfiprintf_r+0x1ec>
1a004e70:	2300      	movs	r3, #0
1a004e72:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a004e76:	e9cd 2305 	strd	r2, r3, [sp, #20]
1a004e7a:	9304      	str	r3, [sp, #16]
1a004e7c:	9307      	str	r3, [sp, #28]
1a004e7e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1a004e82:	931a      	str	r3, [sp, #104]	; 0x68
1a004e84:	46a8      	mov	r8, r5
1a004e86:	2205      	movs	r2, #5
1a004e88:	f818 1b01 	ldrb.w	r1, [r8], #1
1a004e8c:	485e      	ldr	r0, [pc, #376]	; (1a005008 <_vfiprintf_r+0x210>)
1a004e8e:	f000 faa7 	bl	1a0053e0 <memchr>
1a004e92:	9b04      	ldr	r3, [sp, #16]
1a004e94:	bb78      	cbnz	r0, 1a004ef6 <_vfiprintf_r+0xfe>
1a004e96:	06d9      	lsls	r1, r3, #27
1a004e98:	bf44      	itt	mi
1a004e9a:	2220      	movmi	r2, #32
1a004e9c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a004ea0:	071a      	lsls	r2, r3, #28
1a004ea2:	bf44      	itt	mi
1a004ea4:	222b      	movmi	r2, #43	; 0x2b
1a004ea6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a004eaa:	782a      	ldrb	r2, [r5, #0]
1a004eac:	2a2a      	cmp	r2, #42	; 0x2a
1a004eae:	d02a      	beq.n	1a004f06 <_vfiprintf_r+0x10e>
1a004eb0:	9a07      	ldr	r2, [sp, #28]
1a004eb2:	46a8      	mov	r8, r5
1a004eb4:	2000      	movs	r0, #0
1a004eb6:	250a      	movs	r5, #10
1a004eb8:	4641      	mov	r1, r8
1a004eba:	f811 3b01 	ldrb.w	r3, [r1], #1
1a004ebe:	3b30      	subs	r3, #48	; 0x30
1a004ec0:	2b09      	cmp	r3, #9
1a004ec2:	d969      	bls.n	1a004f98 <_vfiprintf_r+0x1a0>
1a004ec4:	b360      	cbz	r0, 1a004f20 <_vfiprintf_r+0x128>
1a004ec6:	e024      	b.n	1a004f12 <_vfiprintf_r+0x11a>
1a004ec8:	4b50      	ldr	r3, [pc, #320]	; (1a00500c <_vfiprintf_r+0x214>)
1a004eca:	429c      	cmp	r4, r3
1a004ecc:	d101      	bne.n	1a004ed2 <_vfiprintf_r+0xda>
1a004ece:	68b4      	ldr	r4, [r6, #8]
1a004ed0:	e7a2      	b.n	1a004e18 <_vfiprintf_r+0x20>
1a004ed2:	4b4f      	ldr	r3, [pc, #316]	; (1a005010 <_vfiprintf_r+0x218>)
1a004ed4:	429c      	cmp	r4, r3
1a004ed6:	bf08      	it	eq
1a004ed8:	68f4      	ldreq	r4, [r6, #12]
1a004eda:	e79d      	b.n	1a004e18 <_vfiprintf_r+0x20>
1a004edc:	4621      	mov	r1, r4
1a004ede:	4630      	mov	r0, r6
1a004ee0:	f7ff fc48 	bl	1a004774 <__swsetup_r>
1a004ee4:	2800      	cmp	r0, #0
1a004ee6:	d09d      	beq.n	1a004e24 <_vfiprintf_r+0x2c>
1a004ee8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a004eec:	b01d      	add	sp, #116	; 0x74
1a004eee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a004ef2:	46a8      	mov	r8, r5
1a004ef4:	e7a2      	b.n	1a004e3c <_vfiprintf_r+0x44>
1a004ef6:	4a44      	ldr	r2, [pc, #272]	; (1a005008 <_vfiprintf_r+0x210>)
1a004ef8:	1a80      	subs	r0, r0, r2
1a004efa:	fa0b f000 	lsl.w	r0, fp, r0
1a004efe:	4318      	orrs	r0, r3
1a004f00:	9004      	str	r0, [sp, #16]
1a004f02:	4645      	mov	r5, r8
1a004f04:	e7be      	b.n	1a004e84 <_vfiprintf_r+0x8c>
1a004f06:	9a03      	ldr	r2, [sp, #12]
1a004f08:	1d11      	adds	r1, r2, #4
1a004f0a:	6812      	ldr	r2, [r2, #0]
1a004f0c:	9103      	str	r1, [sp, #12]
1a004f0e:	2a00      	cmp	r2, #0
1a004f10:	db01      	blt.n	1a004f16 <_vfiprintf_r+0x11e>
1a004f12:	9207      	str	r2, [sp, #28]
1a004f14:	e004      	b.n	1a004f20 <_vfiprintf_r+0x128>
1a004f16:	4252      	negs	r2, r2
1a004f18:	f043 0302 	orr.w	r3, r3, #2
1a004f1c:	9207      	str	r2, [sp, #28]
1a004f1e:	9304      	str	r3, [sp, #16]
1a004f20:	f898 3000 	ldrb.w	r3, [r8]
1a004f24:	2b2e      	cmp	r3, #46	; 0x2e
1a004f26:	d10e      	bne.n	1a004f46 <_vfiprintf_r+0x14e>
1a004f28:	f898 3001 	ldrb.w	r3, [r8, #1]
1a004f2c:	2b2a      	cmp	r3, #42	; 0x2a
1a004f2e:	d138      	bne.n	1a004fa2 <_vfiprintf_r+0x1aa>
1a004f30:	9b03      	ldr	r3, [sp, #12]
1a004f32:	1d1a      	adds	r2, r3, #4
1a004f34:	681b      	ldr	r3, [r3, #0]
1a004f36:	9203      	str	r2, [sp, #12]
1a004f38:	2b00      	cmp	r3, #0
1a004f3a:	bfb8      	it	lt
1a004f3c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
1a004f40:	f108 0802 	add.w	r8, r8, #2
1a004f44:	9305      	str	r3, [sp, #20]
1a004f46:	4d33      	ldr	r5, [pc, #204]	; (1a005014 <_vfiprintf_r+0x21c>)
1a004f48:	f898 1000 	ldrb.w	r1, [r8]
1a004f4c:	2203      	movs	r2, #3
1a004f4e:	4628      	mov	r0, r5
1a004f50:	f000 fa46 	bl	1a0053e0 <memchr>
1a004f54:	b140      	cbz	r0, 1a004f68 <_vfiprintf_r+0x170>
1a004f56:	2340      	movs	r3, #64	; 0x40
1a004f58:	1b40      	subs	r0, r0, r5
1a004f5a:	fa03 f000 	lsl.w	r0, r3, r0
1a004f5e:	9b04      	ldr	r3, [sp, #16]
1a004f60:	4303      	orrs	r3, r0
1a004f62:	f108 0801 	add.w	r8, r8, #1
1a004f66:	9304      	str	r3, [sp, #16]
1a004f68:	f898 1000 	ldrb.w	r1, [r8]
1a004f6c:	482a      	ldr	r0, [pc, #168]	; (1a005018 <_vfiprintf_r+0x220>)
1a004f6e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1a004f72:	2206      	movs	r2, #6
1a004f74:	f108 0701 	add.w	r7, r8, #1
1a004f78:	f000 fa32 	bl	1a0053e0 <memchr>
1a004f7c:	2800      	cmp	r0, #0
1a004f7e:	d037      	beq.n	1a004ff0 <_vfiprintf_r+0x1f8>
1a004f80:	4b26      	ldr	r3, [pc, #152]	; (1a00501c <_vfiprintf_r+0x224>)
1a004f82:	bb1b      	cbnz	r3, 1a004fcc <_vfiprintf_r+0x1d4>
1a004f84:	9b03      	ldr	r3, [sp, #12]
1a004f86:	3307      	adds	r3, #7
1a004f88:	f023 0307 	bic.w	r3, r3, #7
1a004f8c:	3308      	adds	r3, #8
1a004f8e:	9303      	str	r3, [sp, #12]
1a004f90:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a004f92:	444b      	add	r3, r9
1a004f94:	9309      	str	r3, [sp, #36]	; 0x24
1a004f96:	e750      	b.n	1a004e3a <_vfiprintf_r+0x42>
1a004f98:	fb05 3202 	mla	r2, r5, r2, r3
1a004f9c:	2001      	movs	r0, #1
1a004f9e:	4688      	mov	r8, r1
1a004fa0:	e78a      	b.n	1a004eb8 <_vfiprintf_r+0xc0>
1a004fa2:	2300      	movs	r3, #0
1a004fa4:	f108 0801 	add.w	r8, r8, #1
1a004fa8:	9305      	str	r3, [sp, #20]
1a004faa:	4619      	mov	r1, r3
1a004fac:	250a      	movs	r5, #10
1a004fae:	4640      	mov	r0, r8
1a004fb0:	f810 2b01 	ldrb.w	r2, [r0], #1
1a004fb4:	3a30      	subs	r2, #48	; 0x30
1a004fb6:	2a09      	cmp	r2, #9
1a004fb8:	d903      	bls.n	1a004fc2 <_vfiprintf_r+0x1ca>
1a004fba:	2b00      	cmp	r3, #0
1a004fbc:	d0c3      	beq.n	1a004f46 <_vfiprintf_r+0x14e>
1a004fbe:	9105      	str	r1, [sp, #20]
1a004fc0:	e7c1      	b.n	1a004f46 <_vfiprintf_r+0x14e>
1a004fc2:	fb05 2101 	mla	r1, r5, r1, r2
1a004fc6:	2301      	movs	r3, #1
1a004fc8:	4680      	mov	r8, r0
1a004fca:	e7f0      	b.n	1a004fae <_vfiprintf_r+0x1b6>
1a004fcc:	ab03      	add	r3, sp, #12
1a004fce:	9300      	str	r3, [sp, #0]
1a004fd0:	4622      	mov	r2, r4
1a004fd2:	4b13      	ldr	r3, [pc, #76]	; (1a005020 <_vfiprintf_r+0x228>)
1a004fd4:	a904      	add	r1, sp, #16
1a004fd6:	4630      	mov	r0, r6
1a004fd8:	f3af 8000 	nop.w
1a004fdc:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a004fe0:	4681      	mov	r9, r0
1a004fe2:	d1d5      	bne.n	1a004f90 <_vfiprintf_r+0x198>
1a004fe4:	89a3      	ldrh	r3, [r4, #12]
1a004fe6:	065b      	lsls	r3, r3, #25
1a004fe8:	f53f af7e 	bmi.w	1a004ee8 <_vfiprintf_r+0xf0>
1a004fec:	9809      	ldr	r0, [sp, #36]	; 0x24
1a004fee:	e77d      	b.n	1a004eec <_vfiprintf_r+0xf4>
1a004ff0:	ab03      	add	r3, sp, #12
1a004ff2:	9300      	str	r3, [sp, #0]
1a004ff4:	4622      	mov	r2, r4
1a004ff6:	4b0a      	ldr	r3, [pc, #40]	; (1a005020 <_vfiprintf_r+0x228>)
1a004ff8:	a904      	add	r1, sp, #16
1a004ffa:	4630      	mov	r0, r6
1a004ffc:	f000 f888 	bl	1a005110 <_printf_i>
1a005000:	e7ec      	b.n	1a004fdc <_vfiprintf_r+0x1e4>
1a005002:	bf00      	nop
1a005004:	1a005b58 	.word	0x1a005b58
1a005008:	1a005ba6 	.word	0x1a005ba6
1a00500c:	1a005b78 	.word	0x1a005b78
1a005010:	1a005b38 	.word	0x1a005b38
1a005014:	1a005bac 	.word	0x1a005bac
1a005018:	1a005bb0 	.word	0x1a005bb0
1a00501c:	00000000 	.word	0x00000000
1a005020:	1a004dd3 	.word	0x1a004dd3

1a005024 <_printf_common>:
1a005024:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a005028:	4691      	mov	r9, r2
1a00502a:	461f      	mov	r7, r3
1a00502c:	688a      	ldr	r2, [r1, #8]
1a00502e:	690b      	ldr	r3, [r1, #16]
1a005030:	f8dd 8020 	ldr.w	r8, [sp, #32]
1a005034:	4293      	cmp	r3, r2
1a005036:	bfb8      	it	lt
1a005038:	4613      	movlt	r3, r2
1a00503a:	f8c9 3000 	str.w	r3, [r9]
1a00503e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
1a005042:	4606      	mov	r6, r0
1a005044:	460c      	mov	r4, r1
1a005046:	b112      	cbz	r2, 1a00504e <_printf_common+0x2a>
1a005048:	3301      	adds	r3, #1
1a00504a:	f8c9 3000 	str.w	r3, [r9]
1a00504e:	6823      	ldr	r3, [r4, #0]
1a005050:	0699      	lsls	r1, r3, #26
1a005052:	bf42      	ittt	mi
1a005054:	f8d9 3000 	ldrmi.w	r3, [r9]
1a005058:	3302      	addmi	r3, #2
1a00505a:	f8c9 3000 	strmi.w	r3, [r9]
1a00505e:	6825      	ldr	r5, [r4, #0]
1a005060:	f015 0506 	ands.w	r5, r5, #6
1a005064:	d107      	bne.n	1a005076 <_printf_common+0x52>
1a005066:	f104 0a19 	add.w	sl, r4, #25
1a00506a:	68e3      	ldr	r3, [r4, #12]
1a00506c:	f8d9 2000 	ldr.w	r2, [r9]
1a005070:	1a9b      	subs	r3, r3, r2
1a005072:	42ab      	cmp	r3, r5
1a005074:	dc28      	bgt.n	1a0050c8 <_printf_common+0xa4>
1a005076:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
1a00507a:	6822      	ldr	r2, [r4, #0]
1a00507c:	3300      	adds	r3, #0
1a00507e:	bf18      	it	ne
1a005080:	2301      	movne	r3, #1
1a005082:	0692      	lsls	r2, r2, #26
1a005084:	d42d      	bmi.n	1a0050e2 <_printf_common+0xbe>
1a005086:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a00508a:	4639      	mov	r1, r7
1a00508c:	4630      	mov	r0, r6
1a00508e:	47c0      	blx	r8
1a005090:	3001      	adds	r0, #1
1a005092:	d020      	beq.n	1a0050d6 <_printf_common+0xb2>
1a005094:	6823      	ldr	r3, [r4, #0]
1a005096:	68e5      	ldr	r5, [r4, #12]
1a005098:	f8d9 2000 	ldr.w	r2, [r9]
1a00509c:	f003 0306 	and.w	r3, r3, #6
1a0050a0:	2b04      	cmp	r3, #4
1a0050a2:	bf08      	it	eq
1a0050a4:	1aad      	subeq	r5, r5, r2
1a0050a6:	68a3      	ldr	r3, [r4, #8]
1a0050a8:	6922      	ldr	r2, [r4, #16]
1a0050aa:	bf0c      	ite	eq
1a0050ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
1a0050b0:	2500      	movne	r5, #0
1a0050b2:	4293      	cmp	r3, r2
1a0050b4:	bfc4      	itt	gt
1a0050b6:	1a9b      	subgt	r3, r3, r2
1a0050b8:	18ed      	addgt	r5, r5, r3
1a0050ba:	f04f 0900 	mov.w	r9, #0
1a0050be:	341a      	adds	r4, #26
1a0050c0:	454d      	cmp	r5, r9
1a0050c2:	d11a      	bne.n	1a0050fa <_printf_common+0xd6>
1a0050c4:	2000      	movs	r0, #0
1a0050c6:	e008      	b.n	1a0050da <_printf_common+0xb6>
1a0050c8:	2301      	movs	r3, #1
1a0050ca:	4652      	mov	r2, sl
1a0050cc:	4639      	mov	r1, r7
1a0050ce:	4630      	mov	r0, r6
1a0050d0:	47c0      	blx	r8
1a0050d2:	3001      	adds	r0, #1
1a0050d4:	d103      	bne.n	1a0050de <_printf_common+0xba>
1a0050d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0050da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0050de:	3501      	adds	r5, #1
1a0050e0:	e7c3      	b.n	1a00506a <_printf_common+0x46>
1a0050e2:	18e1      	adds	r1, r4, r3
1a0050e4:	1c5a      	adds	r2, r3, #1
1a0050e6:	2030      	movs	r0, #48	; 0x30
1a0050e8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
1a0050ec:	4422      	add	r2, r4
1a0050ee:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
1a0050f2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
1a0050f6:	3302      	adds	r3, #2
1a0050f8:	e7c5      	b.n	1a005086 <_printf_common+0x62>
1a0050fa:	2301      	movs	r3, #1
1a0050fc:	4622      	mov	r2, r4
1a0050fe:	4639      	mov	r1, r7
1a005100:	4630      	mov	r0, r6
1a005102:	47c0      	blx	r8
1a005104:	3001      	adds	r0, #1
1a005106:	d0e6      	beq.n	1a0050d6 <_printf_common+0xb2>
1a005108:	f109 0901 	add.w	r9, r9, #1
1a00510c:	e7d8      	b.n	1a0050c0 <_printf_common+0x9c>
1a00510e:	Address 0x000000001a00510e is out of bounds.


1a005110 <_printf_i>:
1a005110:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a005114:	f101 0c43 	add.w	ip, r1, #67	; 0x43
1a005118:	460c      	mov	r4, r1
1a00511a:	7e09      	ldrb	r1, [r1, #24]
1a00511c:	b085      	sub	sp, #20
1a00511e:	296e      	cmp	r1, #110	; 0x6e
1a005120:	4617      	mov	r7, r2
1a005122:	4606      	mov	r6, r0
1a005124:	4698      	mov	r8, r3
1a005126:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a005128:	f000 80b3 	beq.w	1a005292 <_printf_i+0x182>
1a00512c:	d822      	bhi.n	1a005174 <_printf_i+0x64>
1a00512e:	2963      	cmp	r1, #99	; 0x63
1a005130:	d036      	beq.n	1a0051a0 <_printf_i+0x90>
1a005132:	d80a      	bhi.n	1a00514a <_printf_i+0x3a>
1a005134:	2900      	cmp	r1, #0
1a005136:	f000 80b9 	beq.w	1a0052ac <_printf_i+0x19c>
1a00513a:	2958      	cmp	r1, #88	; 0x58
1a00513c:	f000 8083 	beq.w	1a005246 <_printf_i+0x136>
1a005140:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a005144:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
1a005148:	e032      	b.n	1a0051b0 <_printf_i+0xa0>
1a00514a:	2964      	cmp	r1, #100	; 0x64
1a00514c:	d001      	beq.n	1a005152 <_printf_i+0x42>
1a00514e:	2969      	cmp	r1, #105	; 0x69
1a005150:	d1f6      	bne.n	1a005140 <_printf_i+0x30>
1a005152:	6820      	ldr	r0, [r4, #0]
1a005154:	6813      	ldr	r3, [r2, #0]
1a005156:	0605      	lsls	r5, r0, #24
1a005158:	f103 0104 	add.w	r1, r3, #4
1a00515c:	d52a      	bpl.n	1a0051b4 <_printf_i+0xa4>
1a00515e:	681b      	ldr	r3, [r3, #0]
1a005160:	6011      	str	r1, [r2, #0]
1a005162:	2b00      	cmp	r3, #0
1a005164:	da03      	bge.n	1a00516e <_printf_i+0x5e>
1a005166:	222d      	movs	r2, #45	; 0x2d
1a005168:	425b      	negs	r3, r3
1a00516a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
1a00516e:	486f      	ldr	r0, [pc, #444]	; (1a00532c <_printf_i+0x21c>)
1a005170:	220a      	movs	r2, #10
1a005172:	e039      	b.n	1a0051e8 <_printf_i+0xd8>
1a005174:	2973      	cmp	r1, #115	; 0x73
1a005176:	f000 809d 	beq.w	1a0052b4 <_printf_i+0x1a4>
1a00517a:	d808      	bhi.n	1a00518e <_printf_i+0x7e>
1a00517c:	296f      	cmp	r1, #111	; 0x6f
1a00517e:	d020      	beq.n	1a0051c2 <_printf_i+0xb2>
1a005180:	2970      	cmp	r1, #112	; 0x70
1a005182:	d1dd      	bne.n	1a005140 <_printf_i+0x30>
1a005184:	6823      	ldr	r3, [r4, #0]
1a005186:	f043 0320 	orr.w	r3, r3, #32
1a00518a:	6023      	str	r3, [r4, #0]
1a00518c:	e003      	b.n	1a005196 <_printf_i+0x86>
1a00518e:	2975      	cmp	r1, #117	; 0x75
1a005190:	d017      	beq.n	1a0051c2 <_printf_i+0xb2>
1a005192:	2978      	cmp	r1, #120	; 0x78
1a005194:	d1d4      	bne.n	1a005140 <_printf_i+0x30>
1a005196:	2378      	movs	r3, #120	; 0x78
1a005198:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a00519c:	4864      	ldr	r0, [pc, #400]	; (1a005330 <_printf_i+0x220>)
1a00519e:	e055      	b.n	1a00524c <_printf_i+0x13c>
1a0051a0:	6813      	ldr	r3, [r2, #0]
1a0051a2:	1d19      	adds	r1, r3, #4
1a0051a4:	681b      	ldr	r3, [r3, #0]
1a0051a6:	6011      	str	r1, [r2, #0]
1a0051a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a0051ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a0051b0:	2301      	movs	r3, #1
1a0051b2:	e08c      	b.n	1a0052ce <_printf_i+0x1be>
1a0051b4:	681b      	ldr	r3, [r3, #0]
1a0051b6:	6011      	str	r1, [r2, #0]
1a0051b8:	f010 0f40 	tst.w	r0, #64	; 0x40
1a0051bc:	bf18      	it	ne
1a0051be:	b21b      	sxthne	r3, r3
1a0051c0:	e7cf      	b.n	1a005162 <_printf_i+0x52>
1a0051c2:	6813      	ldr	r3, [r2, #0]
1a0051c4:	6825      	ldr	r5, [r4, #0]
1a0051c6:	1d18      	adds	r0, r3, #4
1a0051c8:	6010      	str	r0, [r2, #0]
1a0051ca:	0628      	lsls	r0, r5, #24
1a0051cc:	d501      	bpl.n	1a0051d2 <_printf_i+0xc2>
1a0051ce:	681b      	ldr	r3, [r3, #0]
1a0051d0:	e002      	b.n	1a0051d8 <_printf_i+0xc8>
1a0051d2:	0668      	lsls	r0, r5, #25
1a0051d4:	d5fb      	bpl.n	1a0051ce <_printf_i+0xbe>
1a0051d6:	881b      	ldrh	r3, [r3, #0]
1a0051d8:	4854      	ldr	r0, [pc, #336]	; (1a00532c <_printf_i+0x21c>)
1a0051da:	296f      	cmp	r1, #111	; 0x6f
1a0051dc:	bf14      	ite	ne
1a0051de:	220a      	movne	r2, #10
1a0051e0:	2208      	moveq	r2, #8
1a0051e2:	2100      	movs	r1, #0
1a0051e4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
1a0051e8:	6865      	ldr	r5, [r4, #4]
1a0051ea:	60a5      	str	r5, [r4, #8]
1a0051ec:	2d00      	cmp	r5, #0
1a0051ee:	f2c0 8095 	blt.w	1a00531c <_printf_i+0x20c>
1a0051f2:	6821      	ldr	r1, [r4, #0]
1a0051f4:	f021 0104 	bic.w	r1, r1, #4
1a0051f8:	6021      	str	r1, [r4, #0]
1a0051fa:	2b00      	cmp	r3, #0
1a0051fc:	d13d      	bne.n	1a00527a <_printf_i+0x16a>
1a0051fe:	2d00      	cmp	r5, #0
1a005200:	f040 808e 	bne.w	1a005320 <_printf_i+0x210>
1a005204:	4665      	mov	r5, ip
1a005206:	2a08      	cmp	r2, #8
1a005208:	d10b      	bne.n	1a005222 <_printf_i+0x112>
1a00520a:	6823      	ldr	r3, [r4, #0]
1a00520c:	07db      	lsls	r3, r3, #31
1a00520e:	d508      	bpl.n	1a005222 <_printf_i+0x112>
1a005210:	6923      	ldr	r3, [r4, #16]
1a005212:	6862      	ldr	r2, [r4, #4]
1a005214:	429a      	cmp	r2, r3
1a005216:	bfde      	ittt	le
1a005218:	2330      	movle	r3, #48	; 0x30
1a00521a:	f805 3c01 	strble.w	r3, [r5, #-1]
1a00521e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
1a005222:	ebac 0305 	sub.w	r3, ip, r5
1a005226:	6123      	str	r3, [r4, #16]
1a005228:	f8cd 8000 	str.w	r8, [sp]
1a00522c:	463b      	mov	r3, r7
1a00522e:	aa03      	add	r2, sp, #12
1a005230:	4621      	mov	r1, r4
1a005232:	4630      	mov	r0, r6
1a005234:	f7ff fef6 	bl	1a005024 <_printf_common>
1a005238:	3001      	adds	r0, #1
1a00523a:	d14d      	bne.n	1a0052d8 <_printf_i+0x1c8>
1a00523c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a005240:	b005      	add	sp, #20
1a005242:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a005246:	4839      	ldr	r0, [pc, #228]	; (1a00532c <_printf_i+0x21c>)
1a005248:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
1a00524c:	6813      	ldr	r3, [r2, #0]
1a00524e:	6821      	ldr	r1, [r4, #0]
1a005250:	1d1d      	adds	r5, r3, #4
1a005252:	681b      	ldr	r3, [r3, #0]
1a005254:	6015      	str	r5, [r2, #0]
1a005256:	060a      	lsls	r2, r1, #24
1a005258:	d50b      	bpl.n	1a005272 <_printf_i+0x162>
1a00525a:	07ca      	lsls	r2, r1, #31
1a00525c:	bf44      	itt	mi
1a00525e:	f041 0120 	orrmi.w	r1, r1, #32
1a005262:	6021      	strmi	r1, [r4, #0]
1a005264:	b91b      	cbnz	r3, 1a00526e <_printf_i+0x15e>
1a005266:	6822      	ldr	r2, [r4, #0]
1a005268:	f022 0220 	bic.w	r2, r2, #32
1a00526c:	6022      	str	r2, [r4, #0]
1a00526e:	2210      	movs	r2, #16
1a005270:	e7b7      	b.n	1a0051e2 <_printf_i+0xd2>
1a005272:	064d      	lsls	r5, r1, #25
1a005274:	bf48      	it	mi
1a005276:	b29b      	uxthmi	r3, r3
1a005278:	e7ef      	b.n	1a00525a <_printf_i+0x14a>
1a00527a:	4665      	mov	r5, ip
1a00527c:	fbb3 f1f2 	udiv	r1, r3, r2
1a005280:	fb02 3311 	mls	r3, r2, r1, r3
1a005284:	5cc3      	ldrb	r3, [r0, r3]
1a005286:	f805 3d01 	strb.w	r3, [r5, #-1]!
1a00528a:	460b      	mov	r3, r1
1a00528c:	2900      	cmp	r1, #0
1a00528e:	d1f5      	bne.n	1a00527c <_printf_i+0x16c>
1a005290:	e7b9      	b.n	1a005206 <_printf_i+0xf6>
1a005292:	6813      	ldr	r3, [r2, #0]
1a005294:	6825      	ldr	r5, [r4, #0]
1a005296:	6961      	ldr	r1, [r4, #20]
1a005298:	1d18      	adds	r0, r3, #4
1a00529a:	6010      	str	r0, [r2, #0]
1a00529c:	0628      	lsls	r0, r5, #24
1a00529e:	681b      	ldr	r3, [r3, #0]
1a0052a0:	d501      	bpl.n	1a0052a6 <_printf_i+0x196>
1a0052a2:	6019      	str	r1, [r3, #0]
1a0052a4:	e002      	b.n	1a0052ac <_printf_i+0x19c>
1a0052a6:	066a      	lsls	r2, r5, #25
1a0052a8:	d5fb      	bpl.n	1a0052a2 <_printf_i+0x192>
1a0052aa:	8019      	strh	r1, [r3, #0]
1a0052ac:	2300      	movs	r3, #0
1a0052ae:	6123      	str	r3, [r4, #16]
1a0052b0:	4665      	mov	r5, ip
1a0052b2:	e7b9      	b.n	1a005228 <_printf_i+0x118>
1a0052b4:	6813      	ldr	r3, [r2, #0]
1a0052b6:	1d19      	adds	r1, r3, #4
1a0052b8:	6011      	str	r1, [r2, #0]
1a0052ba:	681d      	ldr	r5, [r3, #0]
1a0052bc:	6862      	ldr	r2, [r4, #4]
1a0052be:	2100      	movs	r1, #0
1a0052c0:	4628      	mov	r0, r5
1a0052c2:	f000 f88d 	bl	1a0053e0 <memchr>
1a0052c6:	b108      	cbz	r0, 1a0052cc <_printf_i+0x1bc>
1a0052c8:	1b40      	subs	r0, r0, r5
1a0052ca:	6060      	str	r0, [r4, #4]
1a0052cc:	6863      	ldr	r3, [r4, #4]
1a0052ce:	6123      	str	r3, [r4, #16]
1a0052d0:	2300      	movs	r3, #0
1a0052d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a0052d6:	e7a7      	b.n	1a005228 <_printf_i+0x118>
1a0052d8:	6923      	ldr	r3, [r4, #16]
1a0052da:	462a      	mov	r2, r5
1a0052dc:	4639      	mov	r1, r7
1a0052de:	4630      	mov	r0, r6
1a0052e0:	47c0      	blx	r8
1a0052e2:	3001      	adds	r0, #1
1a0052e4:	d0aa      	beq.n	1a00523c <_printf_i+0x12c>
1a0052e6:	6823      	ldr	r3, [r4, #0]
1a0052e8:	079b      	lsls	r3, r3, #30
1a0052ea:	d413      	bmi.n	1a005314 <_printf_i+0x204>
1a0052ec:	68e0      	ldr	r0, [r4, #12]
1a0052ee:	9b03      	ldr	r3, [sp, #12]
1a0052f0:	4298      	cmp	r0, r3
1a0052f2:	bfb8      	it	lt
1a0052f4:	4618      	movlt	r0, r3
1a0052f6:	e7a3      	b.n	1a005240 <_printf_i+0x130>
1a0052f8:	2301      	movs	r3, #1
1a0052fa:	464a      	mov	r2, r9
1a0052fc:	4639      	mov	r1, r7
1a0052fe:	4630      	mov	r0, r6
1a005300:	47c0      	blx	r8
1a005302:	3001      	adds	r0, #1
1a005304:	d09a      	beq.n	1a00523c <_printf_i+0x12c>
1a005306:	3501      	adds	r5, #1
1a005308:	68e3      	ldr	r3, [r4, #12]
1a00530a:	9a03      	ldr	r2, [sp, #12]
1a00530c:	1a9b      	subs	r3, r3, r2
1a00530e:	42ab      	cmp	r3, r5
1a005310:	dcf2      	bgt.n	1a0052f8 <_printf_i+0x1e8>
1a005312:	e7eb      	b.n	1a0052ec <_printf_i+0x1dc>
1a005314:	2500      	movs	r5, #0
1a005316:	f104 0919 	add.w	r9, r4, #25
1a00531a:	e7f5      	b.n	1a005308 <_printf_i+0x1f8>
1a00531c:	2b00      	cmp	r3, #0
1a00531e:	d1ac      	bne.n	1a00527a <_printf_i+0x16a>
1a005320:	7803      	ldrb	r3, [r0, #0]
1a005322:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a005326:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a00532a:	e76c      	b.n	1a005206 <_printf_i+0xf6>
1a00532c:	1a005bb7 	.word	0x1a005bb7
1a005330:	1a005bc8 	.word	0x1a005bc8

1a005334 <__sread>:
1a005334:	b510      	push	{r4, lr}
1a005336:	460c      	mov	r4, r1
1a005338:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a00533c:	f7fb fc5e 	bl	1a000bfc <_read_r>
1a005340:	2800      	cmp	r0, #0
1a005342:	bfab      	itete	ge
1a005344:	6d63      	ldrge	r3, [r4, #84]	; 0x54
1a005346:	89a3      	ldrhlt	r3, [r4, #12]
1a005348:	181b      	addge	r3, r3, r0
1a00534a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
1a00534e:	bfac      	ite	ge
1a005350:	6563      	strge	r3, [r4, #84]	; 0x54
1a005352:	81a3      	strhlt	r3, [r4, #12]
1a005354:	bd10      	pop	{r4, pc}

1a005356 <__swrite>:
1a005356:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a00535a:	461f      	mov	r7, r3
1a00535c:	898b      	ldrh	r3, [r1, #12]
1a00535e:	05db      	lsls	r3, r3, #23
1a005360:	4605      	mov	r5, r0
1a005362:	460c      	mov	r4, r1
1a005364:	4616      	mov	r6, r2
1a005366:	d505      	bpl.n	1a005374 <__swrite+0x1e>
1a005368:	2302      	movs	r3, #2
1a00536a:	2200      	movs	r2, #0
1a00536c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a005370:	f7fb fc3f 	bl	1a000bf2 <_lseek_r>
1a005374:	89a3      	ldrh	r3, [r4, #12]
1a005376:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a00537a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1a00537e:	81a3      	strh	r3, [r4, #12]
1a005380:	4632      	mov	r2, r6
1a005382:	463b      	mov	r3, r7
1a005384:	4628      	mov	r0, r5
1a005386:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1a00538a:	f7fb bc5e 	b.w	1a000c4a <_write_r>

1a00538e <__sseek>:
1a00538e:	b510      	push	{r4, lr}
1a005390:	460c      	mov	r4, r1
1a005392:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a005396:	f7fb fc2c 	bl	1a000bf2 <_lseek_r>
1a00539a:	1c43      	adds	r3, r0, #1
1a00539c:	89a3      	ldrh	r3, [r4, #12]
1a00539e:	bf15      	itete	ne
1a0053a0:	6560      	strne	r0, [r4, #84]	; 0x54
1a0053a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1a0053a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1a0053aa:	81a3      	strheq	r3, [r4, #12]
1a0053ac:	bf18      	it	ne
1a0053ae:	81a3      	strhne	r3, [r4, #12]
1a0053b0:	bd10      	pop	{r4, pc}

1a0053b2 <__sclose>:
1a0053b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a0053b6:	f7fb bc09 	b.w	1a000bcc <_close_r>

1a0053ba <__ascii_wctomb>:
1a0053ba:	b149      	cbz	r1, 1a0053d0 <__ascii_wctomb+0x16>
1a0053bc:	2aff      	cmp	r2, #255	; 0xff
1a0053be:	bf85      	ittet	hi
1a0053c0:	238a      	movhi	r3, #138	; 0x8a
1a0053c2:	6003      	strhi	r3, [r0, #0]
1a0053c4:	700a      	strbls	r2, [r1, #0]
1a0053c6:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
1a0053ca:	bf98      	it	ls
1a0053cc:	2001      	movls	r0, #1
1a0053ce:	4770      	bx	lr
1a0053d0:	4608      	mov	r0, r1
1a0053d2:	4770      	bx	lr
1a0053d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0053d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0053dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0053e0 <memchr>:
1a0053e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a0053e4:	2a10      	cmp	r2, #16
1a0053e6:	db2b      	blt.n	1a005440 <memchr+0x60>
1a0053e8:	f010 0f07 	tst.w	r0, #7
1a0053ec:	d008      	beq.n	1a005400 <memchr+0x20>
1a0053ee:	f810 3b01 	ldrb.w	r3, [r0], #1
1a0053f2:	3a01      	subs	r2, #1
1a0053f4:	428b      	cmp	r3, r1
1a0053f6:	d02d      	beq.n	1a005454 <memchr+0x74>
1a0053f8:	f010 0f07 	tst.w	r0, #7
1a0053fc:	b342      	cbz	r2, 1a005450 <memchr+0x70>
1a0053fe:	d1f6      	bne.n	1a0053ee <memchr+0xe>
1a005400:	b4f0      	push	{r4, r5, r6, r7}
1a005402:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
1a005406:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1a00540a:	f022 0407 	bic.w	r4, r2, #7
1a00540e:	f07f 0700 	mvns.w	r7, #0
1a005412:	2300      	movs	r3, #0
1a005414:	e8f0 5602 	ldrd	r5, r6, [r0], #8
1a005418:	3c08      	subs	r4, #8
1a00541a:	ea85 0501 	eor.w	r5, r5, r1
1a00541e:	ea86 0601 	eor.w	r6, r6, r1
1a005422:	fa85 f547 	uadd8	r5, r5, r7
1a005426:	faa3 f587 	sel	r5, r3, r7
1a00542a:	fa86 f647 	uadd8	r6, r6, r7
1a00542e:	faa5 f687 	sel	r6, r5, r7
1a005432:	b98e      	cbnz	r6, 1a005458 <memchr+0x78>
1a005434:	d1ee      	bne.n	1a005414 <memchr+0x34>
1a005436:	bcf0      	pop	{r4, r5, r6, r7}
1a005438:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a00543c:	f002 0207 	and.w	r2, r2, #7
1a005440:	b132      	cbz	r2, 1a005450 <memchr+0x70>
1a005442:	f810 3b01 	ldrb.w	r3, [r0], #1
1a005446:	3a01      	subs	r2, #1
1a005448:	ea83 0301 	eor.w	r3, r3, r1
1a00544c:	b113      	cbz	r3, 1a005454 <memchr+0x74>
1a00544e:	d1f8      	bne.n	1a005442 <memchr+0x62>
1a005450:	2000      	movs	r0, #0
1a005452:	4770      	bx	lr
1a005454:	3801      	subs	r0, #1
1a005456:	4770      	bx	lr
1a005458:	2d00      	cmp	r5, #0
1a00545a:	bf06      	itte	eq
1a00545c:	4635      	moveq	r5, r6
1a00545e:	3803      	subeq	r0, #3
1a005460:	3807      	subne	r0, #7
1a005462:	f015 0f01 	tst.w	r5, #1
1a005466:	d107      	bne.n	1a005478 <memchr+0x98>
1a005468:	3001      	adds	r0, #1
1a00546a:	f415 7f80 	tst.w	r5, #256	; 0x100
1a00546e:	bf02      	ittt	eq
1a005470:	3001      	addeq	r0, #1
1a005472:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
1a005476:	3001      	addeq	r0, #1
1a005478:	bcf0      	pop	{r4, r5, r6, r7}
1a00547a:	3801      	subs	r0, #1
1a00547c:	4770      	bx	lr
1a00547e:	bf00      	nop

1a005480 <__malloc_lock>:
1a005480:	4770      	bx	lr

1a005482 <__malloc_unlock>:
1a005482:	4770      	bx	lr
1a005484:	78787878 	.word	0x78787878
1a005488:	78787878 	.word	0x78787878
1a00548c:	78787878 	.word	0x78787878
1a005490:	78787878 	.word	0x78787878
1a005494:	78787878 	.word	0x78787878
1a005498:	78787878 	.word	0x78787878
1a00549c:	78787878 	.word	0x78787878
1a0054a0:	78787878 	.word	0x78787878
1a0054a4:	78787878 	.word	0x78787878
1a0054a8:	78787878 	.word	0x78787878
1a0054ac:	78787878 	.word	0x78787878
1a0054b0:	78787878 	.word	0x78787878
1a0054b4:	78787878 	.word	0x78787878
1a0054b8:	78787878 	.word	0x78787878
1a0054bc:	78787878 	.word	0x78787878
1a0054c0:	78787878 	.word	0x78787878
1a0054c4:	78787878 	.word	0x78787878
1a0054c8:	78787878 	.word	0x78787878
1a0054cc:	78787878 	.word	0x78787878
	...
1a0054f4:	78787878 	.word	0x78787878
1a0054f8:	78787878 	.word	0x78787878
1a0054fc:	78787878 	.word	0x78787878
1a005500:	78787878 	.word	0x78787878
1a005504:	78787878 	.word	0x78787878
1a005508:	78787878 	.word	0x78787878
1a00550c:	78787878 	.word	0x78787878
1a005510:	78787878 	.word	0x78787878
1a005514:	78787878 	.word	0x78787878
1a005518:	78787878 	.word	0x78787878
1a00551c:	78787878 	.word	0x78787878
1a005520:	78787878 	.word	0x78787878
1a005524:	78787878 	.word	0x78787878
1a005528:	78787878 	.word	0x78787878
1a00552c:	78787878 	.word	0x78787878
1a005530:	ff007878 	.word	0xff007878
1a005534:	6b736154 	.word	0x6b736154
1a005538:	73203120 	.word	0x73203120
1a00553c:	65707375 	.word	0x65707375
1a005540:	6465646e 	.word	0x6465646e
1a005544:	6f6e202c 	.word	0x6f6e202c
1a005548:	65755120 	.word	0x65755120
1a00554c:	63206575 	.word	0x63206575
1a005550:	74616572 	.word	0x74616572
1a005554:	202e6465 	.word	0x202e6465
1a005558:	00000a20 	.word	0x00000a20
1a00555c:	6b736154 	.word	0x6b736154
1a005560:	73203220 	.word	0x73203220
1a005564:	65707375 	.word	0x65707375
1a005568:	6465646e 	.word	0x6465646e
1a00556c:	6f6e202c 	.word	0x6f6e202c
1a005570:	65755120 	.word	0x65755120
1a005574:	63206575 	.word	0x63206575
1a005578:	74616572 	.word	0x74616572
1a00557c:	202e6465 	.word	0x202e6465
1a005580:	00000a20 	.word	0x00000a20
1a005584:	73206f4e 	.word	0x73206f4e
1a005588:	20686375 	.word	0x20686375
1a00558c:	6b736174 	.word	0x6b736174
1a005590:	0a20202e 	.word	0x0a20202e
1a005594:	ffffff00 	.word	0xffffff00
	...
1a0055cc:	ff000000 	.word	0xff000000
1a0055d0:	76697244 	.word	0x76697244
1a0055d4:	3e2d7265 	.word	0x3e2d7265
1a0055d8:	70655220 	.word	0x70655220
1a0055dc:	3a74726f 	.word	0x3a74726f
1a0055e0:	766e4920 	.word	0x766e4920
1a0055e4:	64696c61 	.word	0x64696c61
1a0055e8:	61724620 	.word	0x61724620
1a0055ec:	0a20656d 	.word	0x0a20656d
1a0055f0:	00000000 	.word	0x00000000
1a0055f4:	76697244 	.word	0x76697244
1a0055f8:	3e2d7265 	.word	0x3e2d7265
1a0055fc:	70655220 	.word	0x70655220
1a005600:	3a74726f 	.word	0x3a74726f
1a005604:	6c615620 	.word	0x6c615620
1a005608:	46206469 	.word	0x46206469
1a00560c:	656d6172 	.word	0x656d6172
1a005610:	00000a20 	.word	0x00000a20
1a005614:	76697244 	.word	0x76697244
1a005618:	3c207265 	.word	0x3c207265
1a00561c:	6547202d 	.word	0x6547202d
1a005620:	74614474 	.word	0x74614474
1a005624:	46203a61 	.word	0x46203a61
1a005628:	656c6961 	.word	0x656c6961
1a00562c:	00004e64 	.word	0x00004e64
1a005630:	76697244 	.word	0x76697244
1a005634:	3e2d7265 	.word	0x3e2d7265
1a005638:	72655320 	.word	0x72655320
1a00563c:	3a726576 	.word	0x3a726576
1a005640:	206f4e20 	.word	0x206f4e20
1a005644:	746e6573 	.word	0x746e6573
1a005648:	0000000a 	.word	0x0000000a
1a00564c:	76697244 	.word	0x76697244
1a005650:	3c207265 	.word	0x3c207265
1a005654:	6553202d 	.word	0x6553202d
1a005658:	72657672 	.word	0x72657672
1a00565c:	6552203a 	.word	0x6552203a
1a005660:	76696563 	.word	0x76696563
1a005664:	000a6465 	.word	0x000a6465
1a005668:	76697264 	.word	0x76697264
1a00566c:	00007265 	.word	0x00007265
1a005670:	76726573 	.word	0x76726573
1a005674:	00007265 	.word	0x00007265
1a005678:	6b736174 	.word	0x6b736174
1a00567c:	00000031 	.word	0x00000031
1a005680:	6b736174 	.word	0x6b736174
1a005684:	ffff0032 	.word	0xffff0032
1a005688:	76726553 	.word	0x76726553
1a00568c:	3c207265 	.word	0x3c207265
1a005690:	6972442d 	.word	0x6972442d
1a005694:	3a726576 	.word	0x3a726576
1a005698:	206f4e20 	.word	0x206f4e20
1a00569c:	65636572 	.word	0x65636572
1a0056a0:	64657669 	.word	0x64657669
1a0056a4:	0000000a 	.word	0x0000000a
1a0056a8:	76726553 	.word	0x76726553
1a0056ac:	3e2d7265 	.word	0x3e2d7265
1a0056b0:	70655220 	.word	0x70655220
1a0056b4:	3a74726f 	.word	0x3a74726f
1a0056b8:	67734d20 	.word	0x67734d20
1a0056bc:	7a697320 	.word	0x7a697320
1a0056c0:	64252065 	.word	0x64252065
1a0056c4:	0000000a 	.word	0x0000000a
1a0056c8:	76726553 	.word	0x76726553
1a0056cc:	3c207265 	.word	0x3c207265
1a0056d0:	6972442d 	.word	0x6972442d
1a0056d4:	3a726576 	.word	0x3a726576
1a0056d8:	65636552 	.word	0x65636552
1a0056dc:	64657669 	.word	0x64657669
1a0056e0:	73656d20 	.word	0x73656d20
1a0056e4:	65676173 	.word	0x65676173
1a0056e8:	3a736920 	.word	0x3a736920
1a0056ec:	7325200a 	.word	0x7325200a
1a0056f0:	0000000a 	.word	0x0000000a
1a0056f4:	76726553 	.word	0x76726553
1a0056f8:	3e2d7265 	.word	0x3e2d7265
1a0056fc:	70655220 	.word	0x70655220
1a005700:	3a74726f 	.word	0x3a74726f
1a005704:	616c4620 	.word	0x616c4620
1a005708:	25202067 	.word	0x25202067
1a00570c:	00000a63 	.word	0x00000a63
1a005710:	76726553 	.word	0x76726553
1a005714:	3e2d7265 	.word	0x3e2d7265
1a005718:	73615420 	.word	0x73615420
1a00571c:	203a326b 	.word	0x203a326b
1a005720:	73206f4e 	.word	0x73206f4e
1a005724:	0a746e65 	.word	0x0a746e65
1a005728:	00000000 	.word	0x00000000
1a00572c:	76726553 	.word	0x76726553
1a005730:	3c207265 	.word	0x3c207265
1a005734:	6154202d 	.word	0x6154202d
1a005738:	3a326b73 	.word	0x3a326b73
1a00573c:	206f4e20 	.word	0x206f4e20
1a005740:	65636572 	.word	0x65636572
1a005744:	64657669 	.word	0x64657669
1a005748:	0000000a 	.word	0x0000000a
1a00574c:	76726553 	.word	0x76726553
1a005750:	2d207265 	.word	0x2d207265
1a005754:	7244203e 	.word	0x7244203e
1a005758:	72657669 	.word	0x72657669
1a00575c:	6f4e203a 	.word	0x6f4e203a
1a005760:	6e657320 	.word	0x6e657320
1a005764:	00000a74 	.word	0x00000a74
1a005768:	76726553 	.word	0x76726553
1a00576c:	2d207265 	.word	0x2d207265
1a005770:	7244203e 	.word	0x7244203e
1a005774:	72657669 	.word	0x72657669
1a005778:	6553203a 	.word	0x6553203a
1a00577c:	6d20746e 	.word	0x6d20746e
1a005780:	0a3a6773 	.word	0x0a3a6773
1a005784:	000a7325 	.word	0x000a7325
1a005788:	76726553 	.word	0x76726553
1a00578c:	2d207265 	.word	0x2d207265
1a005790:	6552203e 	.word	0x6552203e
1a005794:	74726f70 	.word	0x74726f70
1a005798:	6f54203a 	.word	0x6f54203a
1a00579c:	206c6174 	.word	0x206c6174
1a0057a0:	69617661 	.word	0x69617661
1a0057a4:	6c62616c 	.word	0x6c62616c
1a0057a8:	74732065 	.word	0x74732065
1a0057ac:	206b6361 	.word	0x206b6361
1a0057b0:	657a6973 	.word	0x657a6973
1a0057b4:	20736920 	.word	0x20736920
1a0057b8:	000a6425 	.word	0x000a6425
1a0057bc:	76726553 	.word	0x76726553
1a0057c0:	2d207265 	.word	0x2d207265
1a0057c4:	6552203e 	.word	0x6552203e
1a0057c8:	74726f70 	.word	0x74726f70
1a0057cc:	6f54203a 	.word	0x6f54203a
1a0057d0:	206c6174 	.word	0x206c6174
1a0057d4:	69617661 	.word	0x69617661
1a0057d8:	6c62616c 	.word	0x6c62616c
1a0057dc:	65482065 	.word	0x65482065
1a0057e0:	73207061 	.word	0x73207061
1a0057e4:	20657a69 	.word	0x20657a69
1a0057e8:	25207369 	.word	0x25207369
1a0057ec:	00000a64 	.word	0x00000a64
1a0057f0:	76726553 	.word	0x76726553
1a0057f4:	2d207265 	.word	0x2d207265
1a0057f8:	6552203e 	.word	0x6552203e
1a0057fc:	74726f70 	.word	0x74726f70
1a005800:	6f4e203a 	.word	0x6f4e203a
1a005804:	616c4620 	.word	0x616c4620
1a005808:	000a2067 	.word	0x000a2067
1a00580c:	454c4449 	.word	0x454c4449
1a005810:	ffffff00 	.word	0xffffff00
1a005814:	51726d54 	.word	0x51726d54
1a005818:	ffffff00 	.word	0xffffff00
1a00581c:	20726d54 	.word	0x20726d54
1a005820:	00637653 	.word	0x00637653

1a005824 <ExtRateIn>:
1a005824:	00000000                                ....

1a005828 <GpioButtons>:
1a005828:	08000400 09010900                       ........

1a005830 <GpioLeds>:
1a005830:	01050005 0e000205 0c010b01              ............

1a00583c <GpioPorts>:
1a00583c:	03030003 0f050403 05031005 07030603     ................
1a00584c:	ffff0802                                ....

1a005850 <OscRateIn>:
1a005850:	00b71b00                                ....

1a005854 <InitClkStates>:
1a005854:	01010f01                                ....

1a005858 <pinmuxing>:
1a005858:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a005868:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a005878:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a005888:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a005898:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a0058a8:	00d50301 00d50401 00160107 00560207     ..............V.
1a0058b8:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a0058c8:	00570206                                ..W.

1a0058cc <UART_BClock>:
1a0058cc:	01a201c2 01620182                       ......b.

1a0058d4 <UART_PClock>:
1a0058d4:	00820081 00a200a1 08040201 0f0f0f03     ................
1a0058e4:	ffff00ff                                ....

1a0058e8 <periph_to_base>:
1a0058e8:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a0058f8:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a005908:	000100e0 01000100 01200003 00060120     .......... . ...
1a005918:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a005928:	01820013 00120182 01a201a2 01c20011     ................
1a005938:	001001c2 01e201e2 0202000f 000e0202     ................
1a005948:	02220222 0223000d 001c0223              "."...#.#...

1a005954 <InitClkStates>:
1a005954:	00010100 00010909 0001090a 01010701     ................
1a005964:	00010902 00010906 0101090c 0001090d     ................
1a005974:	0001090e 0001090f 00010910 00010911     ................
1a005984:	00010912 00010913 00011114 00011119     ................
1a005994:	0001111a 0001111b 6b726f77 2e676e69     ........working.
1a0059a4:	ffff002e                                ....

1a0059a8 <lpcUarts>:
1a0059a8:	40081000 06020406 00180205 40081000     ...@...........@
1a0059b8:	09070509 00180706 40082000 00000000     ......... .@....
1a0059c8:	00190000 400c1000 07060107 001a0602     .......@........
1a0059d8:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a0059e8:	02020302 001b0204 636b6974 69547265     ........tikcerTi
1a0059f8:	0072656d                                mer.

1a0059fc <gpioPinsInit>:
1a0059fc:	02000104 00050701 05010d03 04080100     ................
1a005a0c:	02020002 02000304 00000403 04070002     ................
1a005a1c:	030c0300 09050402 05040103 04030208     ................
1a005a2c:	04020305 06040504 0802000c 03000b06     ................
1a005a3c:	00090607 07060503 060f0504 03030004     ................
1a005a4c:	02000404 00050404 06040502 04060200     ................
1a005a5c:	0c050408 05040a04 0003010e 14010a00     ................
1a005a6c:	010f0000 0d000012 00001101 0010010c     ................
1a005a7c:	07070300 000f0300 01000001 00000000     ................
1a005a8c:	000a0600 08060603 06100504 04030005     ................
1a005a9c:	03000106 04090400 04010d05 010b0000     ................
1a005aac:	0200000f 00000001 00010104 02010800     ................
1a005abc:	01090000 09010006 05040002 04010200     ................
1a005acc:	02020105 02020504 0e00000a 01000b02     ................
1a005adc:	000c020b 00040c01 04000200 01020001     ................
1a005aec:	02000204 00030402 03070302 070b0300     ................
1a005afc:	0c030004 03000507 0006070d 01020e03     ................
1a005b0c:	04010504 06020006 02000504 00040405     ................
1a005b1c:	08040402 040c0504 0d050409 05040a04     ................
1a005b2c:	0005010e ffff0801                       ........

1a005b34 <ultrasonicSensorsIrqMap>:
1a005b34:	ff020100                                ....

1a005b38 <__sf_fake_stderr>:
	...

1a005b58 <__sf_fake_stdin>:
	...

1a005b78 <__sf_fake_stdout>:
	...

1a005b98 <_global_impure_ptr>:
1a005b98:	100000c8 4f500043 00584953 2d23002e     ....C.POSIX...#-
1a005ba8:	00202b30 004c6c68 45676665 30004746     0+ .hlL.efgEFG.0
1a005bb8:	34333231 38373635 43424139 00464544     123456789ABCDEF.
1a005bc8:	33323130 37363534 62613938 66656463     0123456789abcdef
	...

1a005bd9 <_ctype_>:
1a005bd9:	20202000 20202020 28282020 20282828     .         ((((( 
1a005be9:	20202020 20202020 20202020 20202020                     
1a005bf9:	10108820 10101010 10101010 10101010      ...............
1a005c09:	04040410 04040404 10040404 10101010     ................
1a005c19:	41411010 41414141 01010101 01010101     ..AAAAAA........
1a005c29:	01010101 01010101 01010101 10101010     ................
1a005c39:	42421010 42424242 02020202 02020202     ..BBBBBB........
1a005c49:	02020202 02020202 02020202 10101010     ................
1a005c59:	00000020 00000000 00000000 00000000      ...............
	...
1a005cd9:	01ffff00                                         ...
