design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/project2,project2,RUN_2025.05.04_23.06.35,flow completed,0h0m41s0ms,0h0m29s0ms,29600.0,0.01,14800.0,-1,18.0985,524.1,121,0,0,0,0,0,0,0,0,0,0,0,2866,1011,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1355416.0,0.0,9.9,10.32,0.63,0.0,0.0,204,227,4,27,0,0,0,208,4,0,13,14,49,17,12,15,19,8,10,447,93,1,124,148,813,6277.2704,2.41e-05,3.3e-05,6.61e-07,2.93e-05,4.2e-05,1.12e-09,3.17e-05,4.96e-05,1.54e-09,1.71,10.0,100.0,10.0,1,50,19.720,19.895,0.3,1,10,0.6,0,sky130_fd_sc_hd,AREA 0
