Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2.2.0.97.3

Fri May  7 21:32:03 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt aes_bench_impl_1.twr aes_bench_impl_1.udb -gui

-----------------------------------------
Design:          test_bench
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
Performance Hardware Data Status:   Advanced       Version 1.0 
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock enc/clk
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {enc/clk} -period 20.8333 [get_pins {enc.H/CLKHF }] 

Operating conditions:
--------------------
    Temperature: 85

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
enc/nr/i3050_3_lut/A	->	enc/nr/i3050_3_lut/Z

++++ Loop2
enc/nr/i3040_3_lut/A	->	enc/nr/i3040_3_lut/Z

++++ Loop3
enc/nr/i3000_3_lut/A	->	enc/nr/i3000_3_lut/Z

++++ Loop4
enc/nr/i2980_3_lut/A	->	enc/nr/i2980_3_lut/Z

++++ Loop5
enc/nr/i2990_3_lut/A	->	enc/nr/i2990_3_lut/Z

++++ Loop6
enc/nr/i3030_3_lut/A	->	enc/nr/i3030_3_lut/Z

++++ Loop7
enc/nr/i3010_3_lut/A	->	enc/nr/i3010_3_lut/Z

++++ Loop8
enc/nr/i3020_3_lut/A	->	enc/nr/i3020_3_lut/Z

++++ Loop9
enc/nr/i3893_2_lut/A	->	enc/nr/i3893_2_lut/Z

++++ Loop10
enc/nr/i3900_2_lut/A	->	enc/nr/i3900_2_lut/Z

++++ Loop11
enc/nr/i3894_2_lut/A	->	enc/nr/i3894_2_lut/Z

++++ Loop12
enc/nr/i3903_2_lut/A	->	enc/nr/i3903_2_lut/Z

++++ Loop13
enc/nr/i3469_2_lut/B	->	enc/nr/i3469_2_lut/Z

++++ Loop14
enc/nr/i3471_2_lut/B	->	enc/nr/i3471_2_lut/Z

++++ Loop15
enc/nr/i1_2_lut_adj_2/A	->	enc/nr/i1_2_lut_adj_2/Z

++++ Loop16
enc/nr/i1_2_lut_adj_3/A	->	enc/nr/i1_2_lut_adj_3/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "enc/clk"
=======================
create_clock -name {enc/clk} -period 20.8333 [get_pins {enc.H/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock enc/clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From enc/clk                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
enc.H/CLKHF (MPW)                       |   (50% duty cycle) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 1.75439%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 5 End Points           |    Slack    
-------------------------------------------------------
enc/nr/counter_i7/D                      |   14.833 ns 
enc/nr/counter_i6/D                      |   15.111 ns 
enc/nr/counter_i5/D                      |   15.389 ns 
enc/nr/counter_i4/D                      |   15.667 ns 
enc/nr/counter_i3/D                      |   16.687 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 5 End Points           |    Slack    
-------------------------------------------------------
enc/nr/counter_i3/D                      |    1.916 ns 
enc/nr/counter_i4/D                      |    1.916 ns 
enc/nr/counter_i5/D                      |    1.916 ns 
enc/nr/counter_i6/D                      |    1.916 ns 
enc/nr/counter_i7/D                      |    1.916 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 8 Start or End Points      |           Type           
-------------------------------------------------------------------
encr[0]                                 |                    output
encr[1]                                 |                    output
encr[2]                                 |                    output
encr[3]                                 |                    output
encr[4]                                 |                    output
encr[5]                                 |                    output
encr[6]                                 |                    output
encr[7]                                 |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         8
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : enc/nr/counter_i3/Q  (SLICE_R14C14A)
Path End         : enc/nr/counter_i7/D  (SLICE_R14C14C)
Source Clock     : enc/clk (R)
Destination Clock: enc/clk (R)
Logic Level      : 6
Delay Ratio      : 47.3% (route), 52.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 14.833 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
enc.H/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
enc/nr/clk                                                   NET DELAY      5.510         5.510  1       



enc/nr/counter_i3/CK->enc/nr/counter_i3/Q
                                          SLICE_R14C14A   CLK_TO_Q1_DELAY      1.391         6.901  2       
enc/nr/counter[3]                                         NET DELAY            2.079         8.980  1       
enc/nr/counter_15__I_0_add_5_1/B1->enc/nr/counter_15__I_0_add_5_1/CO1
                                          SLICE_R14C14A   B1_TO_COUT1_DELAY    0.358         9.338  2       
enc/nr/n5373                                              NET DELAY            0.000         9.338  1       
enc/nr/counter_15__I_0_add_5_3/CI0->enc/nr/counter_15__I_0_add_5_3/CO0
                                          SLICE_R14C14B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
enc/nr/n7214                                              NET DELAY            0.000         9.616  1       
enc/nr/counter_15__I_0_add_5_3/CI1->enc/nr/counter_15__I_0_add_5_3/CO1
                                          SLICE_R14C14B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
enc/nr/n5375                                              NET DELAY            0.000         9.894  1       
enc/nr/counter_15__I_0_add_5_5/CI0->enc/nr/counter_15__I_0_add_5_5/CO0
                                          SLICE_R14C14C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
enc/nr/n7217                                              NET DELAY            0.662        10.834  1       
enc/nr/counter_15__I_0_add_5_5/D1->enc/nr/counter_15__I_0_add_5_5/S1
                                          SLICE_R14C14C   D1_TO_F1_DELAY       0.477        11.311  1       
enc/nr/counter_15__N_2074[7] ( DI1 )                      NET DELAY            0.000        11.311  1       


                                                             CONSTRAINT     0.000        20.833  1       
enc.H/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  3       
enc/nr/clk ( CLK )                                           NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -11.310  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     14.833  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : enc/nr/counter_i3/Q  (SLICE_R14C14A)
Path End         : enc/nr/counter_i6/D  (SLICE_R14C14C)
Source Clock     : enc/clk (R)
Destination Clock: enc/clk (R)
Logic Level      : 5
Delay Ratio      : 49.6% (route), 50.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 15.111 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
enc.H/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
enc/nr/clk                                                   NET DELAY      5.510         5.510  1       



enc/nr/counter_i3/CK->enc/nr/counter_i3/Q
                                          SLICE_R14C14A   CLK_TO_Q1_DELAY      1.391         6.901  2       
enc/nr/counter[3]                                         NET DELAY            2.079         8.980  1       
enc/nr/counter_15__I_0_add_5_1/B1->enc/nr/counter_15__I_0_add_5_1/CO1
                                          SLICE_R14C14A   B1_TO_COUT1_DELAY    0.358         9.338  2       
enc/nr/n5373                                              NET DELAY            0.000         9.338  1       
enc/nr/counter_15__I_0_add_5_3/CI0->enc/nr/counter_15__I_0_add_5_3/CO0
                                          SLICE_R14C14B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
enc/nr/n7214                                              NET DELAY            0.000         9.616  1       
enc/nr/counter_15__I_0_add_5_3/CI1->enc/nr/counter_15__I_0_add_5_3/CO1
                                          SLICE_R14C14B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
enc/nr/n5375                                              NET DELAY            0.662        10.556  1       
enc/nr/counter_15__I_0_add_5_5/D0->enc/nr/counter_15__I_0_add_5_5/S0
                                          SLICE_R14C14C   D0_TO_F0_DELAY       0.477        11.033  1       
enc/nr/counter_15__N_2074[6] ( DI0 )                      NET DELAY            0.000        11.033  1       


                                                             CONSTRAINT     0.000        20.833  1       
enc.H/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  3       
enc/nr/clk ( CLK )                                           NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -11.032  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     15.111  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : enc/nr/counter_i3/Q  (SLICE_R14C14A)
Path End         : enc/nr/counter_i5/D  (SLICE_R14C14B)
Source Clock     : enc/clk (R)
Destination Clock: enc/clk (R)
Logic Level      : 4
Delay Ratio      : 52.3% (route), 47.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 15.389 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
enc.H/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
enc/nr/clk                                                   NET DELAY      5.510         5.510  1       



enc/nr/counter_i3/CK->enc/nr/counter_i3/Q
                                          SLICE_R14C14A   CLK_TO_Q1_DELAY      1.391         6.901  2       
enc/nr/counter[3]                                         NET DELAY            2.079         8.980  1       
enc/nr/counter_15__I_0_add_5_1/B1->enc/nr/counter_15__I_0_add_5_1/CO1
                                          SLICE_R14C14A   B1_TO_COUT1_DELAY    0.358         9.338  2       
enc/nr/n5373                                              NET DELAY            0.000         9.338  1       
enc/nr/counter_15__I_0_add_5_3/CI0->enc/nr/counter_15__I_0_add_5_3/CO0
                                          SLICE_R14C14B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
enc/nr/n7214                                              NET DELAY            0.662        10.278  1       
enc/nr/counter_15__I_0_add_5_3/D1->enc/nr/counter_15__I_0_add_5_3/S1
                                          SLICE_R14C14B   D1_TO_F1_DELAY       0.477        10.755  1       
enc/nr/counter_15__N_2074[5] ( DI1 )                      NET DELAY            0.000        10.755  1       


                                                             CONSTRAINT     0.000        20.833  1       
enc.H/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  3       
enc/nr/clk ( CLK )                                           NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -10.754  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     15.389  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : enc/nr/counter_i3/Q  (SLICE_R14C14A)
Path End         : enc/nr/counter_i4/D  (SLICE_R14C14B)
Source Clock     : enc/clk (R)
Destination Clock: enc/clk (R)
Logic Level      : 3
Delay Ratio      : 55.2% (route), 44.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 15.667 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
enc.H/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
enc/nr/clk                                                   NET DELAY      5.510         5.510  1       



enc/nr/counter_i3/CK->enc/nr/counter_i3/Q
                                          SLICE_R14C14A   CLK_TO_Q1_DELAY    1.391         6.901  2       
enc/nr/counter[3]                                         NET DELAY          2.079         8.980  1       
enc/nr/counter_15__I_0_add_5_1/B1->enc/nr/counter_15__I_0_add_5_1/CO1
                                          SLICE_R14C14A   B1_TO_COUT1_DELAY  0.358         9.338  2       
enc/nr/n5373                                              NET DELAY          0.662        10.000  1       
enc/nr/counter_15__I_0_add_5_3/D0->enc/nr/counter_15__I_0_add_5_3/S0
                                          SLICE_R14C14B   D0_TO_F0_DELAY     0.477        10.477  1       
enc/nr/counter_15__N_2074[4] ( DI0 )                      NET DELAY          0.000        10.477  1       


                                                             CONSTRAINT     0.000        20.833  1       
enc.H/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  3       
enc/nr/clk ( CLK )                                           NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -10.476  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     15.667  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : enc/nr/counter_i3/Q  (SLICE_R14C14A)
Path End         : enc/nr/counter_i3/D  (SLICE_R14C14A)
Source Clock     : enc/clk (R)
Destination Clock: enc/clk (R)
Logic Level      : 2
Delay Ratio      : 52.7% (route), 47.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 16.687 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
enc.H/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
enc/nr/clk ( CLK )                                           NET DELAY      5.510         5.510  1       



enc/nr/counter_i3/CK->enc/nr/counter_i3/Q
                                          SLICE_R14C14A   CLK_TO_Q1_DELAY  1.391         6.901  2       
enc/nr/counter[3]                                         NET DELAY        2.079         8.980  1       
enc/nr/counter_15__I_0_add_5_1/B1->enc/nr/counter_15__I_0_add_5_1/S1
                                          SLICE_R14C14A   B1_TO_F1_DELAY   0.477         9.457  1       
enc/nr/counter_15__N_2074[3] ( DI1 )                      NET DELAY        0.000         9.457  1       


                                                             CONSTRAINT     0.000        20.833  1       
enc.H/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  3       
enc/nr/clk ( CLK )                                           NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                             -9.456  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     16.687  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : enc/nr/counter_i3/Q  (SLICE_R14C14A)
Path End         : enc/nr/counter_i3/D  (SLICE_R14C14A)
Source Clock     : enc/clk (R)
Destination Clock: enc/clk (R)
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.916 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
enc.H/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
enc/nr/clk ( CLK )                                           NET DELAY      3.041         3.041  1       



enc/nr/counter_i3/CK->enc/nr/counter_i3/Q
                                          SLICE_R14C14A   CLK_TO_Q1_DELAY  0.768         3.809  2       
enc/nr/counter[3]                                         NET DELAY        0.899         4.708  1       
enc/nr/counter_15__I_0_add_5_1/B1->enc/nr/counter_15__I_0_add_5_1/S1
                                          SLICE_R14C14A   B1_TO_F1_DELAY   0.249         4.957  1       
enc/nr/counter_15__N_2074[3] ( DI1 )                      NET DELAY        0.000         4.957  1       


                                                             CONSTRAINT     0.000         0.000  1       
enc.H/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
enc/nr/clk ( CLK )                                           NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.957  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.916  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : enc/nr/counter_i4/Q  (SLICE_R14C14B)
Path End         : enc/nr/counter_i4/D  (SLICE_R14C14B)
Source Clock     : enc/clk (R)
Destination Clock: enc/clk (R)
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.916 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
enc.H/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
enc/nr/clk ( CLK )                                           NET DELAY      3.041         3.041  1       



enc/nr/counter_i4/CK->enc/nr/counter_i4/Q
                                          SLICE_R14C14B   CLK_TO_Q0_DELAY  0.768         3.809  2       
enc/nr/counter[4]                                         NET DELAY        0.899         4.708  1       
enc/nr/counter_15__I_0_add_5_3/B0->enc/nr/counter_15__I_0_add_5_3/S0
                                          SLICE_R14C14B   B0_TO_F0_DELAY   0.249         4.957  1       
enc/nr/counter_15__N_2074[4] ( DI0 )                      NET DELAY        0.000         4.957  1       


                                                             CONSTRAINT     0.000         0.000  1       
enc.H/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
enc/nr/clk ( CLK )                                           NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.957  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.916  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : enc/nr/counter_i5/Q  (SLICE_R14C14B)
Path End         : enc/nr/counter_i5/D  (SLICE_R14C14B)
Source Clock     : enc/clk (R)
Destination Clock: enc/clk (R)
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.916 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
enc.H/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
enc/nr/clk ( CLK )                                           NET DELAY      3.041         3.041  1       



enc/nr/counter_i5/CK->enc/nr/counter_i5/Q
                                          SLICE_R14C14B   CLK_TO_Q1_DELAY  0.768         3.809  2       
enc/nr/counter[5]                                         NET DELAY        0.899         4.708  1       
enc/nr/counter_15__I_0_add_5_3/B1->enc/nr/counter_15__I_0_add_5_3/S1
                                          SLICE_R14C14B   B1_TO_F1_DELAY   0.249         4.957  1       
enc/nr/counter_15__N_2074[5] ( DI1 )                      NET DELAY        0.000         4.957  1       


                                                             CONSTRAINT     0.000         0.000  1       
enc.H/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
enc/nr/clk ( CLK )                                           NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.957  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.916  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : enc/nr/counter_i6/Q  (SLICE_R14C14C)
Path End         : enc/nr/counter_i6/D  (SLICE_R14C14C)
Source Clock     : enc/clk (R)
Destination Clock: enc/clk (R)
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.916 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
enc.H/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
enc/nr/clk ( CLK )                                           NET DELAY      3.041         3.041  1       



enc/nr/counter_i6/CK->enc/nr/counter_i6/Q
                                          SLICE_R14C14C   CLK_TO_Q0_DELAY  0.768         3.809  2       
enc/nr/counter[6]                                         NET DELAY        0.899         4.708  1       
enc/nr/counter_15__I_0_add_5_5/B0->enc/nr/counter_15__I_0_add_5_5/S0
                                          SLICE_R14C14C   B0_TO_F0_DELAY   0.249         4.957  1       
enc/nr/counter_15__N_2074[6] ( DI0 )                      NET DELAY        0.000         4.957  1       


                                                             CONSTRAINT     0.000         0.000  1       
enc.H/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
enc/nr/clk ( CLK )                                           NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.957  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.916  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : enc/nr/counter_i7/Q  (SLICE_R14C14C)
Path End         : enc/nr/counter_i7/D  (SLICE_R14C14C)
Source Clock     : enc/clk (R)
Destination Clock: enc/clk (R)
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.916 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
enc.H/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
enc/nr/clk ( CLK )                                           NET DELAY      3.041         3.041  1       



enc/nr/counter_i7/CK->enc/nr/counter_i7/Q
                                          SLICE_R14C14C   CLK_TO_Q1_DELAY  0.768         3.809  10      
enc/nr/curr_0_127__N_1[7]                                 NET DELAY        0.899         4.708  1       
enc/nr/counter_15__I_0_add_5_5/B1->enc/nr/counter_15__I_0_add_5_5/S1
                                          SLICE_R14C14C   B1_TO_F1_DELAY   0.249         4.957  1       
enc/nr/counter_15__N_2074[7] ( DI1 )                      NET DELAY        0.000         4.957  1       


                                                             CONSTRAINT     0.000         0.000  1       
enc.H/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
enc/nr/clk ( CLK )                                           NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.957  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.916  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

