

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_S_k_0_k3'
================================================================
* Date:           Sat Sep  2 22:11:30 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3848|     3848|  38.480 us|  38.480 us|  3848|  3848|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_k_0_k3  |     3846|     3846|        12|          5|          1|   768|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     81|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    112|    -|
|Register         |        -|    -|     335|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     335|    257|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln181_fu_154_p2   |         +|   0|  0|  13|          10|           1|
    |add_ln182_fu_179_p2   |         +|   0|  0|  17|          14|          14|
    |add_ln183_fu_168_p2   |         +|   0|  0|  27|          20|          20|
    |icmp_ln181_fu_148_p2  |      icmp|   0|  0|  11|          10|          10|
    |ifzero_fu_190_p2      |      icmp|   0|  0|  11|          10|          10|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  81|          65|          57|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  31|          6|    1|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k3_1             |   9|          2|   10|         20|
    |ap_sig_allocacmp_v96_load         |   9|          2|   32|         64|
    |k3_fu_56                          |   9|          2|   10|         20|
    |v96_fu_52                         |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 112|         24|   90|        184|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln181_reg_235                 |  10|   0|   10|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln181_reg_231                |   1|   0|    1|          0|
    |icmp_ln181_reg_231_pp0_iter1_reg  |   1|   0|    1|          0|
    |ifzero_reg_250                    |   1|   0|    1|          0|
    |k3_fu_56                          |  10|   0|   10|          0|
    |v209_load_reg_259                 |  32|   0|   32|          0|
    |v224_addr_reg_226                 |  14|   0|   14|          0|
    |v93_reg_254                       |  32|   0|   32|          0|
    |v95_reg_269                       |  32|   0|   32|          0|
    |v96_fu_52                         |  32|   0|   32|          0|
    |v97_reg_279                       |  32|   0|   32|          0|
    |ifzero_reg_250                    |  64|  32|    1|          0|
    |v224_addr_reg_226                 |  64|  32|   14|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 335|  64|  222|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+----------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|grp_fu_1134_p_din0    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|grp_fu_1134_p_din1    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|grp_fu_1134_p_opcode  |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|grp_fu_1134_p_dout0   |   in|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|grp_fu_1134_p_ce      |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|grp_fu_1142_p_din0    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|grp_fu_1142_p_din1    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|grp_fu_1142_p_dout0   |   in|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|grp_fu_1142_p_ce      |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|v224_load             |   in|   32|     ap_none|                       v224_load|        scalar|
|v224_address0         |  out|   14|   ap_memory|                            v224|         array|
|v224_ce0              |  out|    1|   ap_memory|                            v224|         array|
|v224_we0              |  out|    1|   ap_memory|                            v224|         array|
|v224_d0               |  out|   32|   ap_memory|                            v224|         array|
|empty                 |   in|   14|     ap_none|                           empty|        scalar|
|sub_ln183             |   in|   20|     ap_none|                       sub_ln183|        scalar|
|v209_address0         |  out|   20|   ap_memory|                            v209|         array|
|v209_ce0              |  out|    1|   ap_memory|                            v209|         array|
|v209_q0               |   in|   32|   ap_memory|                            v209|         array|
|sub_ln182             |   in|   14|     ap_none|                       sub_ln182|        scalar|
|v223_address0         |  out|   14|   ap_memory|                            v223|         array|
|v223_ce0              |  out|    1|   ap_memory|                            v223|         array|
|v223_q0               |   in|   32|   ap_memory|                            v223|         array|
+----------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 5, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.44>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v96 = alloca i32 1"   --->   Operation 15 'alloca' 'v96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%k3 = alloca i32 1"   --->   Operation 16 'alloca' 'k3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sub_ln182_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sub_ln182"   --->   Operation 17 'read' 'sub_ln182_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sub_ln183_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %sub_ln183"   --->   Operation 18 'read' 'sub_ln183_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %empty"   --->   Operation 19 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%v224_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %v224_load"   --->   Operation 20 'read' 'v224_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_cast = zext i14 %tmp"   --->   Operation 21 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v209, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %k3"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %v224_load_read, i32 %v96"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc38.i"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%k3_1 = load i10 %k3" [kernel.cpp:181]   --->   Operation 26 'load' 'k3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%v224_addr = getelementptr i32 %v224, i64 0, i64 %p_cast"   --->   Operation 27 'getelementptr' 'v224_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.77ns)   --->   "%icmp_ln181 = icmp_eq  i10 %k3_1, i10 768" [kernel.cpp:181]   --->   Operation 29 'icmp' 'icmp_ln181' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_373 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 30 'speclooptripcount' 'empty_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln181 = add i10 %k3_1, i10 1" [kernel.cpp:181]   --->   Operation 31 'add' 'add_ln181' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %icmp_ln181, void %for.inc38.i.split, void %for.inc41.i.exitStub" [kernel.cpp:181]   --->   Operation 32 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i10 %k3_1" [kernel.cpp:183]   --->   Operation 33 'zext' 'zext_ln183' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln183_1 = zext i10 %k3_1" [kernel.cpp:183]   --->   Operation 34 'zext' 'zext_ln183_1' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.19ns)   --->   "%add_ln183 = add i20 %sub_ln183_read, i20 %zext_ln183_1" [kernel.cpp:183]   --->   Operation 35 'add' 'add_ln183' <Predicate = (!icmp_ln181)> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln183_2 = zext i20 %add_ln183" [kernel.cpp:183]   --->   Operation 36 'zext' 'zext_ln183_2' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%v209_addr = getelementptr i32 %v209, i64 0, i64 %zext_ln183_2" [kernel.cpp:183]   --->   Operation 37 'getelementptr' 'v209_addr' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.81ns)   --->   "%add_ln182 = add i14 %sub_ln182_read, i14 %zext_ln183" [kernel.cpp:182]   --->   Operation 38 'add' 'add_ln182' <Predicate = (!icmp_ln181)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i14 %add_ln182" [kernel.cpp:182]   --->   Operation 39 'zext' 'zext_ln182' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%v223_addr = getelementptr i32 %v223, i64 0, i64 %zext_ln182" [kernel.cpp:182]   --->   Operation 40 'getelementptr' 'v223_addr' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%v93 = load i14 %v223_addr" [kernel.cpp:182]   --->   Operation 41 'load' 'v93' <Predicate = (!icmp_ln181)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 42 [2/2] (3.25ns)   --->   "%v209_load = load i20 %v209_addr" [kernel.cpp:183]   --->   Operation 42 'load' 'v209_load' <Predicate = (!icmp_ln181)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 589824> <RAM>
ST_1 : Operation 43 [1/1] (1.77ns)   --->   "%ifzero = icmp_eq  i10 %add_ln181, i10 768" [kernel.cpp:181]   --->   Operation 43 'icmp' 'ifzero' <Predicate = (!icmp_ln181)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %ifzero, void %ifFalse, void %ifTrue" [kernel.cpp:181]   --->   Operation 44 'br' 'br_ln181' <Predicate = (!icmp_ln181)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 45 [1/2] (3.25ns)   --->   "%v93 = load i14 %v223_addr" [kernel.cpp:182]   --->   Operation 45 'load' 'v93' <Predicate = (!icmp_ln181)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_2 : Operation 46 [1/2] (3.25ns)   --->   "%v209_load = load i20 %v209_addr" [kernel.cpp:183]   --->   Operation 46 'load' 'v209_load' <Predicate = (!icmp_ln181)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 589824> <RAM>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%v94 = bitcast i32 %v209_load" [kernel.cpp:183]   --->   Operation 47 'bitcast' 'v94' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_3 : Operation 48 [4/4] (5.70ns)   --->   "%v95 = fmul i32 %v93, i32 %v94" [kernel.cpp:184]   --->   Operation 48 'fmul' 'v95' <Predicate = (!icmp_ln181)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 49 [3/4] (5.70ns)   --->   "%v95 = fmul i32 %v93, i32 %v94" [kernel.cpp:184]   --->   Operation 49 'fmul' 'v95' <Predicate = (!icmp_ln181)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 50 [2/4] (5.70ns)   --->   "%v95 = fmul i32 %v93, i32 %v94" [kernel.cpp:184]   --->   Operation 50 'fmul' 'v95' <Predicate = (!icmp_ln181)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln181 = store i10 %add_ln181, i10 %k3" [kernel.cpp:181]   --->   Operation 51 'store' 'store_ln181' <Predicate = (!icmp_ln181)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 52 [1/4] (5.70ns)   --->   "%v95 = fmul i32 %v93, i32 %v94" [kernel.cpp:184]   --->   Operation 52 'fmul' 'v95' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%v96_load = load i32 %v96" [kernel.cpp:186]   --->   Operation 53 'load' 'v96_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [5/5] (7.25ns)   --->   "%v97 = fadd i32 %v96_load, i32 %v95" [kernel.cpp:186]   --->   Operation 54 'fadd' 'v97' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln181)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 55 [4/5] (7.25ns)   --->   "%v97 = fadd i32 %v96_load, i32 %v95" [kernel.cpp:186]   --->   Operation 55 'fadd' 'v97' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 56 [3/5] (7.25ns)   --->   "%v97 = fadd i32 %v96_load, i32 %v95" [kernel.cpp:186]   --->   Operation 56 'fadd' 'v97' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 57 [2/5] (7.25ns)   --->   "%v97 = fadd i32 %v96_load, i32 %v95" [kernel.cpp:186]   --->   Operation 57 'fadd' 'v97' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln181 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [kernel.cpp:181]   --->   Operation 58 'specloopname' 'specloopname_ln181' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/5] (7.25ns)   --->   "%v97 = fadd i32 %v96_load, i32 %v95" [kernel.cpp:186]   --->   Operation 59 'fadd' 'v97' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 60 [1/1] (3.25ns)   --->   "%store_ln185 = store i32 %v97, i14 %v224_addr" [kernel.cpp:185]   --->   Operation 60 'store' 'store_ln185' <Predicate = (ifzero)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 61 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln186 = store i32 %v97, i32 %v96" [kernel.cpp:186]   --->   Operation 62 'store' 'store_ln186' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc38.i"   --->   Operation 63 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v224_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v224]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln183]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v209]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sub_ln182]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v223]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v96                (alloca           ) [ 0111111111111]
k3                 (alloca           ) [ 0111110000000]
sub_ln182_read     (read             ) [ 0000000000000]
sub_ln183_read     (read             ) [ 0000000000000]
tmp                (read             ) [ 0000000000000]
v224_load_read     (read             ) [ 0000000000000]
p_cast             (zext             ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
store_ln0          (store            ) [ 0000000000000]
store_ln0          (store            ) [ 0000000000000]
br_ln0             (br               ) [ 0000000000000]
k3_1               (load             ) [ 0000000000000]
v224_addr          (getelementptr    ) [ 0111111111111]
specpipeline_ln0   (specpipeline     ) [ 0000000000000]
icmp_ln181         (icmp             ) [ 0111111100000]
empty_373          (speclooptripcount) [ 0000000000000]
add_ln181          (add              ) [ 0011110000000]
br_ln181           (br               ) [ 0000000000000]
zext_ln183         (zext             ) [ 0000000000000]
zext_ln183_1       (zext             ) [ 0000000000000]
add_ln183          (add              ) [ 0000000000000]
zext_ln183_2       (zext             ) [ 0000000000000]
v209_addr          (getelementptr    ) [ 0010000000000]
add_ln182          (add              ) [ 0000000000000]
zext_ln182         (zext             ) [ 0000000000000]
v223_addr          (getelementptr    ) [ 0010000000000]
ifzero             (icmp             ) [ 0111111111111]
br_ln181           (br               ) [ 0000000000000]
v93                (load             ) [ 0101111000000]
v209_load          (load             ) [ 0001000000000]
v94                (bitcast          ) [ 0100111000000]
store_ln181        (store            ) [ 0000000000000]
v95                (fmul             ) [ 0111110111110]
v96_load           (load             ) [ 0101110011110]
specloopname_ln181 (specloopname     ) [ 0000000000000]
v97                (fadd             ) [ 0010000000001]
store_ln185        (store            ) [ 0000000000000]
br_ln0             (br               ) [ 0000000000000]
store_ln186        (store            ) [ 0000000000000]
br_ln0             (br               ) [ 0000000000000]
ret_ln0            (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v224_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v224_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v224">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v224"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub_ln183">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln183"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v209">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v209"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sub_ln182">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln182"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v223">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v223"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i20"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="v96_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v96/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="k3_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k3/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="sub_ln182_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="14" slack="0"/>
<pin id="62" dir="0" index="1" bw="14" slack="0"/>
<pin id="63" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln182_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sub_ln183_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="20" slack="0"/>
<pin id="68" dir="0" index="1" bw="20" slack="0"/>
<pin id="69" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln183_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="14" slack="0"/>
<pin id="74" dir="0" index="1" bw="14" slack="0"/>
<pin id="75" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="v224_load_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v224_load_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="v224_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="14" slack="0"/>
<pin id="88" dir="1" index="3" bw="14" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v224_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="v209_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="20" slack="0"/>
<pin id="95" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v209_addr/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="v223_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="14" slack="0"/>
<pin id="102" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v223_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="14" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v93/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="20" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v209_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln185_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="14" slack="11"/>
<pin id="119" dir="0" index="1" bw="32" slack="1"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln185/12 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="1"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v97/7 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v95/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_cast_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="14" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln0_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="10" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln0_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="k3_1_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="0"/>
<pin id="147" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k3_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln181_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="0"/>
<pin id="150" dir="0" index="1" bw="10" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln181/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln181_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln183_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="0"/>
<pin id="162" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln183_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln183_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="20" slack="0"/>
<pin id="170" dir="0" index="1" bw="10" slack="0"/>
<pin id="171" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln183/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln183_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="20" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183_2/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln182_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="14" slack="0"/>
<pin id="181" dir="0" index="1" bw="10" slack="0"/>
<pin id="182" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln182/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln182_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="14" slack="0"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln182/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="ifzero_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="0" index="1" bw="10" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="v94_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v94/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln181_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="4"/>
<pin id="202" dir="0" index="1" bw="10" slack="4"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln181/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="v96_load_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="6"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v96_load/7 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln186_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="0" index="1" bw="32" slack="11"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln186/12 "/>
</bind>
</comp>

<comp id="212" class="1005" name="v96_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="v96 "/>
</bind>
</comp>

<comp id="219" class="1005" name="k3_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="0"/>
<pin id="221" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="k3 "/>
</bind>
</comp>

<comp id="226" class="1005" name="v224_addr_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="14" slack="11"/>
<pin id="228" dir="1" index="1" bw="14" slack="11"/>
</pin_list>
<bind>
<opset="v224_addr "/>
</bind>
</comp>

<comp id="231" class="1005" name="icmp_ln181_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln181 "/>
</bind>
</comp>

<comp id="235" class="1005" name="add_ln181_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="4"/>
<pin id="237" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="add_ln181 "/>
</bind>
</comp>

<comp id="240" class="1005" name="v209_addr_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="20" slack="1"/>
<pin id="242" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="v209_addr "/>
</bind>
</comp>

<comp id="245" class="1005" name="v223_addr_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="14" slack="1"/>
<pin id="247" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v223_addr "/>
</bind>
</comp>

<comp id="250" class="1005" name="ifzero_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="11"/>
<pin id="252" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero "/>
</bind>
</comp>

<comp id="254" class="1005" name="v93_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v93 "/>
</bind>
</comp>

<comp id="259" class="1005" name="v209_load_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v209_load "/>
</bind>
</comp>

<comp id="264" class="1005" name="v94_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v94 "/>
</bind>
</comp>

<comp id="269" class="1005" name="v95_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v95 "/>
</bind>
</comp>

<comp id="274" class="1005" name="v96_load_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v96_load "/>
</bind>
</comp>

<comp id="279" class="1005" name="v97_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v97 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="91" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="133"><net_src comp="72" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="78" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="145" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="46" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="145" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="145" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="66" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="164" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="168" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="183"><net_src comp="60" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="160" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="194"><net_src comp="154" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="40" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="196" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="207"><net_src comp="204" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="215"><net_src comp="52" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="218"><net_src comp="212" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="222"><net_src comp="56" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="229"><net_src comp="84" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="234"><net_src comp="148" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="154" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="243"><net_src comp="91" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="248"><net_src comp="98" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="253"><net_src comp="190" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="105" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="262"><net_src comp="111" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="267"><net_src comp="196" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="272"><net_src comp="126" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="277"><net_src comp="204" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="282"><net_src comp="122" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="208" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v224 | {12 }
	Port: v209 | {}
 - Input state : 
	Port: Bert_layer_Pipeline_l_S_k_0_k3 : v224_load | {1 }
	Port: Bert_layer_Pipeline_l_S_k_0_k3 : empty | {1 }
	Port: Bert_layer_Pipeline_l_S_k_0_k3 : sub_ln183 | {1 }
	Port: Bert_layer_Pipeline_l_S_k_0_k3 : v209 | {1 2 }
	Port: Bert_layer_Pipeline_l_S_k_0_k3 : sub_ln182 | {1 }
	Port: Bert_layer_Pipeline_l_S_k_0_k3 : v223 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		k3_1 : 1
		v224_addr : 1
		icmp_ln181 : 2
		add_ln181 : 2
		br_ln181 : 3
		zext_ln183 : 2
		zext_ln183_1 : 2
		add_ln183 : 3
		zext_ln183_2 : 4
		v209_addr : 5
		add_ln182 : 3
		zext_ln182 : 4
		v223_addr : 5
		v93 : 6
		v209_load : 6
		ifzero : 3
		br_ln181 : 4
	State 2
	State 3
		v95 : 1
	State 4
	State 5
	State 6
	State 7
		v97 : 1
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fadd   |         grp_fu_122        |    2    |   205   |   390   |
|----------|---------------------------|---------|---------|---------|
|   fmul   |         grp_fu_126        |    3    |   143   |   321   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln181_fu_154     |    0    |    0    |    13   |
|    add   |      add_ln183_fu_168     |    0    |    0    |    27   |
|          |      add_ln182_fu_179     |    0    |    0    |    17   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |     icmp_ln181_fu_148     |    0    |    0    |    11   |
|          |       ifzero_fu_190       |    0    |    0    |    11   |
|----------|---------------------------|---------|---------|---------|
|          | sub_ln182_read_read_fu_60 |    0    |    0    |    0    |
|   read   | sub_ln183_read_read_fu_66 |    0    |    0    |    0    |
|          |       tmp_read_fu_72      |    0    |    0    |    0    |
|          | v224_load_read_read_fu_78 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       p_cast_fu_130       |    0    |    0    |    0    |
|          |     zext_ln183_fu_160     |    0    |    0    |    0    |
|   zext   |    zext_ln183_1_fu_164    |    0    |    0    |    0    |
|          |    zext_ln183_2_fu_174    |    0    |    0    |    0    |
|          |     zext_ln182_fu_185     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    5    |   348   |   790   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| add_ln181_reg_235|   10   |
|icmp_ln181_reg_231|    1   |
|  ifzero_reg_250  |    1   |
|    k3_reg_219    |   10   |
| v209_addr_reg_240|   20   |
| v209_load_reg_259|   32   |
| v223_addr_reg_245|   14   |
| v224_addr_reg_226|   14   |
|    v93_reg_254   |   32   |
|    v94_reg_264   |   32   |
|    v95_reg_269   |   32   |
| v96_load_reg_274 |   32   |
|    v96_reg_212   |   32   |
|    v97_reg_279   |   32   |
+------------------+--------+
|       Total      |   294  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_111 |  p0  |   2  |  20  |   40   ||    9    |
|     grp_fu_122    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_126    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   196  ||  6.352  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   790  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   294  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    6   |   642  |   826  |
+-----------+--------+--------+--------+--------+
