<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p368" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_368{left:96px;bottom:1124px;letter-spacing:0.17px;}
#t2_368{left:633px;bottom:1130px;}
#t3_368{left:633px;bottom:1124px;letter-spacing:0.14px;word-spacing:0.03px;}
#t4_368{left:83px;bottom:81px;letter-spacing:-0.13px;}
#t5_368{left:397px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6_368{left:830px;bottom:81px;letter-spacing:-0.14px;}
#t7_368{left:138px;bottom:1069px;letter-spacing:0.11px;}
#t8_368{left:138px;bottom:1043px;}
#t9_368{left:165px;bottom:1043px;letter-spacing:0.11px;word-spacing:-0.06px;}
#ta_368{left:325px;bottom:1043px;letter-spacing:0.09px;word-spacing:0.01px;}
#tb_368{left:165px;bottom:1025px;letter-spacing:0.11px;word-spacing:-0.33px;}
#tc_368{left:413px;bottom:1025px;letter-spacing:0.08px;word-spacing:-0.26px;}
#td_368{left:543px;bottom:1025px;letter-spacing:0.15px;}
#te_368{left:559px;bottom:1025px;letter-spacing:0.09px;word-spacing:-0.31px;}
#tf_368{left:659px;bottom:1025px;letter-spacing:0.11px;word-spacing:-0.35px;}
#tg_368{left:165px;bottom:1007px;letter-spacing:0.11px;word-spacing:-0.01px;}
#th_368{left:137px;bottom:981px;}
#ti_368{left:165px;bottom:981px;letter-spacing:0.13px;word-spacing:0.01px;}
#tj_368{left:263px;bottom:981px;letter-spacing:0.1px;}
#tk_368{left:165px;bottom:962px;letter-spacing:0.12px;word-spacing:-0.02px;}
#tl_368{left:351px;bottom:962px;letter-spacing:0.08px;word-spacing:0.07px;}
#tm_368{left:451px;bottom:962px;}
#tn_368{left:138px;bottom:936px;}
#to_368{left:165px;bottom:936px;letter-spacing:0.13px;word-spacing:-0.54px;}
#tp_368{left:245px;bottom:936px;letter-spacing:0.1px;word-spacing:-0.45px;}
#tq_368{left:165px;bottom:918px;letter-spacing:0.12px;word-spacing:-0.05px;}
#tr_368{left:320px;bottom:918px;letter-spacing:0.08px;word-spacing:0.06px;}
#ts_368{left:420px;bottom:918px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tt_368{left:165px;bottom:900px;letter-spacing:0.11px;}
#tu_368{left:138px;bottom:874px;letter-spacing:0.11px;word-spacing:0.49px;}
#tv_368{left:138px;bottom:855px;letter-spacing:0.12px;word-spacing:0.86px;}
#tw_368{left:138px;bottom:837px;letter-spacing:0.12px;word-spacing:0.66px;}
#tx_368{left:137px;bottom:819px;letter-spacing:0.08px;}
#ty_368{left:137px;bottom:793px;letter-spacing:0.11px;word-spacing:-0.06px;}
#tz_368{left:464px;bottom:793px;letter-spacing:-0.14px;}
#t10_368{left:511px;bottom:791px;letter-spacing:-0.44px;}
#t11_368{left:535px;bottom:793px;letter-spacing:0.1px;word-spacing:0.01px;}
#t12_368{left:138px;bottom:765px;letter-spacing:0.11px;}
#t13_368{left:138px;bottom:746px;letter-spacing:0.11px;}
#t14_368{left:138px;bottom:713px;letter-spacing:0.11px;}
#t15_368{left:138px;bottom:687px;letter-spacing:0.12px;word-spacing:0.72px;}
#t16_368{left:510px;bottom:687px;letter-spacing:0.1px;word-spacing:0.73px;}
#t17_368{left:643px;bottom:687px;letter-spacing:0.05px;}
#t18_368{left:660px;bottom:687px;letter-spacing:0.09px;word-spacing:0.7px;}
#t19_368{left:761px;bottom:687px;letter-spacing:0.09px;word-spacing:0.74px;}
#t1a_368{left:138px;bottom:668px;letter-spacing:0.09px;word-spacing:0.03px;}
#t1b_368{left:212px;bottom:668px;letter-spacing:0.08px;}
#t1c_368{left:343px;bottom:668px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1d_368{left:449px;bottom:668px;letter-spacing:0.17px;}
#t1e_368{left:514px;bottom:666px;letter-spacing:0.13px;}
#t1f_368{left:539px;bottom:668px;letter-spacing:0.1px;}
#t1g_368{left:680px;bottom:668px;letter-spacing:0.13px;}
#t1h_368{left:743px;bottom:668px;letter-spacing:0.12px;}
#t1i_368{left:137px;bottom:640px;letter-spacing:0.11px;word-spacing:0.43px;}
#t1j_368{left:137px;bottom:621px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t1k_368{left:137px;bottom:595px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1l_368{left:137px;bottom:562px;letter-spacing:0.13px;}
#t1m_368{left:165px;bottom:537px;letter-spacing:-0.15px;}
#t1n_368{left:214px;bottom:537px;}
#t1o_368{left:235px;bottom:537px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1p_368{left:165px;bottom:521px;letter-spacing:-0.15px;word-spacing:-0.09px;}
#t1q_368{left:231px;bottom:518px;letter-spacing:-0.03px;}
#t1r_368{left:265px;bottom:521px;}
#t1s_368{left:281px;bottom:521px;}
#t1t_368{left:289px;bottom:527px;}
#t1u_368{left:304px;bottom:521px;letter-spacing:-0.15px;}
#t1v_368{left:193px;bottom:504px;letter-spacing:-0.16px;}
#t1w_368{left:165px;bottom:487px;letter-spacing:-0.17px;}
#t1x_368{left:165px;bottom:470px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t1y_368{left:272px;bottom:470px;}
#t1z_368{left:293px;bottom:470px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t20_368{left:165px;bottom:453px;letter-spacing:-0.15px;}
#t21_368{left:214px;bottom:453px;}
#t22_368{left:235px;bottom:453px;letter-spacing:-0.15px;}
#t23_368{left:276px;bottom:451px;letter-spacing:-0.01px;}
#t24_368{left:350px;bottom:453px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t25_368{left:424px;bottom:451px;}
#t26_368{left:459px;bottom:453px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t27_368{left:648px;bottom:460px;}
#t28_368{left:655px;bottom:453px;letter-spacing:-0.15px;}
#t29_368{left:165px;bottom:437px;letter-spacing:-0.15px;}
#t2a_368{left:231px;bottom:437px;}
#t2b_368{left:251px;bottom:437px;letter-spacing:-0.15px;}
#t2c_368{left:293px;bottom:434px;letter-spacing:-0.03px;}
#t2d_368{left:327px;bottom:437px;letter-spacing:-0.16px;word-spacing:-0.06px;}
#t2e_368{left:508px;bottom:443px;}
#t2f_368{left:515px;bottom:437px;}
#t2g_368{left:165px;bottom:420px;letter-spacing:-0.15px;}
#t2h_368{left:289px;bottom:420px;}
#t2i_368{left:309px;bottom:420px;letter-spacing:-0.15px;}
#t2j_368{left:367px;bottom:418px;letter-spacing:-0.01px;}
#t2k_368{left:474px;bottom:420px;letter-spacing:-0.15px;}
#t2l_368{left:507px;bottom:427px;letter-spacing:-0.01px;}
#t2m_368{left:165px;bottom:403px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#t2n_368{left:193px;bottom:386px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2o_368{left:165px;bottom:369px;letter-spacing:-0.17px;}
#t2p_368{left:165px;bottom:353px;letter-spacing:-0.15px;}
#t2q_368{left:231px;bottom:353px;}
#t2r_368{left:251px;bottom:353px;}
#t2s_368{left:260px;bottom:359px;}
#t2t_368{left:279px;bottom:353px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t2u_368{left:138px;bottom:319px;letter-spacing:0.11px;}
#t2v_368{left:138px;bottom:293px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2w_368{left:137px;bottom:259px;letter-spacing:0.12px;word-spacing:0.03px;}
#t2x_368{left:137px;bottom:233px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2y_368{left:165px;bottom:201px;letter-spacing:-0.15px;}
#t2z_368{left:193px;bottom:185px;letter-spacing:-0.15px;}
#t30_368{left:247px;bottom:185px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t31_368{left:330px;bottom:185px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t32_368{left:193px;bottom:168px;letter-spacing:-0.18px;}
#t33_368{left:248px;bottom:168px;letter-spacing:-0.16px;word-spacing:0.04px;}
#t34_368{left:193px;bottom:151px;letter-spacing:-0.15px;}
#t35_368{left:247px;bottom:151px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t36_368{left:330px;bottom:151px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t37_368{left:193px;bottom:134px;letter-spacing:-0.15px;}
#t38_368{left:247px;bottom:134px;letter-spacing:-0.17px;word-spacing:0.03px;}

.s1_368{font-size:15px;font-family:Arial-Bold_sgd;color:#000;}
.s2_368{font-size:3px;font-family:Arial-Bold_sgd;color:#7F7F7F;}
.s3_368{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s4_368{font-size:15px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.s5_368{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s6_368{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s7_368{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s8_368{font-size:11px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#030;}
.s9_368{font-size:15px;font-family:sub_CourierNewPS-ItalicMT_ti;color:#000;}
.sa_368{font-size:12px;font-family:sub_CourierNewPS-ItalicMT_ti;color:#000;}
.sb_368{font-size:14px;font-family:Courier_rz;color:#000;}
.sc_368{font-size:14px;font-family:Wingdings3_se;color:#000;}
.sd_368{font-size:11px;font-family:Courier_rz;color:#000;}
.se_368{font-size:14px;font-family:TimesNewRomanPSMT_s3;color:#000;}
.t.v0_368{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts368" type="text/css" >

@font-face {
	font-family: Arial-Bold_sgd;
	src: url("fonts/Arial-Bold_sgd.woff") format("woff");
}

@font-face {
	font-family: Courier_rz;
	src: url("fonts/Courier_rz.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_rx;
	src: url("fonts/TimesNewRomanPSMT_rx.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_s3;
	src: url("fonts/TimesNewRomanPSMT_s3.woff") format("woff");
}

@font-face {
	font-family: Wingdings3_se;
	src: url("fonts/Wingdings3_se.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_CourierNewPS-ItalicMT_ti;
	src: url("fonts/sub_CourierNewPS-ItalicMT_ti.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg368Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg368" style="-webkit-user-select: none;"><object width="935" height="1210" data="368/368.svg" type="image/svg+xml" id="pdf368" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_368" class="t s1_368">SCE </span><span id="t2_368" class="t v0_368 s2_368">I</span><span id="t3_368" class="t s1_368">Store Conditional Word EVA </span>
<span id="t4_368" class="t s3_368">MIPS® Architecture for Programmers Volume II-B: </span><span id="t5_368" class="t s3_368">microMIPS64™ Instruction Set, Revision 6.05 </span><span id="t6_368" class="t s3_368">368 </span>
<span id="t7_368" class="t s4_368">location: </span>
<span id="t8_368" class="t s4_368">• </span><span id="t9_368" class="t s5_368">Uniprocessor atomicity: </span><span id="ta_368" class="t s4_368">To provide atomic RMW on a single processor, all accesses to the location must be </span>
<span id="tb_368" class="t s4_368">made with memory access type of either </span><span id="tc_368" class="t s6_368">cached non coherent </span><span id="td_368" class="t s4_368">or </span><span id="te_368" class="t s6_368">cached coherent</span><span id="tf_368" class="t s4_368">. All accesses must be to one or </span>
<span id="tg_368" class="t s4_368">the other access type, and they may not be mixed. </span>
<span id="th_368" class="t s4_368">• </span><span id="ti_368" class="t s5_368">MP atomicity: </span><span id="tj_368" class="t s4_368">To provide atomic RMW among multiple processors, all accesses to the location must be made </span>
<span id="tk_368" class="t s4_368">with a memory access type of </span><span id="tl_368" class="t s6_368">cached coherent</span><span id="tm_368" class="t s4_368">. </span>
<span id="tn_368" class="t s4_368">• </span><span id="to_368" class="t s5_368">I/O System: </span><span id="tp_368" class="t s4_368">To provide atomic RMW with a coherent I/O system, all accesses to the location must be made with </span>
<span id="tq_368" class="t s4_368">a memory access type of </span><span id="tr_368" class="t s6_368">cached coherent</span><span id="ts_368" class="t s4_368">. If the I/O system does not use coherent memory operations, then </span>
<span id="tt_368" class="t s4_368">atomic RMW cannot be provided with respect to the I/O reads and writes. </span>
<span id="tu_368" class="t s4_368">The SCE instruction functions the same as the SC instruction, except that address translation is performed using the </span>
<span id="tv_368" class="t s4_368">user mode virtual address space mapping in the TLB when accessing an address within a memory segment config- </span>
<span id="tw_368" class="t s4_368">ured to use the MUSUK access mode. Memory segments using UUSK or MUSK access modes are also accessible. </span>
<span id="tx_368" class="t s4_368">Refer to Volume III, Enhanced Virtual Addressing section for additional information. </span>
<span id="ty_368" class="t s4_368">Implementation of this instruction is specified by the </span><span id="tz_368" class="t s7_368">Config5 </span>
<span id="t10_368" class="t s8_368">EVA </span>
<span id="t11_368" class="t s4_368">field being set to 1. </span>
<span id="t12_368" class="t s4_368">The definition for SCE is extended for uncached memory types in a manner identical to SC. The extension is defined </span>
<span id="t13_368" class="t s4_368">in the SC instruction description. </span>
<span id="t14_368" class="t s5_368">Restrictions: </span>
<span id="t15_368" class="t s4_368">The addressed location must have a memory access type of </span><span id="t16_368" class="t s6_368">cached non coherent </span><span id="t17_368" class="t s4_368">or </span><span id="t18_368" class="t s6_368">cached coherent</span><span id="t19_368" class="t s4_368">; if it does not, </span>
<span id="t1a_368" class="t s4_368">the result is </span><span id="t1b_368" class="t s5_368">UNPREDICTABLE</span><span id="t1c_368" class="t s4_368">. Release 6 (with </span><span id="t1d_368" class="t s9_368">Config5 </span>
<span id="t1e_368" class="t sa_368">ULS </span>
<span id="t1f_368" class="t s4_368">=1) extends support to </span><span id="t1g_368" class="t s6_368">uncached </span><span id="t1h_368" class="t s4_368">types. </span>
<span id="t1i_368" class="t s4_368">The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an </span>
<span id="t1j_368" class="t s4_368">Address Error exception occurs. </span>
<span id="t1k_368" class="t s4_368">Providing misaligned support for Release 6 is not a requirement for this instruction. </span>
<span id="t1l_368" class="t s5_368">Operation: </span>
<span id="t1m_368" class="t sb_368">vAddr </span><span id="t1n_368" class="t sc_368"> </span><span id="t1o_368" class="t sb_368">sign_extend(offset) + GPR[base] </span>
<span id="t1p_368" class="t sb_368">if vAddr </span>
<span id="t1q_368" class="t sd_368">1..0 </span>
<span id="t1r_368" class="t se_368">≠ </span><span id="t1s_368" class="t sb_368">0 </span>
<span id="t1t_368" class="t sd_368">2 </span>
<span id="t1u_368" class="t sb_368">then </span>
<span id="t1v_368" class="t sb_368">SignalException(AddressError) </span>
<span id="t1w_368" class="t sb_368">endif </span>
<span id="t1x_368" class="t sb_368">(pAddr, CCA) </span><span id="t1y_368" class="t sc_368"> </span><span id="t1z_368" class="t sb_368">AddressTranslation (vAddr, DATA, STORE) </span>
<span id="t20_368" class="t sb_368">pAddr </span><span id="t21_368" class="t sc_368"> </span><span id="t22_368" class="t sb_368">pAddr </span>
<span id="t23_368" class="t sd_368">PSIZE-1..3 </span>
<span id="t24_368" class="t sb_368">|| (pAddr </span>
<span id="t25_368" class="t sd_368">2..0 </span>
<span id="t26_368" class="t sb_368">xor (ReverseEndian || 0 </span>
<span id="t27_368" class="t sd_368">2 </span>
<span id="t28_368" class="t sb_368">)) </span>
<span id="t29_368" class="t sb_368">bytesel </span><span id="t2a_368" class="t sc_368"> </span><span id="t2b_368" class="t sb_368">vAddr </span>
<span id="t2c_368" class="t sd_368">2..0 </span>
<span id="t2d_368" class="t sb_368">xor (BigEndianCPU || 0 </span>
<span id="t2e_368" class="t sd_368">2 </span>
<span id="t2f_368" class="t sb_368">) </span>
<span id="t2g_368" class="t sb_368">datadoubleword </span><span id="t2h_368" class="t sc_368"> </span><span id="t2i_368" class="t sb_368">GPR[rt] </span>
<span id="t2j_368" class="t sd_368">63-8*bytesel..0 </span>
<span id="t2k_368" class="t sb_368">|| 0 </span>
<span id="t2l_368" class="t sd_368">8*bytesel </span>
<span id="t2m_368" class="t sb_368">if LLbit then </span>
<span id="t2n_368" class="t sb_368">StoreMemory (CCA, WORD, datadoubleword, pAddr, vAddr, DATA) </span>
<span id="t2o_368" class="t sb_368">endif </span>
<span id="t2p_368" class="t sb_368">GPR[rt] </span><span id="t2q_368" class="t sc_368"> </span><span id="t2r_368" class="t sb_368">0 </span>
<span id="t2s_368" class="t sd_368">63 </span>
<span id="t2t_368" class="t sb_368">|| LLbit </span>
<span id="t2u_368" class="t s5_368">Exceptions: </span>
<span id="t2v_368" class="t s4_368">TLB Refill, TLB Invalid, TLB Modified, Address Error, Watch, Reserved Instruction, Coprocessor Unusable </span>
<span id="t2w_368" class="t s5_368">Programming Notes: </span>
<span id="t2x_368" class="t s4_368">LLE and SCE are used to atomically update memory locations, as shown below. </span>
<span id="t2y_368" class="t sb_368">L1: </span>
<span id="t2z_368" class="t sb_368">LLE </span><span id="t30_368" class="t sb_368">T1, (T0) </span><span id="t31_368" class="t sb_368"># load counter </span>
<span id="t32_368" class="t sb_368">ADDI </span><span id="t33_368" class="t sb_368">T2, T1, 1 # increment </span>
<span id="t34_368" class="t sb_368">SCE </span><span id="t35_368" class="t sb_368">T2, (T0) </span><span id="t36_368" class="t sb_368"># try to store, checking for atomicity </span>
<span id="t37_368" class="t sb_368">BEQC </span><span id="t38_368" class="t sb_368">T2, 0, L1 # if not atomic (0), try again </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
