INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.srcs/sources_1/new/bf16_fma.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bf16_fma_op
INFO: [VRFC 10-2458] undeclared symbol gated_clk, assumed default net type wire [/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.srcs/sources_1/new/bf16_fma.sv:151]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.srcs/sources_1/new/bf16_fma.sv:495]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.srcs/sources_1/new/lzc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clz
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.srcs/sim_1/new/bf16_optimized_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bf16_optimized_tb
