Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec  3 19:31:43 2020
| Host         : DESKTOP-4E9RQGN running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/conv_3x3_strm_timing_synth.rpt
| Design       : conv_3x3_strm
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 line_buf_1_U/conv_3x3_strm_linbkb_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            line_buf_0_U/conv_3x3_strm_linbkb_ram_U/ram_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 2.578ns (61.713%)  route 1.599ns (38.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.973     0.973    line_buf_1_U/conv_3x3_strm_linbkb_ram_U/ap_clk
                         RAMB18E1                                     r  line_buf_1_U/conv_3x3_strm_linbkb_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     3.427 r  line_buf_1_U/conv_3x3_strm_linbkb_ram_U/ram_reg/DOBDO[0]
                         net (fo=3, unplaced)         0.800     4.227    line_buf_1_U/conv_3x3_strm_linbkb_ram_U/line_buf_1_q1[0]
                         LUT4 (Prop_lut4_I3_O)        0.124     4.351 r  line_buf_1_U/conv_3x3_strm_linbkb_ram_U/ram_reg_i_26/O
                         net (fo=1, unplaced)         0.800     5.150    line_buf_0_U/conv_3x3_strm_linbkb_ram_U/DIADI[0]
                         RAMB18E1                                     r  line_buf_0_U/conv_3x3_strm_linbkb_ram_U/ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.924     8.924    line_buf_0_U/conv_3x3_strm_linbkb_ram_U/ap_clk
                         RAMB18E1                                     r  line_buf_0_U/conv_3x3_strm_linbkb_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737     8.152    line_buf_0_U/conv_3x3_strm_linbkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          8.152    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  3.002    




