#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x13974edb0 .scope module, "ifofexmawb" "ifofexmawb" 2 8;
 .timescale 0 0;
v0x13977c900_0 .net "Address_Value_RegAddress_isLoad_isMemWrite_isWrite", 78 0, L_0x13977efe0;  1 drivers
v0x13977c9c0_0 .net "Branch_Update_with_isBranch", 8 0, L_0x13977f2a0;  1 drivers
v0x13977ca70_0 .var "Branching", 8 0;
v0x13977cb40_0 .var "ExMa", 78 0;
v0x13977cbf0_0 .net "IF_output", 23 0, L_0x13977d6b0;  1 drivers
v0x13977ccc0_0 .var "IfOf", 23 0;
v0x13977cd70_0 .var "MaRw", 68 0;
v0x13977ce20_0 .net "OF_output", 156 0, L_0x13977e4d0;  1 drivers
v0x13977ced0_0 .var "OfEx", 156 0;
v0x13977d000_0 .var "clk", 0 0;
v0x13977d090_0 .net "reg_address_and_Value_with_is_write", 68 0, L_0x13977fcf0;  1 drivers
v0x13977d120 .array "registers", 0 15, 63 0;
v0x13977d300_0 .net "stalling_control_signal", 1 0, L_0x13977e860;  1 drivers
E_0x139767510 .event edge, v0x1397792c0_0;
E_0x139761730 .event edge, v0x139773f00_0, v0x139773fc0_0;
E_0x139761550 .event edge, v0x13977a9d0_0;
E_0x1397563d0 .event edge, v0x139776520_0;
S_0x139752970 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 2 118, 2 118 0, S_0x13974edb0;
 .timescale 0 0;
v0x13976c070_0 .var/i "i", 31 0;
S_0x1397739e0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 2 120, 2 120 0, S_0x13974edb0;
 .timescale 0 0;
v0x139773bb0_0 .var/i "i", 31 0;
S_0x139773c60 .scope module, "al" "alu" 2 76, 3 1 0, S_0x13974edb0;
 .timescale 0 0;
    .port_info 0 /INPUT 157 "OF_output";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 79 "Address_Value_RegAddress_isLoad_isMemWrite_isWrite";
    .port_info 3 /OUTPUT 9 "BranchPC_with_isBranch";
v0x139773f00_0 .net "Address_Value_RegAddress_isLoad_isMemWrite_isWrite", 78 0, L_0x13977efe0;  alias, 1 drivers
v0x139773fc0_0 .net "BranchPC_with_isBranch", 8 0, L_0x13977f2a0;  alias, 1 drivers
v0x139774070_0 .net "OF_output", 156 0, v0x13977ced0_0;  1 drivers
v0x139774130_0 .net "PC", 7 0, L_0x13977e940;  1 drivers
v0x1397741e0_0 .var "XOR", 63 0;
v0x1397742d0_0 .net *"_ivl_15", 7 0, v0x1397748b0_0;  1 drivers
v0x139774380_0 .net *"_ivl_19", 63 0, v0x1397754e0_0;  1 drivers
v0x139774430_0 .net *"_ivl_23", 2 0, L_0x13977eec0;  1 drivers
v0x1397744e0_0 .net *"_ivl_28", 3 0, v0x139775380_0;  1 drivers
v0x1397745f0_0 .net *"_ivl_32", 7 0, v0x139774960_0;  1 drivers
v0x1397746a0_0 .net *"_ivl_37", 0 0, v0x139774ed0_0;  1 drivers
v0x139774750_0 .var "add", 63 0;
v0x139774800_0 .net "address_in", 7 0, L_0x13977ec80;  1 drivers
v0x1397748b0_0 .var "address_out", 7 0;
v0x139774960_0 .var "branch_pc", 7 0;
v0x139774a10_0 .net "clk", 0 0, v0x13977d000_0;  1 drivers
v0x139774ab0_0 .var "cmp", 63 0;
v0x139774c40_0 .var "control_signals_in", 7 0;
v0x139774cd0_0 .var "control_signals_out", 7 0;
v0x139774d80_0 .net "flag", 0 0, L_0x13977ebe0;  1 drivers
v0x139774e20_0 .var "inc", 63 0;
v0x139774ed0_0 .var "is_branch_taken", 0 0;
v0x139774f70_0 .var "ismemwrite", 0 0;
v0x139775010_0 .var "mul", 63 0;
v0x1397750c0_0 .net "op1", 63 0, L_0x13977ea20;  1 drivers
v0x139775170_0 .net "op2", 63 0, L_0x13977eac0;  1 drivers
v0x139775220_0 .var "opcode", 2 0;
v0x1397752d0_0 .net "reg_to_be_written_in", 3 0, L_0x13977ed20;  1 drivers
v0x139775380_0 .var "reg_to_be_written_out", 3 0;
v0x139775430_0 .var "temp", 8 0;
v0x1397754e0_0 .var "value_to_be_written", 63 0;
E_0x139773ec0 .event posedge, v0x139774a10_0;
L_0x13977e940 .part v0x13977ced0_0, 8, 8;
L_0x13977ea20 .part v0x13977ced0_0, 16, 64;
L_0x13977eac0 .part v0x13977ced0_0, 80, 64;
L_0x13977ebe0 .part v0x13977ced0_0, 144, 1;
L_0x13977ec80 .part v0x13977ced0_0, 145, 8;
L_0x13977ed20 .part v0x13977ced0_0, 153, 4;
L_0x13977eec0 .part v0x139774c40_0, 4, 3;
L_0x13977efe0 .concat8 [ 8 64 3 4], v0x1397748b0_0, v0x1397754e0_0, L_0x13977eec0, v0x139775380_0;
L_0x13977f2a0 .concat8 [ 8 1 0 0], v0x139774960_0, v0x139774ed0_0;
S_0x1397755f0 .scope module, "inf" "instruction_fetch" 2 51, 4 8 0, S_0x13974edb0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "Branch_Update_with_isBranch";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 24 "IF_output";
L_0x13977d620 .functor BUFZ 8, v0x1397766b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x13977d7f0 .functor BUFZ 16, v0x1397761f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x139776310_0 .net "Address_Bus", 7 0, v0x1397766b0_0;  1 drivers
v0x1397763c0_0 .net "Branch_Update_with_isBranch", 8 0, v0x13977ca70_0;  1 drivers
v0x139776450_0 .net "Data_Bus", 15 0, v0x1397761f0_0;  1 drivers
v0x139776520_0 .net "IF_output", 23 0, L_0x13977d6b0;  alias, 1 drivers
v0x1397765c0_0 .var "Plus_4", 7 0;
v0x1397766b0_0 .var "Program_Counter", 7 0;
v0x139776760_0 .net *"_ivl_12", 15 0, L_0x13977d7f0;  1 drivers
v0x139776810_0 .net *"_ivl_7", 7 0, L_0x13977d620;  1 drivers
v0x1397768c0_0 .net "clk", 0 0, v0x13977d000_0;  alias, 1 drivers
v0x1397769d0_0 .net "is_Branch", 0 0, L_0x13977d3c0;  1 drivers
L_0x13977d3c0 .part v0x13977ca70_0, 8, 1;
L_0x13977d6b0 .concat8 [ 8 16 0 0], L_0x13977d620, L_0x13977d7f0;
S_0x1397757b0 .scope module, "IM" "instruction_memory" 4 37, 5 9 0, S_0x1397755f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "pc";
    .port_info 1 /OUTPUT 16 "instruction";
v0x139775f10_0 .var "character", 7 0;
v0x139775fd0_0 .var/i "fd", 31 0;
v0x139776080_0 .net "instruction", 15 0, v0x1397761f0_0;  alias, 1 drivers
v0x139776140_0 .net "pc", 7 0, v0x1397766b0_0;  alias, 1 drivers
v0x1397761f0_0 .var "temp", 15 0;
E_0x1397759a0 .event edge, v0x139776140_0, v0x139775fd0_0, v0x139775f10_0;
S_0x1397759f0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 20, 5 20 0, S_0x1397757b0;
 .timescale 0 0;
v0x139775e50_0 .var/i "i", 31 0;
S_0x139775bc0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 21, 5 21 0, S_0x1397759f0;
 .timescale 0 0;
v0x139775d90_0 .var/i "j", 31 0;
S_0x139776a80 .scope module, "ma" "memory_access" 2 90, 6 11 0, S_0x13974edb0;
 .timescale 0 0;
    .port_info 0 /INPUT 79 "Address_Value_RegAddress_isLoad_isMemWrite_isWrite";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 69 "write";
v0x139778900_0 .net "Address", 7 0, L_0x13977f4d0;  1 drivers
v0x139778990_0 .net "Address_Value_RegAddress_isLoad_isMemWrite_isWrite", 78 0, v0x13977cb40_0;  1 drivers
v0x139778a20_0 .net "DMoutput", 63 0, L_0x13977fb20;  1 drivers
v0x139778af0_0 .var "Reg_to_be_written", 3 0;
v0x139778b80_0 .var "Temp_reg_for_wb_value", 63 0;
v0x139778c70_0 .net "Value", 63 0, L_0x13977f5f0;  1 drivers
v0x139778d10_0 .net *"_ivl_13", 63 0, v0x139778b80_0;  1 drivers
v0x139778db0_0 .net *"_ivl_17", 3 0, v0x139778af0_0;  1 drivers
v0x139778e60_0 .net *"_ivl_22", 0 0, v0x139779210_0;  1 drivers
v0x139778f90_0 .net "clk", 0 0, v0x13977d000_0;  alias, 1 drivers
v0x139779020_0 .net "isLoad", 0 0, L_0x13977f6d0;  1 drivers
v0x1397790d0_0 .net "isMemWrite", 0 0, L_0x13977f7f0;  1 drivers
v0x139779170_0 .net "isWrite", 0 0, L_0x13977f890;  1 drivers
v0x139779210_0 .var "isWritetemp", 0 0;
v0x1397792c0_0 .net "write", 68 0, L_0x13977fcf0;  alias, 1 drivers
L_0x13977f4d0 .part v0x13977cb40_0, 0, 8;
L_0x13977f5f0 .part v0x13977cb40_0, 8, 64;
L_0x13977f6d0 .part v0x13977cb40_0, 72, 1;
L_0x13977f7f0 .part v0x13977cb40_0, 73, 1;
L_0x13977f890 .part v0x13977cb40_0, 74, 1;
L_0x13977fcf0 .concat8 [ 64 4 1 0], v0x139778b80_0, v0x139778af0_0, v0x139779210_0;
S_0x139776cd0 .scope module, "DM" "data_memory" 6 36, 7 9 0, S_0x139776a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ismemwrite";
    .port_info 1 /INPUT 8 "memaddress";
    .port_info 2 /INPUT 64 "inputdata";
    .port_info 3 /OUTPUT 64 "outputdata";
L_0x13977fb20 .functor BUFZ 64, L_0x13977f960, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x1397771d0_0 .net *"_ivl_0", 63 0, L_0x13977f960;  1 drivers
v0x139777290_0 .net *"_ivl_2", 9 0, L_0x13977fa00;  1 drivers
L_0x140088010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x139777340_0 .net *"_ivl_5", 1 0, L_0x140088010;  1 drivers
v0x139777400_0 .var/i "fd", 31 0;
v0x1397774b0_0 .net "inputdata", 63 0, L_0x13977f5f0;  alias, 1 drivers
v0x1397775a0_0 .net "ismemwrite", 0 0, L_0x13977f7f0;  alias, 1 drivers
v0x139777640_0 .net "memaddress", 7 0, L_0x13977f4d0;  alias, 1 drivers
v0x1397776f0_0 .net "outputdata", 63 0, L_0x13977fb20;  alias, 1 drivers
v0x1397777a0 .array "temp", 255 0, 63 0;
E_0x139776f10/0 .event edge, v0x1397775a0_0, v0x1397774b0_0, v0x139777640_0, v0x139777400_0;
v0x1397777a0_0 .array/port v0x1397777a0, 0;
v0x1397777a0_1 .array/port v0x1397777a0, 1;
v0x1397777a0_2 .array/port v0x1397777a0, 2;
v0x1397777a0_3 .array/port v0x1397777a0, 3;
E_0x139776f10/1 .event edge, v0x1397777a0_0, v0x1397777a0_1, v0x1397777a0_2, v0x1397777a0_3;
v0x1397777a0_4 .array/port v0x1397777a0, 4;
v0x1397777a0_5 .array/port v0x1397777a0, 5;
v0x1397777a0_6 .array/port v0x1397777a0, 6;
v0x1397777a0_7 .array/port v0x1397777a0, 7;
E_0x139776f10/2 .event edge, v0x1397777a0_4, v0x1397777a0_5, v0x1397777a0_6, v0x1397777a0_7;
v0x1397777a0_8 .array/port v0x1397777a0, 8;
v0x1397777a0_9 .array/port v0x1397777a0, 9;
v0x1397777a0_10 .array/port v0x1397777a0, 10;
v0x1397777a0_11 .array/port v0x1397777a0, 11;
E_0x139776f10/3 .event edge, v0x1397777a0_8, v0x1397777a0_9, v0x1397777a0_10, v0x1397777a0_11;
v0x1397777a0_12 .array/port v0x1397777a0, 12;
v0x1397777a0_13 .array/port v0x1397777a0, 13;
v0x1397777a0_14 .array/port v0x1397777a0, 14;
v0x1397777a0_15 .array/port v0x1397777a0, 15;
E_0x139776f10/4 .event edge, v0x1397777a0_12, v0x1397777a0_13, v0x1397777a0_14, v0x1397777a0_15;
v0x1397777a0_16 .array/port v0x1397777a0, 16;
v0x1397777a0_17 .array/port v0x1397777a0, 17;
v0x1397777a0_18 .array/port v0x1397777a0, 18;
v0x1397777a0_19 .array/port v0x1397777a0, 19;
E_0x139776f10/5 .event edge, v0x1397777a0_16, v0x1397777a0_17, v0x1397777a0_18, v0x1397777a0_19;
v0x1397777a0_20 .array/port v0x1397777a0, 20;
v0x1397777a0_21 .array/port v0x1397777a0, 21;
v0x1397777a0_22 .array/port v0x1397777a0, 22;
v0x1397777a0_23 .array/port v0x1397777a0, 23;
E_0x139776f10/6 .event edge, v0x1397777a0_20, v0x1397777a0_21, v0x1397777a0_22, v0x1397777a0_23;
v0x1397777a0_24 .array/port v0x1397777a0, 24;
v0x1397777a0_25 .array/port v0x1397777a0, 25;
v0x1397777a0_26 .array/port v0x1397777a0, 26;
v0x1397777a0_27 .array/port v0x1397777a0, 27;
E_0x139776f10/7 .event edge, v0x1397777a0_24, v0x1397777a0_25, v0x1397777a0_26, v0x1397777a0_27;
v0x1397777a0_28 .array/port v0x1397777a0, 28;
v0x1397777a0_29 .array/port v0x1397777a0, 29;
v0x1397777a0_30 .array/port v0x1397777a0, 30;
v0x1397777a0_31 .array/port v0x1397777a0, 31;
E_0x139776f10/8 .event edge, v0x1397777a0_28, v0x1397777a0_29, v0x1397777a0_30, v0x1397777a0_31;
v0x1397777a0_32 .array/port v0x1397777a0, 32;
v0x1397777a0_33 .array/port v0x1397777a0, 33;
v0x1397777a0_34 .array/port v0x1397777a0, 34;
v0x1397777a0_35 .array/port v0x1397777a0, 35;
E_0x139776f10/9 .event edge, v0x1397777a0_32, v0x1397777a0_33, v0x1397777a0_34, v0x1397777a0_35;
v0x1397777a0_36 .array/port v0x1397777a0, 36;
v0x1397777a0_37 .array/port v0x1397777a0, 37;
v0x1397777a0_38 .array/port v0x1397777a0, 38;
v0x1397777a0_39 .array/port v0x1397777a0, 39;
E_0x139776f10/10 .event edge, v0x1397777a0_36, v0x1397777a0_37, v0x1397777a0_38, v0x1397777a0_39;
v0x1397777a0_40 .array/port v0x1397777a0, 40;
v0x1397777a0_41 .array/port v0x1397777a0, 41;
v0x1397777a0_42 .array/port v0x1397777a0, 42;
v0x1397777a0_43 .array/port v0x1397777a0, 43;
E_0x139776f10/11 .event edge, v0x1397777a0_40, v0x1397777a0_41, v0x1397777a0_42, v0x1397777a0_43;
v0x1397777a0_44 .array/port v0x1397777a0, 44;
v0x1397777a0_45 .array/port v0x1397777a0, 45;
v0x1397777a0_46 .array/port v0x1397777a0, 46;
v0x1397777a0_47 .array/port v0x1397777a0, 47;
E_0x139776f10/12 .event edge, v0x1397777a0_44, v0x1397777a0_45, v0x1397777a0_46, v0x1397777a0_47;
v0x1397777a0_48 .array/port v0x1397777a0, 48;
v0x1397777a0_49 .array/port v0x1397777a0, 49;
v0x1397777a0_50 .array/port v0x1397777a0, 50;
v0x1397777a0_51 .array/port v0x1397777a0, 51;
E_0x139776f10/13 .event edge, v0x1397777a0_48, v0x1397777a0_49, v0x1397777a0_50, v0x1397777a0_51;
v0x1397777a0_52 .array/port v0x1397777a0, 52;
v0x1397777a0_53 .array/port v0x1397777a0, 53;
v0x1397777a0_54 .array/port v0x1397777a0, 54;
v0x1397777a0_55 .array/port v0x1397777a0, 55;
E_0x139776f10/14 .event edge, v0x1397777a0_52, v0x1397777a0_53, v0x1397777a0_54, v0x1397777a0_55;
v0x1397777a0_56 .array/port v0x1397777a0, 56;
v0x1397777a0_57 .array/port v0x1397777a0, 57;
v0x1397777a0_58 .array/port v0x1397777a0, 58;
v0x1397777a0_59 .array/port v0x1397777a0, 59;
E_0x139776f10/15 .event edge, v0x1397777a0_56, v0x1397777a0_57, v0x1397777a0_58, v0x1397777a0_59;
v0x1397777a0_60 .array/port v0x1397777a0, 60;
v0x1397777a0_61 .array/port v0x1397777a0, 61;
v0x1397777a0_62 .array/port v0x1397777a0, 62;
v0x1397777a0_63 .array/port v0x1397777a0, 63;
E_0x139776f10/16 .event edge, v0x1397777a0_60, v0x1397777a0_61, v0x1397777a0_62, v0x1397777a0_63;
v0x1397777a0_64 .array/port v0x1397777a0, 64;
v0x1397777a0_65 .array/port v0x1397777a0, 65;
v0x1397777a0_66 .array/port v0x1397777a0, 66;
v0x1397777a0_67 .array/port v0x1397777a0, 67;
E_0x139776f10/17 .event edge, v0x1397777a0_64, v0x1397777a0_65, v0x1397777a0_66, v0x1397777a0_67;
v0x1397777a0_68 .array/port v0x1397777a0, 68;
v0x1397777a0_69 .array/port v0x1397777a0, 69;
v0x1397777a0_70 .array/port v0x1397777a0, 70;
v0x1397777a0_71 .array/port v0x1397777a0, 71;
E_0x139776f10/18 .event edge, v0x1397777a0_68, v0x1397777a0_69, v0x1397777a0_70, v0x1397777a0_71;
v0x1397777a0_72 .array/port v0x1397777a0, 72;
v0x1397777a0_73 .array/port v0x1397777a0, 73;
v0x1397777a0_74 .array/port v0x1397777a0, 74;
v0x1397777a0_75 .array/port v0x1397777a0, 75;
E_0x139776f10/19 .event edge, v0x1397777a0_72, v0x1397777a0_73, v0x1397777a0_74, v0x1397777a0_75;
v0x1397777a0_76 .array/port v0x1397777a0, 76;
v0x1397777a0_77 .array/port v0x1397777a0, 77;
v0x1397777a0_78 .array/port v0x1397777a0, 78;
v0x1397777a0_79 .array/port v0x1397777a0, 79;
E_0x139776f10/20 .event edge, v0x1397777a0_76, v0x1397777a0_77, v0x1397777a0_78, v0x1397777a0_79;
v0x1397777a0_80 .array/port v0x1397777a0, 80;
v0x1397777a0_81 .array/port v0x1397777a0, 81;
v0x1397777a0_82 .array/port v0x1397777a0, 82;
v0x1397777a0_83 .array/port v0x1397777a0, 83;
E_0x139776f10/21 .event edge, v0x1397777a0_80, v0x1397777a0_81, v0x1397777a0_82, v0x1397777a0_83;
v0x1397777a0_84 .array/port v0x1397777a0, 84;
v0x1397777a0_85 .array/port v0x1397777a0, 85;
v0x1397777a0_86 .array/port v0x1397777a0, 86;
v0x1397777a0_87 .array/port v0x1397777a0, 87;
E_0x139776f10/22 .event edge, v0x1397777a0_84, v0x1397777a0_85, v0x1397777a0_86, v0x1397777a0_87;
v0x1397777a0_88 .array/port v0x1397777a0, 88;
v0x1397777a0_89 .array/port v0x1397777a0, 89;
v0x1397777a0_90 .array/port v0x1397777a0, 90;
v0x1397777a0_91 .array/port v0x1397777a0, 91;
E_0x139776f10/23 .event edge, v0x1397777a0_88, v0x1397777a0_89, v0x1397777a0_90, v0x1397777a0_91;
v0x1397777a0_92 .array/port v0x1397777a0, 92;
v0x1397777a0_93 .array/port v0x1397777a0, 93;
v0x1397777a0_94 .array/port v0x1397777a0, 94;
v0x1397777a0_95 .array/port v0x1397777a0, 95;
E_0x139776f10/24 .event edge, v0x1397777a0_92, v0x1397777a0_93, v0x1397777a0_94, v0x1397777a0_95;
v0x1397777a0_96 .array/port v0x1397777a0, 96;
v0x1397777a0_97 .array/port v0x1397777a0, 97;
v0x1397777a0_98 .array/port v0x1397777a0, 98;
v0x1397777a0_99 .array/port v0x1397777a0, 99;
E_0x139776f10/25 .event edge, v0x1397777a0_96, v0x1397777a0_97, v0x1397777a0_98, v0x1397777a0_99;
v0x1397777a0_100 .array/port v0x1397777a0, 100;
v0x1397777a0_101 .array/port v0x1397777a0, 101;
v0x1397777a0_102 .array/port v0x1397777a0, 102;
v0x1397777a0_103 .array/port v0x1397777a0, 103;
E_0x139776f10/26 .event edge, v0x1397777a0_100, v0x1397777a0_101, v0x1397777a0_102, v0x1397777a0_103;
v0x1397777a0_104 .array/port v0x1397777a0, 104;
v0x1397777a0_105 .array/port v0x1397777a0, 105;
v0x1397777a0_106 .array/port v0x1397777a0, 106;
v0x1397777a0_107 .array/port v0x1397777a0, 107;
E_0x139776f10/27 .event edge, v0x1397777a0_104, v0x1397777a0_105, v0x1397777a0_106, v0x1397777a0_107;
v0x1397777a0_108 .array/port v0x1397777a0, 108;
v0x1397777a0_109 .array/port v0x1397777a0, 109;
v0x1397777a0_110 .array/port v0x1397777a0, 110;
v0x1397777a0_111 .array/port v0x1397777a0, 111;
E_0x139776f10/28 .event edge, v0x1397777a0_108, v0x1397777a0_109, v0x1397777a0_110, v0x1397777a0_111;
v0x1397777a0_112 .array/port v0x1397777a0, 112;
v0x1397777a0_113 .array/port v0x1397777a0, 113;
v0x1397777a0_114 .array/port v0x1397777a0, 114;
v0x1397777a0_115 .array/port v0x1397777a0, 115;
E_0x139776f10/29 .event edge, v0x1397777a0_112, v0x1397777a0_113, v0x1397777a0_114, v0x1397777a0_115;
v0x1397777a0_116 .array/port v0x1397777a0, 116;
v0x1397777a0_117 .array/port v0x1397777a0, 117;
v0x1397777a0_118 .array/port v0x1397777a0, 118;
v0x1397777a0_119 .array/port v0x1397777a0, 119;
E_0x139776f10/30 .event edge, v0x1397777a0_116, v0x1397777a0_117, v0x1397777a0_118, v0x1397777a0_119;
v0x1397777a0_120 .array/port v0x1397777a0, 120;
v0x1397777a0_121 .array/port v0x1397777a0, 121;
v0x1397777a0_122 .array/port v0x1397777a0, 122;
v0x1397777a0_123 .array/port v0x1397777a0, 123;
E_0x139776f10/31 .event edge, v0x1397777a0_120, v0x1397777a0_121, v0x1397777a0_122, v0x1397777a0_123;
v0x1397777a0_124 .array/port v0x1397777a0, 124;
v0x1397777a0_125 .array/port v0x1397777a0, 125;
v0x1397777a0_126 .array/port v0x1397777a0, 126;
v0x1397777a0_127 .array/port v0x1397777a0, 127;
E_0x139776f10/32 .event edge, v0x1397777a0_124, v0x1397777a0_125, v0x1397777a0_126, v0x1397777a0_127;
v0x1397777a0_128 .array/port v0x1397777a0, 128;
v0x1397777a0_129 .array/port v0x1397777a0, 129;
v0x1397777a0_130 .array/port v0x1397777a0, 130;
v0x1397777a0_131 .array/port v0x1397777a0, 131;
E_0x139776f10/33 .event edge, v0x1397777a0_128, v0x1397777a0_129, v0x1397777a0_130, v0x1397777a0_131;
v0x1397777a0_132 .array/port v0x1397777a0, 132;
v0x1397777a0_133 .array/port v0x1397777a0, 133;
v0x1397777a0_134 .array/port v0x1397777a0, 134;
v0x1397777a0_135 .array/port v0x1397777a0, 135;
E_0x139776f10/34 .event edge, v0x1397777a0_132, v0x1397777a0_133, v0x1397777a0_134, v0x1397777a0_135;
v0x1397777a0_136 .array/port v0x1397777a0, 136;
v0x1397777a0_137 .array/port v0x1397777a0, 137;
v0x1397777a0_138 .array/port v0x1397777a0, 138;
v0x1397777a0_139 .array/port v0x1397777a0, 139;
E_0x139776f10/35 .event edge, v0x1397777a0_136, v0x1397777a0_137, v0x1397777a0_138, v0x1397777a0_139;
v0x1397777a0_140 .array/port v0x1397777a0, 140;
v0x1397777a0_141 .array/port v0x1397777a0, 141;
v0x1397777a0_142 .array/port v0x1397777a0, 142;
v0x1397777a0_143 .array/port v0x1397777a0, 143;
E_0x139776f10/36 .event edge, v0x1397777a0_140, v0x1397777a0_141, v0x1397777a0_142, v0x1397777a0_143;
v0x1397777a0_144 .array/port v0x1397777a0, 144;
v0x1397777a0_145 .array/port v0x1397777a0, 145;
v0x1397777a0_146 .array/port v0x1397777a0, 146;
v0x1397777a0_147 .array/port v0x1397777a0, 147;
E_0x139776f10/37 .event edge, v0x1397777a0_144, v0x1397777a0_145, v0x1397777a0_146, v0x1397777a0_147;
v0x1397777a0_148 .array/port v0x1397777a0, 148;
v0x1397777a0_149 .array/port v0x1397777a0, 149;
v0x1397777a0_150 .array/port v0x1397777a0, 150;
v0x1397777a0_151 .array/port v0x1397777a0, 151;
E_0x139776f10/38 .event edge, v0x1397777a0_148, v0x1397777a0_149, v0x1397777a0_150, v0x1397777a0_151;
v0x1397777a0_152 .array/port v0x1397777a0, 152;
v0x1397777a0_153 .array/port v0x1397777a0, 153;
v0x1397777a0_154 .array/port v0x1397777a0, 154;
v0x1397777a0_155 .array/port v0x1397777a0, 155;
E_0x139776f10/39 .event edge, v0x1397777a0_152, v0x1397777a0_153, v0x1397777a0_154, v0x1397777a0_155;
v0x1397777a0_156 .array/port v0x1397777a0, 156;
v0x1397777a0_157 .array/port v0x1397777a0, 157;
v0x1397777a0_158 .array/port v0x1397777a0, 158;
v0x1397777a0_159 .array/port v0x1397777a0, 159;
E_0x139776f10/40 .event edge, v0x1397777a0_156, v0x1397777a0_157, v0x1397777a0_158, v0x1397777a0_159;
v0x1397777a0_160 .array/port v0x1397777a0, 160;
v0x1397777a0_161 .array/port v0x1397777a0, 161;
v0x1397777a0_162 .array/port v0x1397777a0, 162;
v0x1397777a0_163 .array/port v0x1397777a0, 163;
E_0x139776f10/41 .event edge, v0x1397777a0_160, v0x1397777a0_161, v0x1397777a0_162, v0x1397777a0_163;
v0x1397777a0_164 .array/port v0x1397777a0, 164;
v0x1397777a0_165 .array/port v0x1397777a0, 165;
v0x1397777a0_166 .array/port v0x1397777a0, 166;
v0x1397777a0_167 .array/port v0x1397777a0, 167;
E_0x139776f10/42 .event edge, v0x1397777a0_164, v0x1397777a0_165, v0x1397777a0_166, v0x1397777a0_167;
v0x1397777a0_168 .array/port v0x1397777a0, 168;
v0x1397777a0_169 .array/port v0x1397777a0, 169;
v0x1397777a0_170 .array/port v0x1397777a0, 170;
v0x1397777a0_171 .array/port v0x1397777a0, 171;
E_0x139776f10/43 .event edge, v0x1397777a0_168, v0x1397777a0_169, v0x1397777a0_170, v0x1397777a0_171;
v0x1397777a0_172 .array/port v0x1397777a0, 172;
v0x1397777a0_173 .array/port v0x1397777a0, 173;
v0x1397777a0_174 .array/port v0x1397777a0, 174;
v0x1397777a0_175 .array/port v0x1397777a0, 175;
E_0x139776f10/44 .event edge, v0x1397777a0_172, v0x1397777a0_173, v0x1397777a0_174, v0x1397777a0_175;
v0x1397777a0_176 .array/port v0x1397777a0, 176;
v0x1397777a0_177 .array/port v0x1397777a0, 177;
v0x1397777a0_178 .array/port v0x1397777a0, 178;
v0x1397777a0_179 .array/port v0x1397777a0, 179;
E_0x139776f10/45 .event edge, v0x1397777a0_176, v0x1397777a0_177, v0x1397777a0_178, v0x1397777a0_179;
v0x1397777a0_180 .array/port v0x1397777a0, 180;
v0x1397777a0_181 .array/port v0x1397777a0, 181;
v0x1397777a0_182 .array/port v0x1397777a0, 182;
v0x1397777a0_183 .array/port v0x1397777a0, 183;
E_0x139776f10/46 .event edge, v0x1397777a0_180, v0x1397777a0_181, v0x1397777a0_182, v0x1397777a0_183;
v0x1397777a0_184 .array/port v0x1397777a0, 184;
v0x1397777a0_185 .array/port v0x1397777a0, 185;
v0x1397777a0_186 .array/port v0x1397777a0, 186;
v0x1397777a0_187 .array/port v0x1397777a0, 187;
E_0x139776f10/47 .event edge, v0x1397777a0_184, v0x1397777a0_185, v0x1397777a0_186, v0x1397777a0_187;
v0x1397777a0_188 .array/port v0x1397777a0, 188;
v0x1397777a0_189 .array/port v0x1397777a0, 189;
v0x1397777a0_190 .array/port v0x1397777a0, 190;
v0x1397777a0_191 .array/port v0x1397777a0, 191;
E_0x139776f10/48 .event edge, v0x1397777a0_188, v0x1397777a0_189, v0x1397777a0_190, v0x1397777a0_191;
v0x1397777a0_192 .array/port v0x1397777a0, 192;
v0x1397777a0_193 .array/port v0x1397777a0, 193;
v0x1397777a0_194 .array/port v0x1397777a0, 194;
v0x1397777a0_195 .array/port v0x1397777a0, 195;
E_0x139776f10/49 .event edge, v0x1397777a0_192, v0x1397777a0_193, v0x1397777a0_194, v0x1397777a0_195;
v0x1397777a0_196 .array/port v0x1397777a0, 196;
v0x1397777a0_197 .array/port v0x1397777a0, 197;
v0x1397777a0_198 .array/port v0x1397777a0, 198;
v0x1397777a0_199 .array/port v0x1397777a0, 199;
E_0x139776f10/50 .event edge, v0x1397777a0_196, v0x1397777a0_197, v0x1397777a0_198, v0x1397777a0_199;
v0x1397777a0_200 .array/port v0x1397777a0, 200;
v0x1397777a0_201 .array/port v0x1397777a0, 201;
v0x1397777a0_202 .array/port v0x1397777a0, 202;
v0x1397777a0_203 .array/port v0x1397777a0, 203;
E_0x139776f10/51 .event edge, v0x1397777a0_200, v0x1397777a0_201, v0x1397777a0_202, v0x1397777a0_203;
v0x1397777a0_204 .array/port v0x1397777a0, 204;
v0x1397777a0_205 .array/port v0x1397777a0, 205;
v0x1397777a0_206 .array/port v0x1397777a0, 206;
v0x1397777a0_207 .array/port v0x1397777a0, 207;
E_0x139776f10/52 .event edge, v0x1397777a0_204, v0x1397777a0_205, v0x1397777a0_206, v0x1397777a0_207;
v0x1397777a0_208 .array/port v0x1397777a0, 208;
v0x1397777a0_209 .array/port v0x1397777a0, 209;
v0x1397777a0_210 .array/port v0x1397777a0, 210;
v0x1397777a0_211 .array/port v0x1397777a0, 211;
E_0x139776f10/53 .event edge, v0x1397777a0_208, v0x1397777a0_209, v0x1397777a0_210, v0x1397777a0_211;
v0x1397777a0_212 .array/port v0x1397777a0, 212;
v0x1397777a0_213 .array/port v0x1397777a0, 213;
v0x1397777a0_214 .array/port v0x1397777a0, 214;
v0x1397777a0_215 .array/port v0x1397777a0, 215;
E_0x139776f10/54 .event edge, v0x1397777a0_212, v0x1397777a0_213, v0x1397777a0_214, v0x1397777a0_215;
v0x1397777a0_216 .array/port v0x1397777a0, 216;
v0x1397777a0_217 .array/port v0x1397777a0, 217;
v0x1397777a0_218 .array/port v0x1397777a0, 218;
v0x1397777a0_219 .array/port v0x1397777a0, 219;
E_0x139776f10/55 .event edge, v0x1397777a0_216, v0x1397777a0_217, v0x1397777a0_218, v0x1397777a0_219;
v0x1397777a0_220 .array/port v0x1397777a0, 220;
v0x1397777a0_221 .array/port v0x1397777a0, 221;
v0x1397777a0_222 .array/port v0x1397777a0, 222;
v0x1397777a0_223 .array/port v0x1397777a0, 223;
E_0x139776f10/56 .event edge, v0x1397777a0_220, v0x1397777a0_221, v0x1397777a0_222, v0x1397777a0_223;
v0x1397777a0_224 .array/port v0x1397777a0, 224;
v0x1397777a0_225 .array/port v0x1397777a0, 225;
v0x1397777a0_226 .array/port v0x1397777a0, 226;
v0x1397777a0_227 .array/port v0x1397777a0, 227;
E_0x139776f10/57 .event edge, v0x1397777a0_224, v0x1397777a0_225, v0x1397777a0_226, v0x1397777a0_227;
v0x1397777a0_228 .array/port v0x1397777a0, 228;
v0x1397777a0_229 .array/port v0x1397777a0, 229;
v0x1397777a0_230 .array/port v0x1397777a0, 230;
v0x1397777a0_231 .array/port v0x1397777a0, 231;
E_0x139776f10/58 .event edge, v0x1397777a0_228, v0x1397777a0_229, v0x1397777a0_230, v0x1397777a0_231;
v0x1397777a0_232 .array/port v0x1397777a0, 232;
v0x1397777a0_233 .array/port v0x1397777a0, 233;
v0x1397777a0_234 .array/port v0x1397777a0, 234;
v0x1397777a0_235 .array/port v0x1397777a0, 235;
E_0x139776f10/59 .event edge, v0x1397777a0_232, v0x1397777a0_233, v0x1397777a0_234, v0x1397777a0_235;
v0x1397777a0_236 .array/port v0x1397777a0, 236;
v0x1397777a0_237 .array/port v0x1397777a0, 237;
v0x1397777a0_238 .array/port v0x1397777a0, 238;
v0x1397777a0_239 .array/port v0x1397777a0, 239;
E_0x139776f10/60 .event edge, v0x1397777a0_236, v0x1397777a0_237, v0x1397777a0_238, v0x1397777a0_239;
v0x1397777a0_240 .array/port v0x1397777a0, 240;
v0x1397777a0_241 .array/port v0x1397777a0, 241;
v0x1397777a0_242 .array/port v0x1397777a0, 242;
v0x1397777a0_243 .array/port v0x1397777a0, 243;
E_0x139776f10/61 .event edge, v0x1397777a0_240, v0x1397777a0_241, v0x1397777a0_242, v0x1397777a0_243;
v0x1397777a0_244 .array/port v0x1397777a0, 244;
v0x1397777a0_245 .array/port v0x1397777a0, 245;
v0x1397777a0_246 .array/port v0x1397777a0, 246;
v0x1397777a0_247 .array/port v0x1397777a0, 247;
E_0x139776f10/62 .event edge, v0x1397777a0_244, v0x1397777a0_245, v0x1397777a0_246, v0x1397777a0_247;
v0x1397777a0_248 .array/port v0x1397777a0, 248;
v0x1397777a0_249 .array/port v0x1397777a0, 249;
v0x1397777a0_250 .array/port v0x1397777a0, 250;
v0x1397777a0_251 .array/port v0x1397777a0, 251;
E_0x139776f10/63 .event edge, v0x1397777a0_248, v0x1397777a0_249, v0x1397777a0_250, v0x1397777a0_251;
v0x1397777a0_252 .array/port v0x1397777a0, 252;
v0x1397777a0_253 .array/port v0x1397777a0, 253;
v0x1397777a0_254 .array/port v0x1397777a0, 254;
v0x1397777a0_255 .array/port v0x1397777a0, 255;
E_0x139776f10/64 .event edge, v0x1397777a0_252, v0x1397777a0_253, v0x1397777a0_254, v0x1397777a0_255;
E_0x139776f10 .event/or E_0x139776f10/0, E_0x139776f10/1, E_0x139776f10/2, E_0x139776f10/3, E_0x139776f10/4, E_0x139776f10/5, E_0x139776f10/6, E_0x139776f10/7, E_0x139776f10/8, E_0x139776f10/9, E_0x139776f10/10, E_0x139776f10/11, E_0x139776f10/12, E_0x139776f10/13, E_0x139776f10/14, E_0x139776f10/15, E_0x139776f10/16, E_0x139776f10/17, E_0x139776f10/18, E_0x139776f10/19, E_0x139776f10/20, E_0x139776f10/21, E_0x139776f10/22, E_0x139776f10/23, E_0x139776f10/24, E_0x139776f10/25, E_0x139776f10/26, E_0x139776f10/27, E_0x139776f10/28, E_0x139776f10/29, E_0x139776f10/30, E_0x139776f10/31, E_0x139776f10/32, E_0x139776f10/33, E_0x139776f10/34, E_0x139776f10/35, E_0x139776f10/36, E_0x139776f10/37, E_0x139776f10/38, E_0x139776f10/39, E_0x139776f10/40, E_0x139776f10/41, E_0x139776f10/42, E_0x139776f10/43, E_0x139776f10/44, E_0x139776f10/45, E_0x139776f10/46, E_0x139776f10/47, E_0x139776f10/48, E_0x139776f10/49, E_0x139776f10/50, E_0x139776f10/51, E_0x139776f10/52, E_0x139776f10/53, E_0x139776f10/54, E_0x139776f10/55, E_0x139776f10/56, E_0x139776f10/57, E_0x139776f10/58, E_0x139776f10/59, E_0x139776f10/60, E_0x139776f10/61, E_0x139776f10/62, E_0x139776f10/63, E_0x139776f10/64;
L_0x13977f960 .array/port v0x1397777a0, L_0x13977fa00;
L_0x13977fa00 .concat [ 8 2 0 0], L_0x13977f4d0, L_0x140088010;
S_0x139776f40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 27, 7 27 0, S_0x139776cd0;
 .timescale 0 0;
v0x139777110_0 .var/i "i", 31 0;
S_0x1397793c0 .scope module, "of" "operand_fetch" 2 63, 8 3 0, S_0x13974edb0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "IF_output";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 2 "stalling_control_signal";
    .port_info 3 /OUTPUT 157 "OF_output";
L_0x13977d8a0 .functor BUFZ 64, v0x13977b520_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x13977d930 .functor BUFZ 4, v0x13977b640_0, C4<0000>, C4<0000>, C4<0000>;
L_0x13977d9e0 .functor BUFZ 1, v0x13977b0c0_0, C4<0>, C4<0>, C4<0>;
L_0x13977e230 .functor BUFZ 64, v0x13977a040_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x13977e2a0 .functor BUFZ 64, v0x13977a290_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x13977e360 .functor BUFZ 1, L_0x13977dc40, C4<0>, C4<0>, C4<0>;
v0x13977a690_0 .net "Control_rod", 9 0, L_0x13977dab0;  1 drivers
v0x13977a720_0 .var "Control_rod_reg", 9 0;
v0x13977a7b0_0 .net "Flag", 0 0, L_0x13977dc40;  1 drivers
v0x13977a840_0 .net "IF_output", 23 0, v0x13977ccc0_0;  1 drivers
v0x13977a8e0_0 .var "IF_output_reg", 23 0;
v0x13977a9d0_0 .net "OF_output", 156 0, L_0x13977e4d0;  alias, 1 drivers
v0x13977aa80_0 .net *"_ivl_15", 7 0, L_0x13977e080;  1 drivers
v0x13977ab30_0 .net *"_ivl_19", 7 0, L_0x13977e120;  1 drivers
v0x13977abe0_0 .net *"_ivl_23", 63 0, L_0x13977e230;  1 drivers
v0x13977acf0_0 .net *"_ivl_27", 63 0, L_0x13977e2a0;  1 drivers
v0x13977ada0_0 .net *"_ivl_31", 0 0, L_0x13977e360;  1 drivers
v0x13977ae50_0 .net *"_ivl_35", 7 0, L_0x13977e3d0;  1 drivers
v0x13977af00_0 .net *"_ivl_40", 3 0, v0x13977b400_0;  1 drivers
v0x13977afb0_0 .net "clk", 0 0, v0x13977d000_0;  alias, 1 drivers
v0x13977b0c0_0 .var "is_write", 0 0;
v0x13977b150_0 .net "is_write_wire", 0 0, L_0x13977d9e0;  1 drivers
v0x13977b1e0_0 .net "reg1_data", 63 0, v0x13977a040_0;  1 drivers
v0x13977b370_0 .net "reg2_data", 63 0, v0x13977a290_0;  1 drivers
v0x13977b400_0 .var "register_to_be_written", 3 0;
v0x13977b490_0 .net "stalling_control_signal", 1 0, L_0x13977e860;  alias, 1 drivers
v0x13977b520_0 .var "write_data", 63 0;
v0x13977b5b0_0 .net "write_data_wire", 63 0, L_0x13977d8a0;  1 drivers
v0x13977b640_0 .var "write_port_address", 3 0;
v0x13977b6d0_0 .net "write_port_address_wire", 3 0, L_0x13977d930;  1 drivers
L_0x13977db60 .part v0x13977ccc0_0, 8, 4;
L_0x13977de80 .part v0x13977ccc0_0, 12, 4;
L_0x13977df20 .part v0x13977ccc0_0, 16, 4;
L_0x13977e080 .part v0x13977a720_0, 0, 8;
L_0x13977e120 .part v0x13977a8e0_0, 0, 8;
L_0x13977e3d0 .part v0x13977a8e0_0, 16, 8;
LS_0x13977e4d0_0_0 .concat8 [ 8 8 64 64], L_0x13977e080, L_0x13977e120, L_0x13977e230, L_0x13977e2a0;
LS_0x13977e4d0_0_4 .concat8 [ 1 8 4 0], L_0x13977e360, L_0x13977e3d0, v0x13977b400_0;
L_0x13977e4d0 .concat8 [ 144 13 0 0], LS_0x13977e4d0_0_0, LS_0x13977e4d0_0_4;
L_0x13977e860 .part v0x13977a720_0, 8, 2;
S_0x1397795e0 .scope module, "cu" "control_unit" 8 38, 9 1 0, S_0x1397793c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 10 "control_rod";
L_0x13977dab0 .functor BUFZ 10, v0x139779900_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x139779840_0 .net "control_rod", 9 0, L_0x13977dab0;  alias, 1 drivers
v0x139779900_0 .var "cu_reg", 9 0;
v0x1397799b0_0 .net "opcode", 3 0, L_0x13977db60;  1 drivers
E_0x1397797f0 .event edge, v0x1397799b0_0;
S_0x139779aa0 .scope module, "rf" "register_file" 8 40, 10 1 0, S_0x1397793c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "reg1_read_address";
    .port_info 1 /INPUT 4 "reg2_read_address";
    .port_info 2 /INPUT 4 "write_port_address";
    .port_info 3 /INPUT 64 "write_data";
    .port_info 4 /INPUT 1 "is_write";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 64 "reg1_data";
    .port_info 7 /OUTPUT 64 "reg2_data";
    .port_info 8 /OUTPUT 1 "flag";
v0x139779d90_0 .net "clk", 0 0, v0x13977d000_0;  alias, 1 drivers
v0x139779e20_0 .net "flag", 0 0, L_0x13977dc40;  alias, 1 drivers
o0x140054090 .functor BUFZ 1, C4<z>; HiZ drive
v0x139779ed0_0 .net "is_write", 0 0, o0x140054090;  0 drivers
v0x139779f90_0 .net "reg1_data", 63 0, v0x13977a040_0;  alias, 1 drivers
v0x13977a040_0 .var "reg1_data_temp", 63 0;
v0x13977a130_0 .net "reg1_read_address", 3 0, L_0x13977de80;  1 drivers
v0x13977a1e0_0 .net "reg2_data", 63 0, v0x13977a290_0;  alias, 1 drivers
v0x13977a290_0 .var "reg2_data_temp", 63 0;
v0x13977a340_0 .net "reg2_read_address", 3 0, L_0x13977df20;  1 drivers
o0x1400541e0 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13977a450_0 .net "write_data", 63 0, o0x1400541e0;  0 drivers
o0x140054210 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x13977a500_0 .net "write_port_address", 3 0, o0x140054210;  0 drivers
v0x13977d120_15 .array/port v0x13977d120, 15;
L_0x13977dc40 .part v0x13977d120_15, 0, 1;
S_0x13977b7e0 .scope module, "rw" "register_write" 2 102, 11 7 0, S_0x13974edb0;
 .timescale 0 0;
    .port_info 0 /INPUT 69 "reg_address_and_Value_with_is_write";
    .port_info 1 /INPUT 1 "clk";
v0x13977c5d0_0 .net "clk", 0 0, v0x13977d000_0;  alias, 1 drivers
v0x13977c660_0 .var "is_write", 0 0;
v0x13977c6f0_0 .var "reg_address", 3 0;
v0x13977c780_0 .net "reg_address_and_Value_with_is_write", 68 0, v0x13977cd70_0;  1 drivers
v0x13977c810_0 .var "value", 63 0;
S_0x13977b9e0 .scope module, "rf" "register_file" 11 15, 10 1 0, S_0x13977b7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "reg1_read_address";
    .port_info 1 /INPUT 4 "reg2_read_address";
    .port_info 2 /INPUT 4 "write_port_address";
    .port_info 3 /INPUT 64 "write_data";
    .port_info 4 /INPUT 1 "is_write";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 64 "reg1_data";
    .port_info 7 /OUTPUT 64 "reg2_data";
    .port_info 8 /OUTPUT 1 "flag";
L_0x139780000 .functor BUFZ 64, v0x13977bf80_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x139780090 .functor BUFZ 64, v0x13977c1d0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x13977bce0_0 .net "clk", 0 0, v0x13977d000_0;  alias, 1 drivers
v0x13977bd80_0 .net "flag", 0 0, L_0x13977ff20;  1 drivers
v0x13977be20_0 .net "is_write", 0 0, v0x13977c660_0;  1 drivers
v0x13977bed0_0 .net "reg1_data", 63 0, L_0x139780000;  1 drivers
v0x13977bf80_0 .var "reg1_data_temp", 63 0;
o0x140054900 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x13977c070_0 .net "reg1_read_address", 3 0, o0x140054900;  0 drivers
v0x13977c120_0 .net "reg2_data", 63 0, L_0x139780090;  1 drivers
v0x13977c1d0_0 .var "reg2_data_temp", 63 0;
o0x140054990 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x13977c280_0 .net "reg2_read_address", 3 0, o0x140054990;  0 drivers
v0x13977c390_0 .net "write_data", 63 0, v0x13977c810_0;  1 drivers
v0x13977c440_0 .net "write_port_address", 3 0, v0x13977c6f0_0;  1 drivers
L_0x13977ff20 .part v0x13977d120_15, 0, 1;
    .scope S_0x1397757b0;
T_0 ;
    %wait E_0x1397759a0;
    %vpi_func 5 19 "$fopen" 32, "./Instruction_Memory.txt", "r" {0 0 0};
    %store/vec4 v0x139775fd0_0, 0, 32;
    %fork t_1, S_0x1397759f0;
    %jmp t_0;
    .scope S_0x1397759f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x139775e50_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x139775e50_0;
    %load/vec4 v0x139776140_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %fork t_3, S_0x139775bc0;
    %jmp t_2;
    .scope S_0x139775bc0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x139775d90_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x139775d90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %vpi_func 5 22 "$fgetc" 32, v0x139775fd0_0 {0 0 0};
    %subi 48, 0, 32;
    %pad/s 8;
    %store/vec4 v0x139775f10_0, 0, 8;
    %load/vec4 v0x139775f10_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x139775d90_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x1397761f0_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x139775d90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x139775d90_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0x1397759f0;
t_2 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x139775e50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x139775e50_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x1397757b0;
t_0 %join;
    %vpi_call 5 26 "$fclose", v0x139775fd0_0 {0 0 0};
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1397755f0;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1397766b0_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x1397755f0;
T_2 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1397765c0_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x1397755f0;
T_3 ;
    %wait E_0x139773ec0;
    %load/vec4 v0x1397769d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x1397763c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1397766b0_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1397766b0_0;
    %load/vec4 v0x1397765c0_0;
    %add;
    %store/vec4 v0x1397766b0_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1397795e0;
T_4 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x139779900_0, 0, 10;
    %end;
    .thread T_4;
    .scope S_0x1397795e0;
T_5 ;
    %wait E_0x1397797f0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x139779900_0, 0, 10;
    %load/vec4 v0x1397799b0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x1397799b0_0;
    %parti/s 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x139779900_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x139779900_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x139779900_0, 4, 1;
    %load/vec4 v0x1397799b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x1397799b0_0;
    %parti/s 1, 0, 2;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x139779900_0, 4, 1;
T_5.2 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1397799b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1397799b0_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x1397799b0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x139779900_0, 4, 1;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x139779900_0, 4, 1;
T_5.7 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x1397799b0_0;
    %parti/s 3, 0, 2;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x139779900_0, 4, 3;
    %load/vec4 v0x1397799b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x139779900_0, 4, 1;
T_5.8 ;
T_5.5 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x139779aa0;
T_6 ;
    %wait E_0x139773ec0;
    %load/vec4 v0x13977a130_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x13977d120, 4;
    %store/vec4 v0x13977a040_0, 0, 64;
    %load/vec4 v0x13977a340_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x13977d120, 4;
    %store/vec4 v0x13977a290_0, 0, 64;
    %load/vec4 v0x139779ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x13977a450_0;
    %load/vec4 v0x13977a500_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x13977d120, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1397793c0;
T_7 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13977b520_0, 0, 64;
    %end;
    .thread T_7;
    .scope S_0x1397793c0;
T_8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13977b640_0, 0, 4;
    %end;
    .thread T_8;
    .scope S_0x1397793c0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13977b0c0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x1397793c0;
T_10 ;
    %wait E_0x139773ec0;
    %load/vec4 v0x13977a690_0;
    %store/vec4 v0x13977a720_0, 0, 10;
    %load/vec4 v0x13977a840_0;
    %store/vec4 v0x13977a8e0_0, 0, 24;
    %load/vec4 v0x13977a840_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x13977b400_0, 0, 4;
    %load/vec4 v0x13977a690_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x13977a690_0;
    %parti/s 1, 1, 2;
    %or;
    %load/vec4 v0x13977a690_0;
    %parti/s 1, 2, 3;
    %or;
    %load/vec4 v0x13977a840_0;
    %parti/s 4, 8, 5;
    %pushi/vec4 3, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x13977a840_0;
    %parti/s 4, 20, 6;
    %store/vec4 v0x13977b400_0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x139773c60;
T_11 ;
    %wait E_0x139773ec0;
    %load/vec4 v0x139774070_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x139774c40_0, 0, 8;
    %load/vec4 v0x139774c40_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0x139774f70_0, 0, 1;
    %load/vec4 v0x139774c40_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x139775220_0, 0, 3;
    %load/vec4 v0x139774c40_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x139774d80_0;
    %and;
    %load/vec4 v0x139774c40_0;
    %parti/s 1, 7, 4;
    %or;
    %store/vec4 v0x139774ed0_0, 0, 1;
    %load/vec4 v0x139774c40_0;
    %store/vec4 v0x139774cd0_0, 0, 8;
    %load/vec4 v0x139774800_0;
    %store/vec4 v0x1397748b0_0, 0, 8;
    %load/vec4 v0x1397752d0_0;
    %store/vec4 v0x139775380_0, 0, 4;
    %load/vec4 v0x139774130_0;
    %pad/u 9;
    %load/vec4 v0x139774800_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x139775430_0, 0, 9;
    %load/vec4 v0x139775430_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x139774960_0, 0, 8;
    %load/vec4 v0x1397750c0_0;
    %addi 1, 0, 64;
    %store/vec4 v0x139774e20_0, 0, 64;
    %load/vec4 v0x1397750c0_0;
    %load/vec4 v0x139775170_0;
    %add;
    %store/vec4 v0x139774750_0, 0, 64;
    %load/vec4 v0x1397750c0_0;
    %load/vec4 v0x139775170_0;
    %mul;
    %store/vec4 v0x139775010_0, 0, 64;
    %load/vec4 v0x1397750c0_0;
    %load/vec4 v0x139775170_0;
    %xor;
    %store/vec4 v0x1397741e0_0, 0, 64;
    %load/vec4 v0x1397741e0_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x139774ab0_0, 0, 64;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x139774ab0_0, 0, 64;
T_11.1 ;
    %load/vec4 v0x139775220_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x139774750_0;
    %store/vec4 v0x1397754e0_0, 0, 64;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x139775220_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x139775010_0;
    %store/vec4 v0x1397754e0_0, 0, 64;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x139775220_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v0x1397741e0_0;
    %store/vec4 v0x1397754e0_0, 0, 64;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x139775220_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_11.8, 4;
    %load/vec4 v0x139774e20_0;
    %store/vec4 v0x1397754e0_0, 0, 64;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x139775220_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_11.10, 4;
    %load/vec4 v0x139774ab0_0;
    %store/vec4 v0x1397754e0_0, 0, 64;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x1397754e0_0, 0, 64;
T_11.11 ;
T_11.9 ;
T_11.7 ;
T_11.5 ;
T_11.3 ;
    %load/vec4 v0x139774f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %load/vec4 v0x1397750c0_0;
    %store/vec4 v0x1397754e0_0, 0, 64;
T_11.12 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x139776cd0;
T_12 ;
    %vpi_call 7 20 "$readmemb", "./Data_Memory.txt", v0x1397777a0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x139776cd0;
T_13 ;
    %wait E_0x139776f10;
    %load/vec4 v0x1397775a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1397774b0_0;
    %load/vec4 v0x139777640_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1397777a0, 0, 4;
    %vpi_func 7 26 "$fopen" 32, "./Data_Memory.txt", "r+" {0 0 0};
    %store/vec4 v0x139777400_0, 0, 32;
    %fork t_5, S_0x139776f40;
    %jmp t_4;
    .scope S_0x139776f40;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x139777110_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x139777110_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_13.3, 5;
    %vpi_call 7 28 "$fdisplay", v0x139777400_0, "%b", &A<v0x1397777a0, v0x139777110_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x139777110_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x139777110_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_0x139776cd0;
t_4 %join;
    %vpi_call 7 30 "$fclose", v0x139777400_0 {0 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call 7 33 "$readmemb", "./Data_Memory.txt", v0x1397777a0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x139776a80;
T_14 ;
    %wait E_0x139773ec0;
    %load/vec4 v0x139779170_0;
    %store/vec4 v0x139779210_0, 0, 1;
    %load/vec4 v0x139778990_0;
    %parti/s 4, 75, 8;
    %store/vec4 v0x139778af0_0, 0, 4;
    %load/vec4 v0x139779020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x139778a20_0;
    %assign/vec4 v0x139778b80_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x139778c70_0;
    %assign/vec4 v0x139778b80_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x13977b9e0;
T_15 ;
    %wait E_0x139773ec0;
    %load/vec4 v0x13977c070_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x13977d120, 4;
    %store/vec4 v0x13977bf80_0, 0, 64;
    %load/vec4 v0x13977c280_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x13977d120, 4;
    %store/vec4 v0x13977c1d0_0, 0, 64;
    %load/vec4 v0x13977be20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x13977c390_0;
    %load/vec4 v0x13977c440_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x13977d120, 4, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x13977b7e0;
T_16 ;
    %wait E_0x139773ec0;
    %delay 1, 0;
    %load/vec4 v0x13977c780_0;
    %parti/s 4, 64, 8;
    %store/vec4 v0x13977c6f0_0, 0, 4;
    %load/vec4 v0x13977c780_0;
    %parti/s 64, 0, 2;
    %store/vec4 v0x13977c810_0, 0, 64;
    %load/vec4 v0x13977c780_0;
    %parti/s 1, 68, 8;
    %store/vec4 v0x13977c660_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x13974edb0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13977d000_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x13974edb0;
T_18 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13977d120, 4, 0;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13977d120, 4, 0;
    %pushi/vec4 2, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13977d120, 4, 0;
    %pushi/vec4 2, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13977d120, 4, 0;
    %pushi/vec4 4, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13977d120, 4, 0;
    %pushi/vec4 5, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13977d120, 4, 0;
    %pushi/vec4 6, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13977d120, 4, 0;
    %pushi/vec4 7, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13977d120, 4, 0;
    %pushi/vec4 8, 0, 64;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13977d120, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13977d120, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13977d120, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13977d120, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13977d120, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13977d120, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13977d120, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13977d120, 4, 0;
    %end;
    .thread T_18;
    .scope S_0x13974edb0;
T_19 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x13977ccc0_0, 0, 24;
    %pushi/vec4 0, 0, 157;
    %store/vec4 v0x13977ced0_0, 0, 157;
    %pushi/vec4 0, 0, 79;
    %store/vec4 v0x13977cb40_0, 0, 79;
    %pushi/vec4 0, 0, 69;
    %store/vec4 v0x13977cd70_0, 0, 69;
    %end;
    .thread T_19;
    .scope S_0x13974edb0;
T_20 ;
    %wait E_0x1397563d0;
    %load/vec4 v0x13977cbf0_0;
    %assign/vec4 v0x13977ccc0_0, 0;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x13974edb0;
T_21 ;
    %wait E_0x139761550;
    %load/vec4 v0x13977ce20_0;
    %assign/vec4 v0x13977ced0_0, 0;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x13974edb0;
T_22 ;
    %wait E_0x139761730;
    %load/vec4 v0x13977c900_0;
    %assign/vec4 v0x13977cb40_0, 0;
    %load/vec4 v0x13977c9c0_0;
    %assign/vec4 v0x13977ca70_0, 0;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x13974edb0;
T_23 ;
    %wait E_0x139767510;
    %load/vec4 v0x13977d090_0;
    %assign/vec4 v0x13977cd70_0, 0;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x13974edb0;
T_24 ;
    %wait E_0x139773ec0;
    %vpi_call 2 108 "$display", "IF Output : %b", v0x13977ccc0_0 {0 0 0};
    %vpi_call 2 109 "$display", "OF Output : %b", v0x13977ced0_0 {0 0 0};
    %vpi_call 2 110 "$display", "Ex Output : %b", v0x13977cb40_0 {0 0 0};
    %vpi_call 2 111 "$display", "Ma Output : %b", v0x13977cd70_0 {0 0 0};
    %vpi_call 2 112 "$display", "PC Output : %b", v0x13977ca70_0 {0 0 0};
    %jmp T_24;
    .thread T_24;
    .scope S_0x13974edb0;
T_25 ;
    %vpi_call 2 116 "$dumpfile", "ifofexmawb.vcd" {0 0 0};
    %vpi_call 2 117 "$dumpvars", 32'sb00000000000000000000000000000000, v0x13977d000_0 {0 0 0};
    %fork t_7, S_0x139752970;
    %jmp t_6;
    .scope S_0x139752970;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13976c070_0, 0, 32;
T_25.0 ;
    %load/vec4 v0x13976c070_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_25.1, 5;
    %vpi_call 2 118 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x13977d120, v0x13976c070_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13976c070_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x13976c070_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %end;
    .scope S_0x13974edb0;
t_6 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13977d000_0, 0, 1;
    %fork t_9, S_0x1397739e0;
    %jmp t_8;
    .scope S_0x1397739e0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x139773bb0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x139773bb0_0;
    %cmpi/s 900, 0, 32;
    %jmp/0xz T_25.3, 5;
    %delay 10, 0;
    %load/vec4 v0x13977d000_0;
    %inv;
    %store/vec4 v0x13977d000_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x139773bb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x139773bb0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %end;
    .scope S_0x13974edb0;
t_8 %join;
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./alu.v";
    "./instruction_fetch.v";
    "./instruction_memory.v";
    "./memory_access.v";
    "./data_memory.v";
    "./operand_fetch.v";
    "./control_unit.v";
    "./register_file.v";
    "./register_write.v";
