Analysis & Synthesis report for risac_soc
Fri Nov 15 21:10:04 2019
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Added for RAM Pass-Through Logic
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated
 18. Source assignments for risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0
 19. Source assignments for risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 20. Source assignments for risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 21. Source assignments for risac_soc_system:soc_system|risac_soc_system_cmd_xbar_demux:cmd_xbar_demux
 22. Source assignments for risac_soc_system:soc_system|risac_soc_system_cmd_xbar_demux_001:cmd_xbar_demux_001
 23. Source assignments for risac_soc_system:soc_system|risac_soc_system_rsp_xbar_demux:rsp_xbar_demux
 24. Source assignments for risac_soc_system:soc_system|risac_soc_system_cmd_xbar_demux:rsp_xbar_demux_001
 25. Source assignments for risac_soc_system:soc_system|risac_soc_system_cmd_xbar_demux:rsp_xbar_demux_002
 26. Source assignments for risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated
 27. Source assignments for risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_1|altsyncram_37i1:auto_generated
 28. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|risac_soc_system_Memory:memory
 29. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram
 30. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 31. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_merlin_master_translator:rv32i_core_instruction_master_translator
 32. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_merlin_master_translator:rv32i_core_data_master_translator
 33. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_merlin_slave_translator:memory_s1_translator
 34. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_merlin_slave_translator:ledr_s1_translator
 35. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator
 36. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_merlin_master_agent:rv32i_core_instruction_master_translator_avalon_universal_master_0_agent
 37. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_merlin_master_agent:rv32i_core_data_master_translator_avalon_universal_master_0_agent
 38. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent
 39. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 40. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 41. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_merlin_slave_agent:ledr_s1_translator_avalon_universal_slave_0_agent
 42. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_merlin_slave_agent:ledr_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 43. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 44. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_merlin_slave_agent:uart_0_s1_translator_avalon_universal_slave_0_agent
 45. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_merlin_slave_agent:uart_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 46. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 47. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|risac_soc_system_addr_router:addr_router|risac_soc_system_addr_router_default_decode:the_default_decode
 48. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|risac_soc_system_addr_router_001:addr_router_001|risac_soc_system_addr_router_001_default_decode:the_default_decode
 49. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|risac_soc_system_id_router:id_router|risac_soc_system_id_router_default_decode:the_default_decode
 50. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|risac_soc_system_id_router_001:id_router_001|risac_soc_system_id_router_001_default_decode:the_default_decode
 51. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|risac_soc_system_id_router_001:id_router_002|risac_soc_system_id_router_001_default_decode:the_default_decode
 52. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_reset_controller:rst_controller
 53. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 54. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
 55. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 56. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|risac_soc_system_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
 57. Parameter Settings for User Entity Instance: risac_soc_system:soc_system|risac_soc_system_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 58. Parameter Settings for Inferred Entity Instance: risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0
 59. Parameter Settings for Inferred Entity Instance: risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_1
 60. altsyncram Parameter Settings by Entity Instance
 61. Port Connectivity Checks: "risac_soc_system:soc_system|risac_soc_system_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 62. Port Connectivity Checks: "risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 63. Port Connectivity Checks: "risac_soc_system:soc_system|altera_reset_controller:rst_controller"
 64. Port Connectivity Checks: "risac_soc_system:soc_system|risac_soc_system_id_router_001:id_router_001|risac_soc_system_id_router_001_default_decode:the_default_decode"
 65. Port Connectivity Checks: "risac_soc_system:soc_system|risac_soc_system_id_router:id_router|risac_soc_system_id_router_default_decode:the_default_decode"
 66. Port Connectivity Checks: "risac_soc_system:soc_system|risac_soc_system_addr_router_001:addr_router_001|risac_soc_system_addr_router_001_default_decode:the_default_decode"
 67. Port Connectivity Checks: "risac_soc_system:soc_system|risac_soc_system_addr_router:addr_router|risac_soc_system_addr_router_default_decode:the_default_decode"
 68. Port Connectivity Checks: "risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
 69. Port Connectivity Checks: "risac_soc_system:soc_system|altera_merlin_slave_agent:uart_0_s1_translator_avalon_universal_slave_0_agent"
 70. Port Connectivity Checks: "risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
 71. Port Connectivity Checks: "risac_soc_system:soc_system|altera_merlin_slave_agent:ledr_s1_translator_avalon_universal_slave_0_agent"
 72. Port Connectivity Checks: "risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
 73. Port Connectivity Checks: "risac_soc_system:soc_system|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent"
 74. Port Connectivity Checks: "risac_soc_system:soc_system|altera_merlin_master_agent:rv32i_core_data_master_translator_avalon_universal_master_0_agent"
 75. Port Connectivity Checks: "risac_soc_system:soc_system|altera_merlin_master_agent:rv32i_core_instruction_master_translator_avalon_universal_master_0_agent"
 76. Port Connectivity Checks: "risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator"
 77. Port Connectivity Checks: "risac_soc_system:soc_system|altera_merlin_slave_translator:ledr_s1_translator"
 78. Port Connectivity Checks: "risac_soc_system:soc_system|altera_merlin_slave_translator:memory_s1_translator"
 79. Port Connectivity Checks: "risac_soc_system:soc_system|altera_merlin_master_translator:rv32i_core_data_master_translator"
 80. Port Connectivity Checks: "risac_soc_system:soc_system|altera_merlin_master_translator:rv32i_core_instruction_master_translator"
 81. Port Connectivity Checks: "risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0"
 82. Port Connectivity Checks: "risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac"
 83. Port Connectivity Checks: "risac_soc_system:soc_system"
 84. Elapsed Time Per Partition
 85. Analysis & Synthesis Messages
 86. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 15 21:10:04 2019       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; risac_soc                                   ;
; Top-level Entity Name              ; risac_soc                                   ;
; Family                             ; Cyclone II                                  ;
; Total logic elements               ; 1,586                                       ;
;     Total combinational functions  ; 1,357                                       ;
;     Dedicated logic registers      ; 706                                         ;
; Total registers                    ; 706                                         ;
; Total pins                         ; 12                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 34,816                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C7       ;                    ;
; Top-level entity name                                                      ; risac_soc          ; risac_soc          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------+-----------------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+
; File Name with User-Entered Path                                             ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                                                          ; Library          ;
+------------------------------------------------------------------------------+-----------------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+
; risac_soc_system/synthesis/risac_soc_system.v                                ; yes             ; User Verilog HDL File                 ; /home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/risac_soc_system.v                                ; risac_soc_system ;
; risac_soc_system/synthesis/submodules/altera_merlin_arbitrator.sv            ; yes             ; User SystemVerilog HDL File           ; /home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_arbitrator.sv            ; risac_soc_system ;
; risac_soc_system/synthesis/submodules/risac_soc_system_rsp_xbar_mux_001.sv   ; yes             ; User SystemVerilog HDL File           ; /home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_rsp_xbar_mux_001.sv   ; risac_soc_system ;
; risac_soc_system/synthesis/submodules/risac_soc_system_rsp_xbar_demux.sv     ; yes             ; User SystemVerilog HDL File           ; /home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_rsp_xbar_demux.sv     ; risac_soc_system ;
; risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_mux.sv       ; yes             ; User SystemVerilog HDL File           ; /home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_mux.sv       ; risac_soc_system ;
; risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_demux_001.sv ; yes             ; User SystemVerilog HDL File           ; /home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_demux_001.sv ; risac_soc_system ;
; risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_demux.sv     ; yes             ; User SystemVerilog HDL File           ; /home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_demux.sv     ; risac_soc_system ;
; risac_soc_system/synthesis/submodules/altera_reset_controller.v              ; yes             ; User Verilog HDL File                 ; /home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/submodules/altera_reset_controller.v              ; risac_soc_system ;
; risac_soc_system/synthesis/submodules/altera_reset_synchronizer.v            ; yes             ; User Verilog HDL File                 ; /home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/submodules/altera_reset_synchronizer.v            ; risac_soc_system ;
; risac_soc_system/synthesis/submodules/risac_soc_system_id_router_001.sv      ; yes             ; User SystemVerilog HDL File           ; /home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_id_router_001.sv      ; risac_soc_system ;
; risac_soc_system/synthesis/submodules/risac_soc_system_id_router.sv          ; yes             ; User SystemVerilog HDL File           ; /home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_id_router.sv          ; risac_soc_system ;
; risac_soc_system/synthesis/submodules/risac_soc_system_addr_router_001.sv    ; yes             ; User SystemVerilog HDL File           ; /home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_addr_router_001.sv    ; risac_soc_system ;
; risac_soc_system/synthesis/submodules/risac_soc_system_addr_router.sv        ; yes             ; User SystemVerilog HDL File           ; /home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_addr_router.sv        ; risac_soc_system ;
; risac_soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                ; yes             ; User Verilog HDL File                 ; /home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                ; risac_soc_system ;
; risac_soc_system/synthesis/submodules/altera_merlin_slave_agent.sv           ; yes             ; User SystemVerilog HDL File           ; /home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_slave_agent.sv           ; risac_soc_system ;
; risac_soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv    ; yes             ; User SystemVerilog HDL File           ; /home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv    ; risac_soc_system ;
; risac_soc_system/synthesis/submodules/altera_merlin_master_agent.sv          ; yes             ; User SystemVerilog HDL File           ; /home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_master_agent.sv          ; risac_soc_system ;
; risac_soc_system/synthesis/submodules/altera_merlin_slave_translator.sv      ; yes             ; User SystemVerilog HDL File           ; /home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_slave_translator.sv      ; risac_soc_system ;
; risac_soc_system/synthesis/submodules/altera_merlin_master_translator.sv     ; yes             ; User SystemVerilog HDL File           ; /home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_master_translator.sv     ; risac_soc_system ;
; risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v              ; yes             ; User Verilog HDL File                 ; /home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v              ; risac_soc_system ;
; risac_soc_system/synthesis/submodules/risac_soc_system_LEDR.v                ; yes             ; User Verilog HDL File                 ; /home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_LEDR.v                ; risac_soc_system ;
; risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v              ; yes             ; User Verilog HDL File                 ; /home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v              ; risac_soc_system ;
; risac_soc_system/synthesis/submodules/risac.v                                ; yes             ; User Verilog HDL File                 ; /home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/submodules/risac.v                                ; risac_soc_system ;
; risac_soc_system/synthesis/submodules/risac_avalon.v                         ; yes             ; User Verilog HDL File                 ; /home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/submodules/risac_avalon.v                         ; risac_soc_system ;
; risac_soc.v                                                                  ; yes             ; User Verilog HDL File                 ; /home/saad/Desktop/assignment2/risac_soc/risac_soc.v                                                                  ;                  ;
; risac_soc_system/synthesis/mem.hex                                           ; yes             ; User Hexadecimal (Intel-Format) File  ; /home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/mem.hex                                           ;                  ;
; altsyncram.tdf                                                               ; yes             ; Megafunction                          ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/altsyncram.tdf                                      ;                  ;
; stratix_ram_block.inc                                                        ; yes             ; Megafunction                          ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/stratix_ram_block.inc                               ;                  ;
; lpm_mux.inc                                                                  ; yes             ; Megafunction                          ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/lpm_mux.inc                                         ;                  ;
; lpm_decode.inc                                                               ; yes             ; Megafunction                          ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/lpm_decode.inc                                      ;                  ;
; aglobal130.inc                                                               ; yes             ; Megafunction                          ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/aglobal130.inc                                      ;                  ;
; a_rdenreg.inc                                                                ; yes             ; Megafunction                          ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/a_rdenreg.inc                                       ;                  ;
; altrom.inc                                                                   ; yes             ; Megafunction                          ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/altrom.inc                                          ;                  ;
; altram.inc                                                                   ; yes             ; Megafunction                          ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/altram.inc                                          ;                  ;
; altdpram.inc                                                                 ; yes             ; Megafunction                          ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/altdpram.inc                                        ;                  ;
; db/altsyncram_dfh1.tdf                                                       ; yes             ; Auto-Generated Megafunction           ; /home/saad/Desktop/assignment2/risac_soc/db/altsyncram_dfh1.tdf                                                       ;                  ;
; altera_std_synchronizer.v                                                    ; yes             ; Megafunction                          ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/altera_std_synchronizer.v                           ;                  ;
; db/altsyncram_37i1.tdf                                                       ; yes             ; Auto-Generated Megafunction           ; /home/saad/Desktop/assignment2/risac_soc/db/altsyncram_37i1.tdf                                                       ;                  ;
+------------------------------------------------------------------------------+-----------------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 1,586   ;
;                                             ;         ;
; Total combinational functions               ; 1357    ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 710     ;
;     -- 3 input functions                    ; 480     ;
;     -- <=2 input functions                  ; 167     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 1227    ;
;     -- arithmetic mode                      ; 130     ;
;                                             ;         ;
; Total registers                             ; 706     ;
;     -- Dedicated logic registers            ; 706     ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 12      ;
; Total memory bits                           ; 34816   ;
; Embedded Multiplier 9-bit elements          ; 0       ;
; Maximum fan-out node                        ; clock50 ;
; Maximum fan-out                             ; 802     ;
; Total fan-out                               ; 8751    ;
; Average fan-out                             ; 4.03    ;
+---------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                 ; Library Name ;
+-------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |risac_soc                                                                                                  ; 1357 (1)          ; 706 (0)      ; 34816       ; 0            ; 0       ; 0         ; 12   ; 0            ; |risac_soc                                                                                                                                                                          ;              ;
;    |risac_soc_system:soc_system|                                                                            ; 1356 (0)          ; 706 (0)      ; 34816       ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system                                                                                                                                              ;              ;
;       |altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                             ;              ;
;       |altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                  ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                           ;              ;
;       |altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                  ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                           ;              ;
;       |altera_merlin_master_agent:rv32i_core_data_master_translator_avalon_universal_master_0_agent|        ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|altera_merlin_master_agent:rv32i_core_data_master_translator_avalon_universal_master_0_agent                                                 ;              ;
;       |altera_merlin_master_agent:rv32i_core_instruction_master_translator_avalon_universal_master_0_agent| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|altera_merlin_master_agent:rv32i_core_instruction_master_translator_avalon_universal_master_0_agent                                          ;              ;
;       |altera_merlin_master_translator:rv32i_core_data_master_translator|                                   ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|altera_merlin_master_translator:rv32i_core_data_master_translator                                                                            ;              ;
;       |altera_merlin_master_translator:rv32i_core_instruction_master_translator|                            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|altera_merlin_master_translator:rv32i_core_instruction_master_translator                                                                     ;              ;
;       |altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent                                                                ;              ;
;       |altera_merlin_slave_translator:ledr_s1_translator|                                                   ; 5 (5)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|altera_merlin_slave_translator:ledr_s1_translator                                                                                            ;              ;
;       |altera_merlin_slave_translator:memory_s1_translator|                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|altera_merlin_slave_translator:memory_s1_translator                                                                                          ;              ;
;       |altera_merlin_slave_translator:uart_0_s1_translator|                                                 ; 7 (7)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator                                                                                          ;              ;
;       |altera_reset_controller:rst_controller|                                                              ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|altera_reset_controller:rst_controller                                                                                                       ;              ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                            ;              ;
;       |risac_avalon:rv32i_core|                                                                             ; 1106 (0)          ; 554 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|risac_avalon:rv32i_core                                                                                                                      ;              ;
;          |risac:u_risac|                                                                                    ; 1106 (1106)       ; 554 (554)    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac                                                                                                        ;              ;
;             |altsyncram:registers_rtl_0|                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0                                                                             ;              ;
;                |altsyncram_37i1:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated                                              ;              ;
;             |altsyncram:registers_rtl_1|                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_1                                                                             ;              ;
;                |altsyncram_37i1:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_1|altsyncram_37i1:auto_generated                                              ;              ;
;       |risac_soc_system_LEDR:ledr|                                                                          ; 12 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_LEDR:ledr                                                                                                                   ;              ;
;       |risac_soc_system_Memory:memory|                                                                      ; 1 (1)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_Memory:memory                                                                                                               ;              ;
;          |altsyncram:the_altsyncram|                                                                        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram                                                                                     ;              ;
;             |altsyncram_dfh1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated                                                      ;              ;
;       |risac_soc_system_addr_router_001:addr_router_001|                                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_addr_router_001:addr_router_001                                                                                             ;              ;
;       |risac_soc_system_cmd_xbar_demux_001:cmd_xbar_demux_001|                                              ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                       ;              ;
;       |risac_soc_system_cmd_xbar_mux:cmd_xbar_mux|                                                          ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux                                                                                                   ;              ;
;          |altera_merlin_arbitrator:arb|                                                                     ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                      ;              ;
;       |risac_soc_system_rsp_xbar_demux:rsp_xbar_demux|                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_rsp_xbar_demux:rsp_xbar_demux                                                                                               ;              ;
;       |risac_soc_system_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                  ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                           ;              ;
;       |risac_soc_system_uart_0:uart_0|                                                                      ; 114 (0)           ; 89 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0                                                                                                               ;              ;
;          |risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|                                    ; 34 (34)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs                                                 ;              ;
;          |risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|                                        ; 47 (46)           ; 37 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx                                                     ;              ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                           ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;              ;
;          |risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|                                        ; 33 (33)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx                                                     ;              ;
+-------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------------------------+
; Name                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------------------------+
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                                                        ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_1|altsyncram_37i1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                                                        ;
; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ALTSYNCRAM         ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; /home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/mem.hex ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                    ; IP Include File                                        ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
; Altera ; Qsys                            ; 13.0    ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system                                                                                                                             ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_merlin_router            ; 13.0    ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_addr_router:addr_router                                                                                    ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_addr_router:addr_router|risac_soc_system_addr_router_default_decode:the_default_decode                     ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_merlin_router            ; 13.0    ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_addr_router_001:addr_router_001                                                                            ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_addr_router_001:addr_router_001|risac_soc_system_addr_router_001_default_decode:the_default_decode         ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 13.0    ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_cmd_xbar_demux:cmd_xbar_demux                                                                              ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 13.0    ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                      ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 13.0    ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux                                                                                  ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                     ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_merlin_router            ; 13.0    ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_id_router:id_router                                                                                        ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_id_router:id_router|risac_soc_system_id_router_default_decode:the_default_decode                           ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_merlin_router            ; 13.0    ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_id_router_001:id_router_001                                                                                ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_id_router_001:id_router_001|risac_soc_system_id_router_001_default_decode:the_default_decode               ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_merlin_router            ; 13.0    ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_id_router_001:id_router_002                                                                                ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_id_router_001:id_router_002|risac_soc_system_id_router_001_default_decode:the_default_decode               ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_avalon_pio               ; 13.0.1  ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_LEDR:ledr                                                                                                  ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 13.0    ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|altera_merlin_slave_translator:ledr_s1_translator                                                                           ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 13.0    ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|altera_merlin_slave_agent:ledr_s1_translator_avalon_universal_slave_0_agent                                                 ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|altera_merlin_slave_agent:ledr_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor   ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 13.0    ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                            ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_Memory:memory                                                                                              ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 13.0    ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|altera_merlin_slave_translator:memory_s1_translator                                                                         ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 13.0    ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent                                               ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 13.0    ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                          ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 13.0    ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_rsp_xbar_demux:rsp_xbar_demux                                                                              ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 13.0    ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_cmd_xbar_demux:rsp_xbar_demux_001                                                                          ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 13.0    ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_cmd_xbar_demux:rsp_xbar_demux_002                                                                          ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 13.0    ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                          ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb                                             ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_reset_controller         ; 13.0    ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|altera_reset_controller:rst_controller                                                                                      ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                           ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|risac_avalon:rv32i_core                                                                                                     ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_merlin_master_translator ; 13.0    ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|altera_merlin_master_translator:rv32i_core_data_master_translator                                                           ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_merlin_master_agent      ; 13.0    ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|altera_merlin_master_agent:rv32i_core_data_master_translator_avalon_universal_master_0_agent                                ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_merlin_master_translator ; 13.0    ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|altera_merlin_master_translator:rv32i_core_instruction_master_translator                                                    ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_merlin_master_agent      ; 13.0    ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|altera_merlin_master_agent:rv32i_core_instruction_master_translator_avalon_universal_master_0_agent                         ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_avalon_uart              ; 13.0.1  ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0                                                                                              ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs                                ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx                                    ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx                                    ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 13.0    ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator                                                                         ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 13.0    ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|altera_merlin_slave_agent:uart_0_s1_translator_avalon_universal_slave_0_agent                                               ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|altera_merlin_slave_agent:uart_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 13.0    ; N/A          ; N/A          ; |risac_soc|risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                          ; risac_soc_system/synthesis/../../risac_soc_system.qsys ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ; yes                                                              ; yes                                        ;
; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ; yes                                                              ; yes                                        ;
; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                              ; Reason for Removal                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator|av_chipselect_pre                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; risac_soc_system:soc_system|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[10..31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; risac_soc_system:soc_system|altera_merlin_slave_translator:ledr_s1_translator|av_chipselect_pre                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; risac_soc_system:soc_system|altera_merlin_slave_translator:memory_s1_translator|av_chipselect_pre                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|readdata[10..15]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][0]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[0]                                                                                                           ; Lost fanout                                                                                                                                                                                          ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][0]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[10..15]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[0]                                                                                                           ; Lost fanout                                                                                                                                                                                          ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                                                                  ; Lost fanout                                                                                                                                                                                          ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                  ; Lost fanout                                                                                                                                                                                          ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                  ; Lost fanout                                                                                                                                                                                          ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                  ; Lost fanout                                                                                                                                                                                          ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                                                                    ; Lost fanout                                                                                                                                                                                          ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                    ; Lost fanout                                                                                                                                                                                          ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                    ; Lost fanout                                                                                                                                                                                          ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                    ; Lost fanout                                                                                                                                                                                          ;
; risac_soc_system:soc_system|altera_merlin_slave_translator:memory_s1_translator|waitrequest_reset_override                                                                                 ; Merged with risac_soc_system:soc_system|altera_merlin_slave_translator:ledr_s1_translator|waitrequest_reset_override                                                                                 ;
; risac_soc_system:soc_system|altera_merlin_slave_translator:ledr_s1_translator|waitrequest_reset_override                                                                                   ; Merged with risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                                                                               ;
; risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                                                                                 ; Merged with risac_soc_system:soc_system|altera_merlin_master_agent:rv32i_core_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                         ;
; risac_soc_system:soc_system|altera_merlin_master_agent:rv32i_core_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                           ; Merged with risac_soc_system:soc_system|altera_merlin_master_agent:rv32i_core_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                  ; Merged with risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                  ; Merged with risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                    ; Merged with risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                  ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                    ; Merged with risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                  ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                  ; Merged with risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                  ; Merged with risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                  ; Merged with risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                ;
; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|delayed_unxsync_rxdxx2                                                ; Merged with risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|delayed_unxsync_rxdxx1                                              ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][31]                                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][31]                                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][30]                                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][30]                                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][29]                                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][29]                                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][28]                                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][28]                                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][27]                                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][27]                                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][26]                                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][26]                                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][25]                                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][25]                                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][24]                                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][24]                                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][23]                                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][23]                                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][22]                                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][22]                                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][21]                                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][21]                                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][20]                                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][20]                                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][19]                                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][19]                                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][18]                                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][18]                                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][17]                                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][17]                                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][16]                                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][16]                                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][15]                                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][15]                                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][14]                                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][14]                                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][13]                                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][13]                                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][12]                                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][12]                                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][11]                                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][11]                                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][10]                                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][10]                                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][9]                                                                                                                ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][9]                                                                                                              ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][8]                                                                                                                ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][8]                                                                                                              ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][7]                                                                                                                ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][7]                                                                                                              ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][6]                                                                                                                ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][6]                                                                                                              ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][5]                                                                                                                ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][5]                                                                                                              ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][4]                                                                                                                ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][4]                                                                                                              ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][3]                                                                                                                ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                                                              ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][2]                                                                                                                ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][2]                                                                                                              ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][1]                                                                                                                ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][1]                                                                                                              ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                  ; Merged with risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                  ; Merged with risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                ;
; risac_soc_system:soc_system|altera_merlin_slave_agent:uart_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]   ; Merged with risac_soc_system:soc_system|altera_merlin_slave_agent:uart_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0] ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                    ; Merged with risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                  ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                    ; Merged with risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                  ;
; risac_soc_system:soc_system|altera_merlin_slave_agent:ledr_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]     ; Merged with risac_soc_system:soc_system|altera_merlin_slave_agent:ledr_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]   ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                  ; Merged with risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                  ; Merged with risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                                                                  ; Merged with risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                ;
; risac_soc_system:soc_system|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]   ; Merged with risac_soc_system:soc_system|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0] ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[12..31]                                                                                                           ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]                                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[12..31]                                                                                                            ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[11]                                                                                                              ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; risac_soc_system:soc_system|altera_merlin_slave_agent:uart_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy              ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; risac_soc_system:soc_system|altera_merlin_slave_agent:uart_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2] ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; risac_soc_system:soc_system|altera_merlin_slave_agent:ledr_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; risac_soc_system:soc_system|altera_merlin_slave_agent:ledr_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]   ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; risac_soc_system:soc_system|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy              ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; risac_soc_system:soc_system|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2] ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                               ;
; risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                      ; Lost fanout                                                                                                                                                                                          ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~33                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~0                                                                                                            ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~34                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~1                                                                                                            ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[11]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[11]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[0]                                                                                                ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[0]                                                                                              ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[1]                                                                                                ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[1]                                                                                              ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[0]                                                                                                                ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[2]                                                                                              ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[3]                                                                                                ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[3]                                                                                              ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[1]                                                                                                                ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[4]                                                                                              ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[5]                                                                                                ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[5]                                                                                              ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[2]                                                                                                                ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[6]                                                                                              ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[7]                                                                                                ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[7]                                                                                              ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[3]                                                                                                                ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[8]                                                                                              ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[9]                                                                                                ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[9]                                                                                              ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[4]                                                                                                                ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[10]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~35                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~2                                                                                                            ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[12]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[12]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~36                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~3                                                                                                            ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[13]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[13]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~37                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~4                                                                                                            ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[14]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[14]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~38                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~5                                                                                                            ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[15]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[15]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~39                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~6                                                                                                            ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[16]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[16]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~40                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~7                                                                                                            ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[17]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[17]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~41                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~8                                                                                                            ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[18]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[18]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~42                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~9                                                                                                            ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[19]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[19]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~43                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~10                                                                                                           ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[20]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[20]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~44                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~11                                                                                                           ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[21]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[21]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~45                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~12                                                                                                           ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[22]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[22]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~46                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~13                                                                                                           ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[23]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[23]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[0]                                                                                                                ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[2]                                                                                              ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[1]                                                                                                                ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[4]                                                                                              ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[2]                                                                                                                ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[6]                                                                                              ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[3]                                                                                                                ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[8]                                                                                              ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[4]                                                                                                                ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[10]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~14                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~47                                                                                                           ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[24]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[24]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~15                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~48                                                                                                           ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[25]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[25]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~16                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~49                                                                                                           ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[26]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[26]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~17                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~50                                                                                                           ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[27]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[27]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~18                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~51                                                                                                           ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[28]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[28]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~19                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~52                                                                                                           ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[29]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[29]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~20                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~53                                                                                                           ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[30]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[30]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~21                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~54                                                                                                           ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[31]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[31]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~22                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~55                                                                                                           ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[32]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[32]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~23                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~56                                                                                                           ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[33]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[33]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~24                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~57                                                                                                           ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[34]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[34]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~25                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~58                                                                                                           ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[35]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[35]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~26                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~59                                                                                                           ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[36]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[36]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~27                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~60                                                                                                           ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[37]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[37]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~28                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~61                                                                                                           ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[38]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[38]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~29                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~62                                                                                                           ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[39]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[39]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~30                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~63                                                                                                           ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[40]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[40]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~31                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~64                                                                                                           ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[41]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[41]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~32                                                                                                             ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~65                                                                                                           ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[42]                                                                                               ; Merged with risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[42]                                                                                             ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|pc[12..31]                                                                                                               ; Lost fanout                                                                                                                                                                                          ;
; Total Number of Removed Registers = 268                                                                                                                                                    ;                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]             ; Stuck at GND              ; risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68],                                                               ;
;                                                                                                                                       ; due to stuck port data_in ; risac_soc_system:soc_system|altera_merlin_slave_agent:uart_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0] ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]               ; Stuck at GND              ; risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68],                                                                 ;
;                                                                                                                                       ; due to stuck port data_in ; risac_soc_system:soc_system|altera_merlin_slave_agent:ledr_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]   ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]             ; Stuck at GND              ; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68],                                                               ;
;                                                                                                                                       ; due to stuck port data_in ; risac_soc_system:soc_system|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0] ;
; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|readdata[15] ; Stuck at GND              ; risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[15]                                                                                      ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                          ;
; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|readdata[14] ; Stuck at GND              ; risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[14]                                                                                      ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                          ;
; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|readdata[13] ; Stuck at GND              ; risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[13]                                                                                      ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                          ;
; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|readdata[12] ; Stuck at GND              ; risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[12]                                                                                      ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                          ;
; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|readdata[11] ; Stuck at GND              ; risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[11]                                                                                      ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                          ;
; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs|readdata[10] ; Stuck at GND              ; risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[10]                                                                                      ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                          ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[0]                                                      ; Lost Fanouts              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[0]                                                                                                         ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]              ; Stuck at GND              ; risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                 ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                          ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]            ; Stuck at GND              ; risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                               ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                          ;
; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]            ; Stuck at GND              ; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                               ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 706   ;
; Number of registers using Synchronous Clear  ; 68    ;
; Number of registers using Synchronous Load   ; 73    ;
; Number of registers using Asynchronous Clear ; 631   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 543   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                     ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 629     ;
; risac_soc_system:soc_system|altera_merlin_master_agent:rv32i_core_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest             ; 13      ;
; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                               ; 2       ;
; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|tx_ready                         ; 5       ;
; risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|tx_shift_empty                   ; 1       ;
; Total number of inverted registers = 7                                                                                                                ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                       ;
+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; Register Name                                                                                ; RAM Name                                                                          ;
+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[0]  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[1]  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[2]  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[3]  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[4]  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[5]  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[6]  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[7]  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[8]  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[9]  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[10] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[11] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[12] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[13] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[14] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[15] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[16] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[17] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[18] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[19] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[20] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[21] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[22] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[23] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[24] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[25] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[26] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[27] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[28] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[29] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[30] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[31] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[32] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[33] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[34] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[35] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[36] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[37] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[38] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[39] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[40] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[41] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[42] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[0]  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[1]  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[2]  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[3]  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[4]  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[5]  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[6]  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[7]  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[8]  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[9]  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[10] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[11] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[12] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[13] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[14] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[15] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[16] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[17] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[18] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[19] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[20] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[21] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[22] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[23] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[24] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[25] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[26] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[27] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[28] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[29] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[30] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[31] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[32] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[33] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[34] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[35] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[36] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[37] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[38] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[39] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[40] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[41] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[42] ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1 ;
+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |risac_soc|risac_soc_system:soc_system|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[0]                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |risac_soc|risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |risac_soc|risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[14]                                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |risac_soc|risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |risac_soc|risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[23]                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |risac_soc|risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[17]                                                                                                       ;
; 32:1               ; 5 bits    ; 105 LEs       ; 5 LEs                ; 100 LEs                ; Yes        ; |risac_soc|risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]                                                                                                         ;
; 13:1               ; 7 bits    ; 56 LEs        ; 49 LEs               ; 7 LEs                  ; Yes        ; |risac_soc|risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[20]                                                                                                        ;
; 12:1               ; 8 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |risac_soc|risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[10]                                                                                                        ;
; 14:1               ; 4 bits    ; 36 LEs        ; 32 LEs               ; 4 LEs                  ; Yes        ; |risac_soc|risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[25]                                                                                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |risac_soc|risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[4]                                                                                                         ;
; 15:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |risac_soc|risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[28]                                                                                                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 16 LEs               ; 2 LEs                  ; Yes        ; |risac_soc|risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[2]                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0 ;
+-----------------------------+-------+------+--------------------------------------+
; Assignment                  ; Value ; From ; To                                   ;
+-----------------------------+-------+------+--------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                    ;
+-----------------------------+-------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for risac_soc_system:soc_system|risac_soc_system_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                               ;
+-----------------+-------+------+------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                            ;
+-----------------+-------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for risac_soc_system:soc_system|risac_soc_system_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                    ;
+-----------------+-------+------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for risac_soc_system:soc_system|risac_soc_system_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                               ;
+-----------------+-------+------+------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                            ;
+-----------------+-------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for risac_soc_system:soc_system|risac_soc_system_cmd_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for risac_soc_system:soc_system|risac_soc_system_cmd_xbar_demux:rsp_xbar_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_1|altsyncram_37i1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|risac_soc_system_Memory:memory ;
+----------------+-----------------------------------------------------------------------------+----------+
; Parameter Name ; Value                                                                       ; Type     ;
+----------------+-----------------------------------------------------------------------------+----------+
; INIT_FILE      ; /home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/mem.hex ; String   ;
+----------------+-----------------------------------------------------------------------------+----------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                       ; Type           ;
+------------------------------------+-----------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                           ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                 ; Untyped        ;
; WIDTH_A                            ; 32                                                                          ; Signed Integer ;
; WIDTHAD_A                          ; 10                                                                          ; Signed Integer ;
; NUMWORDS_A                         ; 1024                                                                        ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                        ; Untyped        ;
; WIDTH_B                            ; 1                                                                           ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                           ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 4                                                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                           ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                           ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                        ; Untyped        ;
; INIT_FILE                          ; /home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/mem.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 1024                                                                        ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                           ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                                                                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_dfh1                                                             ; Untyped        ;
+------------------------------------+-----------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_merlin_master_translator:rv32i_core_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                        ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                              ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                              ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_merlin_master_translator:rv32i_core_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                       ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                       ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                       ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                       ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                       ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_merlin_slave_translator:memory_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                      ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_merlin_slave_translator:ledr_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                      ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_merlin_master_agent:rv32i_core_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                           ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                           ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                           ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                           ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                           ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                           ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                           ;
; ID                        ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_merlin_master_agent:rv32i_core_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                    ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                    ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                    ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                    ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_merlin_slave_agent:ledr_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_merlin_slave_agent:ledr_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_merlin_slave_agent:uart_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_merlin_slave_agent:uart_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|risac_soc_system_addr_router:addr_router|risac_soc_system_addr_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                      ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|risac_soc_system_addr_router_001:addr_router_001|risac_soc_system_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                  ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|risac_soc_system_id_router:id_router|risac_soc_system_id_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|risac_soc_system_id_router_001:id_router_001|risac_soc_system_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|risac_soc_system_id_router_001:id_router_002|risac_soc_system_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_reset_controller:rst_controller ;
+-------------------------+----------+----------------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                                       ;
+-------------------------+----------+----------------------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                                             ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                                     ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                             ;
+-------------------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|risac_soc_system_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                 ;
; SCHEME         ; no-arb ; String                                                                                                                         ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risac_soc_system:soc_system|risac_soc_system_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                           ;
; WIDTH_A                            ; 32                   ; Untyped                                                                           ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                           ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 32                   ; Untyped                                                                           ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                           ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_37i1      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_1 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                           ;
; WIDTH_A                            ; 32                   ; Untyped                                                                           ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                           ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 32                   ; Untyped                                                                           ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                           ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_37i1      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                         ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                            ;
; Entity Instance                           ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
; Entity Instance                           ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "risac_soc_system:soc_system|risac_soc_system_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "risac_soc_system:soc_system|altera_reset_controller:rst_controller" ;
+------------+-------+----------+----------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                        ;
+------------+-------+----------+----------------------------------------------------------------+
; reset_in1  ; Input ; Info     ; Stuck at GND                                                   ;
; reset_in2  ; Input ; Info     ; Stuck at GND                                                   ;
; reset_in3  ; Input ; Info     ; Stuck at GND                                                   ;
; reset_in4  ; Input ; Info     ; Stuck at GND                                                   ;
; reset_in5  ; Input ; Info     ; Stuck at GND                                                   ;
; reset_in6  ; Input ; Info     ; Stuck at GND                                                   ;
; reset_in7  ; Input ; Info     ; Stuck at GND                                                   ;
; reset_in8  ; Input ; Info     ; Stuck at GND                                                   ;
; reset_in9  ; Input ; Info     ; Stuck at GND                                                   ;
; reset_in10 ; Input ; Info     ; Stuck at GND                                                   ;
; reset_in11 ; Input ; Info     ; Stuck at GND                                                   ;
; reset_in12 ; Input ; Info     ; Stuck at GND                                                   ;
; reset_in13 ; Input ; Info     ; Stuck at GND                                                   ;
; reset_in14 ; Input ; Info     ; Stuck at GND                                                   ;
; reset_in15 ; Input ; Info     ; Stuck at GND                                                   ;
+------------+-------+----------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "risac_soc_system:soc_system|risac_soc_system_id_router_001:id_router_001|risac_soc_system_id_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "risac_soc_system:soc_system|risac_soc_system_id_router:id_router|risac_soc_system_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "risac_soc_system:soc_system|risac_soc_system_addr_router_001:addr_router_001|risac_soc_system_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "risac_soc_system:soc_system|risac_soc_system_addr_router:addr_router|risac_soc_system_addr_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "risac_soc_system:soc_system|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "risac_soc_system:soc_system|altera_merlin_slave_agent:uart_0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                 ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                  ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                            ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "risac_soc_system:soc_system|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "risac_soc_system:soc_system|altera_merlin_slave_agent:ledr_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                               ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                          ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "risac_soc_system:soc_system|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                 ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                  ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                            ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "risac_soc_system:soc_system|altera_merlin_master_agent:rv32i_core_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "risac_soc_system:soc_system|altera_merlin_master_agent:rv32i_core_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                       ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                      ;
+--------------------------+--------+----------+--------------------------------------------------------------+
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                       ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                       ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                       ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                 ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                 ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                       ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                       ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                       ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                 ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                       ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                       ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                       ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                 ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                 ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                       ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                       ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                 ;
+--------------------------+--------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "risac_soc_system:soc_system|altera_merlin_slave_translator:ledr_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                    ;
+--------------------------+--------+----------+------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                     ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                     ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                     ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                               ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                     ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                               ;
+--------------------------+--------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "risac_soc_system:soc_system|altera_merlin_slave_translator:memory_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                      ;
+--------------------------+--------+----------+--------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                       ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                       ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                       ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                       ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                 ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                 ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                       ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                       ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                 ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                       ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                       ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                       ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                 ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                 ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                       ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                       ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                 ;
+--------------------------+--------+----------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "risac_soc_system:soc_system|altera_merlin_master_translator:rv32i_core_data_master_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                    ;
+--------------------------+--------+----------+----------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                               ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                               ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                               ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                               ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                               ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                               ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                               ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                               ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                     ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                     ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                               ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                               ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                     ;
+--------------------------+--------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "risac_soc_system:soc_system|altera_merlin_master_translator:rv32i_core_instruction_master_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                           ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                      ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                      ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                      ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                            ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0" ;
+---------------+--------+----------+----------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                            ;
+---------------+--------+----------+----------------------------------------------------+
; dataavailable ; Output ; Info     ; Explicitly unconnected                             ;
; readyfordata  ; Output ; Info     ; Explicitly unconnected                             ;
; irq           ; Output ; Info     ; Explicitly unconnected                             ;
+---------------+--------+----------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac" ;
+------------+-------+----------+---------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                       ;
+------------+-------+----------+---------------------------------------------------------------+
; iIbusIAddr ; Input ; Info     ; Stuck at GND                                                  ;
+------------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "risac_soc_system:soc_system"                                                                                                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; uart_rxd ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; uart_txd ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Fri Nov 15 21:09:54 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off risac_soc -c risac_soc
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/risac_soc_system.v
    Info (12023): Found entity 1: risac_soc_system
Info (12021): Found 2 design units, including 2 entities, in source file risac_soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/risac_soc_system_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: risac_soc_system_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/risac_soc_system_rsp_xbar_demux.sv
    Info (12023): Found entity 1: risac_soc_system_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_mux.sv
    Info (12023): Found entity 1: risac_soc_system_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: risac_soc_system_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_demux.sv
    Info (12023): Found entity 1: risac_soc_system_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 2 design units, including 2 entities, in source file risac_soc_system/synthesis/submodules/risac_soc_system_id_router_001.sv
    Info (12023): Found entity 1: risac_soc_system_id_router_001_default_decode
    Info (12023): Found entity 2: risac_soc_system_id_router_001
Info (12021): Found 2 design units, including 2 entities, in source file risac_soc_system/synthesis/submodules/risac_soc_system_id_router.sv
    Info (12023): Found entity 1: risac_soc_system_id_router_default_decode
    Info (12023): Found entity 2: risac_soc_system_id_router
Info (12021): Found 2 design units, including 2 entities, in source file risac_soc_system/synthesis/submodules/risac_soc_system_addr_router_001.sv
    Info (12023): Found entity 1: risac_soc_system_addr_router_001_default_decode
    Info (12023): Found entity 2: risac_soc_system_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file risac_soc_system/synthesis/submodules/risac_soc_system_addr_router.sv
    Info (12023): Found entity 1: risac_soc_system_addr_router_default_decode
    Info (12023): Found entity 2: risac_soc_system_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 5 design units, including 5 entities, in source file risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v
    Info (12023): Found entity 1: risac_soc_system_uart_0_tx
    Info (12023): Found entity 2: risac_soc_system_uart_0_rx_stimulus_source
    Info (12023): Found entity 3: risac_soc_system_uart_0_rx
    Info (12023): Found entity 4: risac_soc_system_uart_0_regs
    Info (12023): Found entity 5: risac_soc_system_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/risac_soc_system_LEDR.v
    Info (12023): Found entity 1: risac_soc_system_LEDR
Info (12021): Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v
    Info (12023): Found entity 1: risac_soc_system_Memory
Info (12021): Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/risac.v
    Info (12023): Found entity 1: risac
Info (12021): Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/risac_avalon.v
    Info (12023): Found entity 1: risac_avalon
Info (12021): Found 1 design units, including 1 entities, in source file /home/saad/Desktop/assignment2/risac_avalon.v
    Info (12023): Found entity 1: risac_avalon
Info (12021): Found 1 design units, including 1 entities, in source file /home/saad/Desktop/assignment2/risac.v
    Info (12023): Found entity 1: risac
Info (12021): Found 2 design units, including 2 entities, in source file risac_soc.v
    Info (12023): Found entity 1: risac_soc
    Info (12023): Found entity 2: risac_soc_tb
Info (12127): Elaborating entity "risac_soc" for the top level hierarchy
Info (12128): Elaborating entity "risac_soc_system" for hierarchy "risac_soc_system:soc_system"
Info (12128): Elaborating entity "risac_avalon" for hierarchy "risac_soc_system:soc_system|risac_avalon:rv32i_core"
Info (12128): Elaborating entity "risac" for hierarchy "risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac"
Warning (10036): Verilog HDL or VHDL warning at risac.v(45): object "illegalDec" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at risac.v(248): object "pcEx" assigned a value but never read
Warning (10240): Verilog HDL Always Construct warning at risac.v(26): inferring latch(es) for variable "pc", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "pc[0]" at risac.v(26)
Info (10041): Inferred latch for "pc[1]" at risac.v(26)
Info (12128): Elaborating entity "risac_soc_system_Memory" for hierarchy "risac_soc_system:soc_system|risac_soc_system_Memory:memory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "/home/saad/Desktop/assignment2/risac_soc/risac_soc_system/synthesis/mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dfh1.tdf
    Info (12023): Found entity 1: altsyncram_dfh1
Info (12128): Elaborating entity "altsyncram_dfh1" for hierarchy "risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated"
Info (12128): Elaborating entity "risac_soc_system_LEDR" for hierarchy "risac_soc_system:soc_system|risac_soc_system_LEDR:ledr"
Info (12128): Elaborating entity "risac_soc_system_uart_0" for hierarchy "risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0"
Info (12128): Elaborating entity "risac_soc_system_uart_0_tx" for hierarchy "risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx"
Info (12128): Elaborating entity "risac_soc_system_uart_0_rx" for hierarchy "risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx"
Info (12128): Elaborating entity "risac_soc_system_uart_0_rx_stimulus_source" for hierarchy "risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|risac_soc_system_uart_0_rx_stimulus_source:the_risac_soc_system_uart_0_rx_stimulus_source"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "risac_soc_system_uart_0_regs" for hierarchy "risac_soc_system:soc_system|risac_soc_system_uart_0:uart_0|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "risac_soc_system:soc_system|altera_merlin_master_translator:rv32i_core_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "risac_soc_system:soc_system|altera_merlin_master_translator:rv32i_core_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "risac_soc_system:soc_system|altera_merlin_slave_translator:memory_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "risac_soc_system:soc_system|altera_merlin_slave_translator:ledr_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "risac_soc_system:soc_system|altera_merlin_slave_translator:uart_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "risac_soc_system:soc_system|altera_merlin_master_agent:rv32i_core_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "risac_soc_system:soc_system|altera_merlin_master_agent:rv32i_core_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "risac_soc_system:soc_system|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "risac_soc_system:soc_system|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "risac_soc_system_addr_router" for hierarchy "risac_soc_system:soc_system|risac_soc_system_addr_router:addr_router"
Info (12128): Elaborating entity "risac_soc_system_addr_router_default_decode" for hierarchy "risac_soc_system:soc_system|risac_soc_system_addr_router:addr_router|risac_soc_system_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "risac_soc_system_addr_router_001" for hierarchy "risac_soc_system:soc_system|risac_soc_system_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "risac_soc_system_addr_router_001_default_decode" for hierarchy "risac_soc_system:soc_system|risac_soc_system_addr_router_001:addr_router_001|risac_soc_system_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "risac_soc_system_id_router" for hierarchy "risac_soc_system:soc_system|risac_soc_system_id_router:id_router"
Info (12128): Elaborating entity "risac_soc_system_id_router_default_decode" for hierarchy "risac_soc_system:soc_system|risac_soc_system_id_router:id_router|risac_soc_system_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "risac_soc_system_id_router_001" for hierarchy "risac_soc_system:soc_system|risac_soc_system_id_router_001:id_router_001"
Info (12128): Elaborating entity "risac_soc_system_id_router_001_default_decode" for hierarchy "risac_soc_system:soc_system|risac_soc_system_id_router_001:id_router_001|risac_soc_system_id_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "risac_soc_system:soc_system|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "risac_soc_system_cmd_xbar_demux" for hierarchy "risac_soc_system:soc_system|risac_soc_system_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "risac_soc_system_cmd_xbar_demux_001" for hierarchy "risac_soc_system:soc_system|risac_soc_system_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "risac_soc_system_cmd_xbar_mux" for hierarchy "risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "risac_soc_system_rsp_xbar_demux" for hierarchy "risac_soc_system:soc_system|risac_soc_system_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "risac_soc_system_rsp_xbar_mux_001" for hierarchy "risac_soc_system:soc_system|risac_soc_system_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "risac_soc_system:soc_system|risac_soc_system_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "risac_soc_system:soc_system|risac_soc_system_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Warning (276020): Inferred RAM node "risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0"
Info (12133): Instantiated megafunction "risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_37i1.tdf
    Info (12023): Found entity 1: altsyncram_37i1
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (17049): 31 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/saad/Desktop/assignment2/risac_soc/output_files/risac_soc.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1738 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 1630 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 678 megabytes
    Info: Processing ended: Fri Nov 15 21:10:04 2019
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/saad/Desktop/assignment2/risac_soc/output_files/risac_soc.map.smsg.


