

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s'
================================================================
* Date:           Wed Jul 19 12:18:45 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.282 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.564 ns|  10.564 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.28>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_10 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 4 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 5 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_12 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 6 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read111 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 7 'read' 'p_read111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_13 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 8 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln717 = zext i8 %p_read_13"   --->   Operation 9 'zext' 'zext_ln717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (5.28ns)   --->   "%mul_ln717 = mul i12 %zext_ln717, i12 11"   --->   Operation 10 'mul' 'mul_ln717' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717, i32 3, i32 11"   --->   Operation 11 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln1171_10 = zext i8 %p_read_12"   --->   Operation 12 'zext' 'zext_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (5.28ns)   --->   "%mul_ln1171_2 = mul i15 %zext_ln1171_10, i15 100"   --->   Operation 13 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln1171_1 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_2, i32 3, i32 14"   --->   Operation 14 'partselect' 'trunc_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%r_V_3 = zext i8 %p_read_11"   --->   Operation 15 'zext' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln1171_13 = zext i8 %p_read_11"   --->   Operation 16 'zext' 'zext_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (5.28ns)   --->   "%mul_ln1171_3 = mul i16 %r_V_3, i16 65437"   --->   Operation 17 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln717_1 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_3, i32 3, i32 15"   --->   Operation 18 'partselect' 'trunc_ln717_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (5.28ns)   --->   "%mul_ln1171_4 = mul i14 %zext_ln1171_13, i14 44"   --->   Operation 19 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln717_s = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_4, i32 3, i32 13"   --->   Operation 20 'partselect' 'lshr_ln717_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%r_V_4 = zext i8 %p_read_10"   --->   Operation 21 'zext' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln1171_14 = zext i8 %p_read_10"   --->   Operation 22 'zext' 'zext_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (5.28ns)   --->   "%mul_ln1171_5 = mul i16 %r_V_4, i16 65469"   --->   Operation 23 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln717_2 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_5, i32 3, i32 15"   --->   Operation 24 'partselect' 'trunc_ln717_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln1171_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_10, i5 0"   --->   Operation 25 'bitconcatenate' 'shl_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln1171_15 = zext i13 %shl_ln1171_8"   --->   Operation 26 'zext' 'zext_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.53ns)   --->   "%sub_ln1171_1 = sub i14 0, i14 %zext_ln1171_15"   --->   Operation 27 'sub' 'sub_ln1171_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1171_4 = sext i14 %sub_ln1171_1"   --->   Operation 28 'sext' 'sext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.52ns)   --->   "%sub_ln1171_2 = sub i15 %sext_ln1171_4, i15 %zext_ln1171_14"   --->   Operation 29 'sub' 'sub_ln1171_2' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln717_3 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_2, i32 3, i32 14"   --->   Operation 30 'partselect' 'trunc_ln717_3' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.28>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i8 %p_read_13"   --->   Operation 31 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln717_1 = zext i9 %lshr_ln"   --->   Operation 32 'zext' 'zext_ln717_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (5.28ns)   --->   "%mul_ln1171 = mul i14 %zext_ln1171, i14 59"   --->   Operation 33 'mul' 'mul_ln1171' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%lshr_ln717_8 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171, i32 3, i32 13"   --->   Operation 34 'partselect' 'lshr_ln717_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1171_6 = zext i8 %p_read111"   --->   Operation 35 'zext' 'zext_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read111, i6 0"   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1171_7 = zext i14 %shl_ln"   --->   Operation 37 'zext' 'zext_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln1171_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read111, i2 0"   --->   Operation 38 'bitconcatenate' 'shl_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1171_8 = zext i10 %shl_ln1171_5"   --->   Operation 39 'zext' 'zext_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.52ns)   --->   "%add_ln1171 = add i15 %zext_ln1171_7, i15 %zext_ln1171_8"   --->   Operation 40 'add' 'add_ln1171' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln1171, i32 3, i32 14"   --->   Operation 41 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1171_9 = zext i12 %trunc_ln"   --->   Operation 42 'zext' 'zext_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (5.28ns)   --->   "%mul_ln1171_1 = mul i15 %zext_ln1171_6, i15 32722"   --->   Operation 43 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_1, i32 3, i32 14"   --->   Operation 44 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln1171_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_12, i5 0"   --->   Operation 45 'bitconcatenate' 'shl_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1171_11 = zext i13 %shl_ln1171_6"   --->   Operation 46 'zext' 'zext_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln1171_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_12, i3 0"   --->   Operation 47 'bitconcatenate' 'shl_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1171_12 = zext i11 %shl_ln1171_7"   --->   Operation 48 'zext' 'zext_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.53ns)   --->   "%sub_ln1171 = sub i14 %zext_ln1171_12, i14 %zext_ln1171_11"   --->   Operation 49 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171, i32 3, i32 13"   --->   Operation 50 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln717_cast = sext i11 %trunc_ln717_s"   --->   Operation 51 'sext' 'trunc_ln717_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i13 %trunc_ln717_1"   --->   Operation 52 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%lshr_ln717_cast = zext i11 %lshr_ln717_s"   --->   Operation 53 'zext' 'lshr_ln717_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1171_3 = sext i13 %trunc_ln717_2"   --->   Operation 54 'sext' 'sext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i12 %trunc_ln717_3"   --->   Operation 55 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.53ns)   --->   "%add_ln712 = add i14 %sext_ln1171, i14 %sext_ln1171_3"   --->   Operation 56 'add' 'add_ln712' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.54ns)   --->   "%add_ln712_2 = add i12 %zext_ln717_1, i12 %trunc_ln1171_1"   --->   Operation 57 'add' 'add_ln712_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i12 %add_ln712_2"   --->   Operation 58 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.54ns)   --->   "%add_ln712_3 = add i13 %zext_ln712, i13 %zext_ln1171_9"   --->   Operation 59 'add' 'add_ln712_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.54ns)   --->   "%add_ln712_6 = add i13 %sext_ln712, i13 %lshr_ln717_cast"   --->   Operation 60 'add' 'add_ln712_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln712_5 = sext i13 %add_ln712_6"   --->   Operation 61 'sext' 'sext_ln712_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.53ns)   --->   "%add_ln712_7 = add i14 %sext_ln712_5, i14 %trunc_ln717_cast"   --->   Operation 62 'add' 'add_ln712_7' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.07>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 63 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 64 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1171_16 = zext i11 %lshr_ln717_8"   --->   Operation 65 'zext' 'zext_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1171_5 = sext i12 %trunc_ln6"   --->   Operation 66 'sext' 'sext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln712_2 = sext i14 %add_ln712"   --->   Operation 67 'sext' 'sext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln712_1 = zext i13 %add_ln712_3"   --->   Operation 68 'zext' 'zext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.52ns)   --->   "%add_ln712_4 = add i15 %zext_ln712_1, i15 %sext_ln712_2"   --->   Operation 69 'add' 'add_ln712_4' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln712_3 = sext i15 %add_ln712_4"   --->   Operation 70 'sext' 'sext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.54ns)   --->   "%add_ln712_5 = add i13 %sext_ln1171_5, i13 %zext_ln1171_16"   --->   Operation 71 'add' 'add_ln712_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln712_4 = sext i13 %add_ln712_5"   --->   Operation 72 'sext' 'sext_ln712_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln712_6 = sext i14 %add_ln712_7"   --->   Operation 73 'sext' 'sext_ln712_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.52ns)   --->   "%add_ln712_8 = add i15 %sext_ln712_6, i15 %sext_ln712_4"   --->   Operation 74 'add' 'add_ln712_8' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%add_ln712_8_cast = sext i15 %add_ln712_8"   --->   Operation 75 'sext' 'add_ln712_8_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%newret = insertvalue i32 <undef>, i16 %sext_ln712_3"   --->   Operation 76 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i32 %newret, i16 %add_ln712_8_cast"   --->   Operation 77 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln712 = ret i32 %newret2"   --->   Operation 78 'ret' 'ret_ln712' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read_13') on port 'p_read' [12]  (0 ns)
	'mul' operation ('mul_ln717') [15]  (5.28 ns)

 <State 2>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [18]  (5.28 ns)

 <State 3>: 3.07ns
The critical path consists of the following:
	'add' operation ('add_ln712_5') [70]  (1.55 ns)
	'add' operation ('add_ln712_8') [76]  (1.53 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
