=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\llama3.2_3b_0shot_temp0.0\Prob090_circuit1/Prob090_circuit1_sample01 results\llama3.2_3b_0shot_temp0.0\Prob090_circuit1/Prob090_circuit1_sample01.sv dataset_code-complete-iccad2023/Prob090_circuit1_test.sv dataset_code-complete-iccad2023/Prob090_circuit1_ref.sv
Return code: 0

--- stdout ---


--- stderr ---


=== Test Execution (FIXED) ===
Command: vvp results\llama3.2_3b_0shot_temp0.0\Prob090_circuit1/Prob090_circuit1_sample01
Return code: 0

--- stdout ---
VCD info: dumpfile wave.vcd opened for output.
Hint: Output 'q' has 25 mismatches. First mismatch occurred at time 5.
Hint: Total mismatched samples is 25 out of 120 samples

Simulation finished at 600 ps
Mismatches: 25 in 120 samples


--- stderr ---
