{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666736062395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666736062409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 16:14:22 2022 " "Processing started: Tue Oct 25 16:14:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666736062409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666736062409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666736062409 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666736062936 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666736062936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "psr_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file psr_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PSR_reg " "Found entity 1: PSR_reg" {  } { { "PSR_reg.v" "" { Text "C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/PSR_reg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666736071413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666736071413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/registerFile.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666736071421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666736071421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666736071425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666736071425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666736071425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666736071425 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(40) " "Verilog HDL information at alu.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/alu.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1666736071435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/alu.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666736071435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666736071435 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "aluTb.v(74) " "Verilog HDL information at aluTb.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "aluTb.v" "" { Text "C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/aluTb.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1666736071440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluTb " "Found entity 1: aluTb" {  } { { "aluTb.v" "" { Text "C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/aluTb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666736071441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666736071441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile_tb " "Found entity 1: registerFile_tb" {  } { { "registerFile_tb.v" "" { Text "C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/registerFile_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666736071445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666736071445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuwithalu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpuwithalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuWithAlu " "Found entity 1: cpuWithAlu" {  } { { "cpuWithAlu.v" "" { Text "C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/cpuWithAlu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666736071445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666736071445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hexto7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexTo7Seg " "Found entity 1: hexTo7Seg" {  } { { "hexTo7Seg.v" "" { Text "C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/hexTo7Seg.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666736071453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666736071453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuwithdatapath.v 1 1 " "Found 1 design units, including 1 entities, in source file cpuwithdatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuWithDatapath " "Found entity 1: cpuWithDatapath" {  } { { "cpuWithDatapath.v" "" { Text "C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/cpuWithDatapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666736071455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666736071455 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cond_group1 cpuWithAlu.v(29) " "Verilog HDL Implicit Net warning at cpuWithAlu.v(29): created implicit net for \"cond_group1\"" {  } { { "cpuWithAlu.v" "" { Text "C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/cpuWithAlu.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666736071455 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cond_group2 cpuWithAlu.v(29) " "Verilog HDL Implicit Net warning at cpuWithAlu.v(29): created implicit net for \"cond_group2\"" {  } { { "cpuWithAlu.v" "" { Text "C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/cpuWithAlu.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666736071455 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(24) " "Verilog HDL Parameter Declaration warning at alu.v(24): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/alu.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666736071455 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(25) " "Verilog HDL Parameter Declaration warning at alu.v(25): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/alu.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666736071455 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(26) " "Verilog HDL Parameter Declaration warning at alu.v(26): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/alu.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666736071455 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(27) " "Verilog HDL Parameter Declaration warning at alu.v(27): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/alu.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666736071455 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(28) " "Verilog HDL Parameter Declaration warning at alu.v(28): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/alu.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666736071455 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(29) " "Verilog HDL Parameter Declaration warning at alu.v(29): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/alu.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666736071455 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(30) " "Verilog HDL Parameter Declaration warning at alu.v(30): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/alu.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666736071455 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(31) " "Verilog HDL Parameter Declaration warning at alu.v(31): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/alu.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666736071455 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "cond_group1 alu.v(122) " "Verilog HDL error at alu.v(122): can't index object \"cond_group1\" with zero packed or unpacked array dimensions" {  } { { "alu.v" "" { Text "C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/alu.v" 122 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1666736071455 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aloOut alu.v(134) " "Verilog HDL error at alu.v(134): object \"aloOut\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "alu.v" "" { Text "C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/alu.v" 134 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1666736071455 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/output_files/cpu.map.smsg " "Generated suppressed messages file C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666736071473 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666736071519 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 25 16:14:31 2022 " "Processing ended: Tue Oct 25 16:14:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666736071519 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666736071519 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666736071519 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666736071519 ""}
