
---------- Begin Simulation Statistics ----------
sim_seconds                                  7.150101                       # Number of seconds simulated
sim_ticks                                7150101402000                       # Number of ticks simulated
final_tick                               7150101402000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 367123                       # Simulator instruction rate (inst/s)
host_op_rate                                   588109                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2817997820                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660852                       # Number of bytes of host memory used
host_seconds                                  2537.30                       # Real time elapsed on the host
sim_insts                                   931499899                       # Number of instructions simulated
sim_ops                                    1492207764                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 7150101402000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        97347520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           97370176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    988925824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       988925824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1521055                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1521409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      15451966                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           15451966                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               3169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           13614845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              13618013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          3169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       138309343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            138309343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       138309343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              3169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          13614845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            151927356                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 7150101402000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7150101402000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684104                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342478                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936442                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 7150101402000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 7150101402000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1422005625                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    7150101402000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      14300202804                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931499899                       # Number of instructions committed
system.cpu.committedOps                    1492207764                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491701050                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571457                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491701050                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935010                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545512941                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199316                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310534                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026579                       # number of memory refs
system.cpu.num_load_insts                   382684101                       # Number of load instructions
system.cpu.num_store_insts                   56342478                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                14300202804                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742409                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 914844146     61.31%     61.34% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.07%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.65%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492207764                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7150101402000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.862896                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026582                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3126820                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.406733                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            769000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.862896                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999732                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999732                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          220                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881179984                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881179984                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 7150101402000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379577552                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379577552                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       714927                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         714927                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     380292479                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        380292479                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    380292479                       # number of overall hits
system.cpu.dcache.overall_hits::total       380292479                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3106552                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3106552                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     55627551                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     55627551                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     58734103                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       58734103                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     58734103                       # number of overall misses
system.cpu.dcache.overall_misses::total      58734103                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 1132602936500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1132602936500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 4215099225500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4215099225500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 5347702162000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5347702162000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 5347702162000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5347702162000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026582                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026582                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026582                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026582                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.133783                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.133783                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.133783                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.133783                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 364585.217469                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 364585.217469                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 75773.589700                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75773.589700                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 91049.354444                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 91049.354444                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 91049.354444                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91049.354444                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        98973                       # number of writebacks
system.cpu.dcache.writebacks::total             98973                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3106552                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3106552                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     55627551                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     55627551                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     58734103                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     58734103                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     58734103                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     58734103                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1129496384500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1129496384500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4159471674500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4159471674500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 5288968059000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 5288968059000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 5288968059000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 5288968059000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.133783                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.133783                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.133783                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.133783                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 363585.217469                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 363585.217469                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74773.589700                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74773.589700                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 90049.354444                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90049.354444                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 90049.354444                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90049.354444                       # average overall mshr miss latency
system.cpu.dcache.replacements                3126308                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 7150101402000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 7150101402000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 7150101402000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.907495                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1422005625                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               354                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4016965.042373                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            449000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.907495                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.550601                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.550601                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2844011604                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2844011604                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 7150101402000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1422005271                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1422005271                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1422005271                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1422005271                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1422005271                       # number of overall hits
system.cpu.icache.overall_hits::total      1422005271                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          354                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           354                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          354                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            354                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          354                       # number of overall misses
system.cpu.icache.overall_misses::total           354                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    101493000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    101493000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    101493000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    101493000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    101493000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    101493000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1422005625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1422005625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1422005625                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1422005625                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1422005625                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1422005625                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 286703.389831                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 286703.389831                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 286703.389831                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 286703.389831                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 286703.389831                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 286703.389831                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           44                       # number of writebacks
system.cpu.icache.writebacks::total                44                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    101139000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    101139000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    101139000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    101139000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    101139000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    101139000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 285703.389831                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 285703.389831                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 285703.389831                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 285703.389831                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 285703.389831                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 285703.389831                       # average overall mshr miss latency
system.cpu.icache.replacements                     44                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 7150101402000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 7150101402000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 7150101402000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.037147                       # Cycle average of tags in use
system.l2.tags.total_refs                   118888630                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1710855                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     69.490769                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    438500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.000011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.755070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2045.282067                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999042                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          226                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1729                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 952819911                       # Number of tag accesses
system.l2.tags.data_accesses                952819911                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 7150101402000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        98973                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            98973                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           44                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               44                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        57027823                       # number of WriteClean hits
system.l2.WriteClean_hits::total             57027823                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          27809306                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             27809306                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1648                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1648                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data        1413056                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1413056                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data               1414704                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1414704                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              1414704                       # number of overall hits
system.l2.overall_hits::total                 1414704                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        27797977                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           27797977                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            18620                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18620                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              354                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693496                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693496                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1712116                       # number of demand (read+write) misses
system.l2.demand_misses::total                1712470                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                354                       # number of overall misses
system.l2.overall_misses::cpu.data            1712116                       # number of overall misses
system.l2.overall_misses::total               1712470                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 3773160886000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 3773160886000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  10674417500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10674417500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    100599500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    100599500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 1109999468500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1109999468500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     100599500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1120673886000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1120774485500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    100599500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1120673886000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1120774485500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        98973                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        98973                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           44                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           44                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     57027823                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         57027823                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      55607283                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         55607283                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20268                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20268                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3106552                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3106552                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3126820                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3127174                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3126820                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3127174                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499898                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499898                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.918690                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.918690                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545137                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547558                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547609                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547558                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547609                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 135735.089140                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 135735.089140                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 573276.987111                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 573276.987111                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 284179.378531                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 284179.378531                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 655448.532798                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 655448.532798                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 284179.378531                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 654554.881795                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 654478.318160                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 284179.378531                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 654554.881795                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 654478.318160                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1415856                       # number of writebacks
system.l2.writebacks::total                   1415856                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     27797977                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      27797977                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        18620                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18620                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693496                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693496                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1712116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1712470                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1712116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1712470                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 3495181116000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 3495181116000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  10488217500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10488217500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     97059500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     97059500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 1093064508500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1093064508500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     97059500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1103552726000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1103649785500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     97059500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1103552726000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1103649785500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.918690                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.918690                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545137                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545137                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547558                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547609                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547558                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547609                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 125735.089140                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 125735.089140                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 563276.987111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 563276.987111                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 274179.378531                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 274179.378531                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 645448.532798                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 645448.532798                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 274179.378531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 644554.881795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 644478.318160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 274179.378531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 644554.881795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 644478.318160                       # average overall mshr miss latency
system.l2.replacements                        1708807                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 7150101402000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  4085.602858                       # Cycle average of tags in use
system.l3.tags.total_refs                    59133422                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   2930958                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     20.175459                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      468.924259                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          1.554451                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       3615.124148                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.114483                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000380                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.882599                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.997462                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          350                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          558                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         3072                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 239858350                       # Number of tag accesses
system.l3.tags.data_accesses                239858350                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 7150101402000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1415856                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1415856                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        28012874                       # number of WriteClean hits
system.l3.WriteClean_hits::total             28012874                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          13899096                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             13899096                       # number of UpgradeReq hits
system.l3.ReadSharedReq_hits::cpu.data         189436                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            189436                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                189436                       # number of demand (read+write) hits
system.l3.demand_hits::total                   189436                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               189436                       # number of overall hits
system.l3.overall_hits::total                  189436                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        13900506                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13900506                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          354                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data      1504060                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         1504414                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data             1521055                       # number of demand (read+write) misses
system.l3.demand_misses::total                1521409                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                354                       # number of overall misses
system.l3.overall_misses::cpu.data            1521055                       # number of overall misses
system.l3.overall_misses::total               1521409                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 2904556094500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 2904556094500                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data  10058670000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   10058670000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     93165500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 1070552614500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 1070645780000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      93165500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  1080611284500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     1080704450000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     93165500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 1080611284500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    1080704450000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1415856                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1415856                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     28012874                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         28012874                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      27799602                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         27799602                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          354                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693496                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693850                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710491                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710845                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710491                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710845                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.500025                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.500025                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.888139                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.888162                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.889251                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.889273                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.889251                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.889273                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 208953.263608                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 208953.263608                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 591860.547220                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 591860.547220                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 263179.378531                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 711775.204779                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 711669.646786                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 263179.378531                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 710435.378405                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 710331.311304                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 263179.378531                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 710435.378405                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 710331.311304                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks              1552829                       # number of writebacks
system.l3.writebacks::total                   1552829                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks        97812                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         97812                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data     13900506                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13900506                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          354                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data      1504060                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      1504414                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data        1521055                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1521409                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data       1521055                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1521409                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 2626686508500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 2626686508500                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   9718770000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   9718770000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     86085500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 1040471414500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 1040557500000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     86085500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 1050190184500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 1050276270000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     86085500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 1050190184500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 1050276270000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.500025                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.500025                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.888139                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.888162                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.889251                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.889273                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.889251                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.889273                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 188963.373599                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 188963.373599                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 571860.547220                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 571860.547220                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 243179.378531                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 691775.204779                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 691669.646786                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 243179.378531                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 690435.378405                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 690331.311304                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 243179.378531                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 690435.378405                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 690331.311304                       # average overall mshr miss latency
system.l3.replacements                        2926862                       # number of replacements
system.membus.snoop_filter.tot_requests      17175412                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     15654003                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 7150101402000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1504414                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1552829                       # Transaction distribution
system.membus.trans_dist::WriteClean         13899137                       # Transaction distribution
system.membus.trans_dist::CleanEvict            97855                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13900506                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16995                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16995                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1504414                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     32493145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     32493145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               32493145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   1086296000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   1086296000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1086296000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15421915                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15421915    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15421915                       # Request fanout histogram
system.membus.reqLayer2.occupancy        104464154500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7609365500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     61860809                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     58733635                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       42346734                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     42346734                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 7150101402000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3106906                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1649914                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           44                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        98939834                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4694276                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        55607283                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       55607283                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20268                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20268                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           354                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3106552                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    177622337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             177623089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3856231424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3856256896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        45129893                       # Total snoops (count)
system.tol2bus.snoopTraffic                2781628928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        103864350                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.407712                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.491409                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               61517616     59.23%     59.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1               42346734     40.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          103864350                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116571156000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            531000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32493871500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests     31218974                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     29508129                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops       15408212                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops     15408212                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 7150101402000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693850                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      2968685                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        41912011                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1666704                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        27799602                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       27799602                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693850                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     88742295                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1992932800                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        16825999                       # Total snoops (count)
system.tol3bus.snoopTraffic                 988925824                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         46336446                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.332529                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.471119                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               30928234     66.75%     66.75% # Request fanout histogram
system.tol3bus.snoop_fanout::1               15408212     33.25%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           46336446                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        59044654000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       16466068500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
