{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 21 16:33:56 2010 " "Info: Processing started: Wed Jul 21 16:33:56 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS_multi -c Rabbit_2_FPGA_2_DDS_multi " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS_multi -c Rabbit_2_FPGA_2_DDS_multi" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Rabbit_2_FPGA_2_DDS_multi EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"Rabbit_2_FPGA_2_DDS_multi\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "5604 Top " "Info: Previous placement does not exist for 5604 of 5604 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 48 " "Warning: No exact pin location assignment(s) for 5 pins of 48 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p_number\[18\] " "Info: Pin p_number\[18\] not assigned to an exact location on the device" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 21 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_number[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_number[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p_number\[19\] " "Info: Pin p_number\[19\] not assigned to an exact location on the device" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 21 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_number[19] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_number[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p_number\[20\] " "Info: Pin p_number\[20\] not assigned to an exact location on the device" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 21 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_number[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_number[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p_number\[21\] " "Info: Pin p_number\[21\] not assigned to an exact location on the device" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 21 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_number[21] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_number[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p_number\[22\] " "Info: Pin p_number\[22\] not assigned to an exact location on the device" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 21 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_number[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_number[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ten_MHz_ext (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Info: Automatically promoted node ten_MHz_ext (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 5 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ten_MHz_ext" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sorter:sorting\|Decoder0~206  " "Info: Automatically promoted node sorter:sorting\|Decoder0~206 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~206 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~206 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sorter:sorting\|Decoder0~207  " "Info: Automatically promoted node sorter:sorting\|Decoder0~207 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~207 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~207 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sorter:sorting\|Decoder0~208  " "Info: Automatically promoted node sorter:sorting\|Decoder0~208 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~208 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~208 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sorter:sorting\|Decoder0~209  " "Info: Automatically promoted node sorter:sorting\|Decoder0~209 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~209 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~209 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sorter:sorting\|Decoder0~210  " "Info: Automatically promoted node sorter:sorting\|Decoder0~210 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~210 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~210 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sorter:sorting\|Decoder0~211  " "Info: Automatically promoted node sorter:sorting\|Decoder0~211 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~211 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~211 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sorter:sorting\|Decoder0~213  " "Info: Automatically promoted node sorter:sorting\|Decoder0~213 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~213 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~213 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sorter:sorting\|Decoder0~214  " "Info: Automatically promoted node sorter:sorting\|Decoder0~214 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~214 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~214 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sorter:sorting\|Decoder0~215  " "Info: Automatically promoted node sorter:sorting\|Decoder0~215 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~215 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~215 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sorter:sorting\|Decoder0~216  " "Info: Automatically promoted node sorter:sorting\|Decoder0~216 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~216 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~216 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sorter:sorting\|Decoder0~217  " "Info: Automatically promoted node sorter:sorting\|Decoder0~217 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~217 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~217 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sorter:sorting\|Decoder0~218  " "Info: Automatically promoted node sorter:sorting\|Decoder0~218 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~218 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sorter:sorting|Decoder0~218 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 3.30 0 5 0 " "Info: Number of I/O pins in group: 5 (unused VREF, 3.30 VCCIO, 0 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 0 64 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 2 57 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 1 55 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 0 58 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.30V 11 54 " "Info: I/O bank number 5 does not use VREF pins and has 3.30V VCCIO pins. 11 total pin(s) used --  54 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.30V 5 54 " "Info: I/O bank number 6 does not use VREF pins and has 3.30V VCCIO pins. 5 total pin(s) used --  54 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.30V 22 36 " "Info: I/O bank number 7 does not use VREF pins and has 3.30V VCCIO pins. 22 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.30V 5 51 " "Info: I/O bank number 8 does not use VREF pins and has 3.30V VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "16.760 ns register register " "Info: Estimated most critical path is register to register delay of 16.760 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out_2_DDS:outing_DDS\|P\[19\] 1 REG LAB_X46_Y21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X46_Y21; Fanout = 5; REG Node = 'out_2_DDS:outing_DDS\|P\[19\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_2_DDS:outing_DDS|P[19] } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.371 ns) 0.765 ns out_2_DDS:outing_DDS\|LessThan0~499 2 COMB LAB_X45_Y21 1 " "Info: 2: + IC(0.394 ns) + CELL(0.371 ns) = 0.765 ns; Loc. = LAB_X45_Y21; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|LessThan0~499'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { out_2_DDS:outing_DDS|P[19] out_2_DDS:outing_DDS|LessThan0~499 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 1.330 ns out_2_DDS:outing_DDS\|LessThan0~500 3 COMB LAB_X45_Y21 2 " "Info: 3: + IC(0.415 ns) + CELL(0.150 ns) = 1.330 ns; Loc. = LAB_X45_Y21; Fanout = 2; COMB Node = 'out_2_DDS:outing_DDS\|LessThan0~500'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { out_2_DDS:outing_DDS|LessThan0~499 out_2_DDS:outing_DDS|LessThan0~500 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.419 ns) 2.380 ns out_2_DDS:outing_DDS\|Equal1~104 4 COMB LAB_X46_Y19 3 " "Info: 4: + IC(0.631 ns) + CELL(0.419 ns) = 2.380 ns; Loc. = LAB_X46_Y19; Fanout = 3; COMB Node = 'out_2_DDS:outing_DDS\|Equal1~104'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { out_2_DDS:outing_DDS|LessThan0~500 out_2_DDS:outing_DDS|Equal1~104 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 2.945 ns out_2_DDS:outing_DDS\|Equal5~95 5 COMB LAB_X46_Y19 5 " "Info: 5: + IC(0.145 ns) + CELL(0.420 ns) = 2.945 ns; Loc. = LAB_X46_Y19; Fanout = 5; COMB Node = 'out_2_DDS:outing_DDS\|Equal5~95'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { out_2_DDS:outing_DDS|Equal1~104 out_2_DDS:outing_DDS|Equal5~95 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.420 ns) 4.001 ns out_2_DDS:outing_DDS\|Equal6~83 6 COMB LAB_X45_Y22 184 " "Info: 6: + IC(0.636 ns) + CELL(0.420 ns) = 4.001 ns; Loc. = LAB_X45_Y22; Fanout = 184; COMB Node = 'out_2_DDS:outing_DDS\|Equal6~83'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { out_2_DDS:outing_DDS|Equal5~95 out_2_DDS:outing_DDS|Equal6~83 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.419 ns) 5.823 ns out_2_DDS:outing_DDS\|Selector183~174 7 COMB LAB_X29_Y18 1 " "Info: 7: + IC(1.403 ns) + CELL(0.419 ns) = 5.823 ns; Loc. = LAB_X29_Y18; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|Selector183~174'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { out_2_DDS:outing_DDS|Equal6~83 out_2_DDS:outing_DDS|Selector183~174 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(0.420 ns) 7.623 ns out_2_DDS:outing_DDS\|Selector183~177 8 COMB LAB_X50_Y18 1 " "Info: 8: + IC(1.380 ns) + CELL(0.420 ns) = 7.623 ns; Loc. = LAB_X50_Y18; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|Selector183~177'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { out_2_DDS:outing_DDS|Selector183~174 out_2_DDS:outing_DDS|Selector183~177 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.420 ns) 9.245 ns out_2_DDS:outing_DDS\|Selector183~178 9 COMB LAB_X58_Y16 2 " "Info: 9: + IC(1.202 ns) + CELL(0.420 ns) = 9.245 ns; Loc. = LAB_X58_Y16; Fanout = 2; COMB Node = 'out_2_DDS:outing_DDS\|Selector183~178'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { out_2_DDS:outing_DDS|Selector183~177 out_2_DDS:outing_DDS|Selector183~178 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.419 ns) 11.566 ns out_2_DDS:outing_DDS\|Mux0~942 10 COMB LAB_X32_Y5 1 " "Info: 10: + IC(1.902 ns) + CELL(0.419 ns) = 11.566 ns; Loc. = LAB_X32_Y5; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|Mux0~942'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { out_2_DDS:outing_DDS|Selector183~178 out_2_DDS:outing_DDS|Mux0~942 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 12.127 ns out_2_DDS:outing_DDS\|Mux0~943 11 COMB LAB_X32_Y5 1 " "Info: 11: + IC(0.290 ns) + CELL(0.271 ns) = 12.127 ns; Loc. = LAB_X32_Y5; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|Mux0~943'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { out_2_DDS:outing_DDS|Mux0~942 out_2_DDS:outing_DDS|Mux0~943 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 12.692 ns out_2_DDS:outing_DDS\|Mux0~946 12 COMB LAB_X32_Y5 1 " "Info: 12: + IC(0.127 ns) + CELL(0.438 ns) = 12.692 ns; Loc. = LAB_X32_Y5; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|Mux0~946'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { out_2_DDS:outing_DDS|Mux0~943 out_2_DDS:outing_DDS|Mux0~946 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.169 ns) + CELL(0.150 ns) 15.011 ns out_2_DDS:outing_DDS\|Mux0~947 13 COMB LAB_X46_Y18 1 " "Info: 13: + IC(2.169 ns) + CELL(0.150 ns) = 15.011 ns; Loc. = LAB_X46_Y18; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|Mux0~947'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { out_2_DDS:outing_DDS|Mux0~946 out_2_DDS:outing_DDS|Mux0~947 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 15.576 ns out_2_DDS:outing_DDS\|SDIO_0~498 14 COMB LAB_X46_Y18 1 " "Info: 14: + IC(0.145 ns) + CELL(0.420 ns) = 15.576 ns; Loc. = LAB_X46_Y18; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|SDIO_0~498'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { out_2_DDS:outing_DDS|Mux0~947 out_2_DDS:outing_DDS|SDIO_0~498 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.245 ns) 16.111 ns out_2_DDS:outing_DDS\|SDIO_0~501 15 COMB LAB_X46_Y18 1 " "Info: 15: + IC(0.290 ns) + CELL(0.245 ns) = 16.111 ns; Loc. = LAB_X46_Y18; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|SDIO_0~501'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { out_2_DDS:outing_DDS|SDIO_0~498 out_2_DDS:outing_DDS|SDIO_0~501 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 16.676 ns out_2_DDS:outing_DDS\|SDIO_0~502 16 COMB LAB_X46_Y18 1 " "Info: 16: + IC(0.145 ns) + CELL(0.420 ns) = 16.676 ns; Loc. = LAB_X46_Y18; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|SDIO_0~502'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { out_2_DDS:outing_DDS|SDIO_0~501 out_2_DDS:outing_DDS|SDIO_0~502 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 16.760 ns out_2_DDS:outing_DDS\|SDIO_0 17 REG LAB_X46_Y18 3 " "Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 16.760 ns; Loc. = LAB_X46_Y18; Fanout = 3; REG Node = 'out_2_DDS:outing_DDS\|SDIO_0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { out_2_DDS:outing_DDS|SDIO_0~502 out_2_DDS:outing_DDS|SDIO_0 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.486 ns ( 32.73 % ) " "Info: Total cell delay = 5.486 ns ( 32.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.274 ns ( 67.27 % ) " "Info: Total interconnect delay = 11.274 ns ( 67.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "16.760 ns" { out_2_DDS:outing_DDS|P[19] out_2_DDS:outing_DDS|LessThan0~499 out_2_DDS:outing_DDS|LessThan0~500 out_2_DDS:outing_DDS|Equal1~104 out_2_DDS:outing_DDS|Equal5~95 out_2_DDS:outing_DDS|Equal6~83 out_2_DDS:outing_DDS|Selector183~174 out_2_DDS:outing_DDS|Selector183~177 out_2_DDS:outing_DDS|Selector183~178 out_2_DDS:outing_DDS|Mux0~942 out_2_DDS:outing_DDS|Mux0~943 out_2_DDS:outing_DDS|Mux0~946 out_2_DDS:outing_DDS|Mux0~947 out_2_DDS:outing_DDS|SDIO_0~498 out_2_DDS:outing_DDS|SDIO_0~501 out_2_DDS:outing_DDS|SDIO_0~502 out_2_DDS:outing_DDS|SDIO_0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Warning" "WFITAPI_FITAPI_WARNING_VPR_VERY_HIGH_HOLD_REQUIREMENTS_DETECTED" "84 15790 " "Warning: 84 (of 15790) connections in the design require a large routing delay to achieve hold requirements. Please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." { { "Info" "IFITAPI_FITAPI_INFO_VPR_REGISTERS_WITH_VERY_HIGH_HOLD_REQUIREMENTS" "84 " "Info: Found 84 Registers with very high hold time requirements" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[61\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[61\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[61\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[61] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[61] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[57\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[57\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[57\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[57] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[57] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[171\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[171\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[171\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[171] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[171] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[38\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[38\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[38\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[38] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[38] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[38\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[38\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[38\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[38] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[38] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[147\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[147\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[147\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[147] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[147] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[161\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[161\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[161\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[161] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[161] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[44\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[44\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[44\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[44] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[44] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[8\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[8\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[8] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[22\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[22\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[22\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[22] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[56\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[56\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[56\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[56] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[56] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[31\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[31\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[31\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[31] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[41\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[41\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[41\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[41] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[41] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[62\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[62\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[62\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[62] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[62] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[53\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[53\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[53\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[53] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[53] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[90\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[90\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[90\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[90] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[90] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[161\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[161\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[161\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[161] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[161] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[44\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[44\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[44\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[44] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[44] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[5\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[5\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[5] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[90\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[90\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[90\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[90] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[90] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[139\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[139\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[139\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[139] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[139] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|L\[1\] " "Info: Node \"reader_multi:reading_multi\|L\[1\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|L\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|L[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|L[1] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[125\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[125\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[125\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[125] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[125] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[123\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[123\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[123\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[123] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[123] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[123\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[123\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[123\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[123] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[123] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[169\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[169\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[169\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[169] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[169] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[37\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[37\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[37\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[37] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[37] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[162\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[162\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[162\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[162] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[162] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[60\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[60\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[60\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[60] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[60] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[166\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[166\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[166\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[166] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[166] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[166\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[166\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[166\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[166] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[166] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[162\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[162\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[162\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[162] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[162] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[28\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[28\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[28\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[28] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[28] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[182\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[182\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[182\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[182] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[182] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[37\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[37\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[37\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[37] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[37] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[39\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[39\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[39\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[39] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[39] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[55\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[55\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[55\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[55] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[55] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[53\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[53\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[53\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[53] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[53] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[77\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[77\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[77\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[77] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[77] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[106\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[106\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[106\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[106] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[106] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[110\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[110\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[110\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[110] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[110] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[20\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[20\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[20\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[20] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[159\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[159\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[159\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[159] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[159] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[138\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[138\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[138\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[138] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[138] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[159\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[159\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[159\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[159] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[159] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[138\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[138\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[138\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[138] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[138] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[153\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[153\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[153\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[153] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[153] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[5\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[5\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[5] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[10\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[10\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[10] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[70\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[70\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[70\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[70] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[70] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[21\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[21\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[21\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[21] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[21] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[70\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[70\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[70\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[70] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[70] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[36\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[36\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[36\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[36] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[36] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[181\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[181\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[181\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[181] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[181] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[181\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[181\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[181\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[181] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[181] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[165\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[165\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[165\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[165] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[165] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[74\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[74\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[74\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[74] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[74] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[74\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[74\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[74\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[74] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[74] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[45\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[45\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[45\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[45] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[45] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[92\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[92\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[92\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[92] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[92] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[122\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[122\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[122\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[122] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[122] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[98\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[98\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[98\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[98] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[98] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[122\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[122\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[122\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[122] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[122] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[27\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[27\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[27\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[27] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[27] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[18\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[18\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[18\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[18] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[98\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[98\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[98\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[98] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[98] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[35\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[35\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[35\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[35] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[35] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[32\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[32\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[32\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[32] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[32] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[58\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[58\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[58\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[58] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[58] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[26\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[26\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[26\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[26] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[26] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[134\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[134\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[134\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[134] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[134] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[134\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[134\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[134\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[134] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[134] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[152\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[152\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[152\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[152] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[152] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[152\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[152\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[152\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[152] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[152] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[101\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[101\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[101\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[101] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[101] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[101\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[101\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[101\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[101] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[101] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[179\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[179\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[179\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[179] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[179] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[9\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[9\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[9] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[150\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[150\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[150\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[150] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[150] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[54\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[54\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[54\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[54] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[54] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[150\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[150\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[150\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[150] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[150] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[54\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[54\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[54\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[54] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[54] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|full_184_bit_choice_1\[25\] " "Info: Node \"reader_multi:reading_multi\|full_184_bit_choice_1\[25\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|full_184_bit_choice_1\[25\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[25] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[25] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "reader_multi:reading_multi\|temp_184\[169\] " "Info: Node \"reader_multi:reading_multi\|temp_184\[169\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|temp_184\[169\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[169] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|temp_184[169] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Found %1!d! Registers with very high hold time requirements" 0 0 "" 0}  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to achieve hold requirements. Please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 46 " "Info: Average interconnect usage is 9% of the available device resources. Peak interconnect usage is 46%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X44_Y12 X54_Y23 " "Info: The peak interconnect region extends from location X44_Y12 to location X54_Y23" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Info: Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "41 " "Warning: Found 41 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDIO 0 " "Info: Pin \"SDIO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCLK 0 " "Info: Pin \"SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DR_CTL 0 " "Info: Pin \"DR_CTL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_UPDATE 0 " "Info: Pin \"IO_UPDATE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_RESET 0 " "Info: Pin \"IO_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CSB 0 " "Info: Pin \"CSB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "trigger 0 " "Info: Pin \"trigger\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DR_HOLD 0 " "Info: Pin \"DR_HOLD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OSK 0 " "Info: Pin \"OSK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[0\] 0 " "Info: Pin \"p_number\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[1\] 0 " "Info: Pin \"p_number\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[2\] 0 " "Info: Pin \"p_number\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[3\] 0 " "Info: Pin \"p_number\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[4\] 0 " "Info: Pin \"p_number\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[5\] 0 " "Info: Pin \"p_number\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[6\] 0 " "Info: Pin \"p_number\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[7\] 0 " "Info: Pin \"p_number\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[8\] 0 " "Info: Pin \"p_number\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[9\] 0 " "Info: Pin \"p_number\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[10\] 0 " "Info: Pin \"p_number\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[11\] 0 " "Info: Pin \"p_number\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[12\] 0 " "Info: Pin \"p_number\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[13\] 0 " "Info: Pin \"p_number\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[14\] 0 " "Info: Pin \"p_number\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[15\] 0 " "Info: Pin \"p_number\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[16\] 0 " "Info: Pin \"p_number\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[17\] 0 " "Info: Pin \"p_number\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[18\] 0 " "Info: Pin \"p_number\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[19\] 0 " "Info: Pin \"p_number\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[20\] 0 " "Info: Pin \"p_number\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[21\] 0 " "Info: Pin \"p_number\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[22\] 0 " "Info: Pin \"p_number\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[23\] 0 " "Info: Pin \"p_number\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[24\] 0 " "Info: Pin \"p_number\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_number\[25\] 0 " "Info: Pin \"p_number\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tell_sweep_flag 0 " "Info: Pin \"tell_sweep_flag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total\[0\] 0 " "Info: Pin \"total\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total\[1\] 0 " "Info: Pin \"total\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total\[2\] 0 " "Info: Pin \"total\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total\[3\] 0 " "Info: Pin \"total\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total\[4\] 0 " "Info: Pin \"total\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CSB GND " "Info: Pin CSB has GND driving its datain port" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 17 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "CSB" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CSB } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CSB } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DR_HOLD GND " "Info: Pin DR_HOLD has GND driving its datain port" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 19 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DR_HOLD" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR_HOLD } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR_HOLD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OSK GND " "Info: Pin OSK has GND driving its datain port" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 20 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSK" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.fit.smsg " "Info: Generated suppressed messages file C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "262 " "Info: Allocated 262 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 21 16:34:47 2010 " "Info: Processing ended: Wed Jul 21 16:34:47 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Info: Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
