# M152b Fall 2018 Codebase


## Lab 0 - Introduction
Brief introduction lab to get used to verilog and Xilinx ISE again.

## Lab 1 - ALU + Register File
Implement a 1 bit and 16 bit ALU using only structural verilog, and then implement a register file with behavioral verilog.


