#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027ca9e330c0 .scope module, "layer1_test_simple" "layer1_test_simple" 2 3;
 .timescale -9 -12;
P_0000027ca9e33ae0 .param/l "CLK_PERIOD" 1 2 6, +C4<00000000000000000000000000001010>;
P_0000027ca9e33b18 .param/l "DATA_WIDTH" 1 2 9, +C4<00000000000000000000000000010000>;
P_0000027ca9e33b50 .param/l "INPUT_SIZE" 1 2 7, +C4<00000000000000000000000001000000>;
P_0000027ca9e33b88 .param/l "OUTPUT_SIZE" 1 2 8, +C4<00000000000000000000000100000000>;
v0000027ca9e8f840_0 .var "clk", 0 0;
v0000027ca9e902e0_0 .net "done", 0 0, v0000027ca9e904c0_0;  1 drivers
v0000027ca9e906a0_0 .var/s "flat_input_flat", 1023 0;
v0000027ca9e90740_0 .net/s "flat_output_flat", 4095 0, v0000027ca9e90920_0;  1 drivers
v0000027ca9e8f480_0 .var "rst", 0 0;
v0000027ca9e8ffc0_0 .var "start", 0 0;
S_0000027ca9e14af0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 53, 2 53 0, S_0000027ca9e330c0;
 .timescale -9 -12;
v0000027ca9e33bd0_0 .var/i "i", 31 0;
S_0000027ca9e14c80 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 73, 2 73 0, S_0000027ca9e330c0;
 .timescale -9 -12;
v0000027ca9e8e760_0 .var/i "i", 31 0;
S_0000027ca9e8ed20 .scope module, "dut" "layer1_generator_test" 2 20, 3 1 0, S_0000027ca9e330c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1024 "flat_input_flat";
    .port_info 4 /OUTPUT 4096 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v0000027ca9e8e620_0 .net *"_ivl_0", 31 0, L_0000027ca9e90560;  1 drivers
v0000027ca9e8e6c0_0 .net *"_ivl_11", 31 0, L_0000027ca9e8fde0;  1 drivers
L_0000027ca9f50160 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027ca9e8ec60_0 .net/2u *"_ivl_12", 31 0, L_0000027ca9f50160;  1 drivers
v0000027ca9e8e800_0 .net *"_ivl_14", 31 0, L_0000027ca9e8f520;  1 drivers
v0000027ca9e8dd60_0 .net *"_ivl_16", 33 0, L_0000027ca9e8ff20;  1 drivers
L_0000027ca9f501a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027ca9e8df40_0 .net *"_ivl_19", 1 0, L_0000027ca9f501a8;  1 drivers
L_0000027ca9f501f0 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000027ca9e8e260_0 .net/2s *"_ivl_20", 33 0, L_0000027ca9f501f0;  1 drivers
v0000027ca9e8de00_0 .net/s *"_ivl_22", 33 0, L_0000027ca9e909c0;  1 drivers
v0000027ca9e8eb20_0 .net/s *"_ivl_26", 31 0, L_0000027ca9e8f340;  1 drivers
v0000027ca9e8e120_0 .net *"_ivl_28", 15 0, L_0000027ca9e90880;  1 drivers
L_0000027ca9f50088 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ca9e8ea80_0 .net *"_ivl_3", 24 0, L_0000027ca9f50088;  1 drivers
v0000027ca9e8ebc0_0 .net *"_ivl_30", 31 0, L_0000027ca9e90a60;  1 drivers
L_0000027ca9f50238 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ca9e8dfe0_0 .net *"_ivl_33", 22 0, L_0000027ca9f50238;  1 drivers
L_0000027ca9f50280 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0000027ca9e8e440_0 .net/2u *"_ivl_34", 31 0, L_0000027ca9f50280;  1 drivers
v0000027ca9e8e300_0 .net *"_ivl_37", 31 0, L_0000027ca9e8fa20;  1 drivers
v0000027ca9e8e8a0_0 .net *"_ivl_38", 31 0, L_0000027ca9e90380;  1 drivers
L_0000027ca9f500d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027ca9e8e1c0_0 .net/2u *"_ivl_4", 31 0, L_0000027ca9f500d0;  1 drivers
L_0000027ca9f502c8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ca9e8e3a0_0 .net *"_ivl_41", 24 0, L_0000027ca9f502c8;  1 drivers
v0000027ca9e8dea0_0 .net *"_ivl_42", 31 0, L_0000027ca9e90420;  1 drivers
v0000027ca9e8e4e0_0 .net/s *"_ivl_44", 31 0, L_0000027ca9e8f660;  1 drivers
v0000027ca9e8e080_0 .net *"_ivl_6", 31 0, L_0000027ca9e901a0;  1 drivers
L_0000027ca9f50118 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000027ca9e8e580_0 .net/2u *"_ivl_8", 31 0, L_0000027ca9f50118;  1 drivers
v0000027ca9e8e940_0 .var/s "accumulator", 31 0;
v0000027ca9e8e9e0_0 .var "busy", 0 0;
v0000027ca9e907e0_0 .net "clk", 0 0, v0000027ca9e8f840_0;  1 drivers
v0000027ca9e8f7a0_0 .net/s "current_input", 15 0, L_0000027ca9e8f8e0;  1 drivers
v0000027ca9e90600_0 .net/s "current_product", 31 0, L_0000027ca9e8fac0;  1 drivers
v0000027ca9e904c0_0 .var "done", 0 0;
v0000027ca9e8fc00_0 .net/s "flat_input_flat", 1023 0, v0000027ca9e906a0_0;  1 drivers
v0000027ca9e90920_0 .var/s "flat_output_flat", 4095 0;
v0000027ca9e8f980_0 .var/i "i", 31 0;
v0000027ca9e8fe80_0 .var "input_idx", 6 0;
v0000027ca9e90060_0 .var/i "j", 31 0;
v0000027ca9e90240 .array/s "layer1_gen_bias", 255 0, 15 0;
v0000027ca9e90ce0 .array/s "layer1_gen_weights", 16383 0, 15 0;
v0000027ca9e8fca0_0 .var "neuron_idx", 8 0;
v0000027ca9e90100_0 .net/s "next_acc", 31 0, L_0000027ca9e90b00;  1 drivers
v0000027ca9e8fb60_0 .net "rst", 0 0, v0000027ca9e8f480_0;  1 drivers
v0000027ca9e8fd40_0 .net "start", 0 0, v0000027ca9e8ffc0_0;  1 drivers
E_0000027ca9e0ef20 .event posedge, v0000027ca9e8fb60_0, v0000027ca9e907e0_0;
L_0000027ca9e90560 .concat [ 7 25 0 0], v0000027ca9e8fe80_0, L_0000027ca9f50088;
L_0000027ca9e901a0 .arith/sum 32, L_0000027ca9e90560, L_0000027ca9f500d0;
L_0000027ca9e8fde0 .arith/mult 32, L_0000027ca9e901a0, L_0000027ca9f50118;
L_0000027ca9e8f520 .arith/sub 32, L_0000027ca9e8fde0, L_0000027ca9f50160;
L_0000027ca9e8ff20 .concat [ 32 2 0 0], L_0000027ca9e8f520, L_0000027ca9f501a8;
L_0000027ca9e909c0 .arith/sub 34, L_0000027ca9e8ff20, L_0000027ca9f501f0;
L_0000027ca9e8f8e0 .part/v.s v0000027ca9e906a0_0, L_0000027ca9e909c0, 16;
L_0000027ca9e8f340 .extend/s 32, L_0000027ca9e8f8e0;
L_0000027ca9e90880 .array/port v0000027ca9e90ce0, L_0000027ca9e90420;
L_0000027ca9e90a60 .concat [ 9 23 0 0], v0000027ca9e8fca0_0, L_0000027ca9f50238;
L_0000027ca9e8fa20 .arith/mult 32, L_0000027ca9e90a60, L_0000027ca9f50280;
L_0000027ca9e90380 .concat [ 7 25 0 0], v0000027ca9e8fe80_0, L_0000027ca9f502c8;
L_0000027ca9e90420 .arith/sum 32, L_0000027ca9e8fa20, L_0000027ca9e90380;
L_0000027ca9e8f660 .extend/s 32, L_0000027ca9e90880;
L_0000027ca9e8fac0 .arith/mult 32, L_0000027ca9e8f340, L_0000027ca9e8f660;
L_0000027ca9e90b00 .arith/sum 32, v0000027ca9e8e940_0, L_0000027ca9e8fac0;
    .scope S_0000027ca9e8ed20;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027ca9e8f980_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000027ca9e8f980_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027ca9e90060_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000027ca9e90060_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 1, 0, 16;
    %load/vec4 v0000027ca9e8f980_0;
    %muli 64, 0, 32;
    %load/vec4 v0000027ca9e90060_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000027ca9e90ce0, 4, 0;
    %load/vec4 v0000027ca9e90060_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027ca9e90060_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0000027ca9e8f980_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027ca9e8f980_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027ca9e8f980_0, 0, 32;
T_0.4 ;
    %load/vec4 v0000027ca9e8f980_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 10, 0, 16;
    %ix/getv/s 4, v0000027ca9e8f980_0;
    %store/vec4a v0000027ca9e90240, 4, 0;
    %load/vec4 v0000027ca9e8f980_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027ca9e8f980_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %vpi_call 3 33 "$display", "[INIT] Layer1 generator initialized with dummy weights/biases" {0 0 0};
    %vpi_call 3 34 "$display", "[INIT] Weight[0] = %d, Bias[0] = %d", &A<v0000027ca9e90ce0, 0>, &A<v0000027ca9e90240, 0> {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000027ca9e8ed20;
T_1 ;
    %wait E_0000027ca9e0ef20;
    %load/vec4 v0000027ca9e8fb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000027ca9e8fca0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000027ca9e8fe80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027ca9e8e940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ca9e8e9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ca9e904c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027ca9e8fd40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0000027ca9e8e9e0_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %vpi_call 3 62 "$display", "[%0t] START signal detected", $time {0 0 0};
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000027ca9e8fca0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000027ca9e8fe80_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027ca9e90240, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000027ca9e8e940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027ca9e8e9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ca9e904c0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027ca9e90240, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %vpi_call 3 68 "$display", "[%0t] Initialized: neuron_idx=0, input_idx=0, accumulator=%d", $time, S<0,vec4,s16> {1 0 0};
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000027ca9e8e9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v0000027ca9e90100_0;
    %assign/vec4 v0000027ca9e8e940_0, 0;
    %load/vec4 v0000027ca9e8fca0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %load/vec4 v0000027ca9e8fe80_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000027ca9e90ce0, 4;
    %vpi_call 3 71 "$display", "[%0t] MAC: neuron=%0d, input=%0d, input_val=%d, weight=%d, product=%d, new_acc=%d", $time, v0000027ca9e8fca0_0, v0000027ca9e8fe80_0, v0000027ca9e8f7a0_0, S<0,vec4,s16>, v0000027ca9e90600_0, v0000027ca9e90100_0 {1 0 0};
    %load/vec4 v0000027ca9e8fe80_0;
    %cmpi/e 63, 0, 7;
    %jmp/0xz  T_1.7, 4;
    %load/vec4 v0000027ca9e90100_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0000027ca9e8fca0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000027ca9e90920_0, 4, 5;
    %vpi_call 3 77 "$display", "[%0t] NEURON DONE: neuron=%0d, output=%d", $time, v0000027ca9e8fca0_0, &PV<v0000027ca9e90100_0, 8, 16> {0 0 0};
    %load/vec4 v0000027ca9e8fca0_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ca9e8e9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027ca9e904c0_0, 0;
    %vpi_call 3 82 "$display", "[%0t] \342\234\223 ALL NEURONS DONE", $time {0 0 0};
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v0000027ca9e8fca0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000027ca9e8fca0_0, 0;
    %load/vec4 v0000027ca9e8fca0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000027ca9e90240, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000027ca9e8e940_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000027ca9e8fe80_0, 0;
    %load/vec4 v0000027ca9e8fca0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %vpi_call 3 87 "$display", "[%0t] Moving to neuron %0d", $time, S<0,vec4,u32> {1 0 0};
T_1.10 ;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0000027ca9e8fe80_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000027ca9e8fe80_0, 0;
T_1.8 ;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0000027ca9e904c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ca9e904c0_0, 0;
T_1.11 ;
T_1.6 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027ca9e330c0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ca9e8f840_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v0000027ca9e8f840_0;
    %inv;
    %store/vec4 v0000027ca9e8f840_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0000027ca9e330c0;
T_3 ;
    %vpi_call 2 37 "$dumpfile", "layer1_test_simple.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027ca9e330c0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000027ca9e330c0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027ca9e8f480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ca9e8ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1024;
    %store/vec4 v0000027ca9e906a0_0, 0, 1024;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ca9e8f480_0, 0, 1;
    %delay 10000, 0;
    %fork t_1, S_0000027ca9e14af0;
    %jmp t_0;
    .scope S_0000027ca9e14af0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027ca9e33bd0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0000027ca9e33bd0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0000027ca9e33bd0_0;
    %addi 1, 0, 32;
    %muli 10, 0, 32;
    %pad/s 16;
    %load/vec4 v0000027ca9e33bd0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0000027ca9e906a0_0, 4, 16;
    %load/vec4 v0000027ca9e33bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027ca9e33bd0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_0000027ca9e330c0;
t_0 %join;
    %vpi_call 2 57 "$display", "[%0t] Starting layer1 test with %0d inputs...", $time, P_0000027ca9e33b50 {0 0 0};
    %load/vec4 v0000027ca9e906a0_0;
    %parti/s 16, 0, 2;
    %vpi_call 2 58 "$display", "[%0t] First input: %d", $time, S<0,vec4,s16> {1 0 0};
    %vpi_call 2 59 "$display", "[%0t] Asserting start signal...", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027ca9e8ffc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ca9e8ffc0_0, 0, 1;
    %delay 2000000000, 0;
    %load/vec4 v0000027ca9e902e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %vpi_call 2 69 "$display", "[%0t] \342\234\223 Layer1 computation completed!", $time {0 0 0};
    %vpi_call 2 72 "$display", "\012=== Output Samples (first 8 values) ===" {0 0 0};
    %fork t_3, S_0000027ca9e14c80;
    %jmp t_2;
    .scope S_0000027ca9e14c80;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027ca9e8e760_0, 0, 32;
T_4.4 ;
    %load/vec4 v0000027ca9e8e760_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.5, 5;
    %load/vec4 v0000027ca9e90740_0;
    %load/vec4 v0000027ca9e8e760_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call 2 74 "$display", "Output[%0d] = %d", v0000027ca9e8e760_0, S<0,vec4,s16> {1 0 0};
    %load/vec4 v0000027ca9e8e760_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027ca9e8e760_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %end;
    .scope S_0000027ca9e330c0;
t_2 %join;
    %jmp T_4.3;
T_4.2 ;
    %vpi_call 2 77 "$display", "[%0t] \342\234\227 Layer1 computation NOT DONE after waiting", $time {0 0 0};
T_4.3 ;
    %delay 100000, 0;
    %vpi_call 2 81 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "layer1_test_simple.v";
    "layer1_generator_test.v";
